#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e81c234270 .scope module, "top_tb" "top_tb" 2 3;
 .timescale -9 -10;
P_000001e81c234400 .param/l "FREQ" 0 2 51, +C4<00000000000000000000100111000100>;
P_000001e81c234438 .param/l "FS" 0 2 52, +C4<00000000000000000100111000100000>;
P_000001e81c234470 .param/real "NUM_SAMPLES" 0 2 53, Cr<m4000000000000000gfc5>; value=8.00000
v000001e81c363b50_0 .var "audio", 7 0;
L_000001e81c366088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e81c3631f0_0 .net "clear", 0 0, L_000001e81c366088;  1 drivers
v000001e81c3640f0_0 .var "clk", 0 0;
v000001e81c364190_0 .net "data_enable", 0 0, v000001e81c35a920_0;  1 drivers
v000001e81c363a10_0 .net "data_in", 0 0, v000001e81c35b820_0;  1 drivers
v000001e81c364230_0 .net "display_clk", 0 0, v000001e81c35a100_0;  1 drivers
v000001e81c363c90_0 .var "eoc", 0 0;
v000001e81c364370_0 .var/i "i", 31 0;
v000001e81c363470_0 .var/i "k", 31 0;
v000001e81c363d30_0 .var "reset", 0 0;
v000001e81c363e70_0 .net "serial_clock", 0 0, v000001e81c35aec0_0;  1 drivers
v000001e81c364410 .array "sin", 0 7, 7 0;
v000001e81c364730_0 .var/real "value", 0 0;
L_000001e81c3647d0 .part v000001e81c363b50_0, 0, 1;
L_000001e81c364910 .part v000001e81c363b50_0, 1, 1;
L_000001e81c3649b0 .part v000001e81c363b50_0, 2, 1;
L_000001e81c364a50 .part v000001e81c363b50_0, 3, 1;
L_000001e81c364e10 .part v000001e81c363b50_0, 4, 1;
L_000001e81c364af0 .part v000001e81c363b50_0, 5, 1;
L_000001e81c3636f0 .part v000001e81c363b50_0, 6, 1;
L_000001e81c364b90 .part v000001e81c363b50_0, 7, 1;
S_000001e81c2d6250 .scope module, "top_dut" "top" 2 19, 3 1 0, S_000001e81c234270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "gpio_11";
    .port_info 1 /INPUT 1 "gpio_18";
    .port_info 2 /INPUT 1 "gpio_19";
    .port_info 3 /INPUT 1 "gpio_13";
    .port_info 4 /INPUT 1 "gpio_21";
    .port_info 5 /INPUT 1 "gpio_12";
    .port_info 6 /INPUT 1 "gpio_10";
    .port_info 7 /INPUT 1 "gpio_20";
    .port_info 8 /INPUT 1 "gpio_6";
    .port_info 9 /OUTPUT 1 "gpio_2";
    .port_info 10 /OUTPUT 1 "gpio_46";
    .port_info 11 /OUTPUT 1 "gpio_47";
    .port_info 12 /OUTPUT 1 "gpio_45";
    .port_info 13 /OUTPUT 1 "gpio_48";
    .port_info 14 /INPUT 1 "gpio_9";
    .port_info 15 /INPUT 1 "clk";
P_000001e81c23b4c0 .param/l "ADDRESS_WIDTH" 1 3 44, +C4<00000000000000000000000000001000>;
P_000001e81c23b4f8 .param/l "BUFFER_SIZE" 0 4 6, +C4<00000000000000000000000000000000000000000000000000000000011010000>;
P_000001e81c23b530 .param/l "COPYING_DATA" 1 3 112, +C4<00000000000000000000000000000001>;
P_000001e81c23b568 .param/l "DATA_WIDTH_BITS" 0 4 1, +C4<00000000000000000000000000001000>;
P_000001e81c23b5a0 .param/l "MAX_TAU" 0 4 2, +C4<00000000000000000000000000101000>;
P_000001e81c23b5d8 .param/l "PASS_BUFFER_SIZE" 0 4 5, +C4<000000000000000000000000001101000>;
P_000001e81c23b610 .param/l "SWITCH" 1 3 111, +C4<00000000000000000000000000000000>;
P_000001e81c23b648 .param/l "THRESHOLD" 0 4 3, +C4<00000000000000000000000000000100>;
P_000001e81c23b680 .param/l "WAITING_DATA" 1 3 114, +C4<00000000000000000000000000000011>;
P_000001e81c23b6b8 .param/l "WAITING_PROCESSING" 1 3 113, +C4<00000000000000000000000000000010>;
P_000001e81c23b6f0 .param/l "WINDOW_SIZE_BITS" 0 4 4, +C4<00000000000000000000000000000110>;
L_000001e81c2c93c0 .functor BUFZ 1, L_000001e81c3647d0, C4<0>, C4<0>, C4<0>;
L_000001e81c2c9350 .functor BUFZ 1, L_000001e81c364910, C4<0>, C4<0>, C4<0>;
L_000001e81c2c9200 .functor BUFZ 1, L_000001e81c3649b0, C4<0>, C4<0>, C4<0>;
L_000001e81c2c9cf0 .functor BUFZ 1, L_000001e81c364a50, C4<0>, C4<0>, C4<0>;
L_000001e81c2c9430 .functor BUFZ 1, L_000001e81c364e10, C4<0>, C4<0>, C4<0>;
L_000001e81c2c9eb0 .functor BUFZ 1, L_000001e81c364af0, C4<0>, C4<0>, C4<0>;
L_000001e81c2c8fd0 .functor BUFZ 1, L_000001e81c3636f0, C4<0>, C4<0>, C4<0>;
L_000001e81c29ead0 .functor BUFZ 1, L_000001e81c364b90, C4<0>, C4<0>, C4<0>;
L_000001e81c29eb40 .functor BUFZ 1, v000001e81c363c90_0, C4<0>, C4<0>, C4<0>;
L_000001e81c365360 .functor BUFZ 1, v000001e81c363d30_0, C4<0>, C4<0>, C4<0>;
v000001e81c362a40_0 .net *"_ivl_11", 0 0, L_000001e81c2c9200;  1 drivers
v000001e81c362ae0_0 .net *"_ivl_15", 0 0, L_000001e81c2c9cf0;  1 drivers
v000001e81c3610a0_0 .net *"_ivl_19", 0 0, L_000001e81c2c9430;  1 drivers
v000001e81c361140_0 .net *"_ivl_23", 0 0, L_000001e81c2c9eb0;  1 drivers
v000001e81c361500_0 .net *"_ivl_27", 0 0, L_000001e81c2c8fd0;  1 drivers
v000001e81c362220_0 .net *"_ivl_3", 0 0, L_000001e81c2c93c0;  1 drivers
v000001e81c3627c0_0 .net *"_ivl_32", 0 0, L_000001e81c29ead0;  1 drivers
L_000001e81c3660d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e81c362c20_0 .net/2u *"_ivl_39", 7 0, L_000001e81c3660d0;  1 drivers
v000001e81c362b80_0 .net *"_ivl_7", 0 0, L_000001e81c2c9350;  1 drivers
v000001e81c361be0_0 .var "address", 7 0;
v000001e81c3625e0_0 .net "audio", 7 0, L_000001e81c363830;  1 drivers
v000001e81c361820_0 .net "clk", 0 0, v000001e81c3640f0_0;  1 drivers
v000001e81c3622c0_0 .var "copy_index", 7 0;
v000001e81c362360_0 .var "current_audio", 7 0;
v000001e81c3613c0_0 .var "current_buffer", 0 0;
v000001e81c362400_0 .net "data_out", 7 0, L_000001e81c363fb0;  1 drivers
v000001e81c362e00_0 .var "dont_add_multiple_times", 0 0;
v000001e81c361320_0 .net "eoc", 0 0, L_000001e81c29eb40;  1 drivers
v000001e81c3611e0_0 .var "fill_index", 7 0;
v000001e81c361dc0_0 .var "first", 0 0;
v000001e81c361aa0_0 .net "gpio_10", 0 0, L_000001e81c3636f0;  1 drivers
v000001e81c362540_0 .net "gpio_11", 0 0, L_000001e81c3647d0;  1 drivers
v000001e81c362900_0 .net "gpio_12", 0 0, L_000001e81c364af0;  1 drivers
v000001e81c361b40_0 .net "gpio_13", 0 0, L_000001e81c364a50;  1 drivers
v000001e81c3620e0_0 .net "gpio_18", 0 0, L_000001e81c364910;  1 drivers
v000001e81c3629a0_0 .net "gpio_19", 0 0, L_000001e81c3649b0;  1 drivers
v000001e81c362f40_0 .net "gpio_2", 0 0, v000001e81c35a100_0;  alias, 1 drivers
v000001e81c361460_0 .net "gpio_20", 0 0, L_000001e81c364b90;  1 drivers
v000001e81c3615a0_0 .net "gpio_21", 0 0, L_000001e81c364e10;  1 drivers
v000001e81c361c80_0 .net "gpio_45", 0 0, v000001e81c35aec0_0;  alias, 1 drivers
v000001e81c361280_0 .net "gpio_46", 0 0, v000001e81c35a920_0;  alias, 1 drivers
v000001e81c362cc0_0 .net "gpio_47", 0 0, v000001e81c35b820_0;  alias, 1 drivers
v000001e81c362860_0 .net "gpio_48", 0 0, L_000001e81c366088;  alias, 1 drivers
v000001e81c361960_0 .net "gpio_6", 0 0, v000001e81c363c90_0;  1 drivers
v000001e81c361640_0 .net "gpio_9", 0 0, v000001e81c363d30_0;  1 drivers
v000001e81c3616e0_0 .var "initial_address", 7 0;
v000001e81c361d20_0 .var "memory_partition", 831 0;
v000001e81c3624a0_0 .net "min_tau_ready", 0 0, v000001e81c35e8a0_0;  1 drivers
v000001e81c361780_0 .var "min_tau_reset", 0 0;
v000001e81c362ea0_0 .net "min_tau_result", 7 0, v000001e81c35e120_0;  1 drivers
v000001e81c362d60_0 .var "new_address", 7 0;
v000001e81c362680_0 .var "new_copy_index", 7 0;
v000001e81c3618c0_0 .var "new_current_buffer", 0 0;
v000001e81c361a00_0 .var "new_dont_add_multiple_times", 0 0;
v000001e81c361e60_0 .var "new_fill_index", 7 0;
v000001e81c361f00_0 .var "new_first", 0 0;
v000001e81c362720_0 .var "new_initial_address", 7 0;
v000001e81c361fa0_0 .var "new_memory_partition", 831 0;
v000001e81c362040_0 .var "new_min_tau_reset", 0 0;
v000001e81c362180_0 .var "new_set_address", 0 0;
v000001e81c364f50_0 .var "new_state", 1 0;
v000001e81c363ab0_0 .var "new_tau", 7 0;
v000001e81c3638d0_0 .var "new_write", 0 0;
v000001e81c363970_0 .var "oe", 0 0;
v000001e81c3644b0_0 .net "reset", 0 0, L_000001e81c365360;  1 drivers
v000001e81c3633d0_0 .var "set_address", 0 0;
v000001e81c363bf0_0 .var "state", 1 0;
v000001e81c3642d0_0 .var "tau", 7 0;
v000001e81c363dd0_0 .var "write", 0 0;
E_000001e81c2e1740/0 .event anyedge, v000001e81c363bf0_0, v000001e81c3633d0_0, v000001e81c361dc0_0, v000001e81c3611e0_0;
E_000001e81c2e1740/1 .event anyedge, v000001e81c3622c0_0, v000001e81c3613c0_0, v000001e81c3642d0_0, v000001e81c35fa20_0;
E_000001e81c2e1740/2 .event anyedge, v000001e81c3616e0_0, v000001e81c35be60_0, v000001e81c362e00_0, v000001e81c2ce220_0;
E_000001e81c2e1740/3 .event anyedge, v000001e81c35ace0_0, v000001e81c361320_0, v000001e81c35b000_0, v000001e81c35e8a0_0;
E_000001e81c2e1740/4 .event anyedge, v000001e81c35e120_0;
E_000001e81c2e1740 .event/or E_000001e81c2e1740/0, E_000001e81c2e1740/1, E_000001e81c2e1740/2, E_000001e81c2e1740/3, E_000001e81c2e1740/4;
LS_000001e81c363830_0_0 .concat8 [ 1 1 1 1], L_000001e81c2c93c0, L_000001e81c2c9350, L_000001e81c2c9200, L_000001e81c2c9cf0;
LS_000001e81c363830_0_4 .concat8 [ 1 1 1 1], L_000001e81c2c9430, L_000001e81c2c9eb0, L_000001e81c2c8fd0, L_000001e81c29ead0;
L_000001e81c363830 .concat8 [ 4 4 0 0], LS_000001e81c363830_0_0, LS_000001e81c363830_0_4;
L_000001e81c363290 .concat [ 8 8 0 0], v000001e81c3642d0_0, L_000001e81c3660d0;
S_000001e81c23b730 .scope module, "buffer" "buffer_module" 3 68, 5 1 0, S_000001e81c2d6250;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "output_enable";
    .port_info 6 /INPUT 1 "operational_clock";
P_000001e81c2edf70 .param/l "ADDRESS_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_000001e81c2edfa8 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_000001e81c2edfe0 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000000000000000000000000000000000011010000>;
L_000001e81c366160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e81c365520 .functor AND 1, L_000001e81c366160, v000001e81c363970_0, C4<1>, C4<1>;
L_000001e81c365c90 .functor AND 1, L_000001e81c365520, L_000001e81c363f10, C4<1>, C4<1>;
v000001e81c2cd500_0 .net *"_ivl_0", 0 0, L_000001e81c365520;  1 drivers
v000001e81c2cd820_0 .net *"_ivl_3", 0 0, L_000001e81c363f10;  1 drivers
v000001e81c2cda00_0 .net *"_ivl_4", 0 0, L_000001e81c365c90;  1 drivers
L_000001e81c366118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e81c2cdd20_0 .net/2u *"_ivl_6", 7 0, L_000001e81c366118;  1 drivers
v000001e81c2ce220_0 .net "address", 7 0, v000001e81c361be0_0;  1 drivers
v000001e81c2cdfa0 .array "buffer", 0 207, 7 0;
v000001e81c35bc80_0 .net "clk", 0 0, v000001e81c3640f0_0;  alias, 1 drivers
v000001e81c35aa60_0 .net "data_in", 7 0, v000001e81c362360_0;  1 drivers
v000001e81c35b000_0 .net "data_out", 7 0, L_000001e81c363fb0;  alias, 1 drivers
v000001e81c35a6a0_0 .net "operational_clock", 0 0, L_000001e81c366160;  1 drivers
v000001e81c35ac40_0 .net "output_enable", 0 0, v000001e81c363970_0;  1 drivers
v000001e81c35aba0_0 .var "temp_data", 7 0;
v000001e81c35ace0_0 .net "write", 0 0, v000001e81c363dd0_0;  1 drivers
E_000001e81c2e1c80 .event posedge, v000001e81c35bc80_0;
L_000001e81c363f10 .reduce/nor v000001e81c363dd0_0;
L_000001e81c363fb0 .functor MUXZ 8, L_000001e81c366118, v000001e81c35aba0_0, L_000001e81c365c90, C4<>;
S_000001e81c258e10 .scope module, "display_mod" "display_module" 3 58, 6 1 0, S_000001e81c2d6250;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "VALUE_BCD";
    .port_info 1 /INPUT 1 "internal_clock";
    .port_info 2 /OUTPUT 1 "VALUE_SIGNAL";
    .port_info 3 /OUTPUT 1 "ENABLE_SIGNAL";
    .port_info 4 /OUTPUT 1 "BOARD_CLOCK_SIGNAL";
    .port_info 5 /OUTPUT 1 "DATA_CLOCK_SIGNAL";
P_000001e81c2edc00 .param/l "CLK_RST" 0 6 14, +C4<00000000000000000000000110010000>;
P_000001e81c2edc38 .param/l "DATA_CLK_RST" 0 6 25, +C4<00000000000000000000011111010000>;
P_000001e81c2edc70 .param/l "WORDS" 0 6 2, +C4<00000000000000000000000000000100>;
L_000001e81c3650c0 .functor NOT 1, v000001e81c35a740_0, C4<0>, C4<0>, C4<0>;
L_000001e81c3657c0 .functor AND 1, v000001e81c35aec0_0, L_000001e81c3650c0, C4<1>, C4<1>;
v000001e81c35a100_0 .var "BOARD_CLOCK_SIGNAL", 0 0;
v000001e81c35aec0_0 .var "DATA_CLOCK_SIGNAL", 0 0;
v000001e81c35a920_0 .var "ENABLE_SIGNAL", 0 0;
v000001e81c35a240_0 .net "VALUE_BCD", 15 0, L_000001e81c363290;  1 drivers
v000001e81c35b820_0 .var "VALUE_SIGNAL", 0 0;
v000001e81c35b780_0 .net *"_ivl_0", 0 0, L_000001e81c3650c0;  1 drivers
v000001e81c35a740_0 .var "clk_prev", 0 0;
v000001e81c35b5a0_0 .net "cnt_enable", 0 0, L_000001e81c3657c0;  1 drivers
v000001e81c35bdc0_0 .var "counter", 7 0;
v000001e81c35b640_0 .var "en", 0 0;
v000001e81c35b8c0_0 .var "freq_counter_2", 20 0;
v000001e81c35b960_0 .var "freq_counter_i", 10 0;
v000001e81c35b6e0_0 .net "internal_clock", 0 0, v000001e81c3640f0_0;  alias, 1 drivers
S_000001e81c258fa0 .scope module, "min_tau_mod" "min_tau_module" 3 94, 7 1 0, S_000001e81c2d6250;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "ready";
    .port_info 3 /INPUT 832 "data";
    .port_info 4 /OUTPUT 8 "min_tau";
P_000001e81c289f20 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000001000>;
P_000001e81c289f58 .param/l "DONE" 1 7 70, +C4<00000000000000000000000000000011>;
P_000001e81c289f90 .param/l "FINDING_THRESHOLD" 1 7 68, +C4<00000000000000000000000000000001>;
P_000001e81c289fc8 .param/l "IDLE" 1 7 67, +C4<00000000000000000000000000000000>;
P_000001e81c28a000 .param/l "INTERMEDIATE_DATA_WIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
P_000001e81c28a038 .param/l "ITERATING" 1 7 69, +C4<00000000000000000000000000000010>;
P_000001e81c28a070 .param/l "MAX_TAU" 0 7 5, +C4<00000000000000000000000000101000>;
P_000001e81c28a0a8 .param/l "SMALLEST_TAU" 1 7 72, +C4<00000000000000000000000000000101>;
P_000001e81c28a0e0 .param/l "THRESHOLD" 0 7 6, +C4<00000000000000000000000000000100>;
P_000001e81c28a118 .param/l "WAITING_THRESHOLD" 1 7 71, +C4<00000000000000000000000000000100>;
P_000001e81c28a150 .param/l "WINDOW_SIZE_BITS" 0 7 4, +C4<00000000000000000000000000000110>;
v000001e81c35e9e0_0 .net "clk", 0 0, v000001e81c3640f0_0;  alias, 1 drivers
v000001e81c35eb20_0 .var "current", 19 0;
v000001e81c35e4e0_0 .var "current_dt_prima", 799 0;
v000001e81c35ef80_0 .net "data", 831 0, v000001e81c361d20_0;  1 drivers
v000001e81c35f3e0_0 .net "div_ready", 0 0, v000001e81c35bf00_0;  1 drivers
v000001e81c35e080_0 .var "div_reset", 0 0;
v000001e81c35f520_0 .net "div_result", 15 0, v000001e81c35b3c0_0;  1 drivers
v000001e81c35fd40_0 .var "dividendo", 15 0;
v000001e81c35e620_0 .var "divisor", 15 0;
v000001e81c35f840_0 .net "dt_prima", 799 0, v000001e81c35ee40_0;  1 drivers
v000001e81c35f0c0_0 .var "first", 0 0;
v000001e81c35e120_0 .var "min_tau", 7 0;
v000001e81c35ebc0_0 .net "modiff_average", 15 0, v000001e81c35d6f0_0;  1 drivers
v000001e81c35f5c0_0 .var "new_div_reset", 0 0;
v000001e81c35f160_0 .var "new_dividendo", 15 0;
v000001e81c35f700_0 .var "new_divisor", 15 0;
v000001e81c35f200_0 .var "new_first", 0 0;
v000001e81c35e760_0 .var "new_min_tau", 7 0;
v000001e81c35f2a0_0 .var "new_ready", 0 0;
v000001e81c35e800_0 .var "new_state", 3 0;
v000001e81c35f8e0_0 .var "new_tau_index", 7 0;
v000001e81c35e6c0_0 .var "new_threshold", 17 0;
v000001e81c35e8a0_0 .var "ready", 0 0;
v000001e81c35f980_0 .net "ready_modiff", 0 0, v000001e81c35eda0_0;  1 drivers
v000001e81c35fa20_0 .net "reset", 0 0, v000001e81c361780_0;  1 drivers
v000001e81c35fac0_0 .var "reset_modiff", 0 0;
v000001e81c35fb60_0 .var "state", 3 0;
v000001e81c35fc00_0 .var "tau_index", 7 0;
v000001e81c35fca0_0 .var "threshold", 17 0;
E_000001e81c2e1a40/0 .event anyedge, v000001e81c35fb60_0, v000001e81c35fc00_0, v000001e81c35e8a0_0, v000001e81c35f0c0_0;
E_000001e81c2e1a40/1 .event anyedge, v000001e81c35fca0_0, v000001e81c35ab00_0, v000001e81c35baa0_0, v000001e81c35e120_0;
E_000001e81c2e1a40/2 .event anyedge, v000001e81c35a420_0, v000001e81c35fa20_0, v000001e81c35eda0_0, v000001e81c35d6f0_0;
E_000001e81c2e1a40/3 .event anyedge, v000001e81c35bf00_0, v000001e81c35b3c0_0, v000001e81c35e4e0_0;
E_000001e81c2e1a40 .event/or E_000001e81c2e1a40/0, E_000001e81c2e1a40/1, E_000001e81c2e1a40/2, E_000001e81c2e1a40/3;
S_000001e81c28a190 .scope module, "divisor_mod" "sar_divisor_module" 7 51, 8 1 0, S_000001e81c258fa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "dividendo";
    .port_info 2 /INPUT 16 "divisor";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 1 "ready";
P_000001e81c2e1940 .param/l "BITS" 0 8 2, +C4<000000000000000000000000000010000>;
v000001e81c35a7e0_0 .net *"_ivl_0", 0 0, L_000001e81c3645f0;  1 drivers
v000001e81c35a880_0 .net *"_ivl_2", 15 0, L_000001e81c364690;  1 drivers
L_000001e81c3661f0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e81c35a9c0_0 .net/2u *"_ivl_4", 15 0, L_000001e81c3661f0;  1 drivers
v000001e81c35b280_0 .net *"_ivl_6", 15 0, L_000001e81c364eb0;  1 drivers
v000001e81c35ad80_0 .net "clk", 0 0, v000001e81c3640f0_0;  alias, 1 drivers
v000001e81c35a2e0_0 .var "current_approximation", 15 0;
v000001e81c35b0a0_0 .var "current_follower", 15 0;
v000001e81c35ba00_0 .net "diff", 15 0, L_000001e81c364d70;  1 drivers
v000001e81c35baa0_0 .net "dividendo", 15 0, v000001e81c35fd40_0;  1 drivers
v000001e81c35ab00_0 .net "divisor", 15 0, v000001e81c35e620_0;  1 drivers
v000001e81c35ae20_0 .var "follower", 15 0;
v000001e81c35b460_0 .var "new_current_approximation", 15 0;
v000001e81c35af60_0 .var "new_current_follower", 15 0;
v000001e81c35a380_0 .var "new_follower", 15 0;
v000001e81c35b140_0 .var "new_ready", 0 0;
v000001e81c35b1e0_0 .var "new_result", 15 0;
v000001e81c35b320_0 .var "new_under", 0 0;
v000001e81c35bf00_0 .var "ready", 0 0;
v000001e81c35a420_0 .net "reset", 0 0, v000001e81c35e080_0;  1 drivers
v000001e81c35b3c0_0 .var "result", 15 0;
v000001e81c35b500_0 .var "under", 0 0;
E_000001e81c2e1c40/0 .event anyedge, v000001e81c35bf00_0, v000001e81c35ae20_0, v000001e81c35b3c0_0, v000001e81c35b500_0;
E_000001e81c2e1c40/1 .event anyedge, v000001e81c35a2e0_0, v000001e81c35b0a0_0, v000001e81c35baa0_0, v000001e81c35ab00_0;
E_000001e81c2e1c40/2 .event anyedge, v000001e81c35ba00_0;
E_000001e81c2e1c40 .event/or E_000001e81c2e1c40/0, E_000001e81c2e1c40/1, E_000001e81c2e1c40/2;
L_000001e81c3645f0 .cmp/ge 16, v000001e81c35fd40_0, v000001e81c35ae20_0;
L_000001e81c364690 .arith/sub 16, v000001e81c35fd40_0, v000001e81c35ae20_0;
L_000001e81c364eb0 .arith/sum 16, v000001e81c35e620_0, L_000001e81c3661f0;
L_000001e81c364d70 .functor MUXZ 16, L_000001e81c364eb0, L_000001e81c364690, L_000001e81c3645f0, C4<>;
S_000001e81c27d2f0 .scope module, "modiff_mod" "modiff_module" 7 32, 9 1 0, S_000001e81c258fa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 832 "data";
    .port_info 3 /OUTPUT 1 "ready";
    .port_info 4 /OUTPUT 800 "results";
    .port_info 5 /OUTPUT 16 "average";
P_000001e81c259130 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
P_000001e81c259168 .param/l "DIV_SIZE_BITS" 0 9 38, +C4<000000000000000000000000000011110>;
P_000001e81c2591a0 .param/l "INTERMEDIATE_DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000010100>;
P_000001e81c2591d8 .param/l "MAX_TAU" 0 9 6, +C4<00000000000000000000000000101000>;
P_000001e81c259210 .param/l "UP_TO_MAX_TAU" 1 9 121, +C4<00000000000000000000000000000110>;
P_000001e81c259248 .param/l "WINDOW_SIZE_BITS" 0 9 5, +C4<00000000000000000000000000000110>;
v000001e81c35cb10_0 .var "accumulator", 24 0;
v000001e81c35d6f0_0 .var "average", 15 0;
v000001e81c35d150_0 .var "calculated_average", 0 0;
v000001e81c35cc50_0 .var "calculated_diff", 0 0;
v000001e81c35dc90_0 .var "calculated_total_sum", 0 0;
v000001e81c35df10_0 .net "clk", 0 0, v000001e81c3640f0_0;  alias, 1 drivers
v000001e81c35d470_0 .var "curr", 19 0;
v000001e81c35ccf0_0 .var "current", 19 0;
v000001e81c35c430_0 .var "current_result", 19 0;
v000001e81c35c250_0 .net "data", 831 0, v000001e81c361d20_0;  alias, 1 drivers
v000001e81c35ce30_0 .net "diff_ready", 0 0, v000001e81c35a560_0;  1 drivers
v000001e81c35ddd0_0 .var "diff_reset", 0 0;
v000001e81c35c070_0 .net "diff_result", 19 0, v000001e81c35bb40_0;  1 drivers
v000001e81c35c1b0_0 .var "diff_results", 799 0;
v000001e81c35ced0_0 .net "div_ready", 0 0, v000001e81c35c750_0;  1 drivers
v000001e81c35d290_0 .var "div_reset", 0 0;
v000001e81c35d790_0 .net "div_result", 29 0, v000001e81c35ca70_0;  1 drivers
v000001e81c35d330_0 .var "dividendo", 29 0;
v000001e81c35d3d0_0 .var "dividing", 0 0;
v000001e81c35d8d0_0 .var "divisor", 29 0;
v000001e81c35c4d0_0 .var "first", 0 0;
v000001e81c35c570_0 .var "new_accumulator", 24 0;
v000001e81c35d970_0 .var "new_average", 19 0;
v000001e81c35da10_0 .var "new_calculated_average", 0 0;
v000001e81c35c2f0_0 .var "new_calculated_diff", 0 0;
v000001e81c35fde0_0 .var "new_calculated_total_sum", 0 0;
v000001e81c35f660_0 .var "new_diff_reset", 0 0;
v000001e81c35f7a0_0 .var "new_diff_results", 799 0;
v000001e81c35ea80_0 .var "new_div_reset", 0 0;
v000001e81c35f480_0 .var "new_dividendo", 29 0;
v000001e81c35e580_0 .var "new_dividing", 0 0;
v000001e81c35e440_0 .var "new_divisor", 29 0;
v000001e81c35fe80_0 .var "new_first", 0 0;
v000001e81c35ec60_0 .var "new_ready", 0 0;
v000001e81c35f020_0 .var "new_results", 799 0;
v000001e81c35e940_0 .var "new_sum_index", 5 0;
v000001e81c35ed00_0 .var "new_tau", 5 0;
v000001e81c35e260_0 .var "new_total_sum", 22 0;
v000001e81c35e300_0 .var "new_total_sum_index", 5 0;
v000001e81c35eda0_0 .var "ready", 0 0;
v000001e81c35e1c0_0 .net "reset", 0 0, v000001e81c35fac0_0;  1 drivers
v000001e81c35ee40_0 .var "results", 799 0;
v000001e81c35eee0_0 .var "sum_index", 5 0;
v000001e81c35f340_0 .var "tau", 5 0;
v000001e81c35ff20_0 .var "total_sum", 22 0;
v000001e81c35e3a0_0 .var "total_sum_index", 5 0;
E_000001e81c2e2780/0 .event anyedge, v000001e81c35cb10_0, v000001e81c35eee0_0, v000001e81c35eda0_0, v000001e81c35d3d0_0;
E_000001e81c2e2780/1 .event anyedge, v000001e81c35dab0_0, v000001e81c35dc90_0, v000001e81c35d150_0, v000001e81c35d6f0_0;
E_000001e81c2e2780/2 .event anyedge, v000001e81c35ff20_0, v000001e81c35e3a0_0, v000001e81c35d0b0_0, v000001e81c35c390_0;
E_000001e81c2e2780/3 .event anyedge, v000001e81c35ee40_0, v000001e81c35cc50_0, v000001e81c35d510_0, v000001e81c35c1b0_0;
E_000001e81c2e2780/4 .event anyedge, v000001e81c35a600_0, v000001e81c35c4d0_0, v000001e81c35a560_0, v000001e81c35bb40_0;
E_000001e81c2e2780/5 .event anyedge, v000001e81c35e1c0_0, v000001e81c35c750_0, v000001e81c35ca70_0, v000001e81c35d470_0;
E_000001e81c2e2780 .event/or E_000001e81c2e2780/0, E_000001e81c2e2780/1, E_000001e81c2e2780/2, E_000001e81c2e2780/3, E_000001e81c2e2780/4, E_000001e81c2e2780/5;
S_000001e81c27d480 .scope module, "diff_tau" "diff_module" 9 29, 10 1 0, S_000001e81c27d2f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 832 "data_in";
    .port_info 2 /INPUT 6 "tau";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "ready";
    .port_info 5 /OUTPUT 20 "accumulator";
P_000001e81c27d610 .param/l "DATA_WIDTH" 0 10 4, +C4<00000000000000000000000000001000>;
P_000001e81c27d648 .param/l "INTERMEDIATE_DATA_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_000001e81c27d680 .param/l "MAX_TAU" 0 10 5, +C4<00000000000000000000000000101000>;
P_000001e81c27d6b8 .param/l "WINDOW_SIZE_BITS" 0 10 2, +C4<00000000000000000000000000000110>;
v000001e81c35bb40_0 .var "accumulator", 19 0;
v000001e81c35bbe0_0 .net "clk", 0 0, v000001e81c3640f0_0;  alias, 1 drivers
v000001e81c35be60_0 .net "data_in", 831 0, v000001e81c361d20_0;  alias, 1 drivers
v000001e81c35a4c0_0 .var "diff", 15 0;
v000001e81c35bd20_0 .var "new_accumulator", 19 0;
v000001e81c35a060_0 .var "new_ready", 0 0;
v000001e81c35a1a0_0 .var "new_sum_index", 6 0;
v000001e81c35a560_0 .var "ready", 0 0;
v000001e81c35a600_0 .net "reset", 0 0, v000001e81c35ddd0_0;  1 drivers
v000001e81c35d830_0 .var "sum_index", 6 0;
v000001e81c35d510_0 .net "tau", 5 0, v000001e81c35f340_0;  1 drivers
v000001e81c35d5b0_0 .var "xj", 7 0;
v000001e81c35c930_0 .var "xjtau", 7 0;
E_000001e81c2e20c0/0 .event anyedge, v000001e81c35d830_0, v000001e81c35bb40_0, v000001e81c35a560_0, v000001e81c35be60_0;
E_000001e81c2e20c0/1 .event anyedge, v000001e81c35d510_0, v000001e81c35d5b0_0, v000001e81c35c930_0, v000001e81c35a4c0_0;
E_000001e81c2e20c0 .event/or E_000001e81c2e20c0/0, E_000001e81c2e20c0/1;
S_000001e81c26ff70 .scope module, "sar_divisor_mod" "sar_divisor_module" 9 48, 8 1 0, S_000001e81c27d2f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "dividendo";
    .port_info 2 /INPUT 30 "divisor";
    .port_info 3 /OUTPUT 30 "result";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 1 "ready";
P_000001e81c2e2600 .param/l "BITS" 0 8 2, +C4<000000000000000000000000000011110>;
v000001e81c35cf70_0 .net *"_ivl_0", 0 0, L_000001e81c364870;  1 drivers
v000001e81c35c6b0_0 .net *"_ivl_2", 29 0, L_000001e81c364550;  1 drivers
L_000001e81c3661a8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e81c35de70_0 .net/2u *"_ivl_4", 29 0, L_000001e81c3661a8;  1 drivers
v000001e81c35dd30_0 .net *"_ivl_6", 29 0, L_000001e81c364cd0;  1 drivers
v000001e81c35d010_0 .net "clk", 0 0, v000001e81c3640f0_0;  alias, 1 drivers
v000001e81c35c110_0 .var "current_approximation", 29 0;
v000001e81c35d1f0_0 .var "current_follower", 29 0;
v000001e81c35db50_0 .net "diff", 29 0, L_000001e81c364050;  1 drivers
v000001e81c35c390_0 .net "dividendo", 29 0, v000001e81c35d330_0;  1 drivers
v000001e81c35d0b0_0 .net "divisor", 29 0, v000001e81c35d8d0_0;  1 drivers
v000001e81c35c7f0_0 .var "follower", 29 0;
v000001e81c35d650_0 .var "new_current_approximation", 29 0;
v000001e81c35cbb0_0 .var "new_current_follower", 29 0;
v000001e81c35c9d0_0 .var "new_follower", 29 0;
v000001e81c35dbf0_0 .var "new_ready", 0 0;
v000001e81c35cd90_0 .var "new_result", 29 0;
v000001e81c35c890_0 .var "new_under", 0 0;
v000001e81c35c750_0 .var "ready", 0 0;
v000001e81c35dab0_0 .net "reset", 0 0, v000001e81c35d290_0;  1 drivers
v000001e81c35ca70_0 .var "result", 29 0;
v000001e81c35c610_0 .var "under", 0 0;
E_000001e81c2e2e00/0 .event anyedge, v000001e81c35c750_0, v000001e81c35c7f0_0, v000001e81c35ca70_0, v000001e81c35c610_0;
E_000001e81c2e2e00/1 .event anyedge, v000001e81c35c110_0, v000001e81c35d1f0_0, v000001e81c35c390_0, v000001e81c35d0b0_0;
E_000001e81c2e2e00/2 .event anyedge, v000001e81c35db50_0;
E_000001e81c2e2e00 .event/or E_000001e81c2e2e00/0, E_000001e81c2e2e00/1, E_000001e81c2e2e00/2;
L_000001e81c364870 .cmp/ge 30, v000001e81c35d330_0, v000001e81c35c7f0_0;
L_000001e81c364550 .arith/sub 30, v000001e81c35d330_0, v000001e81c35c7f0_0;
L_000001e81c364cd0 .arith/sum 30, v000001e81c35d8d0_0, L_000001e81c3661a8;
L_000001e81c364050 .functor MUXZ 30, L_000001e81c364cd0, L_000001e81c364550, L_000001e81c364870, C4<>;
    .scope S_000001e81c258e10;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e81c35b640_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e81c35bdc0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001e81c258e10;
T_1 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35b960_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001e81c35b960_0, 0;
    %load/vec4 v000001e81c35b960_0;
    %pad/u 32;
    %cmpi/u 400, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e81c35b960_0, 0;
    %load/vec4 v000001e81c35a100_0;
    %nor/r;
    %assign/vec4 v000001e81c35a100_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e81c258e10;
T_2 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35b8c0_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001e81c35b8c0_0, 0;
    %load/vec4 v000001e81c35b8c0_0;
    %pad/u 32;
    %cmpi/u 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001e81c35b8c0_0, 0;
    %load/vec4 v000001e81c35aec0_0;
    %nor/r;
    %assign/vec4 v000001e81c35aec0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e81c258e10;
T_3 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35aec0_0;
    %assign/vec4 v000001e81c35a740_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e81c258e10;
T_4 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35b5a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001e81c35bdc0_0;
    %cmpi/u 16, 0, 8;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35a920_0, 0;
    %load/vec4 v000001e81c35a240_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v000001e81c35bdc0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %sub;
    %load/vec4 v000001e81c35bdc0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %muli 4, 0, 32;
    %add;
    %part/u 1;
    %assign/vec4 v000001e81c35b820_0, 0;
    %load/vec4 v000001e81c35bdc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e81c35bdc0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001e81c35bdc0_0;
    %cmpi/u 32, 0, 8;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35a920_0, 0;
    %load/vec4 v000001e81c35bdc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e81c35bdc0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c35bdc0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e81c23b730;
T_5 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35a6a0_0;
    %load/vec4 v000001e81c35ace0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001e81c35aa60_0;
    %load/vec4 v000001e81c2ce220_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e81c2cdfa0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e81c23b730;
T_6 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35a6a0_0;
    %load/vec4 v000001e81c35ace0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001e81c2ce220_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000001e81c2cdfa0, 4;
    %assign/vec4 v000001e81c35aba0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e81c27d480;
T_7 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e81c35d830_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e81c35a1a0_0, 0, 7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e81c35d5b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e81c35c930_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35a060_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e81c35bd20_0, 0, 20;
    %end;
    .thread T_7;
    .scope S_000001e81c27d480;
T_8 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35a600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e81c35d830_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000001e81c35bb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35a560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c35d5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c35c930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001e81c35a1a0_0;
    %assign/vec4 v000001e81c35d830_0, 0;
    %load/vec4 v000001e81c35bd20_0;
    %assign/vec4 v000001e81c35bb40_0, 0;
    %load/vec4 v000001e81c35a060_0;
    %assign/vec4 v000001e81c35a560_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e81c27d480;
T_9 ;
    %wait E_000001e81c2e20c0;
    %load/vec4 v000001e81c35d830_0;
    %assign/vec4 v000001e81c35a1a0_0, 0;
    %load/vec4 v000001e81c35bb40_0;
    %assign/vec4 v000001e81c35bd20_0, 0;
    %load/vec4 v000001e81c35a560_0;
    %assign/vec4 v000001e81c35a060_0, 0;
    %load/vec4 v000001e81c35a560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001e81c35be60_0;
    %load/vec4 v000001e81c35d830_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v000001e81c35d5b0_0, 0, 8;
    %load/vec4 v000001e81c35be60_0;
    %load/vec4 v000001e81c35d830_0;
    %pad/u 32;
    %load/vec4 v000001e81c35d510_0;
    %pad/u 32;
    %add;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v000001e81c35c930_0, 0, 8;
    %load/vec4 v000001e81c35d5b0_0;
    %load/vec4 v000001e81c35c930_0;
    %cmp/u;
    %jmp/0xz  T_9.2, 5;
    %load/vec4 v000001e81c35c930_0;
    %pad/u 16;
    %load/vec4 v000001e81c35d5b0_0;
    %pad/u 16;
    %sub;
    %store/vec4 v000001e81c35a4c0_0, 0, 16;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001e81c35d5b0_0;
    %pad/u 16;
    %load/vec4 v000001e81c35c930_0;
    %pad/u 16;
    %sub;
    %store/vec4 v000001e81c35a4c0_0, 0, 16;
T_9.3 ;
    %load/vec4 v000001e81c35bb40_0;
    %load/vec4 v000001e81c35a4c0_0;
    %pad/u 20;
    %load/vec4 v000001e81c35a4c0_0;
    %pad/u 20;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v000001e81c35bd20_0, 0;
    %load/vec4 v000001e81c35d830_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e81c35a1a0_0, 0;
    %load/vec4 v000001e81c35d830_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35a060_0, 0;
    %load/vec4 v000001e81c35bb40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e81c35bd20_0, 0;
T_9.4 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e81c26ff70;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35dbf0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001e81c26ff70;
T_11 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35dab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v000001e81c35ca70_0, 0;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v000001e81c35c7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35c610_0, 0;
    %load/vec4 v000001e81c35d0b0_0;
    %assign/vec4 v000001e81c35d1f0_0, 0;
    %pushi/vec4 1, 0, 30;
    %assign/vec4 v000001e81c35c110_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e81c35cd90_0;
    %assign/vec4 v000001e81c35ca70_0, 0;
    %load/vec4 v000001e81c35dbf0_0;
    %assign/vec4 v000001e81c35c750_0, 0;
    %load/vec4 v000001e81c35c9d0_0;
    %assign/vec4 v000001e81c35c7f0_0, 0;
    %load/vec4 v000001e81c35c890_0;
    %assign/vec4 v000001e81c35c610_0, 0;
    %load/vec4 v000001e81c35cbb0_0;
    %assign/vec4 v000001e81c35d1f0_0, 0;
    %load/vec4 v000001e81c35d650_0;
    %assign/vec4 v000001e81c35c110_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e81c26ff70;
T_12 ;
    %wait E_000001e81c2e2e00;
    %load/vec4 v000001e81c35c750_0;
    %assign/vec4 v000001e81c35dbf0_0, 0;
    %load/vec4 v000001e81c35c7f0_0;
    %assign/vec4 v000001e81c35c9d0_0, 0;
    %load/vec4 v000001e81c35ca70_0;
    %assign/vec4 v000001e81c35cd90_0, 0;
    %load/vec4 v000001e81c35c610_0;
    %assign/vec4 v000001e81c35c890_0, 0;
    %load/vec4 v000001e81c35c110_0;
    %assign/vec4 v000001e81c35d650_0, 0;
    %load/vec4 v000001e81c35d1f0_0;
    %assign/vec4 v000001e81c35cbb0_0, 0;
    %load/vec4 v000001e81c35c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001e81c35c390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_12.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e81c35d0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_12.4;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v000001e81c35cd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35dbf0_0, 0;
T_12.2 ;
    %load/vec4 v000001e81c35db50_0;
    %load/vec4 v000001e81c35d0b0_0;
    %cmp/u;
    %jmp/0xz  T_12.5, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35dbf0_0, 0;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v000001e81c35c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v000001e81c35c7f0_0;
    %load/vec4 v000001e81c35d1f0_0;
    %add;
    %load/vec4 v000001e81c35c390_0;
    %cmp/u;
    %jmp/0xz  T_12.9, 5;
    %load/vec4 v000001e81c35d1f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e81c35cbb0_0, 0;
    %load/vec4 v000001e81c35c110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e81c35d650_0, 0;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v000001e81c35c7f0_0;
    %load/vec4 v000001e81c35d1f0_0;
    %add;
    %assign/vec4 v000001e81c35c9d0_0, 0;
    %load/vec4 v000001e81c35ca70_0;
    %load/vec4 v000001e81c35c110_0;
    %add;
    %assign/vec4 v000001e81c35cd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35c890_0, 0;
    %load/vec4 v000001e81c35d0b0_0;
    %assign/vec4 v000001e81c35cbb0_0, 0;
    %pushi/vec4 1, 0, 30;
    %assign/vec4 v000001e81c35d650_0, 0;
T_12.10 ;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v000001e81c35c610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v000001e81c35c390_0;
    %load/vec4 v000001e81c35c7f0_0;
    %load/vec4 v000001e81c35d1f0_0;
    %sub;
    %cmp/u;
    %jmp/0xz  T_12.13, 5;
    %load/vec4 v000001e81c35d1f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e81c35cbb0_0, 0;
    %load/vec4 v000001e81c35c110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e81c35d650_0, 0;
    %jmp T_12.14;
T_12.13 ;
    %load/vec4 v000001e81c35c7f0_0;
    %load/vec4 v000001e81c35d1f0_0;
    %sub;
    %assign/vec4 v000001e81c35c9d0_0, 0;
    %load/vec4 v000001e81c35ca70_0;
    %load/vec4 v000001e81c35c110_0;
    %sub;
    %assign/vec4 v000001e81c35cd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35c890_0, 0;
    %load/vec4 v000001e81c35d0b0_0;
    %assign/vec4 v000001e81c35cbb0_0, 0;
    %pushi/vec4 1, 0, 30;
    %assign/vec4 v000001e81c35d650_0, 0;
T_12.14 ;
T_12.11 ;
T_12.8 ;
T_12.6 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e81c27d2f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35ddd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35f660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35ea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35d3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35e580_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e81c35ccf0_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e81c35c430_0, 0, 20;
    %end;
    .thread T_13;
    .scope S_000001e81c27d2f0;
T_14 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35ddd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e81c35eee0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v000001e81c35cb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35eda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35d3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35d290_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e81c35ff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35d150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e81c35d6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35c4d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e81c35e3a0_0, 0;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v000001e81c35d8d0_0, 0;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v000001e81c35d330_0, 0;
    %pushi/vec4 0, 0, 800;
    %assign/vec4 v000001e81c35ee40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35cc50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e81c35f340_0, 0;
    %pushi/vec4 0, 0, 800;
    %assign/vec4 v000001e81c35c1b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e81c35fe80_0;
    %assign/vec4 v000001e81c35c4d0_0, 0;
    %load/vec4 v000001e81c35f660_0;
    %assign/vec4 v000001e81c35ddd0_0, 0;
    %load/vec4 v000001e81c35e940_0;
    %assign/vec4 v000001e81c35eee0_0, 0;
    %load/vec4 v000001e81c35c570_0;
    %assign/vec4 v000001e81c35cb10_0, 0;
    %load/vec4 v000001e81c35ec60_0;
    %assign/vec4 v000001e81c35eda0_0, 0;
    %load/vec4 v000001e81c35e580_0;
    %assign/vec4 v000001e81c35d3d0_0, 0;
    %load/vec4 v000001e81c35ea80_0;
    %assign/vec4 v000001e81c35d290_0, 0;
    %load/vec4 v000001e81c35fde0_0;
    %assign/vec4 v000001e81c35dc90_0, 0;
    %load/vec4 v000001e81c35da10_0;
    %assign/vec4 v000001e81c35d150_0, 0;
    %load/vec4 v000001e81c35e260_0;
    %assign/vec4 v000001e81c35ff20_0, 0;
    %load/vec4 v000001e81c35e300_0;
    %assign/vec4 v000001e81c35e3a0_0, 0;
    %load/vec4 v000001e81c35d970_0;
    %pad/u 16;
    %assign/vec4 v000001e81c35d6f0_0, 0;
    %load/vec4 v000001e81c35e440_0;
    %assign/vec4 v000001e81c35d8d0_0, 0;
    %load/vec4 v000001e81c35f480_0;
    %assign/vec4 v000001e81c35d330_0, 0;
    %load/vec4 v000001e81c35f020_0;
    %assign/vec4 v000001e81c35ee40_0, 0;
    %load/vec4 v000001e81c35c2f0_0;
    %assign/vec4 v000001e81c35cc50_0, 0;
    %load/vec4 v000001e81c35ed00_0;
    %assign/vec4 v000001e81c35f340_0, 0;
    %load/vec4 v000001e81c35f7a0_0;
    %assign/vec4 v000001e81c35c1b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e81c27d2f0;
T_15 ;
    %wait E_000001e81c2e2780;
    %load/vec4 v000001e81c35cb10_0;
    %assign/vec4 v000001e81c35c570_0, 0;
    %load/vec4 v000001e81c35eee0_0;
    %assign/vec4 v000001e81c35e940_0, 0;
    %load/vec4 v000001e81c35eda0_0;
    %assign/vec4 v000001e81c35ec60_0, 0;
    %load/vec4 v000001e81c35d3d0_0;
    %assign/vec4 v000001e81c35e580_0, 0;
    %load/vec4 v000001e81c35d290_0;
    %assign/vec4 v000001e81c35ea80_0, 0;
    %load/vec4 v000001e81c35dc90_0;
    %assign/vec4 v000001e81c35fde0_0, 0;
    %load/vec4 v000001e81c35d150_0;
    %assign/vec4 v000001e81c35da10_0, 0;
    %load/vec4 v000001e81c35d6f0_0;
    %pad/u 20;
    %assign/vec4 v000001e81c35d970_0, 0;
    %load/vec4 v000001e81c35ff20_0;
    %assign/vec4 v000001e81c35e260_0, 0;
    %load/vec4 v000001e81c35e3a0_0;
    %assign/vec4 v000001e81c35e300_0, 0;
    %load/vec4 v000001e81c35d8d0_0;
    %assign/vec4 v000001e81c35e440_0, 0;
    %load/vec4 v000001e81c35d330_0;
    %assign/vec4 v000001e81c35f480_0, 0;
    %load/vec4 v000001e81c35ee40_0;
    %assign/vec4 v000001e81c35f020_0, 0;
    %load/vec4 v000001e81c35cc50_0;
    %assign/vec4 v000001e81c35c2f0_0, 0;
    %load/vec4 v000001e81c35f340_0;
    %assign/vec4 v000001e81c35ed00_0, 0;
    %load/vec4 v000001e81c35c1b0_0;
    %assign/vec4 v000001e81c35f7a0_0, 0;
    %load/vec4 v000001e81c35ddd0_0;
    %assign/vec4 v000001e81c35f660_0, 0;
    %load/vec4 v000001e81c35c4d0_0;
    %assign/vec4 v000001e81c35fe80_0, 0;
    %load/vec4 v000001e81c35cc50_0;
    %load/vec4 v000001e81c35eee0_0;
    %pad/u 32;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35ec60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001e81c35cc50_0;
    %nor/r;
    %load/vec4 v000001e81c35f340_0;
    %pad/u 32;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35c2f0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001e81c35e940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35fe80_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001e81c35cc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35f660_0, 0;
    %load/vec4 v000001e81c35f340_0;
    %assign/vec4 v000001e81c35ed00_0, 0;
    %load/vec4 v000001e81c35c4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35fe80_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v000001e81c35ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v000001e81c35c070_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001e81c35f340_0;
    %pad/u 32;
    %muli 20, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001e81c35f7a0_0, 4, 5;
    %load/vec4 v000001e81c35f340_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e81c35ed00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35f660_0, 0;
    %load/vec4 v000001e81c35ff20_0;
    %load/vec4 v000001e81c35c070_0;
    %pad/u 23;
    %add;
    %assign/vec4 v000001e81c35e260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35fe80_0, 0;
T_15.8 ;
T_15.7 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v000001e81c35c4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35fe80_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v000001e81c35cc50_0;
    %load/vec4 v000001e81c35e1c0_0;
    %inv;
    %and;
    %load/vec4 v000001e81c35eda0_0;
    %inv;
    %and;
    %load/vec4 v000001e81c35c4d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v000001e81c35d150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %load/vec4 v000001e81c35d3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %load/vec4 v000001e81c35ff20_0;
    %pad/u 30;
    %assign/vec4 v000001e81c35f480_0, 0;
    %pushi/vec4 40, 0, 30;
    %assign/vec4 v000001e81c35e440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35ea80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35e580_0, 0;
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v000001e81c35d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35ea80_0, 0;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v000001e81c35ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.20, 8;
    %load/vec4 v000001e81c35d790_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 20;
    %assign/vec4 v000001e81c35d970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35e580_0, 0;
    %load/vec4 v000001e81c35d790_0;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e81c35f020_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35da10_0, 0;
T_15.20 ;
T_15.19 ;
T_15.17 ;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v000001e81c35d3d0_0;
    %nor/r;
    %load/vec4 v000001e81c35d150_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35e580_0, 0;
    %load/vec4 v000001e81c35c1b0_0;
    %load/vec4 v000001e81c35eee0_0;
    %pad/u 32;
    %muli 20, 0, 32;
    %part/u 20;
    %store/vec4 v000001e81c35d470_0, 0, 20;
    %load/vec4 v000001e81c35d470_0;
    %pad/u 30;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001e81c35d6f0_0;
    %pad/u 30;
    %mul;
    %load/vec4 v000001e81c35eee0_0;
    %pad/u 30;
    %mul;
    %assign/vec4 v000001e81c35f480_0, 0;
    %load/vec4 v000001e81c35cb10_0;
    %pad/u 30;
    %load/vec4 v000001e81c35d470_0;
    %pad/u 30;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e81c35e440_0, 0;
    %load/vec4 v000001e81c35cb10_0;
    %load/vec4 v000001e81c35d470_0;
    %pad/u 25;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001e81c35c570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35ea80_0, 0;
    %jmp T_15.23;
T_15.22 ;
    %load/vec4 v000001e81c35d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35ea80_0, 0;
    %jmp T_15.25;
T_15.24 ;
    %load/vec4 v000001e81c35ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.26, 8;
    %load/vec4 v000001e81c35d790_0;
    %pad/u 20;
    %ix/load 5, 0, 0;
    %load/vec4 v000001e81c35eee0_0;
    %pad/u 32;
    %muli 20, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001e81c35f020_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35e580_0, 0;
    %load/vec4 v000001e81c35eee0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e81c35e940_0, 0;
T_15.26 ;
T_15.25 ;
T_15.23 ;
T_15.15 ;
T_15.12 ;
T_15.11 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001e81c28a190;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35b140_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001e81c28a190;
T_17 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e81c35b3c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e81c35ae20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35bf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35b500_0, 0;
    %load/vec4 v000001e81c35ab00_0;
    %assign/vec4 v000001e81c35b0a0_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001e81c35a2e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e81c35b1e0_0;
    %assign/vec4 v000001e81c35b3c0_0, 0;
    %load/vec4 v000001e81c35b140_0;
    %assign/vec4 v000001e81c35bf00_0, 0;
    %load/vec4 v000001e81c35a380_0;
    %assign/vec4 v000001e81c35ae20_0, 0;
    %load/vec4 v000001e81c35b320_0;
    %assign/vec4 v000001e81c35b500_0, 0;
    %load/vec4 v000001e81c35af60_0;
    %assign/vec4 v000001e81c35b0a0_0, 0;
    %load/vec4 v000001e81c35b460_0;
    %assign/vec4 v000001e81c35a2e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e81c28a190;
T_18 ;
    %wait E_000001e81c2e1c40;
    %load/vec4 v000001e81c35bf00_0;
    %assign/vec4 v000001e81c35b140_0, 0;
    %load/vec4 v000001e81c35ae20_0;
    %assign/vec4 v000001e81c35a380_0, 0;
    %load/vec4 v000001e81c35b3c0_0;
    %assign/vec4 v000001e81c35b1e0_0, 0;
    %load/vec4 v000001e81c35b500_0;
    %assign/vec4 v000001e81c35b320_0, 0;
    %load/vec4 v000001e81c35a2e0_0;
    %assign/vec4 v000001e81c35b460_0, 0;
    %load/vec4 v000001e81c35b0a0_0;
    %assign/vec4 v000001e81c35af60_0, 0;
    %load/vec4 v000001e81c35bf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001e81c35baa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_18.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e81c35ab00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_18.4;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e81c35b1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35b140_0, 0;
T_18.2 ;
    %load/vec4 v000001e81c35ba00_0;
    %load/vec4 v000001e81c35ab00_0;
    %cmp/u;
    %jmp/0xz  T_18.5, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35b140_0, 0;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v000001e81c35b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %load/vec4 v000001e81c35ae20_0;
    %load/vec4 v000001e81c35b0a0_0;
    %add;
    %load/vec4 v000001e81c35baa0_0;
    %cmp/u;
    %jmp/0xz  T_18.9, 5;
    %load/vec4 v000001e81c35b0a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e81c35af60_0, 0;
    %load/vec4 v000001e81c35a2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e81c35b460_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v000001e81c35ae20_0;
    %load/vec4 v000001e81c35b0a0_0;
    %add;
    %assign/vec4 v000001e81c35a380_0, 0;
    %load/vec4 v000001e81c35b3c0_0;
    %load/vec4 v000001e81c35a2e0_0;
    %add;
    %assign/vec4 v000001e81c35b1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35b320_0, 0;
    %load/vec4 v000001e81c35ab00_0;
    %assign/vec4 v000001e81c35af60_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001e81c35b460_0, 0;
T_18.10 ;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v000001e81c35b500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %load/vec4 v000001e81c35baa0_0;
    %load/vec4 v000001e81c35ae20_0;
    %load/vec4 v000001e81c35b0a0_0;
    %sub;
    %cmp/u;
    %jmp/0xz  T_18.13, 5;
    %load/vec4 v000001e81c35b0a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e81c35af60_0, 0;
    %load/vec4 v000001e81c35a2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001e81c35b460_0, 0;
    %jmp T_18.14;
T_18.13 ;
    %load/vec4 v000001e81c35ae20_0;
    %load/vec4 v000001e81c35b0a0_0;
    %sub;
    %assign/vec4 v000001e81c35a380_0, 0;
    %load/vec4 v000001e81c35b3c0_0;
    %load/vec4 v000001e81c35a2e0_0;
    %sub;
    %assign/vec4 v000001e81c35b1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35b320_0, 0;
    %load/vec4 v000001e81c35ab00_0;
    %assign/vec4 v000001e81c35af60_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001e81c35b460_0, 0;
T_18.14 ;
T_18.11 ;
T_18.8 ;
T_18.6 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001e81c258fa0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e81c35fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c35f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e81c35fc00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e81c35f8e0_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_000001e81c258fa0;
T_20 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c35fa20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001e81c35f2a0_0;
    %assign/vec4 v000001e81c35e8a0_0, 0;
    %load/vec4 v000001e81c35e800_0;
    %assign/vec4 v000001e81c35fb60_0, 0;
    %load/vec4 v000001e81c35f8e0_0;
    %assign/vec4 v000001e81c35fc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35fac0_0, 0;
    %load/vec4 v000001e81c35f200_0;
    %assign/vec4 v000001e81c35f0c0_0, 0;
    %load/vec4 v000001e81c35e6c0_0;
    %assign/vec4 v000001e81c35fca0_0, 0;
    %load/vec4 v000001e81c35f700_0;
    %assign/vec4 v000001e81c35e620_0, 0;
    %load/vec4 v000001e81c35f160_0;
    %assign/vec4 v000001e81c35fd40_0, 0;
    %load/vec4 v000001e81c35e760_0;
    %assign/vec4 v000001e81c35e120_0, 0;
    %load/vec4 v000001e81c35f5c0_0;
    %assign/vec4 v000001e81c35e080_0, 0;
    %load/vec4 v000001e81c35f840_0;
    %assign/vec4 v000001e81c35e4e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e81c35fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35e8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35fac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35f0c0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001e81c35fca0_0, 0;
    %pushi/vec4 0, 0, 800;
    %assign/vec4 v000001e81c35e4e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001e81c258fa0;
T_21 ;
    %wait E_000001e81c2e1a40;
    %load/vec4 v000001e81c35fb60_0;
    %assign/vec4 v000001e81c35e800_0, 0;
    %load/vec4 v000001e81c35fc00_0;
    %assign/vec4 v000001e81c35f8e0_0, 0;
    %load/vec4 v000001e81c35e8a0_0;
    %assign/vec4 v000001e81c35f2a0_0, 0;
    %load/vec4 v000001e81c35f0c0_0;
    %assign/vec4 v000001e81c35f200_0, 0;
    %load/vec4 v000001e81c35fca0_0;
    %assign/vec4 v000001e81c35e6c0_0, 0;
    %load/vec4 v000001e81c35e620_0;
    %assign/vec4 v000001e81c35f700_0, 0;
    %load/vec4 v000001e81c35fd40_0;
    %assign/vec4 v000001e81c35f160_0, 0;
    %load/vec4 v000001e81c35e120_0;
    %assign/vec4 v000001e81c35e760_0, 0;
    %load/vec4 v000001e81c35e080_0;
    %assign/vec4 v000001e81c35f5c0_0, 0;
    %load/vec4 v000001e81c35f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35f200_0, 0;
T_21.0 ;
    %load/vec4 v000001e81c35fa20_0;
    %inv;
    %load/vec4 v000001e81c35f0c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001e81c35fb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v000001e81c35f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e81c35e800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c35f8e0_0, 0;
T_21.10 ;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v000001e81c35ebc0_0;
    %assign/vec4 v000001e81c35f160_0, 0;
    %pushi/vec4 25, 0, 16;
    %assign/vec4 v000001e81c35f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35f5c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e81c35e800_0, 0;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v000001e81c35e080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c35f5c0_0, 0;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v000001e81c35f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %load/vec4 v000001e81c35f520_0;
    %pad/u 18;
    %assign/vec4 v000001e81c35e6c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e81c35e800_0, 0;
T_21.14 ;
T_21.13 ;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v000001e81c35e4e0_0;
    %load/vec4 v000001e81c35fc00_0;
    %pad/u 32;
    %muli 20, 0, 32;
    %part/u 20;
    %assign/vec4 v000001e81c35eb20_0, 0;
    %load/vec4 v000001e81c35e4e0_0;
    %load/vec4 v000001e81c35fc00_0;
    %pad/u 32;
    %muli 20, 0, 32;
    %part/u 20;
    %load/vec4 v000001e81c35fca0_0;
    %pad/u 20;
    %cmp/u;
    %jmp/0xz  T_21.16, 5;
    %load/vec4 v000001e81c35fc00_0;
    %assign/vec4 v000001e81c35e760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e81c35e800_0, 0;
T_21.16 ;
    %load/vec4 v000001e81c35fc00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e81c35f8e0_0, 0;
    %load/vec4 v000001e81c35fc00_0;
    %pad/u 32;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_21.18, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c35e760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e81c35e800_0, 0;
T_21.18 ;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c35f2a0_0, 0;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
T_21.2 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001e81c2d6250;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e81c363dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e81c3638d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e81c363970_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001e81c2d6250;
T_23 ;
    %wait E_000001e81c2e1c80;
    %load/vec4 v000001e81c3644b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000001e81c364f50_0;
    %assign/vec4 v000001e81c363bf0_0, 0;
    %load/vec4 v000001e81c362d60_0;
    %assign/vec4 v000001e81c361be0_0, 0;
    %load/vec4 v000001e81c361f00_0;
    %assign/vec4 v000001e81c361dc0_0, 0;
    %load/vec4 v000001e81c361e60_0;
    %assign/vec4 v000001e81c3611e0_0, 0;
    %load/vec4 v000001e81c362680_0;
    %assign/vec4 v000001e81c3622c0_0, 0;
    %load/vec4 v000001e81c3618c0_0;
    %assign/vec4 v000001e81c3613c0_0, 0;
    %load/vec4 v000001e81c363ab0_0;
    %assign/vec4 v000001e81c3642d0_0, 0;
    %load/vec4 v000001e81c362040_0;
    %assign/vec4 v000001e81c361780_0, 0;
    %load/vec4 v000001e81c362720_0;
    %assign/vec4 v000001e81c3616e0_0, 0;
    %load/vec4 v000001e81c361fa0_0;
    %assign/vec4 v000001e81c361d20_0, 0;
    %load/vec4 v000001e81c361a00_0;
    %assign/vec4 v000001e81c362e00_0, 0;
    %load/vec4 v000001e81c3638d0_0;
    %assign/vec4 v000001e81c363dd0_0, 0;
    %load/vec4 v000001e81c3625e0_0;
    %assign/vec4 v000001e81c362360_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 832;
    %assign/vec4 v000001e81c361d20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e81c363bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c361be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c361dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c3611e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c3622c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c3613c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c3642d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c361780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c3616e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c362e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c362360_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e81c2d6250;
T_24 ;
    %wait E_000001e81c2e1740;
    %load/vec4 v000001e81c363bf0_0;
    %assign/vec4 v000001e81c364f50_0, 0;
    %load/vec4 v000001e81c3633d0_0;
    %assign/vec4 v000001e81c362180_0, 0;
    %load/vec4 v000001e81c361dc0_0;
    %assign/vec4 v000001e81c361f00_0, 0;
    %load/vec4 v000001e81c3611e0_0;
    %assign/vec4 v000001e81c361e60_0, 0;
    %load/vec4 v000001e81c3622c0_0;
    %assign/vec4 v000001e81c362680_0, 0;
    %load/vec4 v000001e81c3613c0_0;
    %assign/vec4 v000001e81c3618c0_0, 0;
    %load/vec4 v000001e81c3642d0_0;
    %assign/vec4 v000001e81c363ab0_0, 0;
    %load/vec4 v000001e81c361780_0;
    %assign/vec4 v000001e81c362040_0, 0;
    %load/vec4 v000001e81c3616e0_0;
    %assign/vec4 v000001e81c362720_0, 0;
    %load/vec4 v000001e81c361d20_0;
    %assign/vec4 v000001e81c361fa0_0, 0;
    %load/vec4 v000001e81c362e00_0;
    %assign/vec4 v000001e81c361a00_0, 0;
    %load/vec4 v000001e81c361be0_0;
    %assign/vec4 v000001e81c362d60_0, 0;
    %load/vec4 v000001e81c363dd0_0;
    %assign/vec4 v000001e81c3638d0_0, 0;
    %load/vec4 v000001e81c361320_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e81c362e00_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c361a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c3638d0_0, 0;
    %load/vec4 v000001e81c3613c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v000001e81c3611e0_0;
    %assign/vec4 v000001e81c362d60_0, 0;
    %load/vec4 v000001e81c3611e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e81c361e60_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 104, 0, 65;
    %load/vec4 v000001e81c3611e0_0;
    %pad/u 65;
    %add;
    %pad/u 8;
    %assign/vec4 v000001e81c362d60_0, 0;
    %load/vec4 v000001e81c3611e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e81c361e60_0, 0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c3638d0_0, 0;
    %load/vec4 v000001e81c361320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c361a00_0, 0;
T_24.4 ;
    %load/vec4 v000001e81c363bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %jmp T_24.10;
T_24.6 ;
    %load/vec4 v000001e81c3613c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c3618c0_0, 0;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v000001e81c362720_0, 0;
    %jmp T_24.12;
T_24.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c3618c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c362720_0, 0;
T_24.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c361e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c362680_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e81c364f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c361f00_0, 0;
    %jmp T_24.10;
T_24.7 ;
    %load/vec4 v000001e81c361dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c361f00_0, 0;
    %load/vec4 v000001e81c3616e0_0;
    %load/vec4 v000001e81c3622c0_0;
    %add;
    %assign/vec4 v000001e81c362d60_0, 0;
    %load/vec4 v000001e81c3622c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e81c362680_0, 0;
    %jmp T_24.14;
T_24.13 ;
    %load/vec4 v000001e81c3616e0_0;
    %load/vec4 v000001e81c3622c0_0;
    %add;
    %assign/vec4 v000001e81c362d60_0, 0;
    %load/vec4 v000001e81c3622c0_0;
    %pad/u 33;
    %cmpi/e 106, 0, 33;
    %jmp/0xz  T_24.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e81c362040_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e81c364f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e81c362680_0, 0;
    %jmp T_24.16;
T_24.15 ;
    %load/vec4 v000001e81c362400_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001e81c3622c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001e81c361fa0_0, 4, 5;
    %load/vec4 v000001e81c3622c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e81c362680_0, 0;
T_24.16 ;
T_24.14 ;
    %jmp T_24.10;
T_24.8 ;
    %load/vec4 v000001e81c361780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e81c362040_0, 0;
    %jmp T_24.18;
T_24.17 ;
    %load/vec4 v000001e81c3624a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.19, 8;
    %load/vec4 v000001e81c362ea0_0;
    %assign/vec4 v000001e81c363ab0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e81c364f50_0, 0;
T_24.19 ;
T_24.18 ;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v000001e81c3611e0_0;
    %pad/u 33;
    %cmpi/e 104, 0, 33;
    %jmp/0xz  T_24.21, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e81c364f50_0, 0;
T_24.21 ;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001e81c234270;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e81c3640f0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_000001e81c234270;
T_26 ;
    %delay 850, 0;
    %load/vec4 v000001e81c3640f0_0;
    %inv;
    %store/vec4 v000001e81c3640f0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_000001e81c234270;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e81c363470_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e81c363d30_0, 0, 1;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000001e81c363b50_0, 0, 8;
    %vpi_call 2 45 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e81c234270 {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c363d30_0, 0, 1;
    %delay 256000000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_000001e81c234270;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e81c364370_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001e81c364370_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4069; load=8.00000
    %cmp/wr;
    %jmp/0xz T_28.1, 5;
    %pushi/real 2058874159, 4079; load=15708.0
    %pushi/real 436208, 4057; load=15708.0
    %add/wr;
    %load/vec4 v000001e81c364370_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 20000, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 2 61 "$sin", W<0,r> {0 1 0};
    %store/real v000001e81c364730_0;
    %load/real v000001e81c364730_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %pushi/real 2139095040, 4072; load=127.500
    %mul/wr;
    %vpi_func 2 63 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 8;
    %ix/getv/s 4, v000001e81c364370_0;
    %store/vec4a v000001e81c364410, 4, 0;
    %load/vec4 v000001e81c364370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e81c364370_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_000001e81c234270;
T_29 ;
    %delay 250000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e81c363c90_0, 0, 1;
    %load/vec4 v000001e81c363470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e81c363470_0, 0, 32;
    %pushi/real 1073741824, 4069; load=8.00000
    %load/vec4 v000001e81c363470_0;
    %cvt/rv/s;
    %cmp/wr;
    %flag_or 5, 4;
    %jmp/0xz  T_29.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e81c363470_0, 0, 32;
T_29.0 ;
    %ix/getv/s 4, v000001e81c363470_0;
    %load/vec4a v000001e81c364410, 4;
    %store/vec4 v000001e81c363b50_0, 0, 8;
    %delay 250000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e81c363c90_0, 0, 1;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top.v";
    "./constants.vh";
    "buffer_module.v";
    "display_module.v";
    "min_tau_module.v";
    "sar_divisor_module.v";
    "modiff_module.v";
    "diff_module.v";
