# Component constraints for C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\TopDesign\TopDesign.cysch
# Project: C:\Users\sdysart\Documents\UACS\UACS\HighFreqFSK\UART_FSKTx.cydsn\UART_FSKTx.cyprj
# Date: Tue, 29 May 2018 21:28:50 GMT
