INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.srcs/sources_1/ip/vio_1/sim/vio_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab1_FA/Lab1_FA.srcs/sources_1/new/full_adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/Lab1_FA/Lab1_FA.srcs/sources_1/new/top_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.srcs/sources_1/new/top_adderhardware.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_adderhardware
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Saarthak/Desktop/Academia/third_sem/ELD/lab_2/lab_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
