$date
	Wed Feb 26 21:44:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testProgram $end
$var wire 1 ! asb $end
$var wire 1 " agb $end
$var wire 1 # aeb $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$var reg 1 & clk $end
$var reg 4 ' i [3:0] $end
$var reg 1 ( rst $end
$scope module dut $end
$var wire 4 ) a [3:0] $end
$var wire 1 # aeb $end
$var wire 1 " agb $end
$var wire 1 ! asb $end
$var wire 4 * b [3:0] $end
$var wire 4 + x [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
bx )
1(
bx '
0&
bx %
bx $
x#
x"
x!
$end
#10
b0 '
1&
#20
0&
0(
#30
1"
0!
0#
b1010 +
b1 '
b1 %
b1 *
b100 $
b100 )
1&
#40
0&
#50
b101 +
b10 '
b11 %
b11 *
b1001 $
b1001 )
1&
#60
0&
#70
1#
0"
b1111 +
b11 '
b1101 %
b1101 *
b1101 $
b1101 )
1&
#80
0&
#90
0#
1"
0!
b1000 +
b100 '
b10 %
b10 *
b101 $
b101 )
1&
#100
0&
#110
0"
1!
b11 +
b101 '
b1101 %
b1101 *
b1 $
b1 )
1&
#120
0&
#130
b100 +
b110 '
b110 $
b110 )
1&
#140
0&
#150
1"
0!
b1110 +
b111 '
b1100 %
b1100 *
b1101 $
b1101 )
1&
#160
0&
#170
0!
b0 +
b1000 '
b110 %
b110 *
b1001 $
b1001 )
1&
#180
0&
#190
1!
0"
b1001 '
b1010 %
b1010 *
b101 $
b101 )
1&
#200
0&
#210
1!
b1101 +
b1010 '
b111 %
b111 *
1&
#220
0&
#230
b10 +
b1011 '
b1111 %
b1111 *
b10 $
b10 )
1&
#240
0&
