|TP2_E5
PreLoad <= Pre_Load_Block:inst10.PreLoad
Clock => alu:inst3.System_Clk
Clock => Control_Word_Register2:inst8.CLK
Clock => Decode_Unit:inst2.Clock
Clock => Decode_Unit:inst2.Mem_Clock
Clock => inst15.IN1
Clock => inst12.IN0
Clock => Carry_Block:inst5.Clock
KMUX_Reg_Bank_IN[0] => Kmux:inst.Reg_Bank[0]
KMUX_Reg_Bank_IN[1] => Kmux:inst.Reg_Bank[1]
KMUX_Reg_Bank_IN[2] => Kmux:inst.Reg_Bank[2]
KMUX_Reg_Bank_IN[3] => Kmux:inst.Reg_Bank[3]
KMUX_Reg_Bank_IN[4] => Kmux:inst.Reg_Bank[4]
KMUX_Reg_Bank_IN[5] => Kmux:inst.Reg_Bank[5]
KMUX_Reg_Bank_IN[6] => Kmux:inst.Reg_Bank[6]
KMUX_Reg_Bank_IN[7] => Kmux:inst.Reg_Bank[7]
KMUX_Reg_Bank_IN[8] => Kmux:inst.Reg_Bank[8]
KMUX_Reg_Bank_IN[9] => Kmux:inst.Reg_Bank[9]
KMUX_Reg_Bank_IN[10] => Kmux:inst.Reg_Bank[10]
KMUX_Reg_Bank_IN[11] => Kmux:inst.Reg_Bank[11]
KMUX_Reg_Bank_IN[12] => Kmux:inst.Reg_Bank[12]
KMUX_Reg_Bank_IN[13] => Kmux:inst.Reg_Bank[13]
KMUX_Reg_Bank_IN[14] => Kmux:inst.Reg_Bank[14]
KMUX_Reg_Bank_IN[15] => Kmux:inst.Reg_Bank[15]
ALU_B_IN[0] => alu:inst3.B[0]
ALU_B_IN[1] => alu:inst3.B[1]
ALU_B_IN[2] => alu:inst3.B[2]
ALU_B_IN[3] => alu:inst3.B[3]
ALU_B_IN[4] => alu:inst3.B[4]
ALU_B_IN[5] => alu:inst3.B[5]
ALU_B_IN[6] => alu:inst3.B[6]
ALU_B_IN[7] => alu:inst3.B[7]
ALU_B_IN[8] => alu:inst3.B[8]
ALU_B_IN[9] => alu:inst3.B[9]
ALU_B_IN[10] => alu:inst3.B[10]
ALU_B_IN[11] => alu:inst3.B[11]
ALU_B_IN[12] => alu:inst3.B[12]
ALU_B_IN[13] => alu:inst3.B[13]
ALU_B_IN[14] => alu:inst3.B[14]
ALU_B_IN[15] => alu:inst3.B[15]
W[0] => Pre_Load_Block:inst10.W[0]
W[1] => Pre_Load_Block:inst10.W[1]
W[2] => Pre_Load_Block:inst10.W[2]
W[3] => Pre_Load_Block:inst10.W[3]
W[4] => Pre_Load_Block:inst10.W[4]
W[5] => Pre_Load_Block:inst10.W[5]
W[6] => Pre_Load_Block:inst10.W[6]
W[7] => Pre_Load_Block:inst10.W[7]
W[8] => Pre_Load_Block:inst10.W[8]
W[9] => Pre_Load_Block:inst10.W[9]
W[10] => Pre_Load_Block:inst10.W[10]
W[11] => Pre_Load_Block:inst10.W[11]
W[12] => Pre_Load_Block:inst10.W[12]
W[13] => Pre_Load_Block:inst10.W[13]
W[14] => Pre_Load_Block:inst10.W[14]
W[15] => Pre_Load_Block:inst10.W[15]
Pipe_Hold <= Control_Word_Register2:inst8.HOLD
Pipe_K_Reg <= Control_Word_Register2:inst8.K_Reg_Out
DEC_ALU_SH[0] <= Decode_Unit:inst2.ALU_SH_Reg_Out[0]
DEC_ALU_SH[1] <= Decode_Unit:inst2.ALU_SH_Reg_Out[1]
DEC_ALU_SH[2] <= Decode_Unit:inst2.ALU_SH_Reg_Out[2]
DEC_ALU_SH[3] <= Decode_Unit:inst2.ALU_SH_Reg_Out[3]
DEC_ALU_SH[4] <= Decode_Unit:inst2.ALU_SH_Reg_Out[4]
DEC_ALU_SH[5] <= Decode_Unit:inst2.ALU_SH_Reg_Out[5]
DEC_B[0] <= Decode_Unit:inst2.B_Reg_Out[0]
DEC_B[1] <= Decode_Unit:inst2.B_Reg_Out[1]
DEC_B[2] <= Decode_Unit:inst2.B_Reg_Out[2]
DEC_B[3] <= Decode_Unit:inst2.B_Reg_Out[3]
DEC_B[4] <= Decode_Unit:inst2.B_Reg_Out[4]
DEC_B[5] <= Decode_Unit:inst2.B_Reg_Out[5]
DEC_C[0] <= Decode_Unit:inst2.C_Reg_Out[0]
DEC_C[1] <= Decode_Unit:inst2.C_Reg_Out[1]
DEC_C[2] <= Decode_Unit:inst2.C_Reg_Out[2]
DEC_C[3] <= Decode_Unit:inst2.C_Reg_Out[3]
DEC_C[4] <= Decode_Unit:inst2.C_Reg_Out[4]
DEC_C[5] <= Decode_Unit:inst2.C_Reg_Out[5]
DEC_Jump_PC[0] <= Decode_Unit:inst2.Jump_PC_Val[0]
DEC_Jump_PC[1] <= Decode_Unit:inst2.Jump_PC_Val[1]
DEC_Jump_PC[2] <= Decode_Unit:inst2.Jump_PC_Val[2]
DEC_Jump_PC[3] <= Decode_Unit:inst2.Jump_PC_Val[3]
DEC_Jump_PC[4] <= Decode_Unit:inst2.Jump_PC_Val[4]
DEC_Jump_PC[5] <= Decode_Unit:inst2.Jump_PC_Val[5]
DEC_Jump_PC[6] <= Decode_Unit:inst2.Jump_PC_Val[6]
DEC_Jump_PC[7] <= Decode_Unit:inst2.Jump_PC_Val[7]
DEC_Jump_PC[8] <= Decode_Unit:inst2.Jump_PC_Val[8]
DEC_Jump_PC[9] <= Decode_Unit:inst2.Jump_PC_Val[9]
DEC_Jump_PC[10] <= Decode_Unit:inst2.Jump_PC_Val[10]
DEC_K_VAL[0] <= Decode_Unit:inst2.K_Val_Out[0]
DEC_K_VAL[1] <= Decode_Unit:inst2.K_Val_Out[1]
DEC_K_VAL[2] <= Decode_Unit:inst2.K_Val_Out[2]
DEC_K_VAL[3] <= Decode_Unit:inst2.K_Val_Out[3]
DEC_K_VAL[4] <= Decode_Unit:inst2.K_Val_Out[4]
DEC_K_VAL[5] <= Decode_Unit:inst2.K_Val_Out[5]
DEC_K_VAL[6] <= Decode_Unit:inst2.K_Val_Out[6]
DEC_K_VAL[7] <= Decode_Unit:inst2.K_Val_Out[7]
DEC_K_VAL[8] <= Decode_Unit:inst2.K_Val_Out[8]
DEC_K_VAL[9] <= Decode_Unit:inst2.K_Val_Out[9]
DEC_K_VAL[10] <= Decode_Unit:inst2.K_Val_Out[10]
DEC_K_VAL[11] <= Decode_Unit:inst2.K_Val_Out[11]
DEC_K_VAL[12] <= Decode_Unit:inst2.K_Val_Out[12]
DEC_K_VAL[13] <= Decode_Unit:inst2.K_Val_Out[13]
DEC_K_VAL[14] <= Decode_Unit:inst2.K_Val_Out[14]
DEC_K_VAL[15] <= Decode_Unit:inst2.K_Val_Out[15]
DEC_TYPE[0] <= Decode_Unit:inst2.Type_Reg_Out[0]
DEC_TYPE[1] <= Decode_Unit:inst2.Type_Reg_Out[1]
DEC_TYPE[2] <= Decode_Unit:inst2.Type_Reg_Out[2]
DEC_TYPE[3] <= Decode_Unit:inst2.Type_Reg_Out[3]
DEC_TYPE[4] <= Decode_Unit:inst2.Type_Reg_Out[4]
DEC_TYPE[5] <= Decode_Unit:inst2.Type_Reg_Out[5]
DEC_TYPE[6] <= Decode_Unit:inst2.Type_Reg_Out[6]
Mem_Out[0] <= Program_Mem:inst14.q[0]
Mem_Out[1] <= Program_Mem:inst14.q[1]
Mem_Out[2] <= Program_Mem:inst14.q[2]
Mem_Out[3] <= Program_Mem:inst14.q[3]
Mem_Out[4] <= Program_Mem:inst14.q[4]
Mem_Out[5] <= Program_Mem:inst14.q[5]
Mem_Out[6] <= Program_Mem:inst14.q[6]
Mem_Out[7] <= Program_Mem:inst14.q[7]
Mem_Out[8] <= Program_Mem:inst14.q[8]
Mem_Out[9] <= Program_Mem:inst14.q[9]
Mem_Out[10] <= Program_Mem:inst14.q[10]
Mem_Out[11] <= Program_Mem:inst14.q[11]
Mem_Out[12] <= Program_Mem:inst14.q[12]
Mem_Out[13] <= Program_Mem:inst14.q[13]
Mem_Out[14] <= Program_Mem:inst14.q[14]
Mem_Out[15] <= Program_Mem:inst14.q[15]
Mem_Out[16] <= Program_Mem:inst14.q[16]
Mem_Out[17] <= Program_Mem:inst14.q[17]
Mem_Out[18] <= Program_Mem:inst14.q[18]
Mem_Out[19] <= Program_Mem:inst14.q[19]
Mem_Out[20] <= Program_Mem:inst14.q[20]
Mem_Out[21] <= Program_Mem:inst14.q[21]
New_PC[0] <= PC_COUNTER:inst11.new_PC[0]
New_PC[1] <= PC_COUNTER:inst11.new_PC[1]
New_PC[2] <= PC_COUNTER:inst11.new_PC[2]
New_PC[3] <= PC_COUNTER:inst11.new_PC[3]
New_PC[4] <= PC_COUNTER:inst11.new_PC[4]
New_PC[5] <= PC_COUNTER:inst11.new_PC[5]
New_PC[6] <= PC_COUNTER:inst11.new_PC[6]
New_PC[7] <= PC_COUNTER:inst11.new_PC[7]
New_PC[8] <= PC_COUNTER:inst11.new_PC[8]
New_PC[9] <= PC_COUNTER:inst11.new_PC[9]
New_PC[10] <= PC_COUNTER:inst11.new_PC[10]
Pipe_A_Addr[0] <= Control_Word_Register2:inst8.A_Addr_Out[0]
Pipe_A_Addr[1] <= Control_Word_Register2:inst8.A_Addr_Out[1]
Pipe_A_Addr[2] <= Control_Word_Register2:inst8.A_Addr_Out[2]
Pipe_A_Addr[3] <= Control_Word_Register2:inst8.A_Addr_Out[3]
Pipe_A_Addr[4] <= Control_Word_Register2:inst8.A_Addr_Out[4]
Pipe_A_Addr[5] <= Control_Word_Register2:inst8.A_Addr_Out[5]
Pipe_A_Addr[6] <= Control_Word_Register2:inst8.A_Addr_Out[6]
Pipe_A_Addr[7] <= Control_Word_Register2:inst8.A_Addr_Out[7]
Pipe_A_Addr[8] <= Control_Word_Register2:inst8.A_Addr_Out[8]
Pipe_A_Addr[9] <= Control_Word_Register2:inst8.A_Addr_Out[9]
Pipe_ALU_SH[0] <= ALU_SH_Out[0].DB_MAX_OUTPUT_PORT_TYPE
Pipe_ALU_SH[1] <= ALU_SH_Out[1].DB_MAX_OUTPUT_PORT_TYPE
Pipe_ALU_SH[2] <= ALU_SH_Out[2].DB_MAX_OUTPUT_PORT_TYPE
Pipe_ALU_SH[3] <= ALU_SH_Out[3].DB_MAX_OUTPUT_PORT_TYPE
Pipe_ALU_SH[4] <= ALU_SH_Out[4].DB_MAX_OUTPUT_PORT_TYPE
Pipe_ALU_SH[5] <= ALU_SH_Out[5].DB_MAX_OUTPUT_PORT_TYPE
Pipe_B_Reg[0] <= Control_Word_Register2:inst8.B_Reg_Out[0]
Pipe_B_Reg[1] <= Control_Word_Register2:inst8.B_Reg_Out[1]
Pipe_B_Reg[2] <= Control_Word_Register2:inst8.B_Reg_Out[2]
Pipe_B_Reg[3] <= Control_Word_Register2:inst8.B_Reg_Out[3]
Pipe_B_Reg[4] <= Control_Word_Register2:inst8.B_Reg_Out[4]
Pipe_B_Reg[5] <= Control_Word_Register2:inst8.B_Reg_Out[5]
Pipe_C_Reg[0] <= Control_Word_Register2:inst8.C_Reg_Out[0]
Pipe_C_Reg[1] <= Control_Word_Register2:inst8.C_Reg_Out[1]
Pipe_C_Reg[2] <= Control_Word_Register2:inst8.C_Reg_Out[2]
Pipe_C_Reg[3] <= Control_Word_Register2:inst8.C_Reg_Out[3]
Pipe_C_Reg[4] <= Control_Word_Register2:inst8.C_Reg_Out[4]
Pipe_C_Reg[5] <= Control_Word_Register2:inst8.C_Reg_Out[5]
Pipe_Mem_Reg[0] <= Control_Word_Register2:inst8.Mem_Reg_Out[0]
Pipe_Mem_Reg[1] <= Control_Word_Register2:inst8.Mem_Reg_Out[1]
Pipe_Type_Reg[0] <= Control_Word_Register2:inst8.Type_Reg_Out[0]
Pipe_Type_Reg[1] <= Control_Word_Register2:inst8.Type_Reg_Out[1]
Pipe_Type_Reg[2] <= Control_Word_Register2:inst8.Type_Reg_Out[2]
Pipe_Type_Reg[3] <= Control_Word_Register2:inst8.Type_Reg_Out[3]
Pipe_Type_Reg[4] <= Control_Word_Register2:inst8.Type_Reg_Out[4]
Pipe_Type_Reg[5] <= Control_Word_Register2:inst8.Type_Reg_Out[5]
Pipe_Type_Reg[6] <= Control_Word_Register2:inst8.Type_Reg_Out[6]
Shft_Out[0] <= Shifter:inst4.Shft_Out[0]
Shft_Out[1] <= Shifter:inst4.Shft_Out[1]
Shft_Out[2] <= Shifter:inst4.Shft_Out[2]
Shft_Out[3] <= Shifter:inst4.Shft_Out[3]
Shft_Out[4] <= Shifter:inst4.Shft_Out[4]
Shft_Out[5] <= Shifter:inst4.Shft_Out[5]
Shft_Out[6] <= Shifter:inst4.Shft_Out[6]
Shft_Out[7] <= Shifter:inst4.Shft_Out[7]
Shft_Out[8] <= Shifter:inst4.Shft_Out[8]
Shft_Out[9] <= Shifter:inst4.Shft_Out[9]
Shft_Out[10] <= Shifter:inst4.Shft_Out[10]
Shft_Out[11] <= Shifter:inst4.Shft_Out[11]
Shft_Out[12] <= Shifter:inst4.Shft_Out[12]
Shft_Out[13] <= Shifter:inst4.Shft_Out[13]
Shft_Out[14] <= Shifter:inst4.Shft_Out[14]
Shft_Out[15] <= Shifter:inst4.Shft_Out[15]
hold => ~NO_FANOUT~


|TP2_E5|Pre_Load_Block:inst10
PreLoad <= inst.DB_MAX_OUTPUT_PORT_TYPE
Jmp_Bits[0] => MUX:inst2.sel[0]
Jmp_Bits[1] => MUX:inst2.sel[1]
Jmp_Bits[2] => inst.IN0
CY => MUX:inst2.data[3]
W[0] => ON_When_16_Zeros:inst6.IN[0]
W[1] => ON_When_16_Zeros:inst6.IN[1]
W[2] => ON_When_16_Zeros:inst6.IN[2]
W[3] => ON_When_16_Zeros:inst6.IN[3]
W[4] => ON_When_16_Zeros:inst6.IN[4]
W[5] => ON_When_16_Zeros:inst6.IN[5]
W[6] => ON_When_16_Zeros:inst6.IN[6]
W[7] => ON_When_16_Zeros:inst6.IN[7]
W[8] => ON_When_16_Zeros:inst6.IN[8]
W[9] => ON_When_16_Zeros:inst6.IN[9]
W[10] => ON_When_16_Zeros:inst6.IN[10]
W[11] => ON_When_16_Zeros:inst6.IN[11]
W[12] => ON_When_16_Zeros:inst6.IN[12]
W[13] => ON_When_16_Zeros:inst6.IN[13]
W[14] => ON_When_16_Zeros:inst6.IN[14]
W[15] => ON_When_16_Zeros:inst6.IN[15]
W[15] => MUX:inst2.data[2]


|TP2_E5|Pre_Load_Block:inst10|MUX:inst2
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Pre_Load_Block:inst10|MUX:inst2|lpm_mux:$00001
data[0][0] => mux_arc:auto_generated.data[0]
data[1][0] => mux_arc:auto_generated.data[1]
data[2][0] => mux_arc:auto_generated.data[2]
data[3][0] => mux_arc:auto_generated.data[3]
sel[0] => mux_arc:auto_generated.sel[0]
sel[1] => mux_arc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]


|TP2_E5|Pre_Load_Block:inst10|MUX:inst2|lpm_mux:$00001|mux_arc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|TP2_E5|Pre_Load_Block:inst10|ON_When_16_Zeros:inst6
Y <= inst6.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => inst4.IN7
IN[1] => inst4.IN6
IN[2] => inst4.IN4
IN[3] => inst4.IN5
IN[4] => inst4.IN3
IN[5] => inst4.IN1
IN[6] => inst4.IN2
IN[7] => inst4.IN0
IN[8] => inst.IN7
IN[9] => inst.IN6
IN[10] => inst.IN4
IN[11] => inst.IN5
IN[12] => inst.IN3
IN[13] => inst.IN1
IN[14] => inst.IN2
IN[15] => inst.IN0


|TP2_E5|Carry_Block:inst5
Carry <= inst.DB_MAX_OUTPUT_PORT_TYPE
CY_Out => inst.DATAIN
Clock => inst.CLK
ALU_Bus[0] => inst11.IN0
ALU_Bus[0] => inst8.IN3
ALU_Bus[1] => inst10.IN0
ALU_Bus[1] => inst8.IN2
ALU_Bus[2] => inst5.IN0
ALU_Bus[2] => inst9.IN0
ALU_Bus[2] => inst4.IN1
ALU_Bus[3] => inst8.IN0
ALU_Bus[3] => inst7.IN0


|TP2_E5|alu:inst3
A[0] => ALU_Result.IN0
A[0] => ALU_Result.IN0
A[0] => Add1.IN16
A[0] => Mux16.IN3
A[1] => ALU_Result.IN0
A[1] => ALU_Result.IN0
A[1] => Add1.IN15
A[1] => Mux15.IN3
A[2] => ALU_Result.IN0
A[2] => ALU_Result.IN0
A[2] => Add1.IN14
A[2] => Mux14.IN3
A[3] => ALU_Result.IN0
A[3] => ALU_Result.IN0
A[3] => Add1.IN13
A[3] => Mux13.IN3
A[4] => ALU_Result.IN0
A[4] => ALU_Result.IN0
A[4] => Add1.IN12
A[4] => Mux12.IN3
A[5] => ALU_Result.IN0
A[5] => ALU_Result.IN0
A[5] => Add1.IN11
A[5] => Mux11.IN3
A[6] => ALU_Result.IN0
A[6] => ALU_Result.IN0
A[6] => Add1.IN10
A[6] => Mux10.IN3
A[7] => ALU_Result.IN0
A[7] => ALU_Result.IN0
A[7] => Add1.IN9
A[7] => Mux9.IN3
A[8] => ALU_Result.IN0
A[8] => ALU_Result.IN0
A[8] => Add1.IN8
A[8] => Mux8.IN3
A[9] => ALU_Result.IN0
A[9] => ALU_Result.IN0
A[9] => Add1.IN7
A[9] => Mux7.IN3
A[10] => ALU_Result.IN0
A[10] => ALU_Result.IN0
A[10] => Add1.IN6
A[10] => Mux6.IN3
A[11] => ALU_Result.IN0
A[11] => ALU_Result.IN0
A[11] => Add1.IN5
A[11] => Mux5.IN3
A[12] => ALU_Result.IN0
A[12] => ALU_Result.IN0
A[12] => Add1.IN4
A[12] => Mux4.IN3
A[13] => ALU_Result.IN0
A[13] => ALU_Result.IN0
A[13] => Add1.IN3
A[13] => Mux3.IN3
A[14] => ALU_Result.IN0
A[14] => ALU_Result.IN0
A[14] => Add1.IN2
A[14] => Mux2.IN3
A[15] => ALU_Result.IN0
A[15] => ALU_Result.IN0
A[15] => Add1.IN1
A[15] => Mux1.IN3
B[0] => ALU_Result.IN1
B[0] => ALU_Result.IN1
B[0] => Add1.IN32
B[0] => Mux16.IN13
B[0] => Mux16.IN4
B[1] => ALU_Result.IN1
B[1] => ALU_Result.IN1
B[1] => Add1.IN31
B[1] => Mux15.IN13
B[1] => Mux15.IN4
B[2] => ALU_Result.IN1
B[2] => ALU_Result.IN1
B[2] => Add1.IN30
B[2] => Mux14.IN13
B[2] => Mux14.IN4
B[3] => ALU_Result.IN1
B[3] => ALU_Result.IN1
B[3] => Add1.IN29
B[3] => Mux13.IN13
B[3] => Mux13.IN4
B[4] => ALU_Result.IN1
B[4] => ALU_Result.IN1
B[4] => Add1.IN28
B[4] => Mux12.IN13
B[4] => Mux12.IN4
B[5] => ALU_Result.IN1
B[5] => ALU_Result.IN1
B[5] => Add1.IN27
B[5] => Mux11.IN13
B[5] => Mux11.IN4
B[6] => ALU_Result.IN1
B[6] => ALU_Result.IN1
B[6] => Add1.IN26
B[6] => Mux10.IN13
B[6] => Mux10.IN4
B[7] => ALU_Result.IN1
B[7] => ALU_Result.IN1
B[7] => Add1.IN25
B[7] => Mux9.IN13
B[7] => Mux9.IN4
B[8] => ALU_Result.IN1
B[8] => ALU_Result.IN1
B[8] => Add1.IN24
B[8] => Mux8.IN13
B[8] => Mux8.IN4
B[9] => ALU_Result.IN1
B[9] => ALU_Result.IN1
B[9] => Add1.IN23
B[9] => Mux7.IN13
B[9] => Mux7.IN4
B[10] => ALU_Result.IN1
B[10] => ALU_Result.IN1
B[10] => Add1.IN22
B[10] => Mux6.IN13
B[10] => Mux6.IN4
B[11] => ALU_Result.IN1
B[11] => ALU_Result.IN1
B[11] => Add1.IN21
B[11] => Mux5.IN13
B[11] => Mux5.IN4
B[12] => ALU_Result.IN1
B[12] => ALU_Result.IN1
B[12] => Add1.IN20
B[12] => Mux4.IN13
B[12] => Mux4.IN4
B[13] => ALU_Result.IN1
B[13] => ALU_Result.IN1
B[13] => Add1.IN19
B[13] => Mux3.IN13
B[13] => Mux3.IN4
B[14] => ALU_Result.IN1
B[14] => ALU_Result.IN1
B[14] => Add1.IN18
B[14] => Mux2.IN13
B[14] => Mux2.IN4
B[15] => ALU_Result.IN1
B[15] => ALU_Result.IN1
B[15] => Add1.IN17
B[15] => Mux1.IN13
B[15] => Mux1.IN4
ALU_Sel[0] => Mux0.IN17
ALU_Sel[0] => Mux1.IN17
ALU_Sel[0] => Mux2.IN17
ALU_Sel[0] => Mux3.IN17
ALU_Sel[0] => Mux4.IN17
ALU_Sel[0] => Mux5.IN17
ALU_Sel[0] => Mux6.IN17
ALU_Sel[0] => Mux7.IN17
ALU_Sel[0] => Mux8.IN17
ALU_Sel[0] => Mux9.IN17
ALU_Sel[0] => Mux10.IN17
ALU_Sel[0] => Mux11.IN17
ALU_Sel[0] => Mux12.IN17
ALU_Sel[0] => Mux13.IN17
ALU_Sel[0] => Mux14.IN17
ALU_Sel[0] => Mux15.IN17
ALU_Sel[0] => Mux16.IN17
ALU_Sel[1] => Mux0.IN16
ALU_Sel[1] => Mux1.IN16
ALU_Sel[1] => Mux2.IN16
ALU_Sel[1] => Mux3.IN16
ALU_Sel[1] => Mux4.IN16
ALU_Sel[1] => Mux5.IN16
ALU_Sel[1] => Mux6.IN16
ALU_Sel[1] => Mux7.IN16
ALU_Sel[1] => Mux8.IN16
ALU_Sel[1] => Mux9.IN16
ALU_Sel[1] => Mux10.IN16
ALU_Sel[1] => Mux11.IN16
ALU_Sel[1] => Mux12.IN16
ALU_Sel[1] => Mux13.IN16
ALU_Sel[1] => Mux14.IN16
ALU_Sel[1] => Mux15.IN16
ALU_Sel[1] => Mux16.IN16
ALU_Sel[2] => Mux0.IN15
ALU_Sel[2] => Mux1.IN15
ALU_Sel[2] => Mux2.IN15
ALU_Sel[2] => Mux3.IN15
ALU_Sel[2] => Mux4.IN15
ALU_Sel[2] => Mux5.IN15
ALU_Sel[2] => Mux6.IN15
ALU_Sel[2] => Mux7.IN15
ALU_Sel[2] => Mux8.IN15
ALU_Sel[2] => Mux9.IN15
ALU_Sel[2] => Mux10.IN15
ALU_Sel[2] => Mux11.IN15
ALU_Sel[2] => Mux12.IN15
ALU_Sel[2] => Mux13.IN15
ALU_Sel[2] => Mux14.IN15
ALU_Sel[2] => Mux15.IN15
ALU_Sel[2] => Mux16.IN15
ALU_Sel[3] => Mux0.IN14
ALU_Sel[3] => Mux1.IN14
ALU_Sel[3] => Mux2.IN14
ALU_Sel[3] => Mux3.IN14
ALU_Sel[3] => Mux4.IN14
ALU_Sel[3] => Mux5.IN14
ALU_Sel[3] => Mux6.IN14
ALU_Sel[3] => Mux7.IN14
ALU_Sel[3] => Mux8.IN14
ALU_Sel[3] => Mux9.IN14
ALU_Sel[3] => Mux10.IN14
ALU_Sel[3] => Mux11.IN14
ALU_Sel[3] => Mux12.IN14
ALU_Sel[3] => Mux13.IN14
ALU_Sel[3] => Mux14.IN14
ALU_Sel[3] => Mux15.IN14
ALU_Sel[3] => Mux16.IN14
Cy_In => Add0.IN34
System_Clk => ALU_Result[0].CLK
System_Clk => ALU_Result[1].CLK
System_Clk => ALU_Result[2].CLK
System_Clk => ALU_Result[3].CLK
System_Clk => ALU_Result[4].CLK
System_Clk => ALU_Result[5].CLK
System_Clk => ALU_Result[6].CLK
System_Clk => ALU_Result[7].CLK
System_Clk => ALU_Result[8].CLK
System_Clk => ALU_Result[9].CLK
System_Clk => ALU_Result[10].CLK
System_Clk => ALU_Result[11].CLK
System_Clk => ALU_Result[12].CLK
System_Clk => ALU_Result[13].CLK
System_Clk => ALU_Result[14].CLK
System_Clk => ALU_Result[15].CLK
System_Clk => ALU_Result[16].CLK
ALU_Out[0] <= ALU_Result[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[1] <= ALU_Result[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[2] <= ALU_Result[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[3] <= ALU_Result[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[4] <= ALU_Result[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[5] <= ALU_Result[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[6] <= ALU_Result[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[7] <= ALU_Result[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[8] <= ALU_Result[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[9] <= ALU_Result[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[10] <= ALU_Result[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[11] <= ALU_Result[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[12] <= ALU_Result[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[13] <= ALU_Result[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[14] <= ALU_Result[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_Out[15] <= ALU_Result[15].DB_MAX_OUTPUT_PORT_TYPE
CY_Out <= ALU_Result[16].DB_MAX_OUTPUT_PORT_TYPE


|TP2_E5|Kmux:inst
K_Mux_Out[0] <= BUSMUX:inst2.result[0]
K_Mux_Out[1] <= BUSMUX:inst2.result[1]
K_Mux_Out[2] <= BUSMUX:inst2.result[2]
K_Mux_Out[3] <= BUSMUX:inst2.result[3]
K_Mux_Out[4] <= BUSMUX:inst2.result[4]
K_Mux_Out[5] <= BUSMUX:inst2.result[5]
K_Mux_Out[6] <= BUSMUX:inst2.result[6]
K_Mux_Out[7] <= BUSMUX:inst2.result[7]
K_Mux_Out[8] <= BUSMUX:inst2.result[8]
K_Mux_Out[9] <= BUSMUX:inst2.result[9]
K_Mux_Out[10] <= BUSMUX:inst2.result[10]
K_Mux_Out[11] <= BUSMUX:inst2.result[11]
K_Mux_Out[12] <= BUSMUX:inst2.result[12]
K_Mux_Out[13] <= BUSMUX:inst2.result[13]
K_Mux_Out[14] <= BUSMUX:inst2.result[14]
K_Mux_Out[15] <= BUSMUX:inst2.result[15]
K_Sel => BUSMUX:inst2.sel
K_In[0] => BUSMUX:inst2.dataa[0]
K_In[1] => BUSMUX:inst2.dataa[1]
K_In[2] => BUSMUX:inst2.dataa[2]
K_In[3] => BUSMUX:inst2.dataa[3]
K_In[4] => BUSMUX:inst2.dataa[4]
K_In[5] => BUSMUX:inst2.dataa[5]
K_In[6] => BUSMUX:inst2.dataa[6]
K_In[7] => BUSMUX:inst2.dataa[7]
K_In[8] => BUSMUX:inst2.dataa[8]
K_In[9] => BUSMUX:inst2.dataa[9]
K_In[10] => BUSMUX:inst2.dataa[10]
K_In[11] => BUSMUX:inst2.dataa[11]
K_In[12] => BUSMUX:inst2.dataa[12]
K_In[13] => BUSMUX:inst2.dataa[13]
K_In[14] => BUSMUX:inst2.dataa[14]
K_In[15] => BUSMUX:inst2.dataa[15]
Reg_Bank[0] => BUSMUX:inst2.datab[0]
Reg_Bank[1] => BUSMUX:inst2.datab[1]
Reg_Bank[2] => BUSMUX:inst2.datab[2]
Reg_Bank[3] => BUSMUX:inst2.datab[3]
Reg_Bank[4] => BUSMUX:inst2.datab[4]
Reg_Bank[5] => BUSMUX:inst2.datab[5]
Reg_Bank[6] => BUSMUX:inst2.datab[6]
Reg_Bank[7] => BUSMUX:inst2.datab[7]
Reg_Bank[8] => BUSMUX:inst2.datab[8]
Reg_Bank[9] => BUSMUX:inst2.datab[9]
Reg_Bank[10] => BUSMUX:inst2.datab[10]
Reg_Bank[11] => BUSMUX:inst2.datab[11]
Reg_Bank[12] => BUSMUX:inst2.datab[12]
Reg_Bank[13] => BUSMUX:inst2.datab[13]
Reg_Bank[14] => BUSMUX:inst2.datab[14]
Reg_Bank[15] => BUSMUX:inst2.datab[15]


|TP2_E5|Kmux:inst|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|TP2_E5|Kmux:inst|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|TP2_E5|Kmux:inst|BUSMUX:inst2|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TP2_E5|Control_Word_Register2:inst8
K_Reg_Out <= inst19.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst149.IN0
CLK => inst147.CLK
CLK => UC-1:inst151.clk
CLK => inst96.CLK
CLK => inst95.CLK
CLK => inst94.CLK
CLK => inst93.CLK
CLK => inst92.CLK
CLK => inst91.CLK
CLK => inst105.CLK
CLK => inst106.CLK
CLK => inst107.CLK
CLK => inst108.CLK
CLK => inst109.CLK
CLK => inst104.CLK
CLK => inst122.CLK
CLK => inst121.CLK
CLK => inst120.CLK
CLK => inst119.CLK
CLK => inst117.CLK
CLK => inst118.CLK
CLK => inst116.CLK
CLK => inst131.CLK
CLK => inst136.CLK
CLK => inst137.CLK
CLK => inst135.CLK
CLK => inst134.CLK
CLK => inst133.CLK
CLK => inst132.CLK
CLK => inst80.CLK
CLK => inst82.CLK
CLK => inst83.CLK
CLK => inst84.CLK
CLK => inst81.CLK
CLK => inst76.CLK
A_Addr_In[0] => UC-2:inst146.A2_IN[0]
A_Addr_In[0] => inst3.DATAIN
A_Addr_In[1] => UC-2:inst146.A2_IN[1]
A_Addr_In[1] => inst2.DATAIN
A_Addr_In[2] => UC-2:inst146.A2_IN[2]
A_Addr_In[2] => inst1.DATAIN
A_Addr_In[3] => UC-2:inst146.A2_IN[3]
A_Addr_In[3] => inst.DATAIN
A_Addr_In[4] => UC-2:inst146.A2_IN[4]
A_Addr_In[4] => inst65.DATAIN
A_Addr_In[5] => inst66.DATAIN
A_Addr_In[6] => inst67.DATAIN
A_Addr_In[7] => inst68.DATAIN
A_Addr_In[8] => inst69.DATAIN
A_Addr_In[9] => inst70.DATAIN
B_Reg_In[0] => UC-2:inst146.B2_IN[0]
B_Reg_In[0] => inst16.DATAIN
B_Reg_In[1] => UC-2:inst146.B2_IN[1]
B_Reg_In[1] => inst15.DATAIN
B_Reg_In[2] => UC-2:inst146.B2_IN[2]
B_Reg_In[2] => inst14.DATAIN
B_Reg_In[3] => UC-2:inst146.B2_IN[3]
B_Reg_In[3] => inst13.DATAIN
B_Reg_In[4] => UC-2:inst146.B2_IN[4]
B_Reg_In[4] => inst12.DATAIN
B_Reg_In[5] => UC-2:inst146.B2_IN[5]
B_Reg_In[5] => inst11.DATAIN
C_Reg_In[0] => inst31.DATAIN
C_Reg_In[1] => inst30.DATAIN
C_Reg_In[2] => inst29.DATAIN
C_Reg_In[3] => inst28.DATAIN
C_Reg_In[4] => inst27.DATAIN
C_Reg_In[5] => inst26.DATAIN
Type_Reg_In[0] => inst10.DATAIN
Type_Reg_In[0] => UC-2:inst146.T2_IN[0]
Type_Reg_In[1] => inst9.DATAIN
Type_Reg_In[1] => UC-2:inst146.T2_IN[1]
Type_Reg_In[2] => inst8.DATAIN
Type_Reg_In[2] => UC-2:inst146.T2_IN[2]
Type_Reg_In[3] => inst7.DATAIN
Type_Reg_In[3] => UC-2:inst146.T2_IN[3]
Type_Reg_In[4] => inst6.DATAIN
Type_Reg_In[4] => UC-2:inst146.T2_IN[4]
Type_Reg_In[5] => inst5.DATAIN
Type_Reg_In[5] => UC-2:inst146.T2_IN[5]
Type_Reg_In[6] => inst4.DATAIN
Type_Reg_In[6] => UC-2:inst146.T2_IN[6]
C_Reg_Out[0] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
C_Reg_Out[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
C_Reg_Out[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
C_Reg_Out[3] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
C_Reg_Out[4] <= inst105.DB_MAX_OUTPUT_PORT_TYPE
C_Reg_Out[5] <= inst104.DB_MAX_OUTPUT_PORT_TYPE
Type_Reg_Out[0] <= inst137.DB_MAX_OUTPUT_PORT_TYPE
Type_Reg_Out[1] <= inst136.DB_MAX_OUTPUT_PORT_TYPE
Type_Reg_Out[2] <= inst135.DB_MAX_OUTPUT_PORT_TYPE
Type_Reg_Out[3] <= inst134.DB_MAX_OUTPUT_PORT_TYPE
Type_Reg_Out[4] <= inst133.DB_MAX_OUTPUT_PORT_TYPE
Type_Reg_Out[5] <= inst132.DB_MAX_OUTPUT_PORT_TYPE
Type_Reg_Out[6] <= inst131.DB_MAX_OUTPUT_PORT_TYPE
K_Reg_In => inst19.DATAIN
HOLD <= inst147.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[3] <= inst.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[4] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[5] <= inst66.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[6] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[7] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[8] <= inst69.DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Out[9] <= inst70.DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Out[0] <= inst84.DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Out[1] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Out[2] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Out[3] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Out[4] <= inst80.DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Out[5] <= inst76.DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_In[0] => inst25.DATAIN
ALU_SH_In[1] => inst24.DATAIN
ALU_SH_In[2] => inst23.DATAIN
ALU_SH_In[3] => inst22.DATAIN
ALU_SH_In[4] => inst21.DATAIN
ALU_SH_In[5] => inst20.DATAIN
B_Reg_Out[0] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
B_Reg_Out[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
B_Reg_Out[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
B_Reg_Out[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
B_Reg_Out[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
B_Reg_Out[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Mem_Reg_Out[0] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Mem_Reg_Out[1] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Mem_Reg_In[0] => inst18.DATAIN
Mem_Reg_In[1] => inst17.DATAIN


|TP2_E5|Control_Word_Register2:inst8|UC-2:inst146
HOLD <= inst11.DB_MAX_OUTPUT_PORT_TYPE
A2_IN[0] => Reg_Comp:inst5.REG_1[0]
A2_IN[0] => Reg_Comp:inst6.REG_1[0]
A2_IN[0] => Reg_Comp:inst2.REG_1[0]
A2_IN[1] => Reg_Comp:inst5.REG_1[1]
A2_IN[1] => Reg_Comp:inst6.REG_1[1]
A2_IN[1] => Reg_Comp:inst2.REG_1[1]
A2_IN[2] => Reg_Comp:inst5.REG_1[2]
A2_IN[2] => Reg_Comp:inst6.REG_1[2]
A2_IN[2] => Reg_Comp:inst2.REG_1[2]
A2_IN[3] => Reg_Comp:inst5.REG_1[3]
A2_IN[3] => Reg_Comp:inst6.REG_1[3]
A2_IN[3] => Reg_Comp:inst2.REG_1[3]
A2_IN[4] => Reg_Comp:inst5.REG_1[4]
A2_IN[4] => Reg_Comp:inst6.REG_1[4]
A2_IN[4] => Reg_Comp:inst2.REG_1[4]
C5_IN[0] => Reg_Comp:inst5.REG_2[0]
C5_IN[1] => Reg_Comp:inst5.REG_2[1]
C5_IN[2] => Reg_Comp:inst5.REG_2[2]
C5_IN[3] => Reg_Comp:inst5.REG_2[3]
C5_IN[4] => Reg_Comp:inst5.REG_2[4]
C5_IN[5] => Reg_Comp:inst5.REG_2[5]
T2_IN[0] => inst.IN0
T2_IN[1] => ~NO_FANOUT~
T2_IN[2] => inst8.IN1
T2_IN[2] => inst4.IN1
T2_IN[2] => inst7.IN1
T2_IN[3] => ~NO_FANOUT~
T2_IN[4] => inst10.IN0
T2_IN[5] => ~NO_FANOUT~
T2_IN[6] => ~NO_FANOUT~
T5_IN[0] => ~NO_FANOUT~
T5_IN[1] => inst1.IN1
T5_IN[2] => ~NO_FANOUT~
T5_IN[3] => inst8.IN2
T5_IN[4] => ~NO_FANOUT~
T5_IN[5] => ~NO_FANOUT~
T5_IN[6] => ~NO_FANOUT~
C3_IN[0] => Reg_Comp:inst6.REG_2[0]
C3_IN[1] => Reg_Comp:inst6.REG_2[1]
C3_IN[2] => Reg_Comp:inst6.REG_2[2]
C3_IN[3] => Reg_Comp:inst6.REG_2[3]
C3_IN[4] => Reg_Comp:inst6.REG_2[4]
C3_IN[5] => Reg_Comp:inst6.REG_2[5]
T3_IN[0] => ~NO_FANOUT~
T3_IN[1] => inst1.IN2
T3_IN[2] => ~NO_FANOUT~
T3_IN[3] => inst4.IN2
T3_IN[4] => ~NO_FANOUT~
T3_IN[5] => inst9.IN1
T3_IN[6] => ~NO_FANOUT~
C4_IN[0] => Reg_Comp:inst2.REG_2[0]
C4_IN[1] => Reg_Comp:inst2.REG_2[1]
C4_IN[2] => Reg_Comp:inst2.REG_2[2]
C4_IN[3] => Reg_Comp:inst2.REG_2[3]
C4_IN[4] => Reg_Comp:inst2.REG_2[4]
C4_IN[5] => Reg_Comp:inst2.REG_2[5]
T4_IN[0] => ~NO_FANOUT~
T4_IN[1] => inst1.IN0
T4_IN[2] => ~NO_FANOUT~
T4_IN[3] => inst7.IN2
T4_IN[4] => ~NO_FANOUT~
T4_IN[5] => inst9.IN0
T4_IN[6] => ~NO_FANOUT~
B2_IN[0] => ~NO_FANOUT~
B2_IN[1] => ~NO_FANOUT~
B2_IN[2] => ~NO_FANOUT~
B2_IN[3] => ~NO_FANOUT~
B2_IN[4] => ~NO_FANOUT~
B2_IN[5] => ~NO_FANOUT~


|TP2_E5|Control_Word_Register2:inst8|UC-2:inst146|Reg_Comp:inst5
COMP <= inst-nor6.DB_MAX_OUTPUT_PORT_TYPE
REG_1[0] => inst4.IN0
REG_1[1] => inst3.IN0
REG_1[2] => inst2.IN0
REG_1[3] => inst1.IN0
REG_1[4] => inst.IN0
REG_2[0] => inst4.IN1
REG_2[1] => inst3.IN1
REG_2[2] => inst2.IN1
REG_2[3] => inst1.IN1
REG_2[4] => inst.IN1
REG_2[5] => ~NO_FANOUT~


|TP2_E5|Control_Word_Register2:inst8|UC-2:inst146|Reg_Comp:inst6
COMP <= inst-nor6.DB_MAX_OUTPUT_PORT_TYPE
REG_1[0] => inst4.IN0
REG_1[1] => inst3.IN0
REG_1[2] => inst2.IN0
REG_1[3] => inst1.IN0
REG_1[4] => inst.IN0
REG_2[0] => inst4.IN1
REG_2[1] => inst3.IN1
REG_2[2] => inst2.IN1
REG_2[3] => inst1.IN1
REG_2[4] => inst.IN1
REG_2[5] => ~NO_FANOUT~


|TP2_E5|Control_Word_Register2:inst8|UC-2:inst146|Reg_Comp:inst2
COMP <= inst-nor6.DB_MAX_OUTPUT_PORT_TYPE
REG_1[0] => inst4.IN0
REG_1[1] => inst3.IN0
REG_1[2] => inst2.IN0
REG_1[3] => inst1.IN0
REG_1[4] => inst.IN0
REG_2[0] => inst4.IN1
REG_2[1] => inst3.IN1
REG_2[2] => inst2.IN1
REG_2[3] => inst1.IN1
REG_2[4] => inst.IN1
REG_2[5] => ~NO_FANOUT~


|TP2_E5|Control_Word_Register2:inst8|UC-1:inst151
Cout[0] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Cout[1] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Cout[2] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Cout[3] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Cout[4] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Cout[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Cin[0] => inst13.IN0
Cin[1] => inst8.IN0
Cin[2] => inst10.IN1
Cin[3] => inst9.IN1
Cin[4] => inst15.IN1
Cin[5] => inst12.IN0
clk => inst70.CLK
Hold => inst70.DATAIN
Tout[0] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Tout[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Tout[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Tout[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Tout[4] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Tout[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Tout[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Tin[0] => inst5.IN1
Tin[1] => inst6.IN1
Tin[2] => inst4.IN1
Tin[3] => inst3.IN1
Tin[4] => inst2.IN1
Tin[5] => inst11.IN1
Tin[6] => inst1.IN1


|TP2_E5|Decode_Unit:inst2
K_Reg_Out <= MIR_DECODE:inst4.K_Reg
Hold => inst1.IN0
Mem_Clock => inst14.IN1
Clock => inst2.IN0
Instruction[0] => Instr_Separator:inst.Instruction[0]
Instruction[1] => Instr_Separator:inst.Instruction[1]
Instruction[2] => Instr_Separator:inst.Instruction[2]
Instruction[3] => Instr_Separator:inst.Instruction[3]
Instruction[4] => Instr_Separator:inst.Instruction[4]
Instruction[5] => Instr_Separator:inst.Instruction[5]
Instruction[6] => Instr_Separator:inst.Instruction[6]
Instruction[7] => Instr_Separator:inst.Instruction[7]
Instruction[8] => Instr_Separator:inst.Instruction[8]
Instruction[9] => Instr_Separator:inst.Instruction[9]
Instruction[10] => Instr_Separator:inst.Instruction[10]
Instruction[11] => Instr_Separator:inst.Instruction[11]
Instruction[12] => Instr_Separator:inst.Instruction[12]
Instruction[13] => Instr_Separator:inst.Instruction[13]
Instruction[14] => Instr_Separator:inst.Instruction[14]
Instruction[15] => Instr_Separator:inst.Instruction[15]
Instruction[16] => Instr_Separator:inst.Instruction[16]
Instruction[17] => Instr_Separator:inst.Instruction[17]
Instruction[18] => Instr_Separator:inst.Instruction[18]
Instruction[19] => Instr_Separator:inst.Instruction[19]
Instruction[20] => Instr_Separator:inst.Instruction[20]
Instruction[21] => Instr_Separator:inst.Instruction[21]
A_Addr_Reg_Out[0] <= MIR_DECODE:inst4.A_Addr_Reg[0]
A_Addr_Reg_Out[1] <= MIR_DECODE:inst4.A_Addr_Reg[1]
A_Addr_Reg_Out[2] <= MIR_DECODE:inst4.A_Addr_Reg[2]
A_Addr_Reg_Out[3] <= MIR_DECODE:inst4.A_Addr_Reg[3]
A_Addr_Reg_Out[4] <= MIR_DECODE:inst4.A_Addr_Reg[4]
A_Addr_Reg_Out[5] <= MIR_DECODE:inst4.A_Addr_Reg[5]
A_Addr_Reg_Out[6] <= MIR_DECODE:inst4.A_Addr_Reg[6]
A_Addr_Reg_Out[7] <= MIR_DECODE:inst4.A_Addr_Reg[7]
A_Addr_Reg_Out[8] <= MIR_DECODE:inst4.A_Addr_Reg[8]
A_Addr_Reg_Out[9] <= MIR_DECODE:inst4.A_Addr_Reg[9]
ALU_SH_Reg_Out[0] <= MIR_DECODE:inst4.ALU_SH_Reg[0]
ALU_SH_Reg_Out[1] <= MIR_DECODE:inst4.ALU_SH_Reg[1]
ALU_SH_Reg_Out[2] <= MIR_DECODE:inst4.ALU_SH_Reg[2]
ALU_SH_Reg_Out[3] <= MIR_DECODE:inst4.ALU_SH_Reg[3]
ALU_SH_Reg_Out[4] <= MIR_DECODE:inst4.ALU_SH_Reg[4]
ALU_SH_Reg_Out[5] <= MIR_DECODE:inst4.ALU_SH_Reg[5]
B_Reg_Out[0] <= MIR_DECODE:inst4.B_Reg[0]
B_Reg_Out[1] <= MIR_DECODE:inst4.B_Reg[1]
B_Reg_Out[2] <= MIR_DECODE:inst4.B_Reg[2]
B_Reg_Out[3] <= MIR_DECODE:inst4.B_Reg[3]
B_Reg_Out[4] <= MIR_DECODE:inst4.B_Reg[4]
B_Reg_Out[5] <= MIR_DECODE:inst4.B_Reg[5]
C_Reg_Out[0] <= MIR_DECODE:inst4.C_Reg[0]
C_Reg_Out[1] <= MIR_DECODE:inst4.C_Reg[1]
C_Reg_Out[2] <= MIR_DECODE:inst4.C_Reg[2]
C_Reg_Out[3] <= MIR_DECODE:inst4.C_Reg[3]
C_Reg_Out[4] <= MIR_DECODE:inst4.C_Reg[4]
C_Reg_Out[5] <= MIR_DECODE:inst4.C_Reg[5]
Jmp_Opcode_Out[0] <= Instr_Separator:inst.Jmp_Opcode[0]
Jmp_Opcode_Out[1] <= Instr_Separator:inst.Jmp_Opcode[1]
Jmp_Opcode_Out[2] <= Instr_Separator:inst.Jmp_Opcode[2]
Jump_PC_Val[0] <= Instr_Separator:inst.Jump_PC_Val[0]
Jump_PC_Val[1] <= Instr_Separator:inst.Jump_PC_Val[1]
Jump_PC_Val[2] <= Instr_Separator:inst.Jump_PC_Val[2]
Jump_PC_Val[3] <= Instr_Separator:inst.Jump_PC_Val[3]
Jump_PC_Val[4] <= Instr_Separator:inst.Jump_PC_Val[4]
Jump_PC_Val[5] <= Instr_Separator:inst.Jump_PC_Val[5]
Jump_PC_Val[6] <= Instr_Separator:inst.Jump_PC_Val[6]
Jump_PC_Val[7] <= Instr_Separator:inst.Jump_PC_Val[7]
Jump_PC_Val[8] <= Instr_Separator:inst.Jump_PC_Val[8]
Jump_PC_Val[9] <= Instr_Separator:inst.Jump_PC_Val[9]
Jump_PC_Val[10] <= Instr_Separator:inst.Jump_PC_Val[10]
K_Val_Out[0] <= Instr_Separator:inst.K_Val[0]
K_Val_Out[1] <= Instr_Separator:inst.K_Val[1]
K_Val_Out[2] <= Instr_Separator:inst.K_Val[2]
K_Val_Out[3] <= Instr_Separator:inst.K_Val[3]
K_Val_Out[4] <= Instr_Separator:inst.K_Val[4]
K_Val_Out[5] <= Instr_Separator:inst.K_Val[5]
K_Val_Out[6] <= Instr_Separator:inst.K_Val[6]
K_Val_Out[7] <= Instr_Separator:inst.K_Val[7]
K_Val_Out[8] <= Instr_Separator:inst.K_Val[8]
K_Val_Out[9] <= Instr_Separator:inst.K_Val[9]
K_Val_Out[10] <= Instr_Separator:inst.K_Val[10]
K_Val_Out[11] <= Instr_Separator:inst.K_Val[11]
K_Val_Out[12] <= Instr_Separator:inst.K_Val[12]
K_Val_Out[13] <= Instr_Separator:inst.K_Val[13]
K_Val_Out[14] <= Instr_Separator:inst.K_Val[14]
K_Val_Out[15] <= Instr_Separator:inst.K_Val[15]
Mem_Reg_Out[0] <= MIR_DECODE:inst4.Mem_Reg[0]
Mem_Reg_Out[1] <= MIR_DECODE:inst4.Mem_Reg[1]
Type_Reg_Out[0] <= MIR_DECODE:inst4.Type_Reg[0]
Type_Reg_Out[1] <= MIR_DECODE:inst4.Type_Reg[1]
Type_Reg_Out[2] <= MIR_DECODE:inst4.Type_Reg[2]
Type_Reg_Out[3] <= MIR_DECODE:inst4.Type_Reg[3]
Type_Reg_Out[4] <= MIR_DECODE:inst4.Type_Reg[4]
Type_Reg_Out[5] <= MIR_DECODE:inst4.Type_Reg[5]
Type_Reg_Out[6] <= MIR_DECODE:inst4.Type_Reg[6]


|TP2_E5|Decode_Unit:inst2|MIR_DECODE:inst4
K_Reg <= q[21].DB_MAX_OUTPUT_PORT_TYPE
Mem_Clock => MIR:inst.clock
Mem_Clock => inst1.CLK
Instr_Mem[0] => MIR:inst.address[0]
Instr_Mem[1] => MIR:inst.address[1]
Instr_Mem[2] => MIR:inst.address[2]
Instr_Mem[3] => MIR:inst.address[3]
Instr_Mem[3] => inst11.IN0
Instr_Mem[4] => MIR:inst.address[4]
Instr_Mem[4] => inst9.IN1
Instr_Mem[4] => inst2.IN2
Instr_Mem[5] => MIR:inst.address[5]
Instr_Mem[5] => inst3.IN0
Instr_Mem[6] => MIR:inst.address[6]
Instr_Mem[6] => inst10.IN0
Instr_Mem[6] => inst4.IN0
A_Addr_Reg[0] <= A_Addr_In[0].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[1] <= A_Addr_In[1].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[2] <= A_Addr_In[2].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[3] <= A_Addr_In[3].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[4] <= A_Addr_In[4].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[5] <= A_Addr_In[5].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[6] <= A_Addr_In[6].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[7] <= A_Addr_In[7].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[8] <= A_Addr_In[8].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_Reg[9] <= A_Addr_In[9].DB_MAX_OUTPUT_PORT_TYPE
A_Addr_In[0] => A_Addr_Reg[0].DATAIN
A_Addr_In[1] => A_Addr_Reg[1].DATAIN
A_Addr_In[2] => A_Addr_Reg[2].DATAIN
A_Addr_In[3] => A_Addr_Reg[3].DATAIN
A_Addr_In[4] => A_Addr_Reg[4].DATAIN
A_Addr_In[5] => A_Addr_Reg[5].DATAIN
A_Addr_In[6] => A_Addr_Reg[6].DATAIN
A_Addr_In[7] => A_Addr_Reg[7].DATAIN
A_Addr_In[8] => A_Addr_Reg[8].DATAIN
A_Addr_In[9] => A_Addr_Reg[9].DATAIN
ALU_SH_Reg[0] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Reg[1] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Reg[2] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Reg[3] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Reg[4] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
ALU_SH_Reg[5] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
B_Reg[0] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
B_Reg[1] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
B_Reg[2] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
B_Reg[3] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
B_Reg[4] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
B_Reg[5] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
C_Reg[0] <= BUSMUX:inst5.result[0]
C_Reg[1] <= BUSMUX:inst5.result[1]
C_Reg[2] <= BUSMUX:inst5.result[2]
C_Reg[3] <= BUSMUX:inst5.result[3]
C_Reg[4] <= BUSMUX:inst5.result[4]
C_Reg[5] <= BUSMUX:inst5.result[5]
C_Val[0] => 5B_to_6B:inst8.IN[0]
C_Val[1] => 5B_to_6B:inst8.IN[1]
C_Val[2] => 5B_to_6B:inst8.IN[2]
C_Val[3] => 5B_to_6B:inst8.IN[3]
C_Val[4] => 5B_to_6B:inst8.IN[4]
Mem_Reg[0] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
Mem_Reg[1] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
Type_Reg[0] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
Type_Reg[1] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
Type_Reg[2] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
Type_Reg[3] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
Type_Reg[4] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
Type_Reg[5] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
Type_Reg[6] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
Clock => ~NO_FANOUT~


|TP2_E5|Decode_Unit:inst2|MIR_DECODE:inst4|MIR:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a


|TP2_E5|Decode_Unit:inst2|MIR_DECODE:inst4|MIR:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cm91:auto_generated.address_a[0]
address_a[1] => altsyncram_cm91:auto_generated.address_a[1]
address_a[2] => altsyncram_cm91:auto_generated.address_a[2]
address_a[3] => altsyncram_cm91:auto_generated.address_a[3]
address_a[4] => altsyncram_cm91:auto_generated.address_a[4]
address_a[5] => altsyncram_cm91:auto_generated.address_a[5]
address_a[6] => altsyncram_cm91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cm91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cm91:auto_generated.q_a[0]
q_a[1] <= altsyncram_cm91:auto_generated.q_a[1]
q_a[2] <= altsyncram_cm91:auto_generated.q_a[2]
q_a[3] <= altsyncram_cm91:auto_generated.q_a[3]
q_a[4] <= altsyncram_cm91:auto_generated.q_a[4]
q_a[5] <= altsyncram_cm91:auto_generated.q_a[5]
q_a[6] <= altsyncram_cm91:auto_generated.q_a[6]
q_a[7] <= altsyncram_cm91:auto_generated.q_a[7]
q_a[8] <= altsyncram_cm91:auto_generated.q_a[8]
q_a[9] <= altsyncram_cm91:auto_generated.q_a[9]
q_a[10] <= altsyncram_cm91:auto_generated.q_a[10]
q_a[11] <= altsyncram_cm91:auto_generated.q_a[11]
q_a[12] <= altsyncram_cm91:auto_generated.q_a[12]
q_a[13] <= altsyncram_cm91:auto_generated.q_a[13]
q_a[14] <= altsyncram_cm91:auto_generated.q_a[14]
q_a[15] <= altsyncram_cm91:auto_generated.q_a[15]
q_a[16] <= altsyncram_cm91:auto_generated.q_a[16]
q_a[17] <= altsyncram_cm91:auto_generated.q_a[17]
q_a[18] <= altsyncram_cm91:auto_generated.q_a[18]
q_a[19] <= altsyncram_cm91:auto_generated.q_a[19]
q_a[20] <= altsyncram_cm91:auto_generated.q_a[20]
q_a[21] <= altsyncram_cm91:auto_generated.q_a[21]
q_a[22] <= altsyncram_cm91:auto_generated.q_a[22]
q_a[23] <= altsyncram_cm91:auto_generated.q_a[23]
q_a[24] <= altsyncram_cm91:auto_generated.q_a[24]
q_a[25] <= altsyncram_cm91:auto_generated.q_a[25]
q_a[26] <= altsyncram_cm91:auto_generated.q_a[26]
q_a[27] <= altsyncram_cm91:auto_generated.q_a[27]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TP2_E5|Decode_Unit:inst2|MIR_DECODE:inst4|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT


|TP2_E5|Decode_Unit:inst2|MIR_DECODE:inst4|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|TP2_E5|Decode_Unit:inst2|MIR_DECODE:inst4|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_crc:auto_generated.data[0]
data[0][1] => mux_crc:auto_generated.data[1]
data[0][2] => mux_crc:auto_generated.data[2]
data[0][3] => mux_crc:auto_generated.data[3]
data[0][4] => mux_crc:auto_generated.data[4]
data[0][5] => mux_crc:auto_generated.data[5]
data[1][0] => mux_crc:auto_generated.data[6]
data[1][1] => mux_crc:auto_generated.data[7]
data[1][2] => mux_crc:auto_generated.data[8]
data[1][3] => mux_crc:auto_generated.data[9]
data[1][4] => mux_crc:auto_generated.data[10]
data[1][5] => mux_crc:auto_generated.data[11]
sel[0] => mux_crc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_crc:auto_generated.result[0]
result[1] <= mux_crc:auto_generated.result[1]
result[2] <= mux_crc:auto_generated.result[2]
result[3] <= mux_crc:auto_generated.result[3]
result[4] <= mux_crc:auto_generated.result[4]
result[5] <= mux_crc:auto_generated.result[5]


|TP2_E5|Decode_Unit:inst2|MIR_DECODE:inst4|BUSMUX:inst5|lpm_mux:$00000|mux_crc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TP2_E5|Decode_Unit:inst2|MIR_DECODE:inst4|5B_to_6B:inst8
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= <GND>
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN


|TP2_E5|Decode_Unit:inst2|Instr_Separator:inst
A_Addr_Val[0] <= FFD10bits:inst2.out[0]
A_Addr_Val[1] <= FFD10bits:inst2.out[1]
A_Addr_Val[2] <= FFD10bits:inst2.out[2]
A_Addr_Val[3] <= FFD10bits:inst2.out[3]
A_Addr_Val[4] <= FFD10bits:inst2.out[4]
A_Addr_Val[5] <= FFD10bits:inst2.out[5]
A_Addr_Val[6] <= FFD10bits:inst2.out[6]
A_Addr_Val[7] <= FFD10bits:inst2.out[7]
A_Addr_Val[8] <= FFD10bits:inst2.out[8]
A_Addr_Val[9] <= FFD10bits:inst2.out[9]
clock => FFD10bits:inst2.clk
clock => FFD5btis:inst4.clk
clock => FFD3bits:inst.clk
clock => FFD11bits:inst3.clk
clock => FFD16bits:inst1.clk
Instruction[0] => FFD16bits:inst1.in[0]
Instruction[1] => FFD16bits:inst1.in[1]
Instruction[2] => FFD16bits:inst1.in[2]
Instruction[3] => FFD16bits:inst1.in[3]
Instruction[4] => FFD16bits:inst1.in[4]
Instruction[5] => FFD16bits:inst1.in[5]
Instruction[6] => FFD16bits:inst1.in[6]
Instruction[7] => FFD16bits:inst1.in[7]
Instruction[8] => FFD10bits:inst2.in[0]
Instruction[8] => FFD11bits:inst3.in[0]
Instruction[8] => FFD16bits:inst1.in[8]
Instruction[9] => FFD10bits:inst2.in[1]
Instruction[9] => FFD11bits:inst3.in[1]
Instruction[9] => FFD16bits:inst1.in[9]
Instruction[10] => FFD10bits:inst2.in[2]
Instruction[10] => FFD11bits:inst3.in[2]
Instruction[10] => FFD16bits:inst1.in[10]
Instruction[11] => FFD10bits:inst2.in[3]
Instruction[11] => FFD11bits:inst3.in[3]
Instruction[11] => FFD16bits:inst1.in[11]
Instruction[12] => FFD10bits:inst2.in[4]
Instruction[12] => FFD11bits:inst3.in[4]
Instruction[12] => FFD16bits:inst1.in[12]
Instruction[13] => FFD10bits:inst2.in[5]
Instruction[13] => FFD5btis:inst4.in[0]
Instruction[13] => FFD11bits:inst3.in[5]
Instruction[13] => FFD16bits:inst1.in[13]
Instruction[14] => FFD10bits:inst2.in[6]
Instruction[14] => FFD5btis:inst4.in[1]
Instruction[14] => FFD11bits:inst3.in[6]
Instruction[14] => FFD16bits:inst1.in[14]
Instruction[15] => FFD10bits:inst2.in[7]
Instruction[15] => FFD5btis:inst4.in[2]
Instruction[15] => Instr_Mem_Addr[0].DATAIN
Instruction[15] => FFD11bits:inst3.in[7]
Instruction[15] => FFD16bits:inst1.in[15]
Instruction[16] => FFD10bits:inst2.in[8]
Instruction[16] => FFD5btis:inst4.in[3]
Instruction[16] => Instr_Mem_Addr[1].DATAIN
Instruction[16] => FFD11bits:inst3.in[8]
Instruction[17] => FFD10bits:inst2.in[9]
Instruction[17] => FFD5btis:inst4.in[4]
Instruction[17] => Instr_Mem_Addr[2].DATAIN
Instruction[17] => FFD11bits:inst3.in[9]
Instruction[18] => Instr_Mem_Addr[3].DATAIN
Instruction[18] => FFD11bits:inst3.in[10]
Instruction[19] => Instr_Mem_Addr[4].DATAIN
Instruction[19] => FFD3bits:inst.in[0]
Instruction[20] => Instr_Mem_Addr[5].DATAIN
Instruction[20] => FFD3bits:inst.in[1]
Instruction[21] => Instr_Mem_Addr[6].DATAIN
Instruction[21] => FFD3bits:inst.in[2]
C_Val[0] <= FFD5btis:inst4.out[0]
C_Val[1] <= FFD5btis:inst4.out[1]
C_Val[2] <= FFD5btis:inst4.out[2]
C_Val[3] <= FFD5btis:inst4.out[3]
C_Val[4] <= FFD5btis:inst4.out[4]
Instr_Mem_Addr[0] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Instr_Mem_Addr[1] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
Instr_Mem_Addr[2] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
Instr_Mem_Addr[3] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
Instr_Mem_Addr[4] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
Instr_Mem_Addr[5] <= Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
Instr_Mem_Addr[6] <= Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
Jmp_Opcode[0] <= FFD3bits:inst.out[0]
Jmp_Opcode[1] <= FFD3bits:inst.out[1]
Jmp_Opcode[2] <= FFD3bits:inst.out[2]
Jump_PC_Val[0] <= FFD11bits:inst3.out[0]
Jump_PC_Val[1] <= FFD11bits:inst3.out[1]
Jump_PC_Val[2] <= FFD11bits:inst3.out[2]
Jump_PC_Val[3] <= FFD11bits:inst3.out[3]
Jump_PC_Val[4] <= FFD11bits:inst3.out[4]
Jump_PC_Val[5] <= FFD11bits:inst3.out[5]
Jump_PC_Val[6] <= FFD11bits:inst3.out[6]
Jump_PC_Val[7] <= FFD11bits:inst3.out[7]
Jump_PC_Val[8] <= FFD11bits:inst3.out[8]
Jump_PC_Val[9] <= FFD11bits:inst3.out[9]
Jump_PC_Val[10] <= FFD11bits:inst3.out[10]
K_Val[0] <= FFD16bits:inst1.out[0]
K_Val[1] <= FFD16bits:inst1.out[1]
K_Val[2] <= FFD16bits:inst1.out[2]
K_Val[3] <= FFD16bits:inst1.out[3]
K_Val[4] <= FFD16bits:inst1.out[4]
K_Val[5] <= FFD16bits:inst1.out[5]
K_Val[6] <= FFD16bits:inst1.out[6]
K_Val[7] <= FFD16bits:inst1.out[7]
K_Val[8] <= FFD16bits:inst1.out[8]
K_Val[9] <= FFD16bits:inst1.out[9]
K_Val[10] <= FFD16bits:inst1.out[10]
K_Val[11] <= FFD16bits:inst1.out[11]
K_Val[12] <= FFD16bits:inst1.out[12]
K_Val[13] <= FFD16bits:inst1.out[13]
K_Val[14] <= FFD16bits:inst1.out[14]
K_Val[15] <= FFD16bits:inst1.out[15]


|TP2_E5|Decode_Unit:inst2|Instr_Separator:inst|FFD10bits:inst2
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2_E5|Decode_Unit:inst2|Instr_Separator:inst|FFD5btis:inst4
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2_E5|Decode_Unit:inst2|Instr_Separator:inst|FFD3bits:inst
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2_E5|Decode_Unit:inst2|Instr_Separator:inst|FFD11bits:inst3
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2_E5|Decode_Unit:inst2|Instr_Separator:inst|FFD16bits:inst1
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2_E5|Program_Mem:inst14
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a


|TP2_E5|Program_Mem:inst14|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ija1:auto_generated.address_a[0]
address_a[1] => altsyncram_ija1:auto_generated.address_a[1]
address_a[2] => altsyncram_ija1:auto_generated.address_a[2]
address_a[3] => altsyncram_ija1:auto_generated.address_a[3]
address_a[4] => altsyncram_ija1:auto_generated.address_a[4]
address_a[5] => altsyncram_ija1:auto_generated.address_a[5]
address_a[6] => altsyncram_ija1:auto_generated.address_a[6]
address_a[7] => altsyncram_ija1:auto_generated.address_a[7]
address_a[8] => altsyncram_ija1:auto_generated.address_a[8]
address_a[9] => altsyncram_ija1:auto_generated.address_a[9]
address_a[10] => altsyncram_ija1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ija1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ija1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ija1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ija1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ija1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ija1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ija1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ija1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ija1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ija1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ija1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ija1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ija1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ija1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ija1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ija1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ija1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ija1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ija1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ija1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ija1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ija1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ija1:auto_generated.q_a[21]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TP2_E5|Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT


|TP2_E5|PC_COUNTER:inst11
new_PC[0] <= new_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[1] <= new_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[2] <= new_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[3] <= new_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[4] <= new_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[5] <= new_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[6] <= new_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[7] <= new_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[8] <= new_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[9] <= new_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PC[10] <= new_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in[0] => new_PC.DATAB
in[1] => new_PC.DATAB
in[2] => new_PC.DATAB
in[3] => new_PC.DATAB
in[4] => new_PC.DATAB
in[5] => new_PC.DATAB
in[6] => new_PC.DATAB
in[7] => new_PC.DATAB
in[8] => new_PC.DATAB
in[9] => new_PC.DATAB
in[10] => new_PC.DATAB
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
res => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
preload => new_PC.OUTPUTSELECT
clk => new_PC[0]~reg0.CLK
clk => new_PC[1]~reg0.CLK
clk => new_PC[2]~reg0.CLK
clk => new_PC[3]~reg0.CLK
clk => new_PC[4]~reg0.CLK
clk => new_PC[5]~reg0.CLK
clk => new_PC[6]~reg0.CLK
clk => new_PC[7]~reg0.CLK
clk => new_PC[8]~reg0.CLK
clk => new_PC[9]~reg0.CLK
clk => new_PC[10]~reg0.CLK


|TP2_E5|Shifter:inst4
Shft_Out[0] <= MUX:inst15.result
Shft_Out[1] <= MUX:inst14.result
Shft_Out[2] <= MUX:inst13.result
Shft_Out[3] <= MUX:inst12.result
Shft_Out[4] <= MUX:inst11.result
Shft_Out[5] <= MUX:inst10.result
Shft_Out[6] <= MUX:inst9.result
Shft_Out[7] <= MUX:inst8.result
Shft_Out[8] <= MUX:inst7.result
Shft_Out[9] <= MUX:inst6.result
Shft_Out[10] <= MUX:inst5.result
Shft_Out[11] <= MUX:inst4.result
Shft_Out[12] <= MUX:inst3.result
Shft_Out[13] <= MUX:inst2.result
Shft_Out[14] <= MUX:inst1.result
Shft_Out[15] <= MUX:inst.result
Data_In[0] => MUX:inst14.data[2]
Data_In[0] => MUX:inst15.data[0]
Data_In[1] => MUX:inst14.data[0]
Data_In[1] => MUX:inst13.data[2]
Data_In[1] => MUX:inst15.data[1]
Data_In[2] => MUX:inst13.data[0]
Data_In[2] => MUX:inst12.data[2]
Data_In[2] => MUX:inst14.data[1]
Data_In[3] => MUX:inst12.data[0]
Data_In[3] => MUX:inst11.data[2]
Data_In[3] => MUX:inst13.data[1]
Data_In[4] => MUX:inst11.data[0]
Data_In[4] => MUX:inst10.data[2]
Data_In[4] => MUX:inst12.data[1]
Data_In[5] => MUX:inst10.data[0]
Data_In[5] => MUX:inst9.data[2]
Data_In[5] => MUX:inst11.data[1]
Data_In[6] => MUX:inst9.data[0]
Data_In[6] => MUX:inst8.data[2]
Data_In[6] => MUX:inst10.data[1]
Data_In[7] => MUX:inst8.data[0]
Data_In[7] => MUX:inst7.data[2]
Data_In[7] => MUX:inst9.data[1]
Data_In[8] => MUX:inst7.data[0]
Data_In[8] => MUX:inst6.data[2]
Data_In[8] => MUX:inst8.data[1]
Data_In[9] => MUX:inst6.data[0]
Data_In[9] => MUX:inst5.data[2]
Data_In[9] => MUX:inst7.data[1]
Data_In[10] => MUX:inst5.data[0]
Data_In[10] => MUX:inst4.data[2]
Data_In[10] => MUX:inst6.data[1]
Data_In[11] => MUX:inst4.data[0]
Data_In[11] => MUX:inst3.data[2]
Data_In[11] => MUX:inst5.data[1]
Data_In[12] => MUX:inst3.data[0]
Data_In[12] => MUX:inst2.data[2]
Data_In[12] => MUX:inst4.data[1]
Data_In[13] => MUX:inst2.data[0]
Data_In[13] => MUX:inst1.data[2]
Data_In[13] => MUX:inst3.data[1]
Data_In[14] => MUX:inst1.data[0]
Data_In[14] => MUX:inst.data[2]
Data_In[14] => MUX:inst2.data[1]
Data_In[15] => MUX:inst1.data[1]
Data_In[15] => MUX:inst.data[0]
SH_Sel[0] => MUX:inst.sel[0]
SH_Sel[0] => MUX:inst1.sel[0]
SH_Sel[0] => MUX:inst2.sel[0]
SH_Sel[0] => MUX:inst3.sel[0]
SH_Sel[0] => MUX:inst4.sel[0]
SH_Sel[0] => MUX:inst5.sel[0]
SH_Sel[0] => MUX:inst6.sel[0]
SH_Sel[0] => MUX:inst7.sel[0]
SH_Sel[0] => MUX:inst8.sel[0]
SH_Sel[0] => MUX:inst9.sel[0]
SH_Sel[0] => MUX:inst10.sel[0]
SH_Sel[0] => MUX:inst11.sel[0]
SH_Sel[0] => MUX:inst12.sel[0]
SH_Sel[0] => MUX:inst13.sel[0]
SH_Sel[0] => MUX:inst14.sel[0]
SH_Sel[0] => MUX:inst15.sel[0]
SH_Sel[1] => MUX:inst.sel[1]
SH_Sel[1] => MUX:inst1.sel[1]
SH_Sel[1] => MUX:inst2.sel[1]
SH_Sel[1] => MUX:inst3.sel[1]
SH_Sel[1] => MUX:inst4.sel[1]
SH_Sel[1] => MUX:inst5.sel[1]
SH_Sel[1] => MUX:inst6.sel[1]
SH_Sel[1] => MUX:inst7.sel[1]
SH_Sel[1] => MUX:inst8.sel[1]
SH_Sel[1] => MUX:inst9.sel[1]
SH_Sel[1] => MUX:inst10.sel[1]
SH_Sel[1] => MUX:inst11.sel[1]
SH_Sel[1] => MUX:inst12.sel[1]
SH_Sel[1] => MUX:inst13.sel[1]
SH_Sel[1] => MUX:inst14.sel[1]
SH_Sel[1] => MUX:inst15.sel[1]


|TP2_E5|Shifter:inst4|MUX:inst
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst1
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst1|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst1|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst2
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst2|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst2|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst3
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst3|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst3|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst4
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst4|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst4|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst5
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst5|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst5|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst6
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst6|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst6|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst7
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst7|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst7|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst8
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst8|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst8|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst9
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst9|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst9|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst10
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst10|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst10|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst11
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst11|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst11|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst12
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst12|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst12|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst13
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst13|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst13|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst14
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst14|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst14|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TP2_E5|Shifter:inst4|MUX:inst15
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
result <= lpm_mux:$00001.result[0]


|TP2_E5|Shifter:inst4|MUX:inst15|lpm_mux:$00001
data[0][0] => mux_9rc:auto_generated.data[0]
data[1][0] => mux_9rc:auto_generated.data[1]
data[2][0] => mux_9rc:auto_generated.data[2]
sel[0] => mux_9rc:auto_generated.sel[0]
sel[1] => mux_9rc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]


|TP2_E5|Shifter:inst4|MUX:inst15|lpm_mux:$00001|mux_9rc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data1_wire[0].IN0
data[2] => data2_wire[0].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[0].IN0
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


