
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013b0 <.init>:
  4013b0:	stp	x29, x30, [sp, #-16]!
  4013b4:	mov	x29, sp
  4013b8:	bl	4016d0 <ferror@plt+0x60>
  4013bc:	ldp	x29, x30, [sp], #16
  4013c0:	ret

Disassembly of section .plt:

00000000004013d0 <_exit@plt-0x20>:
  4013d0:	stp	x16, x30, [sp, #-16]!
  4013d4:	adrp	x16, 417000 <ferror@plt+0x15990>
  4013d8:	ldr	x17, [x16, #4088]
  4013dc:	add	x16, x16, #0xff8
  4013e0:	br	x17
  4013e4:	nop
  4013e8:	nop
  4013ec:	nop

00000000004013f0 <_exit@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4013f4:	ldr	x17, [x16]
  4013f8:	add	x16, x16, #0x0
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16990>
  401404:	ldr	x17, [x16, #8]
  401408:	add	x16, x16, #0x8
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16990>
  401414:	ldr	x17, [x16, #16]
  401418:	add	x16, x16, #0x10
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16990>
  401424:	ldr	x17, [x16, #24]
  401428:	add	x16, x16, #0x18
  40142c:	br	x17

0000000000401430 <error@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16990>
  401434:	ldr	x17, [x16, #32]
  401438:	add	x16, x16, #0x20
  40143c:	br	x17

0000000000401440 <getpartitions_num@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16990>
  401444:	ldr	x17, [x16, #40]
  401448:	add	x16, x16, #0x28
  40144c:	br	x17

0000000000401450 <strtod@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16990>
  401454:	ldr	x17, [x16, #48]
  401458:	add	x16, x16, #0x30
  40145c:	br	x17

0000000000401460 <meminfo@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16990>
  401464:	ldr	x17, [x16, #56]
  401468:	add	x16, x16, #0x38
  40146c:	br	x17

0000000000401470 <strftime@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16990>
  401474:	ldr	x17, [x16, #64]
  401478:	add	x16, x16, #0x40
  40147c:	br	x17

0000000000401480 <__cxa_atexit@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16990>
  401484:	ldr	x17, [x16, #72]
  401488:	add	x16, x16, #0x48
  40148c:	br	x17

0000000000401490 <__fpending@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16990>
  401494:	ldr	x17, [x16, #80]
  401498:	add	x16, x16, #0x50
  40149c:	br	x17

00000000004014a0 <localtime@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014a4:	ldr	x17, [x16, #88]
  4014a8:	add	x16, x16, #0x58
  4014ac:	br	x17

00000000004014b0 <fclose@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014b4:	ldr	x17, [x16, #96]
  4014b8:	add	x16, x16, #0x60
  4014bc:	br	x17

00000000004014c0 <fopen@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014c4:	ldr	x17, [x16, #104]
  4014c8:	add	x16, x16, #0x68
  4014cc:	br	x17

00000000004014d0 <time@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014d4:	ldr	x17, [x16, #112]
  4014d8:	add	x16, x16, #0x70
  4014dc:	br	x17

00000000004014e0 <bindtextdomain@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014e4:	ldr	x17, [x16, #120]
  4014e8:	add	x16, x16, #0x78
  4014ec:	br	x17

00000000004014f0 <__libc_start_main@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4014f4:	ldr	x17, [x16, #128]
  4014f8:	add	x16, x16, #0x80
  4014fc:	br	x17

0000000000401500 <sleep@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16990>
  401504:	ldr	x17, [x16, #136]
  401508:	add	x16, x16, #0x88
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16990>
  401514:	ldr	x17, [x16, #144]
  401518:	add	x16, x16, #0x90
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16990>
  401524:	ldr	x17, [x16, #152]
  401528:	add	x16, x16, #0x98
  40152c:	br	x17

0000000000401530 <getdiskstat@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16990>
  401534:	ldr	x17, [x16, #160]
  401538:	add	x16, x16, #0xa0
  40153c:	br	x17

0000000000401540 <memcmp@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16990>
  401544:	ldr	x17, [x16, #168]
  401548:	add	x16, x16, #0xa8
  40154c:	br	x17

0000000000401550 <textdomain@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16990>
  401554:	ldr	x17, [x16, #176]
  401558:	add	x16, x16, #0xb0
  40155c:	br	x17

0000000000401560 <getopt_long@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16990>
  401564:	ldr	x17, [x16, #184]
  401568:	add	x16, x16, #0xb8
  40156c:	br	x17

0000000000401570 <strcmp@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16990>
  401574:	ldr	x17, [x16, #192]
  401578:	add	x16, x16, #0xc0
  40157c:	br	x17

0000000000401580 <__ctype_b_loc@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16990>
  401584:	ldr	x17, [x16, #200]
  401588:	add	x16, x16, #0xc8
  40158c:	br	x17

0000000000401590 <strtol@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16990>
  401594:	ldr	x17, [x16, #208]
  401598:	add	x16, x16, #0xd0
  40159c:	br	x17

00000000004015a0 <free@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015a4:	ldr	x17, [x16, #216]
  4015a8:	add	x16, x16, #0xd8
  4015ac:	br	x17

00000000004015b0 <fflush@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015b4:	ldr	x17, [x16, #224]
  4015b8:	add	x16, x16, #0xe0
  4015bc:	br	x17

00000000004015c0 <sysconf@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015c4:	ldr	x17, [x16, #232]
  4015c8:	add	x16, x16, #0xe8
  4015cc:	br	x17

00000000004015d0 <getstat@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015d4:	ldr	x17, [x16, #240]
  4015d8:	add	x16, x16, #0xf0
  4015dc:	br	x17

00000000004015e0 <dcgettext@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015e4:	ldr	x17, [x16, #248]
  4015e8:	add	x16, x16, #0xf8
  4015ec:	br	x17

00000000004015f0 <setlinebuf@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16990>
  4015f4:	ldr	x17, [x16, #256]
  4015f8:	add	x16, x16, #0x100
  4015fc:	br	x17

0000000000401600 <printf@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16990>
  401604:	ldr	x17, [x16, #264]
  401608:	add	x16, x16, #0x108
  40160c:	br	x17

0000000000401610 <__errno_location@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16990>
  401614:	ldr	x17, [x16, #272]
  401618:	add	x16, x16, #0x110
  40161c:	br	x17

0000000000401620 <putchar@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16990>
  401624:	ldr	x17, [x16, #280]
  401628:	add	x16, x16, #0x118
  40162c:	br	x17

0000000000401630 <fprintf@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16990>
  401634:	ldr	x17, [x16, #288]
  401638:	add	x16, x16, #0x120
  40163c:	br	x17

0000000000401640 <ioctl@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16990>
  401644:	ldr	x17, [x16, #296]
  401648:	add	x16, x16, #0x128
  40164c:	br	x17

0000000000401650 <setlocale@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16990>
  401654:	ldr	x17, [x16, #304]
  401658:	add	x16, x16, #0x130
  40165c:	br	x17

0000000000401660 <getslabinfo@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16990>
  401664:	ldr	x17, [x16, #312]
  401668:	add	x16, x16, #0x138
  40166c:	br	x17

0000000000401670 <ferror@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16990>
  401674:	ldr	x17, [x16, #320]
  401678:	add	x16, x16, #0x140
  40167c:	br	x17

Disassembly of section .text:

0000000000401680 <.text>:
  401680:	mov	x29, #0x0                   	// #0
  401684:	mov	x30, #0x0                   	// #0
  401688:	mov	x5, x0
  40168c:	ldr	x1, [sp]
  401690:	add	x2, sp, #0x8
  401694:	mov	x6, sp
  401698:	movz	x0, #0x0, lsl #48
  40169c:	movk	x0, #0x0, lsl #32
  4016a0:	movk	x0, #0x40, lsl #16
  4016a4:	movk	x0, #0x2a58
  4016a8:	movz	x3, #0x0, lsl #48
  4016ac:	movk	x3, #0x0, lsl #32
  4016b0:	movk	x3, #0x40, lsl #16
  4016b4:	movk	x3, #0x62a8
  4016b8:	movz	x4, #0x0, lsl #48
  4016bc:	movk	x4, #0x0, lsl #32
  4016c0:	movk	x4, #0x40, lsl #16
  4016c4:	movk	x4, #0x6328
  4016c8:	bl	4014f0 <__libc_start_main@plt>
  4016cc:	bl	401520 <abort@plt>
  4016d0:	adrp	x0, 417000 <ferror@plt+0x15990>
  4016d4:	ldr	x0, [x0, #4064]
  4016d8:	cbz	x0, 4016e0 <ferror@plt+0x70>
  4016dc:	b	401510 <__gmon_start__@plt>
  4016e0:	ret
  4016e4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4016e8:	add	x0, x0, #0x170
  4016ec:	adrp	x1, 418000 <ferror@plt+0x16990>
  4016f0:	add	x1, x1, #0x170
  4016f4:	cmp	x0, x1
  4016f8:	b.eq	40172c <ferror@plt+0xbc>  // b.none
  4016fc:	stp	x29, x30, [sp, #-32]!
  401700:	mov	x29, sp
  401704:	adrp	x0, 406000 <ferror@plt+0x4990>
  401708:	ldr	x0, [x0, #856]
  40170c:	str	x0, [sp, #24]
  401710:	mov	x1, x0
  401714:	cbz	x1, 401724 <ferror@plt+0xb4>
  401718:	adrp	x0, 418000 <ferror@plt+0x16990>
  40171c:	add	x0, x0, #0x170
  401720:	blr	x1
  401724:	ldp	x29, x30, [sp], #32
  401728:	ret
  40172c:	ret
  401730:	adrp	x0, 418000 <ferror@plt+0x16990>
  401734:	add	x0, x0, #0x170
  401738:	adrp	x1, 418000 <ferror@plt+0x16990>
  40173c:	add	x1, x1, #0x170
  401740:	sub	x0, x0, x1
  401744:	lsr	x1, x0, #63
  401748:	add	x0, x1, x0, asr #3
  40174c:	cmp	xzr, x0, asr #1
  401750:	b.eq	401788 <ferror@plt+0x118>  // b.none
  401754:	stp	x29, x30, [sp, #-32]!
  401758:	mov	x29, sp
  40175c:	asr	x1, x0, #1
  401760:	adrp	x0, 406000 <ferror@plt+0x4990>
  401764:	ldr	x0, [x0, #864]
  401768:	str	x0, [sp, #24]
  40176c:	mov	x2, x0
  401770:	cbz	x2, 401780 <ferror@plt+0x110>
  401774:	adrp	x0, 418000 <ferror@plt+0x16990>
  401778:	add	x0, x0, #0x170
  40177c:	blr	x2
  401780:	ldp	x29, x30, [sp], #32
  401784:	ret
  401788:	ret
  40178c:	adrp	x0, 418000 <ferror@plt+0x16990>
  401790:	ldrb	w0, [x0, #504]
  401794:	cbnz	w0, 4017b8 <ferror@plt+0x148>
  401798:	stp	x29, x30, [sp, #-16]!
  40179c:	mov	x29, sp
  4017a0:	bl	4016e4 <ferror@plt+0x74>
  4017a4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4017a8:	mov	w1, #0x1                   	// #1
  4017ac:	strb	w1, [x0, #504]
  4017b0:	ldp	x29, x30, [sp], #16
  4017b4:	ret
  4017b8:	ret
  4017bc:	stp	x29, x30, [sp, #-16]!
  4017c0:	mov	x29, sp
  4017c4:	bl	401730 <ferror@plt+0xc0>
  4017c8:	ldp	x29, x30, [sp], #16
  4017cc:	ret
  4017d0:	ucvtf	s0, x0
  4017d4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4017d8:	ldr	x0, [x0, #344]
  4017dc:	ucvtf	s1, x0
  4017e0:	fdiv	s0, s0, s1
  4017e4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4017e8:	ldr	w0, [x0, #512]
  4017ec:	mov	w1, #0x44800000            	// #1149239296
  4017f0:	fmov	s2, w1
  4017f4:	cmp	w0, #0x4
  4017f8:	fmov	s1, #1.000000000000000000e+00
  4017fc:	fcsel	s1, s1, s2, eq  // eq = none
  401800:	fmul	s0, s0, s1
  401804:	fcvtzu	x0, s0
  401808:	ret
  40180c:	stp	x29, x30, [sp, #-48]!
  401810:	mov	x29, sp
  401814:	stp	x19, x20, [sp, #16]
  401818:	stp	x21, x22, [sp, #32]
  40181c:	mov	x19, x0
  401820:	mov	w2, #0x5                   	// #5
  401824:	adrp	x1, 406000 <ferror@plt+0x4990>
  401828:	add	x1, x1, #0x368
  40182c:	mov	x0, #0x0                   	// #0
  401830:	bl	4015e0 <dcgettext@plt>
  401834:	mov	x20, x0
  401838:	mov	w2, #0x5                   	// #5
  40183c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401840:	add	x1, x1, #0x370
  401844:	mov	x0, #0x0                   	// #0
  401848:	bl	4015e0 <dcgettext@plt>
  40184c:	mov	x21, x0
  401850:	mov	w2, #0x5                   	// #5
  401854:	adrp	x1, 406000 <ferror@plt+0x4990>
  401858:	add	x1, x1, #0x380
  40185c:	mov	x0, #0x0                   	// #0
  401860:	bl	4015e0 <dcgettext@plt>
  401864:	mov	x22, x0
  401868:	mov	w2, #0x5                   	// #5
  40186c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401870:	add	x1, x1, #0x388
  401874:	mov	x0, #0x0                   	// #0
  401878:	bl	4015e0 <dcgettext@plt>
  40187c:	mov	x5, x0
  401880:	mov	x4, x22
  401884:	mov	x3, x21
  401888:	mov	x2, x20
  40188c:	mov	x1, x19
  401890:	adrp	x0, 406000 <ferror@plt+0x4990>
  401894:	add	x0, x0, #0x3a0
  401898:	bl	401600 <printf@plt>
  40189c:	ldp	x19, x20, [sp, #16]
  4018a0:	ldp	x21, x22, [sp, #32]
  4018a4:	ldp	x29, x30, [sp], #48
  4018a8:	ret
  4018ac:	stp	x29, x30, [sp, #-48]!
  4018b0:	mov	x29, sp
  4018b4:	stp	x19, x20, [sp, #16]
  4018b8:	stp	x21, x22, [sp, #32]
  4018bc:	mov	w2, #0x5                   	// #5
  4018c0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4018c4:	add	x1, x1, #0x3c0
  4018c8:	mov	x0, #0x0                   	// #0
  4018cc:	bl	4015e0 <dcgettext@plt>
  4018d0:	mov	x19, x0
  4018d4:	mov	w2, #0x5                   	// #5
  4018d8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4018dc:	add	x1, x1, #0x3c8
  4018e0:	mov	x0, #0x0                   	// #0
  4018e4:	bl	4015e0 <dcgettext@plt>
  4018e8:	mov	x20, x0
  4018ec:	mov	w2, #0x5                   	// #5
  4018f0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4018f4:	add	x1, x1, #0x3d0
  4018f8:	mov	x0, #0x0                   	// #0
  4018fc:	bl	4015e0 <dcgettext@plt>
  401900:	mov	x21, x0
  401904:	mov	w2, #0x5                   	// #5
  401908:	adrp	x1, 406000 <ferror@plt+0x4990>
  40190c:	add	x1, x1, #0x3d8
  401910:	mov	x0, #0x0                   	// #0
  401914:	bl	4015e0 <dcgettext@plt>
  401918:	mov	x22, x0
  40191c:	mov	w2, #0x5                   	// #5
  401920:	adrp	x1, 406000 <ferror@plt+0x4990>
  401924:	add	x1, x1, #0x3e0
  401928:	mov	x0, #0x0                   	// #0
  40192c:	bl	4015e0 <dcgettext@plt>
  401930:	mov	x5, x0
  401934:	mov	x4, x22
  401938:	mov	x3, x21
  40193c:	mov	x2, x20
  401940:	mov	x1, x19
  401944:	adrp	x0, 406000 <ferror@plt+0x4990>
  401948:	add	x0, x0, #0x3e8
  40194c:	bl	401600 <printf@plt>
  401950:	ldp	x19, x20, [sp, #16]
  401954:	ldp	x21, x22, [sp, #32]
  401958:	ldp	x29, x30, [sp], #48
  40195c:	ret
  401960:	sub	sp, sp, #0x1b0
  401964:	stp	x29, x30, [sp, #80]
  401968:	add	x29, sp, #0x50
  40196c:	stp	x19, x20, [sp, #96]
  401970:	stp	x21, x22, [sp, #112]
  401974:	stp	x23, x24, [sp, #128]
  401978:	stp	x25, x26, [sp, #144]
  40197c:	stp	x27, x28, [sp, #160]
  401980:	mov	w2, #0x5                   	// #5
  401984:	adrp	x1, 406000 <ferror@plt+0x4990>
  401988:	add	x1, x1, #0x400
  40198c:	mov	x0, #0x0                   	// #0
  401990:	bl	4015e0 <dcgettext@plt>
  401994:	mov	x19, x0
  401998:	mov	w2, #0x5                   	// #5
  40199c:	adrp	x1, 406000 <ferror@plt+0x4990>
  4019a0:	add	x1, x1, #0x458
  4019a4:	mov	x0, #0x0                   	// #0
  4019a8:	bl	4015e0 <dcgettext@plt>
  4019ac:	mov	x20, x0
  4019b0:	mov	w2, #0x5                   	// #5
  4019b4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4019b8:	add	x1, x1, #0x4c8
  4019bc:	mov	x0, #0x0                   	// #0
  4019c0:	bl	4015e0 <dcgettext@plt>
  4019c4:	str	x0, [sp, #232]
  4019c8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4019cc:	add	x1, x1, #0x590
  4019d0:	ldp	x2, x3, [x1]
  4019d4:	stp	x2, x3, [sp, #320]
  4019d8:	ldp	x2, x3, [x1, #16]
  4019dc:	stp	x2, x3, [sp, #336]
  4019e0:	ldp	x2, x3, [x1, #32]
  4019e4:	stp	x2, x3, [sp, #352]
  4019e8:	ldp	x2, x3, [x1, #48]
  4019ec:	stp	x2, x3, [sp, #368]
  4019f0:	ldr	w0, [x1, #64]
  4019f4:	str	w0, [sp, #384]
  4019f8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4019fc:	add	x1, x1, #0x5d8
  401a00:	ldp	x2, x3, [x1]
  401a04:	stp	x2, x3, [sp, #248]
  401a08:	ldp	x2, x3, [x1, #16]
  401a0c:	add	x0, sp, #0x200
  401a10:	stp	x2, x3, [x0, #-248]
  401a14:	ldp	x2, x3, [x1, #32]
  401a18:	stp	x2, x3, [x0, #-232]
  401a1c:	ldp	x2, x3, [x1, #48]
  401a20:	stp	x2, x3, [x0, #-216]
  401a24:	ldr	x0, [x1, #64]
  401a28:	str	x0, [sp, #312]
  401a2c:	adrp	x0, 418000 <ferror@plt+0x16990>
  401a30:	ldr	w0, [x0, #516]
  401a34:	cmp	w0, #0x0
  401a38:	csel	x1, x20, x19, ne  // ne = any
  401a3c:	adrp	x0, 406000 <ferror@plt+0x4990>
  401a40:	add	x0, x0, #0x4e0
  401a44:	bl	401600 <printf@plt>
  401a48:	adrp	x0, 418000 <ferror@plt+0x16990>
  401a4c:	ldr	w0, [x0, #520]
  401a50:	cbnz	w0, 401c94 <ferror@plt+0x624>
  401a54:	mov	w0, #0xa                   	// #10
  401a58:	bl	401620 <putchar@plt>
  401a5c:	adrp	x0, 418000 <ferror@plt+0x16990>
  401a60:	ldr	w0, [x0, #516]
  401a64:	cmp	w0, #0x0
  401a68:	add	x19, sp, #0xf8
  401a6c:	add	x0, sp, #0x140
  401a70:	csel	x19, x19, x0, ne  // ne = any
  401a74:	mov	w2, #0x5                   	// #5
  401a78:	adrp	x1, 406000 <ferror@plt+0x4990>
  401a7c:	add	x1, x1, #0x4e8
  401a80:	mov	x0, #0x0                   	// #0
  401a84:	bl	4015e0 <dcgettext@plt>
  401a88:	str	x0, [sp, #176]
  401a8c:	mov	w2, #0x5                   	// #5
  401a90:	adrp	x1, 406000 <ferror@plt+0x4990>
  401a94:	add	x1, x1, #0x4f0
  401a98:	mov	x0, #0x0                   	// #0
  401a9c:	bl	4015e0 <dcgettext@plt>
  401aa0:	str	x0, [sp, #184]
  401aa4:	mov	w2, #0x5                   	// #5
  401aa8:	adrp	x1, 406000 <ferror@plt+0x4990>
  401aac:	add	x1, x1, #0x4f8
  401ab0:	mov	x0, #0x0                   	// #0
  401ab4:	bl	4015e0 <dcgettext@plt>
  401ab8:	str	x0, [sp, #192]
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	adrp	x1, 406000 <ferror@plt+0x4990>
  401ac4:	add	x1, x1, #0x500
  401ac8:	mov	x0, #0x0                   	// #0
  401acc:	bl	4015e0 <dcgettext@plt>
  401ad0:	str	x0, [sp, #200]
  401ad4:	adrp	x0, 418000 <ferror@plt+0x16990>
  401ad8:	ldr	w0, [x0, #524]
  401adc:	cbz	w0, 401ca8 <ferror@plt+0x638>
  401ae0:	mov	w2, #0x5                   	// #5
  401ae4:	adrp	x1, 406000 <ferror@plt+0x4990>
  401ae8:	add	x1, x1, #0x508
  401aec:	mov	x0, #0x0                   	// #0
  401af0:	bl	4015e0 <dcgettext@plt>
  401af4:	str	x0, [sp, #224]
  401af8:	mov	w2, #0x5                   	// #5
  401afc:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b00:	add	x1, x1, #0x510
  401b04:	mov	x0, #0x0                   	// #0
  401b08:	bl	4015e0 <dcgettext@plt>
  401b0c:	str	x0, [sp, #216]
  401b10:	mov	w2, #0x5                   	// #5
  401b14:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b18:	add	x1, x1, #0x528
  401b1c:	mov	x0, #0x0                   	// #0
  401b20:	bl	4015e0 <dcgettext@plt>
  401b24:	str	x0, [sp, #208]
  401b28:	mov	w2, #0x5                   	// #5
  401b2c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b30:	add	x1, x1, #0x530
  401b34:	mov	x0, #0x0                   	// #0
  401b38:	bl	4015e0 <dcgettext@plt>
  401b3c:	mov	x20, x0
  401b40:	mov	w2, #0x5                   	// #5
  401b44:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b48:	add	x1, x1, #0x538
  401b4c:	mov	x0, #0x0                   	// #0
  401b50:	bl	4015e0 <dcgettext@plt>
  401b54:	mov	x21, x0
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b60:	add	x1, x1, #0x540
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	bl	4015e0 <dcgettext@plt>
  401b6c:	mov	x22, x0
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b78:	add	x1, x1, #0x548
  401b7c:	mov	x0, #0x0                   	// #0
  401b80:	bl	4015e0 <dcgettext@plt>
  401b84:	mov	x23, x0
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	adrp	x1, 406000 <ferror@plt+0x4990>
  401b90:	add	x1, x1, #0x550
  401b94:	mov	x0, #0x0                   	// #0
  401b98:	bl	4015e0 <dcgettext@plt>
  401b9c:	mov	x24, x0
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	adrp	x1, 406000 <ferror@plt+0x4990>
  401ba8:	add	x1, x1, #0x558
  401bac:	mov	x0, #0x0                   	// #0
  401bb0:	bl	4015e0 <dcgettext@plt>
  401bb4:	mov	x25, x0
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	adrp	x1, 406000 <ferror@plt+0x4990>
  401bc0:	add	x1, x1, #0x560
  401bc4:	mov	x0, #0x0                   	// #0
  401bc8:	bl	4015e0 <dcgettext@plt>
  401bcc:	mov	x26, x0
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	adrp	x1, 406000 <ferror@plt+0x4990>
  401bd8:	add	x1, x1, #0x568
  401bdc:	mov	x0, #0x0                   	// #0
  401be0:	bl	4015e0 <dcgettext@plt>
  401be4:	mov	x27, x0
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	adrp	x1, 406000 <ferror@plt+0x4990>
  401bf0:	add	x1, x1, #0x570
  401bf4:	mov	x0, #0x0                   	// #0
  401bf8:	bl	4015e0 <dcgettext@plt>
  401bfc:	mov	x28, x0
  401c00:	mov	w2, #0x5                   	// #5
  401c04:	adrp	x1, 406000 <ferror@plt+0x4990>
  401c08:	add	x1, x1, #0x578
  401c0c:	mov	x0, #0x0                   	// #0
  401c10:	bl	4015e0 <dcgettext@plt>
  401c14:	str	x0, [sp, #72]
  401c18:	str	x28, [sp, #64]
  401c1c:	str	x27, [sp, #56]
  401c20:	str	x26, [sp, #48]
  401c24:	str	x25, [sp, #40]
  401c28:	str	x24, [sp, #32]
  401c2c:	str	x23, [sp, #24]
  401c30:	str	x22, [sp, #16]
  401c34:	str	x21, [sp, #8]
  401c38:	str	x20, [sp]
  401c3c:	ldr	x7, [sp, #208]
  401c40:	ldr	x6, [sp, #216]
  401c44:	ldr	x5, [sp, #224]
  401c48:	ldr	x4, [sp, #200]
  401c4c:	ldr	x3, [sp, #192]
  401c50:	ldr	x2, [sp, #184]
  401c54:	ldr	x1, [sp, #176]
  401c58:	mov	x0, x19
  401c5c:	bl	401600 <printf@plt>
  401c60:	adrp	x0, 418000 <ferror@plt+0x16990>
  401c64:	ldr	w0, [x0, #520]
  401c68:	cbnz	w0, 401cdc <ferror@plt+0x66c>
  401c6c:	mov	w0, #0xa                   	// #10
  401c70:	bl	401620 <putchar@plt>
  401c74:	ldp	x19, x20, [sp, #96]
  401c78:	ldp	x21, x22, [sp, #112]
  401c7c:	ldp	x23, x24, [sp, #128]
  401c80:	ldp	x25, x26, [sp, #144]
  401c84:	ldp	x27, x28, [sp, #160]
  401c88:	ldp	x29, x30, [sp, #80]
  401c8c:	add	sp, sp, #0x1b0
  401c90:	ret
  401c94:	ldr	x1, [sp, #232]
  401c98:	adrp	x0, 406000 <ferror@plt+0x4990>
  401c9c:	add	x0, x0, #0x4e0
  401ca0:	bl	401600 <printf@plt>
  401ca4:	b	401a54 <ferror@plt+0x3e4>
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	adrp	x1, 406000 <ferror@plt+0x4990>
  401cb0:	add	x1, x1, #0x518
  401cb4:	mov	x0, #0x0                   	// #0
  401cb8:	bl	4015e0 <dcgettext@plt>
  401cbc:	str	x0, [sp, #224]
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	adrp	x1, 406000 <ferror@plt+0x4990>
  401cc8:	add	x1, x1, #0x520
  401ccc:	mov	x0, #0x0                   	// #0
  401cd0:	bl	4015e0 <dcgettext@plt>
  401cd4:	str	x0, [sp, #216]
  401cd8:	b	401b10 <ferror@plt+0x4a0>
  401cdc:	add	x0, sp, #0x1a8
  401ce0:	bl	4014d0 <time@plt>
  401ce4:	add	x0, sp, #0x1a8
  401ce8:	bl	4014a0 <localtime@plt>
  401cec:	mov	x3, x0
  401cf0:	adrp	x2, 406000 <ferror@plt+0x4990>
  401cf4:	add	x2, x2, #0x580
  401cf8:	mov	x1, #0x20                  	// #32
  401cfc:	add	x0, sp, #0x188
  401d00:	bl	401470 <strftime@plt>
  401d04:	cbz	x0, 401d38 <ferror@plt+0x6c8>
  401d08:	ldr	x0, [sp, #232]
  401d0c:	bl	401400 <strlen@plt>
  401d10:	add	x1, sp, #0x187
  401d14:	strb	wzr, [x1, x0]
  401d18:	ldr	x0, [sp, #232]
  401d1c:	bl	401400 <strlen@plt>
  401d20:	add	x2, sp, #0x188
  401d24:	sub	w1, w0, #0x1
  401d28:	adrp	x0, 406000 <ferror@plt+0x4990>
  401d2c:	add	x0, x0, #0x588
  401d30:	bl	401600 <printf@plt>
  401d34:	b	401c6c <ferror@plt+0x5fc>
  401d38:	strb	wzr, [sp, #392]
  401d3c:	b	401d18 <ferror@plt+0x6a8>
  401d40:	sub	sp, sp, #0x2d0
  401d44:	stp	x29, x30, [sp, #80]
  401d48:	add	x29, sp, #0x50
  401d4c:	stp	x19, x20, [sp, #96]
  401d50:	stp	x21, x22, [sp, #112]
  401d54:	stp	x23, x24, [sp, #128]
  401d58:	stp	x25, x26, [sp, #144]
  401d5c:	stp	x27, x28, [sp, #160]
  401d60:	adrp	x0, 406000 <ferror@plt+0x4990>
  401d64:	add	x0, x0, #0x640
  401d68:	ldp	x2, x3, [x0]
  401d6c:	add	x1, sp, #0x280
  401d70:	stp	x2, x3, [x1, #8]
  401d74:	ldp	x2, x3, [x0, #16]
  401d78:	stp	x2, x3, [x1, #24]
  401d7c:	ldp	x2, x3, [x0, #32]
  401d80:	stp	x2, x3, [x1, #40]
  401d84:	ldp	x2, x3, [x0, #48]
  401d88:	stp	x2, x3, [x1, #56]
  401d8c:	ldr	x0, [x0, #64]
  401d90:	str	x0, [sp, #712]
  401d94:	adrp	x0, 406000 <ferror@plt+0x4990>
  401d98:	add	x0, x0, #0x688
  401d9c:	ldp	x2, x3, [x0]
  401da0:	stp	x2, x3, [x1, #-72]
  401da4:	ldp	x2, x3, [x0, #16]
  401da8:	stp	x2, x3, [x1, #-56]
  401dac:	ldp	x2, x3, [x0, #32]
  401db0:	stp	x2, x3, [x1, #-40]
  401db4:	ldp	x2, x3, [x0, #48]
  401db8:	stp	x2, x3, [x1, #-24]
  401dbc:	ldr	x1, [x0, #64]
  401dc0:	str	x1, [sp, #632]
  401dc4:	ldr	w0, [x0, #72]
  401dc8:	str	w0, [sp, #640]
  401dcc:	adrp	x0, 418000 <ferror@plt+0x16990>
  401dd0:	ldr	x27, [x0, #488]
  401dd4:	mov	w0, #0x1e                  	// #30
  401dd8:	bl	4015c0 <sysconf@plt>
  401ddc:	lsr	x0, x0, #10
  401de0:	str	x0, [sp, #208]
  401de4:	adrp	x0, 418000 <ferror@plt+0x16990>
  401de8:	ldr	w0, [x0, #352]
  401dec:	lsr	w0, w0, #1
  401df0:	str	w0, [sp, #300]
  401df4:	bl	401960 <ferror@plt+0x2f0>
  401df8:	bl	401460 <meminfo@plt>
  401dfc:	add	x0, sp, #0x228
  401e00:	str	x0, [sp, #72]
  401e04:	add	x0, sp, #0x22c
  401e08:	str	x0, [sp, #64]
  401e0c:	add	x0, sp, #0x230
  401e10:	str	x0, [sp, #56]
  401e14:	add	x0, sp, #0x234
  401e18:	str	x0, [sp, #48]
  401e1c:	add	x0, sp, #0x158
  401e20:	str	x0, [sp, #40]
  401e24:	add	x0, sp, #0x160
  401e28:	str	x0, [sp, #32]
  401e2c:	add	x0, sp, #0x168
  401e30:	str	x0, [sp, #24]
  401e34:	add	x0, sp, #0x178
  401e38:	str	x0, [sp, #16]
  401e3c:	add	x0, sp, #0x188
  401e40:	str	x0, [sp, #8]
  401e44:	add	x0, sp, #0x198
  401e48:	str	x0, [sp]
  401e4c:	add	x7, sp, #0x1a8
  401e50:	add	x6, sp, #0x1b8
  401e54:	add	x5, sp, #0x1c8
  401e58:	add	x4, sp, #0x1d8
  401e5c:	add	x3, sp, #0x1e8
  401e60:	add	x2, sp, #0x1f8
  401e64:	add	x1, sp, #0x208
  401e68:	add	x0, sp, #0x218
  401e6c:	bl	4015d0 <getstat@plt>
  401e70:	adrp	x0, 418000 <ferror@plt+0x16990>
  401e74:	ldr	w0, [x0, #520]
  401e78:	cbnz	w0, 402084 <ferror@plt+0xa14>
  401e7c:	ldr	x22, [sp, #536]
  401e80:	ldr	x0, [sp, #520]
  401e84:	add	x22, x22, x0
  401e88:	ldr	x21, [sp, #504]
  401e8c:	ldr	x0, [sp, #456]
  401e90:	add	x21, x21, x0
  401e94:	ldr	x0, [sp, #440]
  401e98:	add	x21, x21, x0
  401e9c:	ldr	x23, [sp, #488]
  401ea0:	ldr	x25, [sp, #472]
  401ea4:	ldr	x26, [sp, #424]
  401ea8:	add	x19, x23, x25
  401eac:	add	x0, x22, x26
  401eb0:	add	x19, x19, x0
  401eb4:	adds	x19, x19, x21
  401eb8:	b.ne	401ec4 <ferror@plt+0x854>  // b.any
  401ebc:	mov	x19, #0x1                   	// #1
  401ec0:	mov	x23, x19
  401ec4:	lsr	x20, x19, #1
  401ec8:	adrp	x0, 418000 <ferror@plt+0x16990>
  401ecc:	ldr	w0, [x0, #516]
  401ed0:	cmp	w0, #0x0
  401ed4:	add	x0, sp, #0x238
  401ed8:	add	x28, sp, #0x288
  401edc:	csel	x28, x0, x28, ne  // ne = any
  401ee0:	ldr	w0, [sp, #564]
  401ee4:	str	w0, [sp, #188]
  401ee8:	ldr	w0, [sp, #560]
  401eec:	str	w0, [sp, #296]
  401ef0:	adrp	x0, 418000 <ferror@plt+0x16990>
  401ef4:	ldr	x0, [x0, #424]
  401ef8:	bl	4017d0 <ferror@plt+0x160>
  401efc:	str	x0, [sp, #192]
  401f00:	adrp	x0, 418000 <ferror@plt+0x16990>
  401f04:	ldr	x0, [x0, #472]
  401f08:	bl	4017d0 <ferror@plt+0x160>
  401f0c:	str	x0, [sp, #200]
  401f10:	adrp	x0, 418000 <ferror@plt+0x16990>
  401f14:	ldr	w0, [x0, #524]
  401f18:	cbz	w0, 4020b0 <ferror@plt+0xa40>
  401f1c:	adrp	x0, 418000 <ferror@plt+0x16990>
  401f20:	ldr	x0, [x0, #368]
  401f24:	bl	4017d0 <ferror@plt+0x160>
  401f28:	str	x0, [sp, #232]
  401f2c:	adrp	x0, 418000 <ferror@plt+0x16990>
  401f30:	ldr	x0, [x0, #432]
  401f34:	bl	4017d0 <ferror@plt+0x160>
  401f38:	str	x0, [sp, #216]
  401f3c:	ldr	x0, [sp, #376]
  401f40:	ldr	x1, [sp, #208]
  401f44:	mul	x0, x1, x0
  401f48:	bl	4017d0 <ferror@plt+0x160>
  401f4c:	str	x0, [sp, #224]
  401f50:	and	x24, x27, #0xffffffff
  401f54:	ldr	x0, [sp, #360]
  401f58:	ldr	x1, [sp, #208]
  401f5c:	mul	x0, x1, x0
  401f60:	bl	4017d0 <ferror@plt+0x160>
  401f64:	ldr	x1, [sp, #224]
  401f68:	madd	x7, x1, x24, x20
  401f6c:	add	x1, x26, x26, lsl #1
  401f70:	add	x1, x26, x1, lsl #3
  401f74:	add	x1, x20, x1, lsl #2
  401f78:	udiv	x1, x1, x19
  401f7c:	str	w1, [sp, #72]
  401f80:	add	x1, x25, x25, lsl #1
  401f84:	add	x1, x25, x1, lsl #3
  401f88:	add	x1, x20, x1, lsl #2
  401f8c:	udiv	x1, x1, x19
  401f90:	str	w1, [sp, #64]
  401f94:	add	x1, x23, x23, lsl #1
  401f98:	add	x1, x23, x1, lsl #3
  401f9c:	add	x1, x20, x1, lsl #2
  401fa0:	udiv	x1, x1, x19
  401fa4:	str	w1, [sp, #56]
  401fa8:	add	x1, x21, x21, lsl #1
  401fac:	add	x1, x21, x1, lsl #3
  401fb0:	add	x1, x20, x1, lsl #2
  401fb4:	udiv	x1, x1, x19
  401fb8:	str	w1, [sp, #48]
  401fbc:	add	x1, x22, x22, lsl #1
  401fc0:	add	x1, x22, x1, lsl #3
  401fc4:	add	x1, x20, x1, lsl #2
  401fc8:	udiv	x1, x1, x19
  401fcc:	str	w1, [sp, #40]
  401fd0:	ldr	w1, [sp, #344]
  401fd4:	mul	w1, w1, w27
  401fd8:	add	x1, x1, x20
  401fdc:	udiv	x1, x1, x19
  401fe0:	str	w1, [sp, #32]
  401fe4:	ldr	w1, [sp, #352]
  401fe8:	mul	w1, w1, w27
  401fec:	add	x1, x1, x20
  401ff0:	udiv	x1, x1, x19
  401ff4:	str	w1, [sp, #24]
  401ff8:	ldr	x1, [sp, #392]
  401ffc:	madd	x1, x24, x1, x20
  402000:	udiv	x1, x1, x19
  402004:	str	w1, [sp, #16]
  402008:	ldr	x1, [sp, #408]
  40200c:	madd	x1, x24, x1, x20
  402010:	udiv	x1, x1, x19
  402014:	str	w1, [sp, #8]
  402018:	madd	x0, x0, x24, x20
  40201c:	udiv	x0, x0, x19
  402020:	str	w0, [sp]
  402024:	udiv	x7, x7, x19
  402028:	ldr	x6, [sp, #216]
  40202c:	ldr	x5, [sp, #232]
  402030:	ldr	x4, [sp, #200]
  402034:	ldr	x3, [sp, #192]
  402038:	ldr	w2, [sp, #296]
  40203c:	ldr	w1, [sp, #188]
  402040:	mov	x0, x28
  402044:	bl	401600 <printf@plt>
  402048:	adrp	x0, 418000 <ferror@plt+0x16990>
  40204c:	ldr	w0, [x0, #520]
  402050:	cbnz	w0, 4020cc <ferror@plt+0xa5c>
  402054:	mov	w0, #0xa                   	// #10
  402058:	bl	401620 <putchar@plt>
  40205c:	str	wzr, [sp, #200]
  402060:	mov	w0, #0x1                   	// #1
  402064:	str	w0, [sp, #296]
  402068:	mov	w22, #0x0                   	// #0
  40206c:	adrp	x0, 418000 <ferror@plt+0x16990>
  402070:	add	x28, x0, #0x200
  402074:	adrp	x0, 418000 <ferror@plt+0x16990>
  402078:	add	x0, x0, #0x158
  40207c:	str	x0, [sp, #216]
  402080:	b	402490 <ferror@plt+0xe20>
  402084:	add	x0, sp, #0x150
  402088:	bl	4014d0 <time@plt>
  40208c:	add	x0, sp, #0x150
  402090:	bl	4014a0 <localtime@plt>
  402094:	mov	x3, x0
  402098:	adrp	x2, 406000 <ferror@plt+0x4990>
  40209c:	add	x2, x2, #0x620
  4020a0:	mov	x1, #0x20                  	// #32
  4020a4:	add	x0, sp, #0x130
  4020a8:	bl	401470 <strftime@plt>
  4020ac:	b	401e7c <ferror@plt+0x80c>
  4020b0:	adrp	x0, 418000 <ferror@plt+0x16990>
  4020b4:	ldr	x0, [x0, #416]
  4020b8:	bl	4017d0 <ferror@plt+0x160>
  4020bc:	str	x0, [sp, #232]
  4020c0:	adrp	x0, 418000 <ferror@plt+0x16990>
  4020c4:	ldr	x0, [x0, #440]
  4020c8:	b	401f34 <ferror@plt+0x8c4>
  4020cc:	add	x1, sp, #0x130
  4020d0:	adrp	x0, 406000 <ferror@plt+0x4990>
  4020d4:	add	x0, x0, #0x638
  4020d8:	bl	401600 <printf@plt>
  4020dc:	b	402054 <ferror@plt+0x9e4>
  4020e0:	eor	w0, w22, #0x1
  4020e4:	mov	w19, w0
  4020e8:	str	w0, [sp, #188]
  4020ec:	bl	401460 <meminfo@plt>
  4020f0:	and	x1, x19, #0xff
  4020f4:	lsl	x0, x1, #3
  4020f8:	lsl	x1, x1, #2
  4020fc:	add	x2, sp, #0x228
  402100:	str	x2, [sp, #72]
  402104:	add	x2, sp, #0x22c
  402108:	str	x2, [sp, #64]
  40210c:	add	x2, sp, #0x230
  402110:	str	x2, [sp, #56]
  402114:	add	x2, sp, #0x234
  402118:	str	x2, [sp, #48]
  40211c:	add	x2, sp, #0x158
  402120:	add	x2, x2, x1
  402124:	str	x2, [sp, #40]
  402128:	add	x2, sp, #0x160
  40212c:	add	x1, x2, x1
  402130:	str	x1, [sp, #32]
  402134:	add	x1, sp, #0x168
  402138:	add	x1, x1, x0
  40213c:	str	x1, [sp, #24]
  402140:	add	x1, sp, #0x178
  402144:	add	x1, x1, x0
  402148:	str	x1, [sp, #16]
  40214c:	add	x1, sp, #0x188
  402150:	add	x1, x1, x0
  402154:	str	x1, [sp, #8]
  402158:	add	x1, sp, #0x198
  40215c:	add	x1, x1, x0
  402160:	str	x1, [sp]
  402164:	add	x1, sp, #0x1a8
  402168:	add	x7, x1, x0
  40216c:	add	x1, sp, #0x1b8
  402170:	add	x6, x1, x0
  402174:	add	x1, sp, #0x1c8
  402178:	add	x5, x1, x0
  40217c:	add	x1, sp, #0x1d8
  402180:	add	x4, x1, x0
  402184:	add	x1, sp, #0x1e8
  402188:	add	x3, x1, x0
  40218c:	add	x1, sp, #0x1f8
  402190:	add	x2, x1, x0
  402194:	add	x1, sp, #0x208
  402198:	add	x1, x1, x0
  40219c:	add	x8, sp, #0x218
  4021a0:	add	x0, x8, x0
  4021a4:	bl	4015d0 <getstat@plt>
  4021a8:	ldr	w0, [x28, #8]
  4021ac:	cbnz	w0, 4024d8 <ferror@plt+0xe68>
  4021b0:	ldr	w1, [sp, #188]
  4021b4:	add	x2, sp, #0x218
  4021b8:	add	x3, sp, #0x208
  4021bc:	ldr	x23, [x2, x1, lsl #3]
  4021c0:	ldr	x0, [x3, x1, lsl #3]
  4021c4:	add	x23, x23, x0
  4021c8:	sxtw	x0, w22
  4021cc:	ldr	x2, [x2, x0, lsl #3]
  4021d0:	ldr	x3, [x3, x0, lsl #3]
  4021d4:	add	x2, x2, x3
  4021d8:	sub	x23, x23, x2
  4021dc:	add	x2, sp, #0x1f8
  4021e0:	add	x3, sp, #0x1c8
  4021e4:	ldr	x21, [x2, x1, lsl #3]
  4021e8:	ldr	x4, [x3, x1, lsl #3]
  4021ec:	add	x21, x21, x4
  4021f0:	ldr	x2, [x2, x0, lsl #3]
  4021f4:	ldr	x3, [x3, x0, lsl #3]
  4021f8:	add	x2, x2, x3
  4021fc:	sub	x21, x21, x2
  402200:	add	x2, sp, #0x1b8
  402204:	ldr	x2, [x2, x1, lsl #3]
  402208:	add	x3, sp, #0x1b8
  40220c:	ldr	x3, [x3, x0, lsl #3]
  402210:	sub	x2, x2, x3
  402214:	add	x21, x21, x2
  402218:	add	x3, sp, #0x1e8
  40221c:	ldr	x2, [x3, x1, lsl #3]
  402220:	ldr	x3, [x3, x0, lsl #3]
  402224:	sub	x19, x2, x3
  402228:	add	x4, sp, #0x1d8
  40222c:	ldr	x25, [x4, x1, lsl #3]
  402230:	ldr	x4, [x4, x0, lsl #3]
  402234:	sub	x25, x25, x4
  402238:	add	x4, sp, #0x1a8
  40223c:	ldr	x26, [x4, x1, lsl #3]
  402240:	ldr	x0, [x4, x0, lsl #3]
  402244:	sub	x26, x26, x0
  402248:	add	x20, x25, x26
  40224c:	add	x0, x23, x21
  402250:	add	x20, x20, x0
  402254:	ldr	w0, [sp, #200]
  402258:	add	w19, w0, w19
  40225c:	sxtw	x19, w19
  402260:	sub	x2, x2, x3
  402264:	cmp	w0, #0x0
  402268:	csel	x19, x2, x19, eq  // eq = none
  40226c:	str	w19, [sp, #200]
  402270:	tbnz	w19, #31, 402504 <ferror@plt+0xe94>
  402274:	str	wzr, [sp, #200]
  402278:	adds	x20, x20, x19
  40227c:	b.ne	402288 <ferror@plt+0xc18>  // b.any
  402280:	mov	x20, #0x1                   	// #1
  402284:	mov	x19, x20
  402288:	lsr	x27, x20, #1
  40228c:	ldr	w0, [x28, #4]
  402290:	cmp	w0, #0x0
  402294:	add	x1, sp, #0x238
  402298:	add	x0, sp, #0x288
  40229c:	csel	x0, x1, x0, ne  // ne = any
  4022a0:	str	x0, [sp, #280]
  4022a4:	ldr	w0, [sp, #564]
  4022a8:	str	w0, [sp, #224]
  4022ac:	ldr	w0, [sp, #560]
  4022b0:	str	w0, [sp, #232]
  4022b4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4022b8:	ldr	x0, [x0, #424]
  4022bc:	bl	4017d0 <ferror@plt+0x160>
  4022c0:	str	x0, [sp, #240]
  4022c4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4022c8:	ldr	x0, [x0, #472]
  4022cc:	bl	4017d0 <ferror@plt+0x160>
  4022d0:	str	x0, [sp, #248]
  4022d4:	ldr	w0, [x28, #12]
  4022d8:	cbz	w0, 40250c <ferror@plt+0xe9c>
  4022dc:	adrp	x0, 418000 <ferror@plt+0x16990>
  4022e0:	ldr	x0, [x0, #368]
  4022e4:	bl	4017d0 <ferror@plt+0x160>
  4022e8:	str	x0, [sp, #288]
  4022ec:	adrp	x0, 418000 <ferror@plt+0x16990>
  4022f0:	ldr	x0, [x0, #432]
  4022f4:	bl	4017d0 <ferror@plt+0x160>
  4022f8:	str	x0, [sp, #256]
  4022fc:	ldr	w24, [sp, #188]
  402300:	add	x1, sp, #0x178
  402304:	sxtw	x22, w22
  402308:	ldr	x0, [x1, x24, lsl #3]
  40230c:	ldr	x1, [x1, x22, lsl #3]
  402310:	sub	x0, x0, x1
  402314:	ldr	x1, [sp, #208]
  402318:	mul	x0, x0, x1
  40231c:	bl	4017d0 <ferror@plt+0x160>
  402320:	str	x0, [sp, #264]
  402324:	ldr	x2, [sp, #216]
  402328:	ldr	w5, [x2, #8]
  40232c:	str	w5, [sp, #192]
  402330:	mov	w4, w5
  402334:	str	x4, [sp, #272]
  402338:	add	x1, sp, #0x168
  40233c:	ldr	x0, [x1, x24, lsl #3]
  402340:	ldr	x1, [x1, x22, lsl #3]
  402344:	sub	x0, x0, x1
  402348:	ldr	x1, [sp, #208]
  40234c:	mul	x0, x0, x1
  402350:	bl	4017d0 <ferror@plt+0x160>
  402354:	ldr	w8, [sp, #300]
  402358:	mov	w1, w8
  40235c:	ldr	x2, [sp, #264]
  402360:	add	x7, x2, x1
  402364:	add	x2, x26, x26, lsl #1
  402368:	add	x26, x26, x2, lsl #3
  40236c:	add	x26, x27, x26, lsl #2
  402370:	udiv	x26, x26, x20
  402374:	str	w26, [sp, #72]
  402378:	add	x2, x25, x25, lsl #1
  40237c:	add	x25, x25, x2, lsl #3
  402380:	add	x25, x27, x25, lsl #2
  402384:	udiv	x25, x25, x20
  402388:	str	w25, [sp, #64]
  40238c:	add	x2, x19, x19, lsl #1
  402390:	add	x19, x19, x2, lsl #3
  402394:	add	x19, x27, x19, lsl #2
  402398:	udiv	x19, x19, x20
  40239c:	str	w19, [sp, #56]
  4023a0:	add	x2, x21, x21, lsl #1
  4023a4:	add	x21, x21, x2, lsl #3
  4023a8:	add	x21, x27, x21, lsl #2
  4023ac:	udiv	x21, x21, x20
  4023b0:	str	w21, [sp, #48]
  4023b4:	add	x2, x23, x23, lsl #1
  4023b8:	add	x23, x23, x2, lsl #3
  4023bc:	add	x27, x27, x23, lsl #2
  4023c0:	udiv	x20, x27, x20
  4023c4:	str	w20, [sp, #40]
  4023c8:	add	x3, sp, #0x158
  4023cc:	ldr	w2, [x3, x24, lsl #2]
  4023d0:	add	w2, w8, w2
  4023d4:	ldr	w3, [x3, x22, lsl #2]
  4023d8:	sub	w2, w2, w3
  4023dc:	ldr	w5, [sp, #192]
  4023e0:	udiv	w2, w2, w5
  4023e4:	str	w2, [sp, #32]
  4023e8:	add	x3, sp, #0x160
  4023ec:	ldr	w2, [x3, x24, lsl #2]
  4023f0:	add	w2, w8, w2
  4023f4:	ldr	w3, [x3, x22, lsl #2]
  4023f8:	sub	w2, w2, w3
  4023fc:	udiv	w2, w2, w5
  402400:	str	w2, [sp, #24]
  402404:	add	x3, sp, #0x188
  402408:	ldr	x2, [x3, x24, lsl #3]
  40240c:	add	x2, x1, x2
  402410:	ldr	x3, [x3, x22, lsl #3]
  402414:	sub	x2, x2, x3
  402418:	ldr	x4, [sp, #272]
  40241c:	udiv	x2, x2, x4
  402420:	str	w2, [sp, #16]
  402424:	add	x3, sp, #0x198
  402428:	ldr	x2, [x3, x24, lsl #3]
  40242c:	add	x2, x1, x2
  402430:	ldr	x3, [x3, x22, lsl #3]
  402434:	sub	x2, x2, x3
  402438:	udiv	x2, x2, x4
  40243c:	str	w2, [sp, #8]
  402440:	add	x1, x1, x0
  402444:	udiv	x1, x1, x4
  402448:	str	w1, [sp]
  40244c:	udiv	x7, x7, x4
  402450:	ldr	x6, [sp, #256]
  402454:	ldr	x5, [sp, #288]
  402458:	ldr	x4, [sp, #248]
  40245c:	ldr	x3, [sp, #240]
  402460:	ldr	w2, [sp, #232]
  402464:	ldr	w1, [sp, #224]
  402468:	ldr	x0, [sp, #280]
  40246c:	bl	401600 <printf@plt>
  402470:	ldr	w0, [x28, #8]
  402474:	cbnz	w0, 402528 <ferror@plt+0xeb8>
  402478:	mov	w0, #0xa                   	// #10
  40247c:	bl	401620 <putchar@plt>
  402480:	ldr	w0, [sp, #296]
  402484:	add	w0, w0, #0x1
  402488:	str	w0, [sp, #296]
  40248c:	ldr	w22, [sp, #188]
  402490:	ldr	w0, [x28, #20]
  402494:	cbnz	w0, 4024a8 <ferror@plt+0xe38>
  402498:	ldr	x0, [x28, #24]
  40249c:	ldr	w1, [sp, #296]
  4024a0:	cmp	x0, w1, uxtw
  4024a4:	b.ls	40253c <ferror@plt+0xecc>  // b.plast
  4024a8:	ldr	x19, [sp, #216]
  4024ac:	ldr	w0, [x19, #8]
  4024b0:	bl	401500 <sleep@plt>
  4024b4:	ldr	w0, [x19, #12]
  4024b8:	cbz	w0, 4020e0 <ferror@plt+0xa70>
  4024bc:	ldr	w1, [x28, #16]
  4024c0:	ldr	w2, [sp, #296]
  4024c4:	udiv	w0, w2, w1
  4024c8:	msub	w0, w0, w1, w2
  4024cc:	cbnz	w0, 4020e0 <ferror@plt+0xa70>
  4024d0:	bl	401960 <ferror@plt+0x2f0>
  4024d4:	b	4020e0 <ferror@plt+0xa70>
  4024d8:	add	x0, sp, #0x150
  4024dc:	bl	4014d0 <time@plt>
  4024e0:	add	x0, sp, #0x150
  4024e4:	bl	4014a0 <localtime@plt>
  4024e8:	mov	x3, x0
  4024ec:	adrp	x2, 406000 <ferror@plt+0x4990>
  4024f0:	add	x2, x2, #0x620
  4024f4:	mov	x1, #0x20                  	// #32
  4024f8:	add	x0, sp, #0x130
  4024fc:	bl	401470 <strftime@plt>
  402500:	b	4021b0 <ferror@plt+0xb40>
  402504:	mov	x19, #0x0                   	// #0
  402508:	b	402278 <ferror@plt+0xc08>
  40250c:	adrp	x0, 418000 <ferror@plt+0x16990>
  402510:	ldr	x0, [x0, #416]
  402514:	bl	4017d0 <ferror@plt+0x160>
  402518:	str	x0, [sp, #288]
  40251c:	adrp	x0, 418000 <ferror@plt+0x16990>
  402520:	ldr	x0, [x0, #440]
  402524:	b	4022f4 <ferror@plt+0xc84>
  402528:	add	x1, sp, #0x130
  40252c:	adrp	x0, 406000 <ferror@plt+0x4990>
  402530:	add	x0, x0, #0x638
  402534:	bl	401600 <printf@plt>
  402538:	b	402478 <ferror@plt+0xe08>
  40253c:	ldp	x19, x20, [sp, #96]
  402540:	ldp	x21, x22, [sp, #112]
  402544:	ldp	x23, x24, [sp, #128]
  402548:	ldp	x25, x26, [sp, #144]
  40254c:	ldp	x27, x28, [sp, #160]
  402550:	ldp	x29, x30, [sp, #80]
  402554:	add	sp, sp, #0x2d0
  402558:	ret
  40255c:	sub	sp, sp, #0x120
  402560:	stp	x29, x30, [sp, #32]
  402564:	add	x29, sp, #0x20
  402568:	stp	x19, x20, [sp, #48]
  40256c:	stp	x21, x22, [sp, #64]
  402570:	stp	x23, x24, [sp, #80]
  402574:	stp	x25, x26, [sp, #96]
  402578:	stp	x27, x28, [sp, #112]
  40257c:	mov	w2, #0x5                   	// #5
  402580:	adrp	x1, 406000 <ferror@plt+0x4990>
  402584:	add	x1, x1, #0x6d8
  402588:	mov	x0, #0x0                   	// #0
  40258c:	bl	4015e0 <dcgettext@plt>
  402590:	mov	x19, x0
  402594:	mov	w2, #0x5                   	// #5
  402598:	adrp	x1, 406000 <ferror@plt+0x4990>
  40259c:	add	x1, x1, #0x728
  4025a0:	mov	x0, #0x0                   	// #0
  4025a4:	bl	4015e0 <dcgettext@plt>
  4025a8:	mov	x20, x0
  4025ac:	mov	w2, #0x5                   	// #5
  4025b0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4025b4:	add	x1, x1, #0x4c8
  4025b8:	mov	x0, #0x0                   	// #0
  4025bc:	bl	4015e0 <dcgettext@plt>
  4025c0:	str	x0, [sp, #136]
  4025c4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4025c8:	add	x1, x1, #0x7d0
  4025cc:	ldp	x2, x3, [x1]
  4025d0:	stp	x2, x3, [sp, #200]
  4025d4:	ldp	x2, x3, [x1, #16]
  4025d8:	stp	x2, x3, [sp, #216]
  4025dc:	ldr	x0, [x1, #32]
  4025e0:	str	x0, [sp, #232]
  4025e4:	ldr	w0, [x1, #40]
  4025e8:	str	w0, [sp, #240]
  4025ec:	adrp	x1, 406000 <ferror@plt+0x4990>
  4025f0:	add	x1, x1, #0x800
  4025f4:	ldp	x2, x3, [x1]
  4025f8:	stp	x2, x3, [sp, #152]
  4025fc:	ldp	x2, x3, [x1, #16]
  402600:	stp	x2, x3, [sp, #168]
  402604:	ldp	x0, x1, [x1, #32]
  402608:	stp	x0, x1, [sp, #184]
  40260c:	adrp	x0, 418000 <ferror@plt+0x16990>
  402610:	ldr	w0, [x0, #516]
  402614:	cmp	w0, #0x0
  402618:	csel	x1, x20, x19, ne  // ne = any
  40261c:	adrp	x0, 406000 <ferror@plt+0x4990>
  402620:	add	x0, x0, #0x4e0
  402624:	bl	401600 <printf@plt>
  402628:	adrp	x0, 418000 <ferror@plt+0x16990>
  40262c:	ldr	w0, [x0, #520]
  402630:	cbnz	w0, 4027ac <ferror@plt+0x113c>
  402634:	mov	w0, #0xa                   	// #10
  402638:	bl	401620 <putchar@plt>
  40263c:	adrp	x0, 418000 <ferror@plt+0x16990>
  402640:	ldr	w0, [x0, #516]
  402644:	cmp	w0, #0x0
  402648:	add	x19, sp, #0x98
  40264c:	add	x0, sp, #0xc8
  402650:	csel	x19, x19, x0, ne  // ne = any
  402654:	adrp	x23, 406000 <ferror@plt+0x4990>
  402658:	add	x23, x23, #0x798
  40265c:	mov	w2, #0x5                   	// #5
  402660:	mov	x1, x23
  402664:	mov	x0, #0x0                   	// #0
  402668:	bl	4015e0 <dcgettext@plt>
  40266c:	mov	x20, x0
  402670:	adrp	x24, 406000 <ferror@plt+0x4990>
  402674:	add	x24, x24, #0x7a0
  402678:	mov	w2, #0x5                   	// #5
  40267c:	mov	x1, x24
  402680:	mov	x0, #0x0                   	// #0
  402684:	bl	4015e0 <dcgettext@plt>
  402688:	mov	x28, x0
  40268c:	adrp	x25, 406000 <ferror@plt+0x4990>
  402690:	add	x25, x25, #0x7a8
  402694:	mov	w2, #0x5                   	// #5
  402698:	mov	x1, x25
  40269c:	mov	x0, #0x0                   	// #0
  4026a0:	bl	4015e0 <dcgettext@plt>
  4026a4:	mov	x21, x0
  4026a8:	adrp	x26, 406000 <ferror@plt+0x4990>
  4026ac:	add	x26, x26, #0x7b0
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	mov	x1, x26
  4026b8:	mov	x0, #0x0                   	// #0
  4026bc:	bl	4015e0 <dcgettext@plt>
  4026c0:	mov	x22, x0
  4026c4:	mov	w2, #0x5                   	// #5
  4026c8:	mov	x1, x23
  4026cc:	mov	x0, #0x0                   	// #0
  4026d0:	bl	4015e0 <dcgettext@plt>
  4026d4:	mov	x23, x0
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	mov	x1, x24
  4026e0:	mov	x0, #0x0                   	// #0
  4026e4:	bl	4015e0 <dcgettext@plt>
  4026e8:	mov	x24, x0
  4026ec:	mov	w2, #0x5                   	// #5
  4026f0:	mov	x1, x25
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	bl	4015e0 <dcgettext@plt>
  4026fc:	mov	x25, x0
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x1, x26
  402708:	mov	x0, #0x0                   	// #0
  40270c:	bl	4015e0 <dcgettext@plt>
  402710:	mov	x26, x0
  402714:	mov	w2, #0x5                   	// #5
  402718:	adrp	x1, 406000 <ferror@plt+0x4990>
  40271c:	add	x1, x1, #0x7b8
  402720:	mov	x0, #0x0                   	// #0
  402724:	bl	4015e0 <dcgettext@plt>
  402728:	mov	x27, x0
  40272c:	mov	w2, #0x5                   	// #5
  402730:	adrp	x1, 406000 <ferror@plt+0x4990>
  402734:	add	x1, x1, #0x7c0
  402738:	mov	x0, #0x0                   	// #0
  40273c:	bl	4015e0 <dcgettext@plt>
  402740:	str	x0, [sp, #24]
  402744:	str	x27, [sp, #16]
  402748:	str	x26, [sp, #8]
  40274c:	str	x25, [sp]
  402750:	mov	x7, x24
  402754:	mov	x6, x23
  402758:	mov	x5, x22
  40275c:	mov	x4, x21
  402760:	mov	x3, x28
  402764:	mov	x2, x20
  402768:	adrp	x1, 406000 <ferror@plt+0x4990>
  40276c:	add	x1, x1, #0x7c8
  402770:	mov	x0, x19
  402774:	bl	401600 <printf@plt>
  402778:	adrp	x0, 418000 <ferror@plt+0x16990>
  40277c:	ldr	w0, [x0, #520]
  402780:	cbnz	w0, 4027c0 <ferror@plt+0x1150>
  402784:	mov	w0, #0xa                   	// #10
  402788:	bl	401620 <putchar@plt>
  40278c:	ldp	x19, x20, [sp, #48]
  402790:	ldp	x21, x22, [sp, #64]
  402794:	ldp	x23, x24, [sp, #80]
  402798:	ldp	x25, x26, [sp, #96]
  40279c:	ldp	x27, x28, [sp, #112]
  4027a0:	ldp	x29, x30, [sp, #32]
  4027a4:	add	sp, sp, #0x120
  4027a8:	ret
  4027ac:	ldr	x1, [sp, #136]
  4027b0:	adrp	x0, 406000 <ferror@plt+0x4990>
  4027b4:	add	x0, x0, #0x4e0
  4027b8:	bl	401600 <printf@plt>
  4027bc:	b	402634 <ferror@plt+0xfc4>
  4027c0:	add	x0, sp, #0x118
  4027c4:	bl	4014d0 <time@plt>
  4027c8:	add	x0, sp, #0x118
  4027cc:	bl	4014a0 <localtime@plt>
  4027d0:	mov	x3, x0
  4027d4:	adrp	x2, 406000 <ferror@plt+0x4990>
  4027d8:	add	x2, x2, #0x580
  4027dc:	mov	x1, #0x20                  	// #32
  4027e0:	add	x0, sp, #0xf8
  4027e4:	bl	401470 <strftime@plt>
  4027e8:	cbz	x0, 40281c <ferror@plt+0x11ac>
  4027ec:	ldr	x0, [sp, #136]
  4027f0:	bl	401400 <strlen@plt>
  4027f4:	add	x1, sp, #0xf7
  4027f8:	strb	wzr, [x1, x0]
  4027fc:	ldr	x0, [sp, #136]
  402800:	bl	401400 <strlen@plt>
  402804:	add	x2, sp, #0xf8
  402808:	sub	w1, w0, #0x1
  40280c:	adrp	x0, 406000 <ferror@plt+0x4990>
  402810:	add	x0, x0, #0x588
  402814:	bl	401600 <printf@plt>
  402818:	b	402784 <ferror@plt+0x1114>
  40281c:	strb	wzr, [sp, #248]
  402820:	b	4027fc <ferror@plt+0x118c>
  402824:	stp	x29, x30, [sp, #-32]!
  402828:	mov	x29, sp
  40282c:	str	x19, [sp, #16]
  402830:	mov	x19, x0
  402834:	mov	w2, #0x5                   	// #5
  402838:	adrp	x1, 406000 <ferror@plt+0x4990>
  40283c:	add	x1, x1, #0x830
  402840:	mov	x0, #0x0                   	// #0
  402844:	bl	4015e0 <dcgettext@plt>
  402848:	mov	x1, x19
  40284c:	bl	401410 <fputs@plt>
  402850:	mov	w2, #0x5                   	// #5
  402854:	adrp	x1, 406000 <ferror@plt+0x4990>
  402858:	add	x1, x1, #0x840
  40285c:	mov	x0, #0x0                   	// #0
  402860:	bl	4015e0 <dcgettext@plt>
  402864:	adrp	x1, 418000 <ferror@plt+0x16990>
  402868:	ldr	x2, [x1, #456]
  40286c:	mov	x1, x0
  402870:	mov	x0, x19
  402874:	bl	401630 <fprintf@plt>
  402878:	mov	w2, #0x5                   	// #5
  40287c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402880:	add	x1, x1, #0x860
  402884:	mov	x0, #0x0                   	// #0
  402888:	bl	4015e0 <dcgettext@plt>
  40288c:	mov	x1, x19
  402890:	bl	401410 <fputs@plt>
  402894:	mov	w2, #0x5                   	// #5
  402898:	adrp	x1, 406000 <ferror@plt+0x4990>
  40289c:	add	x1, x1, #0x870
  4028a0:	mov	x0, #0x0                   	// #0
  4028a4:	bl	4015e0 <dcgettext@plt>
  4028a8:	mov	x1, x19
  4028ac:	bl	401410 <fputs@plt>
  4028b0:	mov	w2, #0x5                   	// #5
  4028b4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4028b8:	add	x1, x1, #0x8a0
  4028bc:	mov	x0, #0x0                   	// #0
  4028c0:	bl	4015e0 <dcgettext@plt>
  4028c4:	mov	x1, x19
  4028c8:	bl	401410 <fputs@plt>
  4028cc:	mov	w2, #0x5                   	// #5
  4028d0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4028d4:	add	x1, x1, #0x8d8
  4028d8:	mov	x0, #0x0                   	// #0
  4028dc:	bl	4015e0 <dcgettext@plt>
  4028e0:	mov	x1, x19
  4028e4:	bl	401410 <fputs@plt>
  4028e8:	mov	w2, #0x5                   	// #5
  4028ec:	adrp	x1, 406000 <ferror@plt+0x4990>
  4028f0:	add	x1, x1, #0x900
  4028f4:	mov	x0, #0x0                   	// #0
  4028f8:	bl	4015e0 <dcgettext@plt>
  4028fc:	mov	x1, x19
  402900:	bl	401410 <fputs@plt>
  402904:	mov	w2, #0x5                   	// #5
  402908:	adrp	x1, 406000 <ferror@plt+0x4990>
  40290c:	add	x1, x1, #0x938
  402910:	mov	x0, #0x0                   	// #0
  402914:	bl	4015e0 <dcgettext@plt>
  402918:	mov	x1, x19
  40291c:	bl	401410 <fputs@plt>
  402920:	mov	w2, #0x5                   	// #5
  402924:	adrp	x1, 406000 <ferror@plt+0x4990>
  402928:	add	x1, x1, #0x970
  40292c:	mov	x0, #0x0                   	// #0
  402930:	bl	4015e0 <dcgettext@plt>
  402934:	mov	x1, x19
  402938:	bl	401410 <fputs@plt>
  40293c:	mov	w2, #0x5                   	// #5
  402940:	adrp	x1, 406000 <ferror@plt+0x4990>
  402944:	add	x1, x1, #0x9a0
  402948:	mov	x0, #0x0                   	// #0
  40294c:	bl	4015e0 <dcgettext@plt>
  402950:	mov	x1, x19
  402954:	bl	401410 <fputs@plt>
  402958:	mov	w2, #0x5                   	// #5
  40295c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402960:	add	x1, x1, #0x9d8
  402964:	mov	x0, #0x0                   	// #0
  402968:	bl	4015e0 <dcgettext@plt>
  40296c:	mov	x1, x19
  402970:	bl	401410 <fputs@plt>
  402974:	mov	w2, #0x5                   	// #5
  402978:	adrp	x1, 406000 <ferror@plt+0x4990>
  40297c:	add	x1, x1, #0xa10
  402980:	mov	x0, #0x0                   	// #0
  402984:	bl	4015e0 <dcgettext@plt>
  402988:	mov	x1, x19
  40298c:	bl	401410 <fputs@plt>
  402990:	mov	w2, #0x5                   	// #5
  402994:	adrp	x1, 406000 <ferror@plt+0x4990>
  402998:	add	x1, x1, #0xa40
  40299c:	mov	x0, #0x0                   	// #0
  4029a0:	bl	4015e0 <dcgettext@plt>
  4029a4:	mov	x1, x19
  4029a8:	bl	401410 <fputs@plt>
  4029ac:	mov	w2, #0x5                   	// #5
  4029b0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4029b4:	add	x1, x1, #0xa68
  4029b8:	mov	x0, #0x0                   	// #0
  4029bc:	bl	4015e0 <dcgettext@plt>
  4029c0:	mov	x1, x19
  4029c4:	bl	401410 <fputs@plt>
  4029c8:	mov	w2, #0x5                   	// #5
  4029cc:	adrp	x1, 406000 <ferror@plt+0x4990>
  4029d0:	add	x1, x1, #0xfe8
  4029d4:	mov	x0, #0x0                   	// #0
  4029d8:	bl	4015e0 <dcgettext@plt>
  4029dc:	mov	x1, x19
  4029e0:	bl	401410 <fputs@plt>
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4029ec:	add	x1, x1, #0xa90
  4029f0:	mov	x0, #0x0                   	// #0
  4029f4:	bl	4015e0 <dcgettext@plt>
  4029f8:	mov	x1, x19
  4029fc:	bl	401410 <fputs@plt>
  402a00:	mov	w2, #0x5                   	// #5
  402a04:	adrp	x1, 406000 <ferror@plt+0x4990>
  402a08:	add	x1, x1, #0xac0
  402a0c:	mov	x0, #0x0                   	// #0
  402a10:	bl	4015e0 <dcgettext@plt>
  402a14:	mov	x1, x19
  402a18:	bl	401410 <fputs@plt>
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	adrp	x1, 406000 <ferror@plt+0x4990>
  402a24:	add	x1, x1, #0xaf8
  402a28:	mov	x0, #0x0                   	// #0
  402a2c:	bl	4015e0 <dcgettext@plt>
  402a30:	adrp	x2, 406000 <ferror@plt+0x4990>
  402a34:	add	x2, x2, #0xb18
  402a38:	mov	x1, x0
  402a3c:	mov	x0, x19
  402a40:	bl	401630 <fprintf@plt>
  402a44:	adrp	x0, 418000 <ferror@plt+0x16990>
  402a48:	ldr	x0, [x0, #384]
  402a4c:	cmp	x0, x19
  402a50:	cset	w0, eq  // eq = none
  402a54:	bl	401420 <exit@plt>
  402a58:	sub	sp, sp, #0x1b0
  402a5c:	stp	x29, x30, [sp, #80]
  402a60:	add	x29, sp, #0x50
  402a64:	stp	x19, x20, [sp, #96]
  402a68:	stp	x21, x22, [sp, #112]
  402a6c:	stp	x23, x24, [sp, #128]
  402a70:	stp	x25, x26, [sp, #144]
  402a74:	mov	w19, w0
  402a78:	mov	x20, x1
  402a7c:	adrp	x0, 418000 <ferror@plt+0x16990>
  402a80:	ldr	x1, [x0, #456]
  402a84:	adrp	x0, 418000 <ferror@plt+0x16990>
  402a88:	str	x1, [x0, #376]
  402a8c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402a90:	add	x1, x1, #0x838
  402a94:	mov	w0, #0x6                   	// #6
  402a98:	bl	401650 <setlocale@plt>
  402a9c:	adrp	x21, 406000 <ferror@plt+0x4990>
  402aa0:	add	x21, x21, #0xb40
  402aa4:	adrp	x1, 406000 <ferror@plt+0x4990>
  402aa8:	add	x1, x1, #0xb28
  402aac:	mov	x0, x21
  402ab0:	bl	4014e0 <bindtextdomain@plt>
  402ab4:	mov	x0, x21
  402ab8:	bl	401550 <textdomain@plt>
  402abc:	adrp	x0, 404000 <ferror@plt+0x2990>
  402ac0:	add	x0, x0, #0x1b0
  402ac4:	bl	406330 <ferror@plt+0x4cc0>
  402ac8:	mov	x24, #0x0                   	// #0
  402acc:	adrp	x22, 407000 <ferror@plt+0x5990>
  402ad0:	add	x22, x22, #0x220
  402ad4:	adrp	x21, 406000 <ferror@plt+0x4990>
  402ad8:	add	x21, x21, #0xbc0
  402adc:	adrp	x23, 418000 <ferror@plt+0x16990>
  402ae0:	add	x23, x23, #0x158
  402ae4:	mov	x25, #0x4240                	// #16960
  402ae8:	movk	x25, #0xf, lsl #16
  402aec:	mov	x4, #0x0                   	// #0
  402af0:	mov	x3, x22
  402af4:	mov	x2, x21
  402af8:	mov	x1, x20
  402afc:	mov	w0, w19
  402b00:	bl	401560 <getopt_long@plt>
  402b04:	cmn	w0, #0x1
  402b08:	b.eq	402df0 <ferror@plt+0x1780>  // b.none
  402b0c:	cmp	w0, #0x68
  402b10:	b.eq	402cdc <ferror@plt+0x166c>  // b.none
  402b14:	b.gt	402c48 <ferror@plt+0x15d8>
  402b18:	cmp	w0, #0x61
  402b1c:	b.eq	402d00 <ferror@plt+0x1690>  // b.none
  402b20:	cmp	w0, #0x61
  402b24:	b.le	402bd4 <ferror@plt+0x1564>
  402b28:	cmp	w0, #0x64
  402b2c:	b.eq	402cec <ferror@plt+0x167c>  // b.none
  402b30:	cmp	w0, #0x66
  402b34:	b.ne	402de0 <ferror@plt+0x1770>  // b.any
  402b38:	stp	x27, x28, [sp, #160]
  402b3c:	add	x0, sp, #0xcc
  402b40:	str	x0, [sp, #72]
  402b44:	add	x0, sp, #0xc8
  402b48:	str	x0, [sp, #64]
  402b4c:	add	x0, sp, #0xc4
  402b50:	str	x0, [sp, #56]
  402b54:	add	x0, sp, #0xc0
  402b58:	str	x0, [sp, #48]
  402b5c:	add	x0, sp, #0xd4
  402b60:	str	x0, [sp, #40]
  402b64:	add	x0, sp, #0xd0
  402b68:	str	x0, [sp, #32]
  402b6c:	add	x0, sp, #0x178
  402b70:	str	x0, [sp, #24]
  402b74:	add	x0, sp, #0x140
  402b78:	str	x0, [sp, #16]
  402b7c:	add	x0, sp, #0x120
  402b80:	str	x0, [sp, #8]
  402b84:	add	x0, sp, #0x118
  402b88:	str	x0, [sp]
  402b8c:	add	x7, sp, #0x110
  402b90:	add	x6, sp, #0x108
  402b94:	add	x5, sp, #0x100
  402b98:	add	x4, sp, #0xf8
  402b9c:	add	x3, sp, #0xf0
  402ba0:	add	x2, sp, #0xe8
  402ba4:	add	x1, sp, #0xe0
  402ba8:	add	x0, sp, #0xd8
  402bac:	bl	4015d0 <getstat@plt>
  402bb0:	mov	w2, #0x5                   	// #5
  402bb4:	adrp	x1, 406000 <ferror@plt+0x4990>
  402bb8:	add	x1, x1, #0xb78
  402bbc:	mov	x0, #0x0                   	// #0
  402bc0:	bl	4015e0 <dcgettext@plt>
  402bc4:	ldr	w1, [sp, #204]
  402bc8:	bl	401600 <printf@plt>
  402bcc:	mov	w0, #0x0                   	// #0
  402bd0:	bl	401420 <exit@plt>
  402bd4:	cmp	w0, #0x53
  402bd8:	b.eq	402d18 <ferror@plt+0x16a8>  // b.none
  402bdc:	cmp	w0, #0x56
  402be0:	b.ne	402c2c <ferror@plt+0x15bc>  // b.any
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	adrp	x1, 406000 <ferror@plt+0x4990>
  402bec:	add	x1, x1, #0xb50
  402bf0:	mov	x0, #0x0                   	// #0
  402bf4:	bl	4015e0 <dcgettext@plt>
  402bf8:	adrp	x2, 406000 <ferror@plt+0x4990>
  402bfc:	add	x2, x2, #0xb60
  402c00:	adrp	x1, 418000 <ferror@plt+0x16990>
  402c04:	ldr	x1, [x1, #456]
  402c08:	bl	401600 <printf@plt>
  402c0c:	mov	w0, #0x0                   	// #0
  402c10:	ldp	x19, x20, [sp, #96]
  402c14:	ldp	x21, x22, [sp, #112]
  402c18:	ldp	x23, x24, [sp, #128]
  402c1c:	ldp	x25, x26, [sp, #144]
  402c20:	ldp	x29, x30, [sp, #80]
  402c24:	add	sp, sp, #0x1b0
  402c28:	ret
  402c2c:	cmp	w0, #0x44
  402c30:	b.ne	402de0 <ferror@plt+0x1770>  // b.any
  402c34:	adrp	x1, 418000 <ferror@plt+0x16990>
  402c38:	ldr	w0, [x1, #512]
  402c3c:	orr	w0, w0, #0x10
  402c40:	str	w0, [x1, #512]
  402c44:	b	402aec <ferror@plt+0x147c>
  402c48:	cmp	w0, #0x73
  402c4c:	b.eq	402dbc <ferror@plt+0x174c>  // b.none
  402c50:	cmp	w0, #0x73
  402c54:	b.le	402c78 <ferror@plt+0x1608>
  402c58:	cmp	w0, #0x74
  402c5c:	b.eq	402dd0 <ferror@plt+0x1760>  // b.none
  402c60:	cmp	w0, #0x77
  402c64:	b.ne	402de0 <ferror@plt+0x1770>  // b.any
  402c68:	adrp	x0, 418000 <ferror@plt+0x16990>
  402c6c:	mov	w1, #0x1                   	// #1
  402c70:	str	w1, [x0, #516]
  402c74:	b	402aec <ferror@plt+0x147c>
  402c78:	cmp	w0, #0x6e
  402c7c:	b.eq	402d10 <ferror@plt+0x16a0>  // b.none
  402c80:	cmp	w0, #0x70
  402c84:	b.ne	402cc0 <ferror@plt+0x1650>  // b.any
  402c88:	adrp	x1, 418000 <ferror@plt+0x16990>
  402c8c:	ldr	w0, [x1, #512]
  402c90:	orr	w0, w0, #0x8
  402c94:	str	w0, [x1, #512]
  402c98:	adrp	x0, 418000 <ferror@plt+0x16990>
  402c9c:	ldr	x24, [x0, #392]
  402ca0:	mov	x2, #0x5                   	// #5
  402ca4:	adrp	x1, 406000 <ferror@plt+0x4990>
  402ca8:	add	x1, x1, #0xb88
  402cac:	mov	x0, x24
  402cb0:	bl	401540 <memcmp@plt>
  402cb4:	cbnz	w0, 402aec <ferror@plt+0x147c>
  402cb8:	add	x24, x24, #0x5
  402cbc:	b	402aec <ferror@plt+0x147c>
  402cc0:	cmp	w0, #0x6d
  402cc4:	b.ne	402de0 <ferror@plt+0x1770>  // b.any
  402cc8:	adrp	x1, 418000 <ferror@plt+0x16990>
  402ccc:	ldr	w0, [x1, #512]
  402cd0:	orr	w0, w0, #0x4
  402cd4:	str	w0, [x1, #512]
  402cd8:	b	402aec <ferror@plt+0x147c>
  402cdc:	stp	x27, x28, [sp, #160]
  402ce0:	adrp	x0, 418000 <ferror@plt+0x16990>
  402ce4:	ldr	x0, [x0, #408]
  402ce8:	bl	402824 <ferror@plt+0x11b4>
  402cec:	adrp	x1, 418000 <ferror@plt+0x16990>
  402cf0:	ldr	w0, [x1, #512]
  402cf4:	orr	w0, w0, #0x1
  402cf8:	str	w0, [x1, #512]
  402cfc:	b	402aec <ferror@plt+0x147c>
  402d00:	adrp	x0, 418000 <ferror@plt+0x16990>
  402d04:	mov	w1, #0x1                   	// #1
  402d08:	str	w1, [x0, #524]
  402d0c:	b	402aec <ferror@plt+0x147c>
  402d10:	str	wzr, [x23, #12]
  402d14:	b	402aec <ferror@plt+0x147c>
  402d18:	adrp	x0, 418000 <ferror@plt+0x16990>
  402d1c:	ldr	x0, [x0, #392]
  402d20:	ldrb	w0, [x0]
  402d24:	cmp	w0, #0x62
  402d28:	b.eq	402d54 <ferror@plt+0x16e4>  // b.none
  402d2c:	b.hi	402d64 <ferror@plt+0x16f4>  // b.pmore
  402d30:	cmp	w0, #0x4b
  402d34:	b.eq	402d88 <ferror@plt+0x1718>  // b.none
  402d38:	cmp	w0, #0x4d
  402d3c:	b.ne	402d4c <ferror@plt+0x16dc>  // b.any
  402d40:	mov	x1, #0x100000              	// #1048576
  402d44:	str	x1, [x23]
  402d48:	b	402d5c <ferror@plt+0x16ec>
  402d4c:	cmp	w0, #0x42
  402d50:	b.ne	402d94 <ferror@plt+0x1724>  // b.any
  402d54:	mov	x1, #0x1                   	// #1
  402d58:	str	x1, [x23]
  402d5c:	strb	w0, [x23, #16]
  402d60:	b	402aec <ferror@plt+0x147c>
  402d64:	cmp	w0, #0x6b
  402d68:	b.eq	402d7c <ferror@plt+0x170c>  // b.none
  402d6c:	cmp	w0, #0x6d
  402d70:	b.ne	402d94 <ferror@plt+0x1724>  // b.any
  402d74:	str	x25, [x23]
  402d78:	b	402d5c <ferror@plt+0x16ec>
  402d7c:	mov	x1, #0x3e8                 	// #1000
  402d80:	str	x1, [x23]
  402d84:	b	402d5c <ferror@plt+0x16ec>
  402d88:	mov	x1, #0x400                 	// #1024
  402d8c:	str	x1, [x23]
  402d90:	b	402d5c <ferror@plt+0x16ec>
  402d94:	stp	x27, x28, [sp, #160]
  402d98:	mov	w2, #0x5                   	// #5
  402d9c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402da0:	add	x1, x1, #0xb90
  402da4:	mov	x0, #0x0                   	// #0
  402da8:	bl	4015e0 <dcgettext@plt>
  402dac:	mov	x2, x0
  402db0:	mov	w1, #0x0                   	// #0
  402db4:	mov	w0, #0x1                   	// #1
  402db8:	bl	401430 <error@plt>
  402dbc:	adrp	x1, 418000 <ferror@plt+0x16990>
  402dc0:	ldr	w0, [x1, #512]
  402dc4:	orr	w0, w0, #0x2
  402dc8:	str	w0, [x1, #512]
  402dcc:	b	402aec <ferror@plt+0x147c>
  402dd0:	adrp	x0, 418000 <ferror@plt+0x16990>
  402dd4:	mov	w1, #0x1                   	// #1
  402dd8:	str	w1, [x0, #520]
  402ddc:	b	402aec <ferror@plt+0x147c>
  402de0:	stp	x27, x28, [sp, #160]
  402de4:	adrp	x0, 418000 <ferror@plt+0x16990>
  402de8:	ldr	x0, [x0, #384]
  402dec:	bl	402824 <ferror@plt+0x11b4>
  402df0:	adrp	x0, 418000 <ferror@plt+0x16990>
  402df4:	ldr	w0, [x0, #400]
  402df8:	cmp	w0, w19
  402dfc:	b.lt	40328c <ferror@plt+0x1c1c>  // b.tstop
  402e00:	adrp	x0, 418000 <ferror@plt+0x16990>
  402e04:	ldr	w0, [x0, #356]
  402e08:	cbnz	w0, 4033a0 <ferror@plt+0x1d30>
  402e0c:	adrp	x0, 418000 <ferror@plt+0x16990>
  402e10:	ldr	x0, [x0, #408]
  402e14:	bl	4015f0 <setlinebuf@plt>
  402e18:	adrp	x0, 418000 <ferror@plt+0x16990>
  402e1c:	ldr	w0, [x0, #512]
  402e20:	cmp	w0, #0x4
  402e24:	b.eq	403a2c <ferror@plt+0x23bc>  // b.none
  402e28:	b.gt	4033e8 <ferror@plt+0x1d78>
  402e2c:	cmp	w0, #0x1
  402e30:	b.eq	4034b4 <ferror@plt+0x1e44>  // b.none
  402e34:	cmp	w0, #0x2
  402e38:	b.ne	4033dc <ferror@plt+0x1d6c>  // b.any
  402e3c:	bl	401460 <meminfo@plt>
  402e40:	add	x0, sp, #0xcc
  402e44:	str	x0, [sp, #72]
  402e48:	add	x0, sp, #0xc8
  402e4c:	str	x0, [sp, #64]
  402e50:	add	x0, sp, #0xc4
  402e54:	str	x0, [sp, #56]
  402e58:	add	x0, sp, #0xc0
  402e5c:	str	x0, [sp, #48]
  402e60:	add	x0, sp, #0xd4
  402e64:	str	x0, [sp, #40]
  402e68:	add	x0, sp, #0xd0
  402e6c:	str	x0, [sp, #32]
  402e70:	add	x0, sp, #0x178
  402e74:	str	x0, [sp, #24]
  402e78:	add	x0, sp, #0x140
  402e7c:	str	x0, [sp, #16]
  402e80:	add	x0, sp, #0x120
  402e84:	str	x0, [sp, #8]
  402e88:	add	x0, sp, #0x118
  402e8c:	str	x0, [sp]
  402e90:	add	x7, sp, #0x110
  402e94:	add	x6, sp, #0x108
  402e98:	add	x5, sp, #0x100
  402e9c:	add	x4, sp, #0xf8
  402ea0:	add	x3, sp, #0xf0
  402ea4:	add	x2, sp, #0xe8
  402ea8:	add	x1, sp, #0xe0
  402eac:	add	x0, sp, #0xd8
  402eb0:	bl	4015d0 <getstat@plt>
  402eb4:	mov	w2, #0x5                   	// #5
  402eb8:	adrp	x1, 406000 <ferror@plt+0x4990>
  402ebc:	add	x1, x1, #0xc28
  402ec0:	mov	x0, #0x0                   	// #0
  402ec4:	bl	4015e0 <dcgettext@plt>
  402ec8:	mov	x20, x0
  402ecc:	adrp	x0, 418000 <ferror@plt+0x16990>
  402ed0:	ldr	x0, [x0, #496]
  402ed4:	bl	4017d0 <ferror@plt+0x160>
  402ed8:	adrp	x19, 418000 <ferror@plt+0x16990>
  402edc:	add	x19, x19, #0x158
  402ee0:	add	x19, x19, #0x10
  402ee4:	mov	x2, x19
  402ee8:	mov	x1, x0
  402eec:	mov	x0, x20
  402ef0:	bl	401600 <printf@plt>
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	adrp	x1, 406000 <ferror@plt+0x4990>
  402efc:	add	x1, x1, #0xc40
  402f00:	mov	x0, #0x0                   	// #0
  402f04:	bl	4015e0 <dcgettext@plt>
  402f08:	mov	x20, x0
  402f0c:	adrp	x0, 418000 <ferror@plt+0x16990>
  402f10:	ldr	x0, [x0, #448]
  402f14:	bl	4017d0 <ferror@plt+0x160>
  402f18:	mov	x2, x19
  402f1c:	mov	x1, x0
  402f20:	mov	x0, x20
  402f24:	bl	401600 <printf@plt>
  402f28:	mov	w2, #0x5                   	// #5
  402f2c:	adrp	x1, 406000 <ferror@plt+0x4990>
  402f30:	add	x1, x1, #0xc58
  402f34:	mov	x0, #0x0                   	// #0
  402f38:	bl	4015e0 <dcgettext@plt>
  402f3c:	mov	x20, x0
  402f40:	adrp	x0, 418000 <ferror@plt+0x16990>
  402f44:	ldr	x0, [x0, #432]
  402f48:	bl	4017d0 <ferror@plt+0x160>
  402f4c:	mov	x2, x19
  402f50:	mov	x1, x0
  402f54:	mov	x0, x20
  402f58:	bl	401600 <printf@plt>
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	adrp	x1, 406000 <ferror@plt+0x4990>
  402f64:	add	x1, x1, #0xc70
  402f68:	mov	x0, #0x0                   	// #0
  402f6c:	bl	4015e0 <dcgettext@plt>
  402f70:	mov	x20, x0
  402f74:	adrp	x0, 418000 <ferror@plt+0x16990>
  402f78:	ldr	x0, [x0, #368]
  402f7c:	bl	4017d0 <ferror@plt+0x160>
  402f80:	mov	x2, x19
  402f84:	mov	x1, x0
  402f88:	mov	x0, x20
  402f8c:	bl	401600 <printf@plt>
  402f90:	mov	w2, #0x5                   	// #5
  402f94:	adrp	x1, 406000 <ferror@plt+0x4990>
  402f98:	add	x1, x1, #0xc90
  402f9c:	mov	x0, #0x0                   	// #0
  402fa0:	bl	4015e0 <dcgettext@plt>
  402fa4:	mov	x20, x0
  402fa8:	adrp	x0, 418000 <ferror@plt+0x16990>
  402fac:	ldr	x0, [x0, #472]
  402fb0:	bl	4017d0 <ferror@plt+0x160>
  402fb4:	mov	x2, x19
  402fb8:	mov	x1, x0
  402fbc:	mov	x0, x20
  402fc0:	bl	401600 <printf@plt>
  402fc4:	mov	w2, #0x5                   	// #5
  402fc8:	adrp	x1, 406000 <ferror@plt+0x4990>
  402fcc:	add	x1, x1, #0xca8
  402fd0:	mov	x0, #0x0                   	// #0
  402fd4:	bl	4015e0 <dcgettext@plt>
  402fd8:	mov	x20, x0
  402fdc:	adrp	x0, 418000 <ferror@plt+0x16990>
  402fe0:	ldr	x0, [x0, #416]
  402fe4:	bl	4017d0 <ferror@plt+0x160>
  402fe8:	mov	x2, x19
  402fec:	mov	x1, x0
  402ff0:	mov	x0, x20
  402ff4:	bl	401600 <printf@plt>
  402ff8:	mov	w2, #0x5                   	// #5
  402ffc:	adrp	x1, 406000 <ferror@plt+0x4990>
  403000:	add	x1, x1, #0xcc0
  403004:	mov	x0, #0x0                   	// #0
  403008:	bl	4015e0 <dcgettext@plt>
  40300c:	mov	x20, x0
  403010:	adrp	x0, 418000 <ferror@plt+0x16990>
  403014:	ldr	x0, [x0, #440]
  403018:	bl	4017d0 <ferror@plt+0x160>
  40301c:	mov	x2, x19
  403020:	mov	x1, x0
  403024:	mov	x0, x20
  403028:	bl	401600 <printf@plt>
  40302c:	mov	w2, #0x5                   	// #5
  403030:	adrp	x1, 406000 <ferror@plt+0x4990>
  403034:	add	x1, x1, #0xcd8
  403038:	mov	x0, #0x0                   	// #0
  40303c:	bl	4015e0 <dcgettext@plt>
  403040:	mov	x20, x0
  403044:	adrp	x0, 418000 <ferror@plt+0x16990>
  403048:	ldr	x0, [x0, #480]
  40304c:	bl	4017d0 <ferror@plt+0x160>
  403050:	mov	x2, x19
  403054:	mov	x1, x0
  403058:	mov	x0, x20
  40305c:	bl	401600 <printf@plt>
  403060:	mov	w2, #0x5                   	// #5
  403064:	adrp	x1, 406000 <ferror@plt+0x4990>
  403068:	add	x1, x1, #0xcf0
  40306c:	mov	x0, #0x0                   	// #0
  403070:	bl	4015e0 <dcgettext@plt>
  403074:	mov	x20, x0
  403078:	adrp	x0, 418000 <ferror@plt+0x16990>
  40307c:	ldr	x0, [x0, #424]
  403080:	bl	4017d0 <ferror@plt+0x160>
  403084:	mov	x2, x19
  403088:	mov	x1, x0
  40308c:	mov	x0, x20
  403090:	bl	401600 <printf@plt>
  403094:	mov	w2, #0x5                   	// #5
  403098:	adrp	x1, 406000 <ferror@plt+0x4990>
  40309c:	add	x1, x1, #0xd08
  4030a0:	mov	x0, #0x0                   	// #0
  4030a4:	bl	4015e0 <dcgettext@plt>
  4030a8:	mov	x20, x0
  4030ac:	adrp	x0, 418000 <ferror@plt+0x16990>
  4030b0:	ldr	x0, [x0, #464]
  4030b4:	bl	4017d0 <ferror@plt+0x160>
  4030b8:	mov	x2, x19
  4030bc:	mov	x1, x0
  4030c0:	mov	x0, x20
  4030c4:	bl	401600 <printf@plt>
  4030c8:	mov	w2, #0x5                   	// #5
  4030cc:	adrp	x1, 406000 <ferror@plt+0x4990>
  4030d0:	add	x1, x1, #0xd20
  4030d4:	mov	x0, #0x0                   	// #0
  4030d8:	bl	4015e0 <dcgettext@plt>
  4030dc:	ldr	x1, [sp, #216]
  4030e0:	bl	401600 <printf@plt>
  4030e4:	mov	w2, #0x5                   	// #5
  4030e8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4030ec:	add	x1, x1, #0xd40
  4030f0:	mov	x0, #0x0                   	// #0
  4030f4:	bl	4015e0 <dcgettext@plt>
  4030f8:	ldr	x1, [sp, #224]
  4030fc:	bl	401600 <printf@plt>
  403100:	mov	w2, #0x5                   	// #5
  403104:	adrp	x1, 406000 <ferror@plt+0x4990>
  403108:	add	x1, x1, #0xd60
  40310c:	mov	x0, #0x0                   	// #0
  403110:	bl	4015e0 <dcgettext@plt>
  403114:	ldr	x1, [sp, #232]
  403118:	bl	401600 <printf@plt>
  40311c:	mov	w2, #0x5                   	// #5
  403120:	adrp	x1, 406000 <ferror@plt+0x4990>
  403124:	add	x1, x1, #0xd80
  403128:	mov	x0, #0x0                   	// #0
  40312c:	bl	4015e0 <dcgettext@plt>
  403130:	ldr	x1, [sp, #240]
  403134:	bl	401600 <printf@plt>
  403138:	mov	w2, #0x5                   	// #5
  40313c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403140:	add	x1, x1, #0xd98
  403144:	mov	x0, #0x0                   	// #0
  403148:	bl	4015e0 <dcgettext@plt>
  40314c:	ldr	x1, [sp, #248]
  403150:	bl	401600 <printf@plt>
  403154:	mov	w2, #0x5                   	// #5
  403158:	adrp	x1, 406000 <ferror@plt+0x4990>
  40315c:	add	x1, x1, #0xdb8
  403160:	mov	x0, #0x0                   	// #0
  403164:	bl	4015e0 <dcgettext@plt>
  403168:	ldr	x1, [sp, #256]
  40316c:	bl	401600 <printf@plt>
  403170:	mov	w2, #0x5                   	// #5
  403174:	adrp	x1, 406000 <ferror@plt+0x4990>
  403178:	add	x1, x1, #0xdd0
  40317c:	mov	x0, #0x0                   	// #0
  403180:	bl	4015e0 <dcgettext@plt>
  403184:	ldr	x1, [sp, #264]
  403188:	bl	401600 <printf@plt>
  40318c:	mov	w2, #0x5                   	// #5
  403190:	adrp	x1, 406000 <ferror@plt+0x4990>
  403194:	add	x1, x1, #0xdf0
  403198:	mov	x0, #0x0                   	// #0
  40319c:	bl	4015e0 <dcgettext@plt>
  4031a0:	ldr	x1, [sp, #272]
  4031a4:	bl	401600 <printf@plt>
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	adrp	x1, 406000 <ferror@plt+0x4990>
  4031b0:	add	x1, x1, #0xe10
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	bl	4015e0 <dcgettext@plt>
  4031bc:	ldr	x1, [sp, #280]
  4031c0:	bl	401600 <printf@plt>
  4031c4:	mov	w2, #0x5                   	// #5
  4031c8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4031cc:	add	x1, x1, #0xe28
  4031d0:	mov	x0, #0x0                   	// #0
  4031d4:	bl	4015e0 <dcgettext@plt>
  4031d8:	ldr	x1, [sp, #288]
  4031dc:	bl	401600 <printf@plt>
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4031e8:	add	x1, x1, #0xe40
  4031ec:	mov	x0, #0x0                   	// #0
  4031f0:	bl	4015e0 <dcgettext@plt>
  4031f4:	ldr	x1, [sp, #320]
  4031f8:	bl	401600 <printf@plt>
  4031fc:	mov	w2, #0x5                   	// #5
  403200:	adrp	x1, 406000 <ferror@plt+0x4990>
  403204:	add	x1, x1, #0xe58
  403208:	mov	x0, #0x0                   	// #0
  40320c:	bl	4015e0 <dcgettext@plt>
  403210:	ldr	x1, [sp, #376]
  403214:	bl	401600 <printf@plt>
  403218:	mov	w2, #0x5                   	// #5
  40321c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403220:	add	x1, x1, #0xe78
  403224:	mov	x0, #0x0                   	// #0
  403228:	bl	4015e0 <dcgettext@plt>
  40322c:	ldr	w1, [sp, #208]
  403230:	bl	401600 <printf@plt>
  403234:	mov	w2, #0x5                   	// #5
  403238:	adrp	x1, 406000 <ferror@plt+0x4990>
  40323c:	add	x1, x1, #0xe90
  403240:	mov	x0, #0x0                   	// #0
  403244:	bl	4015e0 <dcgettext@plt>
  403248:	ldr	w1, [sp, #212]
  40324c:	bl	401600 <printf@plt>
  403250:	mov	w2, #0x5                   	// #5
  403254:	adrp	x1, 406000 <ferror@plt+0x4990>
  403258:	add	x1, x1, #0xeb0
  40325c:	mov	x0, #0x0                   	// #0
  403260:	bl	4015e0 <dcgettext@plt>
  403264:	ldr	w1, [sp, #200]
  403268:	bl	401600 <printf@plt>
  40326c:	mov	w2, #0x5                   	// #5
  403270:	adrp	x1, 406000 <ferror@plt+0x4990>
  403274:	add	x1, x1, #0xb78
  403278:	mov	x0, #0x0                   	// #0
  40327c:	bl	4015e0 <dcgettext@plt>
  403280:	ldr	w1, [sp, #204]
  403284:	bl	401600 <printf@plt>
  403288:	b	402c0c <ferror@plt+0x159c>
  40328c:	add	w2, w0, #0x1
  403290:	adrp	x1, 418000 <ferror@plt+0x16990>
  403294:	str	w2, [x1, #400]
  403298:	ldr	x21, [x20, w0, sxtw #3]
  40329c:	mov	w2, #0x5                   	// #5
  4032a0:	adrp	x1, 406000 <ferror@plt+0x4990>
  4032a4:	add	x1, x1, #0xbd0
  4032a8:	mov	x0, #0x0                   	// #0
  4032ac:	bl	4015e0 <dcgettext@plt>
  4032b0:	mov	x1, x0
  4032b4:	mov	x0, x21
  4032b8:	bl	403dac <ferror@plt+0x273c>
  4032bc:	cmp	x0, #0x0
  4032c0:	b.le	403350 <ferror@plt+0x1ce0>
  4032c4:	mov	x1, #0xffffffff            	// #4294967295
  4032c8:	cmp	x0, x1
  4032cc:	b.gt	403378 <ferror@plt+0x1d08>
  4032d0:	adrp	x1, 418000 <ferror@plt+0x16990>
  4032d4:	str	w0, [x1, #352]
  4032d8:	adrp	x0, 418000 <ferror@plt+0x16990>
  4032dc:	mov	w1, #0x1                   	// #1
  4032e0:	str	w1, [x0, #532]
  4032e4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4032e8:	ldr	w0, [x0, #400]
  4032ec:	cmp	w0, w19
  4032f0:	b.ge	402e00 <ferror@plt+0x1790>  // b.tcont
  4032f4:	adrp	x21, 418000 <ferror@plt+0x16990>
  4032f8:	add	w1, w0, w1
  4032fc:	str	w1, [x21, #400]
  403300:	ldr	x20, [x20, w0, sxtw #3]
  403304:	mov	w2, #0x5                   	// #5
  403308:	adrp	x1, 406000 <ferror@plt+0x4990>
  40330c:	add	x1, x1, #0xbd0
  403310:	mov	x0, #0x0                   	// #0
  403314:	bl	4015e0 <dcgettext@plt>
  403318:	mov	x1, x0
  40331c:	mov	x0, x20
  403320:	bl	403dac <ferror@plt+0x273c>
  403324:	adrp	x1, 418000 <ferror@plt+0x16990>
  403328:	add	x1, x1, #0x200
  40332c:	str	x0, [x1, #24]
  403330:	str	wzr, [x1, #20]
  403334:	ldr	w0, [x21, #400]
  403338:	cmp	w0, w19
  40333c:	b.ge	402e00 <ferror@plt+0x1790>  // b.tcont
  403340:	stp	x27, x28, [sp, #160]
  403344:	adrp	x0, 418000 <ferror@plt+0x16990>
  403348:	ldr	x0, [x0, #384]
  40334c:	bl	402824 <ferror@plt+0x11b4>
  403350:	stp	x27, x28, [sp, #160]
  403354:	mov	w2, #0x5                   	// #5
  403358:	adrp	x1, 406000 <ferror@plt+0x4990>
  40335c:	add	x1, x1, #0xbf0
  403360:	mov	x0, #0x0                   	// #0
  403364:	bl	4015e0 <dcgettext@plt>
  403368:	mov	x2, x0
  40336c:	mov	w1, #0x0                   	// #0
  403370:	mov	w0, #0x1                   	// #1
  403374:	bl	401430 <error@plt>
  403378:	stp	x27, x28, [sp, #160]
  40337c:	mov	w2, #0x5                   	// #5
  403380:	adrp	x1, 406000 <ferror@plt+0x4990>
  403384:	add	x1, x1, #0xc10
  403388:	mov	x0, #0x0                   	// #0
  40338c:	bl	4015e0 <dcgettext@plt>
  403390:	mov	x2, x0
  403394:	mov	w1, #0x0                   	// #0
  403398:	mov	w0, #0x1                   	// #1
  40339c:	bl	401430 <error@plt>
  4033a0:	add	x2, sp, #0x178
  4033a4:	mov	x1, #0x5413                	// #21523
  4033a8:	mov	w0, #0x1                   	// #1
  4033ac:	bl	401640 <ioctl@plt>
  4033b0:	cmn	w0, #0x1
  4033b4:	b.eq	403da4 <ferror@plt+0x2734>  // b.none
  4033b8:	ldrh	w0, [sp, #376]
  4033bc:	cbz	w0, 403da4 <ferror@plt+0x2734>
  4033c0:	sub	w0, w0, #0x3
  4033c4:	cmp	w0, #0x0
  4033c8:	mov	w1, #0x16                  	// #22
  4033cc:	csel	w0, w0, w1, gt
  4033d0:	adrp	x1, 418000 <ferror@plt+0x16990>
  4033d4:	str	w0, [x1, #528]
  4033d8:	b	402e0c <ferror@plt+0x179c>
  4033dc:	cbnz	w0, 403d94 <ferror@plt+0x2724>
  4033e0:	bl	401d40 <ferror@plt+0x6d0>
  4033e4:	b	402c0c <ferror@plt+0x159c>
  4033e8:	cmp	w0, #0x8
  4033ec:	b.eq	403814 <ferror@plt+0x21a4>  // b.none
  4033f0:	cmp	w0, #0x10
  4033f4:	b.ne	403d94 <ferror@plt+0x2724>  // b.any
  4033f8:	adrp	x1, 406000 <ferror@plt+0x4990>
  4033fc:	add	x1, x1, #0xec0
  403400:	adrp	x0, 406000 <ferror@plt+0x4990>
  403404:	add	x0, x0, #0xec8
  403408:	bl	4014c0 <fopen@plt>
  40340c:	cbz	x0, 402c0c <ferror@plt+0x159c>
  403410:	stp	x27, x28, [sp, #160]
  403414:	bl	4014b0 <fclose@plt>
  403418:	add	x1, sp, #0x178
  40341c:	add	x0, sp, #0x140
  403420:	bl	401530 <getdiskstat@plt>
  403424:	mov	w20, w0
  403428:	str	w0, [sp, #188]
  40342c:	mov	w2, #0x5                   	// #5
  403430:	adrp	x1, 406000 <ferror@plt+0x4990>
  403434:	add	x1, x1, #0xfc8
  403438:	mov	x0, #0x0                   	// #0
  40343c:	bl	4015e0 <dcgettext@plt>
  403440:	mov	w1, w20
  403444:	bl	401600 <printf@plt>
  403448:	mov	w2, #0x5                   	// #5
  40344c:	adrp	x1, 406000 <ferror@plt+0x4990>
  403450:	add	x1, x1, #0xfd8
  403454:	mov	x0, #0x0                   	// #0
  403458:	bl	4015e0 <dcgettext@plt>
  40345c:	mov	x19, x0
  403460:	mov	w1, w20
  403464:	ldr	x0, [sp, #320]
  403468:	bl	401440 <getpartitions_num@plt>
  40346c:	mov	w1, w0
  403470:	mov	x0, x19
  403474:	bl	401600 <printf@plt>
  403478:	ldr	x0, [sp, #320]
  40347c:	mov	x19, #0x0                   	// #0
  403480:	mov	x20, #0x0                   	// #0
  403484:	mov	x21, #0x0                   	// #0
  403488:	mov	x22, #0x0                   	// #0
  40348c:	mov	x23, #0x0                   	// #0
  403490:	mov	x24, #0x0                   	// #0
  403494:	mov	x25, #0x0                   	// #0
  403498:	mov	x26, #0x0                   	// #0
  40349c:	mov	x27, #0x0                   	// #0
  4034a0:	mov	x28, #0x0                   	// #0
  4034a4:	mov	w2, #0x0                   	// #0
  4034a8:	mov	x5, #0x0                   	// #0
  4034ac:	mov	w4, #0x3e8                 	// #1000
  4034b0:	b	403c04 <ferror@plt+0x2594>
  4034b4:	adrp	x0, 407000 <ferror@plt+0x5990>
  4034b8:	add	x0, x0, #0xf8
  4034bc:	ldp	x2, x3, [x0]
  4034c0:	stp	x2, x3, [sp, #320]
  4034c4:	ldp	x2, x3, [x0, #16]
  4034c8:	stp	x2, x3, [sp, #336]
  4034cc:	ldp	x2, x3, [x0, #32]
  4034d0:	stp	x2, x3, [sp, #352]
  4034d4:	ldrb	w0, [x0, #48]
  4034d8:	strb	w0, [sp, #368]
  4034dc:	adrp	x0, 407000 <ferror@plt+0x5990>
  4034e0:	add	x0, x0, #0x130
  4034e4:	ldp	x2, x3, [x0]
  4034e8:	add	x1, sp, #0x210
  4034ec:	stp	x2, x3, [x1, #-152]
  4034f0:	ldp	x2, x3, [x0, #16]
  4034f4:	stp	x2, x3, [x1, #-136]
  4034f8:	ldp	x2, x3, [x0, #32]
  4034fc:	stp	x2, x3, [x1, #-120]
  403500:	ldur	x0, [x0, #45]
  403504:	stur	x0, [x1, #-107]
  403508:	adrp	x1, 406000 <ferror@plt+0x4990>
  40350c:	add	x1, x1, #0xec0
  403510:	adrp	x0, 406000 <ferror@plt+0x4990>
  403514:	add	x0, x0, #0xec8
  403518:	bl	4014c0 <fopen@plt>
  40351c:	cbz	x0, 4037ec <ferror@plt+0x217c>
  403520:	bl	4014b0 <fclose@plt>
  403524:	add	x1, sp, #0x110
  403528:	add	x0, sp, #0x108
  40352c:	bl	401530 <getdiskstat@plt>
  403530:	mov	w19, w0
  403534:	adrp	x0, 418000 <ferror@plt+0x16990>
  403538:	ldr	w0, [x0, #520]
  40353c:	cbnz	w0, 403568 <ferror@plt+0x1ef8>
  403540:	adrp	x0, 418000 <ferror@plt+0x16990>
  403544:	ldr	w0, [x0, #356]
  403548:	cbz	w0, 403594 <ferror@plt+0x1f24>
  40354c:	mov	x20, #0x0                   	// #0
  403550:	adrp	x22, 418000 <ferror@plt+0x16990>
  403554:	add	x22, x22, #0x158
  403558:	adrp	x21, 418000 <ferror@plt+0x16990>
  40355c:	add	x21, x21, #0x200
  403560:	add	x23, sp, #0x140
  403564:	b	403628 <ferror@plt+0x1fb8>
  403568:	add	x0, sp, #0x118
  40356c:	bl	4014d0 <time@plt>
  403570:	add	x0, sp, #0x118
  403574:	bl	4014a0 <localtime@plt>
  403578:	mov	x3, x0
  40357c:	adrp	x2, 406000 <ferror@plt+0x4990>
  403580:	add	x2, x2, #0x620
  403584:	mov	x1, #0x20                  	// #32
  403588:	add	x0, sp, #0x120
  40358c:	bl	401470 <strftime@plt>
  403590:	b	403540 <ferror@plt+0x1ed0>
  403594:	bl	40255c <ferror@plt+0xeec>
  403598:	b	40354c <ferror@plt+0x1edc>
  40359c:	ldr	w0, [x21, #4]
  4035a0:	cmp	w0, #0x0
  4035a4:	mov	x0, #0x58                  	// #88
  4035a8:	mul	x0, x20, x0
  4035ac:	ldr	x3, [sp, #264]
  4035b0:	add	x1, x3, x0
  4035b4:	ldr	w2, [x1, #64]
  4035b8:	mov	w4, #0x3e8                 	// #1000
  4035bc:	udiv	w2, w2, w4
  4035c0:	str	w2, [sp, #24]
  4035c4:	ldr	w2, [x1, #48]
  4035c8:	udiv	w2, w2, w4
  4035cc:	str	w2, [sp, #16]
  4035d0:	ldr	w2, [x1, #68]
  4035d4:	str	w2, [sp, #8]
  4035d8:	ldr	x2, [x1, #8]
  4035dc:	str	x2, [sp]
  4035e0:	ldr	w7, [x1, #56]
  4035e4:	ldr	w6, [x1, #84]
  4035e8:	ldr	w5, [x1, #60]
  4035ec:	ldr	x4, [x3, x0]
  4035f0:	ldr	w3, [x1, #52]
  4035f4:	ldr	w2, [x1, #76]
  4035f8:	add	x1, x1, #0x10
  4035fc:	add	x0, sp, #0x178
  403600:	csel	x0, x0, x23, ne  // ne = any
  403604:	bl	401600 <printf@plt>
  403608:	ldr	w0, [x21, #8]
  40360c:	cbnz	w0, 403650 <ferror@plt+0x1fe0>
  403610:	mov	w0, #0xa                   	// #10
  403614:	bl	401620 <putchar@plt>
  403618:	adrp	x0, 418000 <ferror@plt+0x16990>
  40361c:	ldr	x0, [x0, #408]
  403620:	bl	4015b0 <fflush@plt>
  403624:	add	x20, x20, #0x1
  403628:	cmp	x19, x20
  40362c:	b.ls	403664 <ferror@plt+0x1ff4>  // b.plast
  403630:	ldr	w0, [x22, #12]
  403634:	cbz	w0, 40359c <ferror@plt+0x1f2c>
  403638:	ldr	w1, [x21, #16]
  40363c:	udiv	x0, x20, x1
  403640:	msub	x0, x0, x1, x20
  403644:	cbnz	x0, 40359c <ferror@plt+0x1f2c>
  403648:	bl	40255c <ferror@plt+0xeec>
  40364c:	b	40359c <ferror@plt+0x1f2c>
  403650:	add	x1, sp, #0x120
  403654:	adrp	x0, 406000 <ferror@plt+0x4990>
  403658:	add	x0, x0, #0x638
  40365c:	bl	401600 <printf@plt>
  403660:	b	403610 <ferror@plt+0x1fa0>
  403664:	ldr	x0, [sp, #264]
  403668:	bl	4015a0 <free@plt>
  40366c:	ldr	x0, [sp, #272]
  403670:	bl	4015a0 <free@plt>
  403674:	mov	x26, #0x1                   	// #1
  403678:	adrp	x21, 418000 <ferror@plt+0x16990>
  40367c:	add	x21, x21, #0x200
  403680:	adrp	x23, 418000 <ferror@plt+0x16990>
  403684:	add	x23, x23, #0x158
  403688:	b	4037a0 <ferror@plt+0x2130>
  40368c:	add	x0, sp, #0x118
  403690:	bl	4014d0 <time@plt>
  403694:	add	x0, sp, #0x118
  403698:	bl	4014a0 <localtime@plt>
  40369c:	mov	x3, x0
  4036a0:	adrp	x2, 406000 <ferror@plt+0x4990>
  4036a4:	add	x2, x2, #0x620
  4036a8:	mov	x1, #0x20                  	// #32
  4036ac:	add	x0, sp, #0x120
  4036b0:	bl	401470 <strftime@plt>
  4036b4:	b	4037d4 <ferror@plt+0x2164>
  4036b8:	bl	40255c <ferror@plt+0xeec>
  4036bc:	ldr	w0, [x21, #4]
  4036c0:	cmp	w0, #0x0
  4036c4:	ldr	x0, [sp, #264]
  4036c8:	add	x1, x0, x20
  4036cc:	ldr	w7, [x1, #56]
  4036d0:	ldr	w6, [x1, #84]
  4036d4:	ldr	w5, [x1, #60]
  4036d8:	ldr	x4, [x0, x20]
  4036dc:	ldr	w3, [x1, #52]
  4036e0:	ldr	w2, [x1, #76]
  4036e4:	ldr	w8, [x1, #64]
  4036e8:	mov	w9, #0x4dd3                	// #19923
  4036ec:	movk	w9, #0x1062, lsl #16
  4036f0:	umull	x8, w8, w9
  4036f4:	lsr	x8, x8, #38
  4036f8:	str	w8, [sp, #24]
  4036fc:	ldr	w0, [x1, #48]
  403700:	umull	x0, w0, w9
  403704:	lsr	x0, x0, #38
  403708:	str	w0, [sp, #16]
  40370c:	ldr	w0, [x1, #68]
  403710:	str	w0, [sp, #8]
  403714:	ldr	x0, [x1, #8]
  403718:	str	x0, [sp]
  40371c:	add	x1, x1, #0x10
  403720:	csel	x0, x24, x25, ne  // ne = any
  403724:	bl	401600 <printf@plt>
  403728:	ldr	w0, [x21, #8]
  40372c:	cbnz	w0, 403770 <ferror@plt+0x2100>
  403730:	mov	w0, #0xa                   	// #10
  403734:	bl	401620 <putchar@plt>
  403738:	adrp	x0, 418000 <ferror@plt+0x16990>
  40373c:	ldr	x0, [x0, #408]
  403740:	bl	4015b0 <fflush@plt>
  403744:	add	x19, x19, #0x1
  403748:	add	x20, x20, #0x58
  40374c:	cmp	x19, x22
  403750:	b.eq	403788 <ferror@plt+0x2118>  // b.none
  403754:	ldr	w0, [x23, #12]
  403758:	cbz	w0, 4036bc <ferror@plt+0x204c>
  40375c:	ldr	w1, [x21, #16]
  403760:	udiv	x0, x19, x1
  403764:	msub	x0, x0, x1, x19
  403768:	cbnz	x0, 4036bc <ferror@plt+0x204c>
  40376c:	b	4036b8 <ferror@plt+0x2048>
  403770:	add	x1, sp, #0x120
  403774:	adrp	x0, 406000 <ferror@plt+0x4990>
  403778:	add	x0, x0, #0x638
  40377c:	bl	401600 <printf@plt>
  403780:	b	403730 <ferror@plt+0x20c0>
  403784:	mov	x22, x19
  403788:	ldr	x0, [sp, #264]
  40378c:	bl	4015a0 <free@plt>
  403790:	ldr	x0, [sp, #272]
  403794:	bl	4015a0 <free@plt>
  403798:	add	x26, x26, #0x1
  40379c:	mov	x19, x22
  4037a0:	ldr	w0, [x21, #20]
  4037a4:	cbnz	w0, 4037b4 <ferror@plt+0x2144>
  4037a8:	ldr	x0, [x21, #24]
  4037ac:	cmp	x26, x0
  4037b0:	b.cs	402c0c <ferror@plt+0x159c>  // b.hs, b.nlast
  4037b4:	ldr	w0, [x23, #8]
  4037b8:	bl	401500 <sleep@plt>
  4037bc:	add	x1, sp, #0x110
  4037c0:	add	x0, sp, #0x108
  4037c4:	bl	401530 <getdiskstat@plt>
  4037c8:	mov	w22, w0
  4037cc:	ldr	w0, [x21, #8]
  4037d0:	cbnz	w0, 40368c <ferror@plt+0x201c>
  4037d4:	cbz	x22, 403784 <ferror@plt+0x2114>
  4037d8:	add	x22, x22, x19
  4037dc:	mov	x20, #0x0                   	// #0
  4037e0:	add	x25, sp, #0x140
  4037e4:	add	x24, sp, #0x178
  4037e8:	b	403754 <ferror@plt+0x20e4>
  4037ec:	stp	x27, x28, [sp, #160]
  4037f0:	mov	w2, #0x5                   	// #5
  4037f4:	adrp	x1, 406000 <ferror@plt+0x4990>
  4037f8:	add	x1, x1, #0xed8
  4037fc:	mov	x0, #0x0                   	// #0
  403800:	bl	4015e0 <dcgettext@plt>
  403804:	mov	x2, x0
  403808:	mov	w1, #0x0                   	// #0
  40380c:	mov	w0, #0x1                   	// #1
  403810:	bl	401430 <error@plt>
  403814:	adrp	x0, 407000 <ferror@plt+0x5990>
  403818:	add	x0, x0, #0x168
  40381c:	ldp	x2, x3, [x0]
  403820:	add	x1, sp, #0x210
  403824:	stp	x2, x3, [x1, #-152]
  403828:	ldr	x1, [x0, #16]
  40382c:	str	x1, [sp, #392]
  403830:	ldr	w0, [x0, #24]
  403834:	str	w0, [sp, #400]
  403838:	adrp	x1, 406000 <ferror@plt+0x4990>
  40383c:	add	x1, x1, #0xec0
  403840:	adrp	x0, 406000 <ferror@plt+0x4990>
  403844:	add	x0, x0, #0xec8
  403848:	bl	4014c0 <fopen@plt>
  40384c:	cbz	x0, 403880 <ferror@plt+0x2210>
  403850:	bl	4014b0 <fclose@plt>
  403854:	add	x1, sp, #0x140
  403858:	add	x0, sp, #0x120
  40385c:	bl	401530 <getdiskstat@plt>
  403860:	mov	w1, w0
  403864:	ldr	x0, [sp, #288]
  403868:	bl	401440 <getpartitions_num@plt>
  40386c:	mov	w22, w0
  403870:	ldr	x19, [sp, #320]
  403874:	mov	x20, #0x0                   	// #0
  403878:	mov	x21, #0x0                   	// #0
  40387c:	b	4038c0 <ferror@plt+0x2250>
  403880:	stp	x27, x28, [sp, #160]
  403884:	mov	w2, #0x5                   	// #5
  403888:	adrp	x1, 406000 <ferror@plt+0x4990>
  40388c:	add	x1, x1, #0xf20
  403890:	bl	4015e0 <dcgettext@plt>
  403894:	mov	x2, x0
  403898:	mov	w1, #0x0                   	// #0
  40389c:	mov	w0, #0x1                   	// #1
  4038a0:	bl	401430 <error@plt>
  4038a4:	mov	x1, x19
  4038a8:	mov	x0, x24
  4038ac:	bl	401570 <strcmp@plt>
  4038b0:	cmp	w0, #0x0
  4038b4:	csel	x21, x21, x19, ne  // ne = any
  4038b8:	add	x20, x20, #0x1
  4038bc:	add	x19, x19, #0x48
  4038c0:	cmp	x22, x20
  4038c4:	b.hi	4038a4 <ferror@plt+0x2234>  // b.pmore
  4038c8:	cbz	x21, 403920 <ferror@plt+0x22b0>
  4038cc:	mov	x0, x24
  4038d0:	bl	40180c <ferror@plt+0x19c>
  4038d4:	ldr	x4, [x21, #64]
  4038d8:	ldr	w3, [x21, #56]
  4038dc:	ldr	x2, [x21, #40]
  4038e0:	ldr	w1, [x21, #52]
  4038e4:	add	x0, sp, #0x178
  4038e8:	bl	401600 <printf@plt>
  4038ec:	adrp	x0, 418000 <ferror@plt+0x16990>
  4038f0:	ldr	x0, [x0, #408]
  4038f4:	bl	4015b0 <fflush@plt>
  4038f8:	ldr	x0, [sp, #288]
  4038fc:	bl	4015a0 <free@plt>
  403900:	ldr	x0, [sp, #320]
  403904:	bl	4015a0 <free@plt>
  403908:	mov	x22, #0x1                   	// #1
  40390c:	adrp	x23, 418000 <ferror@plt+0x16990>
  403910:	add	x23, x23, #0x200
  403914:	adrp	x25, 418000 <ferror@plt+0x16990>
  403918:	add	x25, x25, #0x158
  40391c:	b	4039c8 <ferror@plt+0x2358>
  403920:	ldr	x0, [sp, #288]
  403924:	bl	4015a0 <free@plt>
  403928:	ldr	x0, [sp, #320]
  40392c:	bl	4015a0 <free@plt>
  403930:	b	403a10 <ferror@plt+0x23a0>
  403934:	ldr	w0, [x25, #8]
  403938:	bl	401500 <sleep@plt>
  40393c:	add	x1, sp, #0x140
  403940:	add	x0, sp, #0x120
  403944:	bl	401530 <getdiskstat@plt>
  403948:	mov	w1, w0
  40394c:	ldr	x0, [sp, #288]
  403950:	bl	401440 <getpartitions_num@plt>
  403954:	mov	w21, w0
  403958:	cbz	w0, 403a00 <ferror@plt+0x2390>
  40395c:	ldr	x19, [sp, #320]
  403960:	mov	x0, #0x48                  	// #72
  403964:	madd	x21, x21, x0, x19
  403968:	mov	x20, #0x0                   	// #0
  40396c:	mov	x1, x19
  403970:	mov	x0, x24
  403974:	bl	401570 <strcmp@plt>
  403978:	cmp	w0, #0x0
  40397c:	csel	x20, x20, x19, ne  // ne = any
  403980:	add	x19, x19, #0x48
  403984:	cmp	x19, x21
  403988:	b.ne	40396c <ferror@plt+0x22fc>  // b.any
  40398c:	cbz	x20, 403a00 <ferror@plt+0x2390>
  403990:	ldr	x4, [x20, #64]
  403994:	ldr	w3, [x20, #56]
  403998:	ldr	x2, [x20, #40]
  40399c:	ldr	w1, [x20, #52]
  4039a0:	add	x0, sp, #0x178
  4039a4:	bl	401600 <printf@plt>
  4039a8:	adrp	x0, 418000 <ferror@plt+0x16990>
  4039ac:	ldr	x0, [x0, #408]
  4039b0:	bl	4015b0 <fflush@plt>
  4039b4:	ldr	x0, [sp, #288]
  4039b8:	bl	4015a0 <free@plt>
  4039bc:	ldr	x0, [sp, #320]
  4039c0:	bl	4015a0 <free@plt>
  4039c4:	add	x22, x22, #0x1
  4039c8:	ldr	w0, [x23, #20]
  4039cc:	cbnz	w0, 4039dc <ferror@plt+0x236c>
  4039d0:	ldr	x0, [x23, #24]
  4039d4:	cmp	x22, x0
  4039d8:	b.cs	402c0c <ferror@plt+0x159c>  // b.hs, b.nlast
  4039dc:	ldr	w0, [x25, #12]
  4039e0:	cbz	w0, 403934 <ferror@plt+0x22c4>
  4039e4:	ldr	w1, [x23, #16]
  4039e8:	udiv	x0, x22, x1
  4039ec:	msub	x0, x0, x1, x22
  4039f0:	cbnz	x0, 403934 <ferror@plt+0x22c4>
  4039f4:	mov	x0, x24
  4039f8:	bl	40180c <ferror@plt+0x19c>
  4039fc:	b	403934 <ferror@plt+0x22c4>
  403a00:	ldr	x0, [sp, #288]
  403a04:	bl	4015a0 <free@plt>
  403a08:	ldr	x0, [sp, #320]
  403a0c:	bl	4015a0 <free@plt>
  403a10:	mov	w2, #0x5                   	// #5
  403a14:	adrp	x1, 407000 <ferror@plt+0x5990>
  403a18:	add	x1, x1, #0xd8
  403a1c:	mov	x0, #0x0                   	// #0
  403a20:	bl	4015e0 <dcgettext@plt>
  403a24:	bl	401600 <printf@plt>
  403a28:	b	402c0c <ferror@plt+0x159c>
  403a2c:	adrp	x0, 407000 <ferror@plt+0x5990>
  403a30:	add	x0, x0, #0x188
  403a34:	ldp	x2, x3, [x0]
  403a38:	add	x1, sp, #0x210
  403a3c:	stp	x2, x3, [x1, #-152]
  403a40:	ldur	x0, [x0, #15]
  403a44:	stur	x0, [x1, #-137]
  403a48:	adrp	x1, 406000 <ferror@plt+0x4990>
  403a4c:	add	x1, x1, #0xec0
  403a50:	adrp	x0, 406000 <ferror@plt+0x4990>
  403a54:	add	x0, x0, #0xf68
  403a58:	bl	4014c0 <fopen@plt>
  403a5c:	mov	x25, x0
  403a60:	cbz	x0, 403a94 <ferror@plt+0x2424>
  403a64:	adrp	x0, 418000 <ferror@plt+0x16990>
  403a68:	ldr	w0, [x0, #356]
  403a6c:	cbz	w0, 403abc <ferror@plt+0x244c>
  403a70:	add	x0, sp, #0x140
  403a74:	bl	401660 <getslabinfo@plt>
  403a78:	mov	w20, w0
  403a7c:	mov	x19, #0x0                   	// #0
  403a80:	adrp	x21, 418000 <ferror@plt+0x16990>
  403a84:	add	x21, x21, #0x158
  403a88:	adrp	x22, 418000 <ferror@plt+0x16990>
  403a8c:	add	x22, x22, #0x200
  403a90:	b	403ae8 <ferror@plt+0x2478>
  403a94:	mov	w2, #0x5                   	// #5
  403a98:	adrp	x1, 406000 <ferror@plt+0x4990>
  403a9c:	add	x1, x1, #0xf78
  403aa0:	mov	x0, #0x0                   	// #0
  403aa4:	bl	4015e0 <dcgettext@plt>
  403aa8:	mov	x2, x0
  403aac:	mov	w1, #0x0                   	// #0
  403ab0:	mov	w0, #0x0                   	// #0
  403ab4:	bl	401430 <error@plt>
  403ab8:	b	402c0c <ferror@plt+0x159c>
  403abc:	bl	4018ac <ferror@plt+0x23c>
  403ac0:	b	403a70 <ferror@plt+0x2400>
  403ac4:	ldr	x1, [sp, #320]
  403ac8:	add	x1, x1, x19, lsl #6
  403acc:	ldr	w5, [x1, #60]
  403ad0:	ldr	w4, [x1, #56]
  403ad4:	ldr	w3, [x1, #52]
  403ad8:	ldr	w2, [x1, #48]
  403adc:	add	x0, sp, #0x178
  403ae0:	bl	401600 <printf@plt>
  403ae4:	add	x19, x19, #0x1
  403ae8:	cmp	x20, x19
  403aec:	b.ls	403b10 <ferror@plt+0x24a0>  // b.plast
  403af0:	ldr	w0, [x21, #12]
  403af4:	cbz	w0, 403ac4 <ferror@plt+0x2454>
  403af8:	ldr	w1, [x22, #16]
  403afc:	udiv	x0, x19, x1
  403b00:	msub	x0, x0, x1, x19
  403b04:	cbnz	x0, 403ac4 <ferror@plt+0x2454>
  403b08:	bl	4018ac <ferror@plt+0x23c>
  403b0c:	b	403ac4 <ferror@plt+0x2454>
  403b10:	ldr	x0, [sp, #320]
  403b14:	bl	4015a0 <free@plt>
  403b18:	mov	x19, #0x1                   	// #1
  403b1c:	mov	x24, x19
  403b20:	adrp	x23, 418000 <ferror@plt+0x16990>
  403b24:	add	x23, x23, #0x200
  403b28:	adrp	x22, 418000 <ferror@plt+0x16990>
  403b2c:	add	x22, x22, #0x158
  403b30:	b	403b98 <ferror@plt+0x2528>
  403b34:	bl	4018ac <ferror@plt+0x23c>
  403b38:	ldr	x1, [sp, #320]
  403b3c:	add	x1, x1, x20
  403b40:	ldr	w5, [x1, #60]
  403b44:	ldr	w4, [x1, #56]
  403b48:	ldr	w3, [x1, #52]
  403b4c:	ldr	w2, [x1, #48]
  403b50:	add	x0, sp, #0x178
  403b54:	bl	401600 <printf@plt>
  403b58:	add	x19, x19, #0x1
  403b5c:	add	x20, x20, #0x40
  403b60:	cmp	x19, x21
  403b64:	b.eq	403b88 <ferror@plt+0x2518>  // b.none
  403b68:	ldr	w0, [x22, #12]
  403b6c:	cbz	w0, 403b38 <ferror@plt+0x24c8>
  403b70:	ldr	w1, [x23, #16]
  403b74:	udiv	x0, x19, x1
  403b78:	msub	x0, x0, x1, x19
  403b7c:	cbnz	x0, 403b38 <ferror@plt+0x24c8>
  403b80:	b	403b34 <ferror@plt+0x24c4>
  403b84:	mov	x21, x19
  403b88:	ldr	x0, [sp, #320]
  403b8c:	bl	4015a0 <free@plt>
  403b90:	add	x24, x24, #0x1
  403b94:	mov	x19, x21
  403b98:	ldr	w0, [x23, #20]
  403b9c:	cbnz	w0, 403bac <ferror@plt+0x253c>
  403ba0:	ldr	x0, [x23, #24]
  403ba4:	cmp	x24, x0
  403ba8:	b.cs	403bd0 <ferror@plt+0x2560>  // b.hs, b.nlast
  403bac:	ldr	w0, [x22, #8]
  403bb0:	bl	401500 <sleep@plt>
  403bb4:	add	x0, sp, #0x140
  403bb8:	bl	401660 <getslabinfo@plt>
  403bbc:	mov	w21, w0
  403bc0:	cbz	w0, 403b84 <ferror@plt+0x2514>
  403bc4:	add	x21, x21, x19
  403bc8:	mov	x20, #0x0                   	// #0
  403bcc:	b	403b68 <ferror@plt+0x24f8>
  403bd0:	mov	x0, x25
  403bd4:	bl	4014b0 <fclose@plt>
  403bd8:	b	402c0c <ferror@plt+0x159c>
  403bdc:	mov	x1, x5
  403be0:	add	x20, x20, x1
  403be4:	ldr	w1, [x3, #64]
  403be8:	cbz	w1, 403bf4 <ferror@plt+0x2584>
  403bec:	udiv	w1, w1, w4
  403bf0:	b	403bf8 <ferror@plt+0x2588>
  403bf4:	mov	x1, x5
  403bf8:	add	x19, x19, x1
  403bfc:	add	w2, w2, #0x1
  403c00:	add	x0, x0, #0x58
  403c04:	ldr	w1, [sp, #188]
  403c08:	cmp	w1, w2
  403c0c:	b.le	403c64 <ferror@plt+0x25f4>
  403c10:	mov	x3, x0
  403c14:	ldr	w1, [x0, #76]
  403c18:	add	x28, x28, x1
  403c1c:	ldr	w1, [x0, #52]
  403c20:	add	x27, x27, x1
  403c24:	ldr	x1, [x0]
  403c28:	add	x26, x26, x1
  403c2c:	ldr	w1, [x0, #60]
  403c30:	add	x25, x25, x1
  403c34:	ldr	w1, [x0, #84]
  403c38:	add	x24, x24, x1
  403c3c:	ldr	w1, [x0, #56]
  403c40:	add	x23, x23, x1
  403c44:	ldr	x1, [x0, #8]
  403c48:	add	x22, x22, x1
  403c4c:	ldr	w1, [x0, #68]
  403c50:	add	x21, x21, x1
  403c54:	ldr	w1, [x0, #48]
  403c58:	cbz	w1, 403bdc <ferror@plt+0x256c>
  403c5c:	udiv	w1, w1, w4
  403c60:	b	403be0 <ferror@plt+0x2570>
  403c64:	mov	w2, #0x5                   	// #5
  403c68:	adrp	x1, 406000 <ferror@plt+0x4990>
  403c6c:	add	x1, x1, #0xff0
  403c70:	mov	x0, #0x0                   	// #0
  403c74:	bl	4015e0 <dcgettext@plt>
  403c78:	mov	x1, x28
  403c7c:	bl	401600 <printf@plt>
  403c80:	mov	w2, #0x5                   	// #5
  403c84:	adrp	x1, 407000 <ferror@plt+0x5990>
  403c88:	add	x1, x1, #0x8
  403c8c:	mov	x0, #0x0                   	// #0
  403c90:	bl	4015e0 <dcgettext@plt>
  403c94:	mov	x1, x27
  403c98:	bl	401600 <printf@plt>
  403c9c:	mov	w2, #0x5                   	// #5
  403ca0:	adrp	x1, 407000 <ferror@plt+0x5990>
  403ca4:	add	x1, x1, #0x20
  403ca8:	mov	x0, #0x0                   	// #0
  403cac:	bl	4015e0 <dcgettext@plt>
  403cb0:	mov	x1, x26
  403cb4:	bl	401600 <printf@plt>
  403cb8:	mov	w2, #0x5                   	// #5
  403cbc:	adrp	x1, 407000 <ferror@plt+0x5990>
  403cc0:	add	x1, x1, #0x38
  403cc4:	mov	x0, #0x0                   	// #0
  403cc8:	bl	4015e0 <dcgettext@plt>
  403ccc:	mov	x1, x25
  403cd0:	bl	401600 <printf@plt>
  403cd4:	mov	w2, #0x5                   	// #5
  403cd8:	adrp	x1, 407000 <ferror@plt+0x5990>
  403cdc:	add	x1, x1, #0x50
  403ce0:	mov	x0, #0x0                   	// #0
  403ce4:	bl	4015e0 <dcgettext@plt>
  403ce8:	mov	x1, x24
  403cec:	bl	401600 <printf@plt>
  403cf0:	mov	w2, #0x5                   	// #5
  403cf4:	adrp	x1, 407000 <ferror@plt+0x5990>
  403cf8:	add	x1, x1, #0x60
  403cfc:	mov	x0, #0x0                   	// #0
  403d00:	bl	4015e0 <dcgettext@plt>
  403d04:	mov	x1, x23
  403d08:	bl	401600 <printf@plt>
  403d0c:	mov	w2, #0x5                   	// #5
  403d10:	adrp	x1, 407000 <ferror@plt+0x5990>
  403d14:	add	x1, x1, #0x78
  403d18:	mov	x0, #0x0                   	// #0
  403d1c:	bl	4015e0 <dcgettext@plt>
  403d20:	mov	x1, x22
  403d24:	bl	401600 <printf@plt>
  403d28:	mov	w2, #0x5                   	// #5
  403d2c:	adrp	x1, 407000 <ferror@plt+0x5990>
  403d30:	add	x1, x1, #0x90
  403d34:	mov	x0, #0x0                   	// #0
  403d38:	bl	4015e0 <dcgettext@plt>
  403d3c:	mov	x1, x21
  403d40:	bl	401600 <printf@plt>
  403d44:	mov	w2, #0x5                   	// #5
  403d48:	adrp	x1, 407000 <ferror@plt+0x5990>
  403d4c:	add	x1, x1, #0xa8
  403d50:	mov	x0, #0x0                   	// #0
  403d54:	bl	4015e0 <dcgettext@plt>
  403d58:	mov	x1, x20
  403d5c:	bl	401600 <printf@plt>
  403d60:	mov	w2, #0x5                   	// #5
  403d64:	adrp	x1, 407000 <ferror@plt+0x5990>
  403d68:	add	x1, x1, #0xc0
  403d6c:	mov	x0, #0x0                   	// #0
  403d70:	bl	4015e0 <dcgettext@plt>
  403d74:	mov	x1, x19
  403d78:	bl	401600 <printf@plt>
  403d7c:	ldr	x0, [sp, #320]
  403d80:	bl	4015a0 <free@plt>
  403d84:	ldr	x0, [sp, #376]
  403d88:	bl	4015a0 <free@plt>
  403d8c:	ldp	x27, x28, [sp, #160]
  403d90:	b	402c0c <ferror@plt+0x159c>
  403d94:	stp	x27, x28, [sp, #160]
  403d98:	adrp	x0, 418000 <ferror@plt+0x16990>
  403d9c:	ldr	x0, [x0, #384]
  403da0:	bl	402824 <ferror@plt+0x11b4>
  403da4:	mov	w0, #0x15                  	// #21
  403da8:	b	4033d0 <ferror@plt+0x1d60>
  403dac:	stp	x29, x30, [sp, #-64]!
  403db0:	mov	x29, sp
  403db4:	stp	x19, x20, [sp, #16]
  403db8:	str	x21, [sp, #32]
  403dbc:	mov	x19, x0
  403dc0:	mov	x21, x1
  403dc4:	str	xzr, [sp, #56]
  403dc8:	cbz	x0, 403e20 <ferror@plt+0x27b0>
  403dcc:	ldrb	w0, [x0]
  403dd0:	cbz	w0, 403e20 <ferror@plt+0x27b0>
  403dd4:	bl	401610 <__errno_location@plt>
  403dd8:	mov	x20, x0
  403ddc:	str	wzr, [x0]
  403de0:	mov	w2, #0xa                   	// #10
  403de4:	add	x1, sp, #0x38
  403de8:	mov	x0, x19
  403dec:	bl	401590 <strtol@plt>
  403df0:	ldr	w1, [x20]
  403df4:	cbnz	w1, 403e20 <ferror@plt+0x27b0>
  403df8:	ldr	x2, [sp, #56]
  403dfc:	cmp	x2, #0x0
  403e00:	ccmp	x2, x19, #0x4, ne  // ne = any
  403e04:	b.eq	403e20 <ferror@plt+0x27b0>  // b.none
  403e08:	ldrb	w1, [x2]
  403e0c:	cbnz	w1, 403e20 <ferror@plt+0x27b0>
  403e10:	ldp	x19, x20, [sp, #16]
  403e14:	ldr	x21, [sp, #32]
  403e18:	ldp	x29, x30, [sp], #64
  403e1c:	ret
  403e20:	bl	401610 <__errno_location@plt>
  403e24:	mov	x4, x19
  403e28:	mov	x3, x21
  403e2c:	adrp	x2, 407000 <ferror@plt+0x5990>
  403e30:	add	x2, x2, #0x3e0
  403e34:	ldr	w1, [x0]
  403e38:	mov	w0, #0x1                   	// #1
  403e3c:	bl	401430 <error@plt>
  403e40:	stp	x29, x30, [sp, #-64]!
  403e44:	mov	x29, sp
  403e48:	stp	x19, x20, [sp, #16]
  403e4c:	str	x21, [sp, #32]
  403e50:	mov	x19, x0
  403e54:	mov	x21, x1
  403e58:	str	xzr, [sp, #56]
  403e5c:	cbz	x0, 403eb0 <ferror@plt+0x2840>
  403e60:	ldrb	w0, [x0]
  403e64:	cbz	w0, 403eb0 <ferror@plt+0x2840>
  403e68:	bl	401610 <__errno_location@plt>
  403e6c:	mov	x20, x0
  403e70:	str	wzr, [x0]
  403e74:	add	x1, sp, #0x38
  403e78:	mov	x0, x19
  403e7c:	bl	401450 <strtod@plt>
  403e80:	ldr	w0, [x20]
  403e84:	cbnz	w0, 403eb0 <ferror@plt+0x2840>
  403e88:	ldr	x0, [sp, #56]
  403e8c:	cmp	x0, #0x0
  403e90:	ccmp	x0, x19, #0x4, ne  // ne = any
  403e94:	b.eq	403eb0 <ferror@plt+0x2840>  // b.none
  403e98:	ldrb	w0, [x0]
  403e9c:	cbnz	w0, 403eb0 <ferror@plt+0x2840>
  403ea0:	ldp	x19, x20, [sp, #16]
  403ea4:	ldr	x21, [sp, #32]
  403ea8:	ldp	x29, x30, [sp], #64
  403eac:	ret
  403eb0:	bl	401610 <__errno_location@plt>
  403eb4:	mov	x4, x19
  403eb8:	mov	x3, x21
  403ebc:	adrp	x2, 407000 <ferror@plt+0x5990>
  403ec0:	add	x2, x2, #0x3e0
  403ec4:	ldr	w1, [x0]
  403ec8:	mov	w0, #0x1                   	// #1
  403ecc:	bl	401430 <error@plt>
  403ed0:	stp	x29, x30, [sp, #-112]!
  403ed4:	mov	x29, sp
  403ed8:	stp	x19, x20, [sp, #16]
  403edc:	stp	x21, x22, [sp, #32]
  403ee0:	stp	x23, x24, [sp, #48]
  403ee4:	stp	x25, x26, [sp, #64]
  403ee8:	mov	x24, x0
  403eec:	mov	x25, x1
  403ef0:	cbz	x0, 404100 <ferror@plt+0x2a90>
  403ef4:	ldrb	w0, [x0]
  403ef8:	cbz	w0, 404100 <ferror@plt+0x2a90>
  403efc:	bl	401580 <__ctype_b_loc@plt>
  403f00:	ldr	x22, [x0]
  403f04:	mov	x21, x24
  403f08:	b	403f10 <ferror@plt+0x28a0>
  403f0c:	add	x21, x21, #0x1
  403f10:	ldrb	w0, [x21]
  403f14:	and	x1, x0, #0xff
  403f18:	ldrh	w1, [x22, x1, lsl #1]
  403f1c:	tbnz	w1, #13, 403f0c <ferror@plt+0x289c>
  403f20:	cmp	w0, #0x2d
  403f24:	b.eq	4040a4 <ferror@plt+0x2a34>  // b.none
  403f28:	mov	w26, #0x0                   	// #0
  403f2c:	cmp	w0, #0x2b
  403f30:	b.eq	4040b0 <ferror@plt+0x2a40>  // b.none
  403f34:	ldrb	w23, [x21]
  403f38:	and	x0, x23, #0xff
  403f3c:	ldrh	w0, [x22, x0, lsl #1]
  403f40:	tbz	w0, #11, 4040b8 <ferror@plt+0x2a48>
  403f44:	mov	x19, x21
  403f48:	adrp	x0, 407000 <ferror@plt+0x5990>
  403f4c:	add	x0, x0, #0x3f0
  403f50:	ldr	q0, [x0]
  403f54:	str	q0, [sp, #80]
  403f58:	adrp	x0, 407000 <ferror@plt+0x5990>
  403f5c:	add	x0, x0, #0x400
  403f60:	ldr	q1, [x0]
  403f64:	ldr	q0, [sp, #80]
  403f68:	bl	4057a0 <ferror@plt+0x4130>
  403f6c:	str	q0, [sp, #80]
  403f70:	ldrb	w0, [x19, #1]!
  403f74:	ldrh	w0, [x22, x0, lsl #1]
  403f78:	tbnz	w0, #11, 403f58 <ferror@plt+0x28e8>
  403f7c:	mov	x20, #0x0                   	// #0
  403f80:	mov	x19, #0x0                   	// #0
  403f84:	sub	w0, w23, #0x30
  403f88:	bl	405ef4 <ferror@plt+0x4884>
  403f8c:	ldr	q1, [sp, #80]
  403f90:	bl	4057a0 <ferror@plt+0x4130>
  403f94:	mov	v1.16b, v0.16b
  403f98:	str	x20, [sp, #96]
  403f9c:	str	x19, [sp, #104]
  403fa0:	ldr	q0, [sp, #96]
  403fa4:	bl	40423c <ferror@plt+0x2bcc>
  403fa8:	str	q0, [sp, #96]
  403fac:	ldr	x20, [sp, #96]
  403fb0:	ldr	x19, [sp, #104]
  403fb4:	adrp	x0, 407000 <ferror@plt+0x5990>
  403fb8:	add	x0, x0, #0x400
  403fbc:	ldr	q1, [x0]
  403fc0:	ldr	q0, [sp, #80]
  403fc4:	bl	404eec <ferror@plt+0x387c>
  403fc8:	str	q0, [sp, #80]
  403fcc:	ldrb	w23, [x21, #1]!
  403fd0:	and	x0, x23, #0xff
  403fd4:	ldrh	w0, [x22, x0, lsl #1]
  403fd8:	tbnz	w0, #11, 403f84 <ferror@plt+0x2914>
  403fdc:	cbz	w23, 4040c4 <ferror@plt+0x2a54>
  403fe0:	and	w23, w23, #0xfffffffd
  403fe4:	and	w23, w23, #0xff
  403fe8:	cmp	w23, #0x2c
  403fec:	b.ne	4040e4 <ferror@plt+0x2a74>  // b.any
  403ff0:	add	x23, x21, #0x1
  403ff4:	ldrb	w0, [x21, #1]
  403ff8:	and	x1, x0, #0xff
  403ffc:	ldrh	w1, [x22, x1, lsl #1]
  404000:	tbz	w1, #11, 40406c <ferror@plt+0x29fc>
  404004:	adrp	x1, 407000 <ferror@plt+0x5990>
  404008:	add	x1, x1, #0x3f0
  40400c:	ldr	q0, [x1]
  404010:	str	q0, [sp, #96]
  404014:	sub	w0, w0, #0x30
  404018:	bl	405ef4 <ferror@plt+0x4884>
  40401c:	ldr	q1, [sp, #96]
  404020:	bl	4057a0 <ferror@plt+0x4130>
  404024:	mov	v1.16b, v0.16b
  404028:	str	x20, [sp, #80]
  40402c:	str	x19, [sp, #88]
  404030:	ldr	q0, [sp, #80]
  404034:	bl	40423c <ferror@plt+0x2bcc>
  404038:	str	q0, [sp, #80]
  40403c:	ldr	x20, [sp, #80]
  404040:	ldr	x19, [sp, #88]
  404044:	adrp	x0, 407000 <ferror@plt+0x5990>
  404048:	add	x0, x0, #0x400
  40404c:	ldr	q1, [x0]
  404050:	ldr	q0, [sp, #96]
  404054:	bl	404eec <ferror@plt+0x387c>
  404058:	str	q0, [sp, #96]
  40405c:	ldrb	w0, [x23, #1]!
  404060:	and	x1, x0, #0xff
  404064:	ldrh	w1, [x22, x1, lsl #1]
  404068:	tbnz	w1, #11, 404014 <ferror@plt+0x29a4>
  40406c:	cbnz	w0, 404100 <ferror@plt+0x2a90>
  404070:	eor	x0, x19, #0x8000000000000000
  404074:	cmp	w26, #0x0
  404078:	str	x20, [sp, #80]
  40407c:	csel	x0, x0, x19, ne  // ne = any
  404080:	str	x0, [sp, #88]
  404084:	ldr	q0, [sp, #80]
  404088:	bl	405f50 <ferror@plt+0x48e0>
  40408c:	ldp	x19, x20, [sp, #16]
  404090:	ldp	x21, x22, [sp, #32]
  404094:	ldp	x23, x24, [sp, #48]
  404098:	ldp	x25, x26, [sp, #64]
  40409c:	ldp	x29, x30, [sp], #112
  4040a0:	ret
  4040a4:	add	x21, x21, #0x1
  4040a8:	mov	w26, #0x1                   	// #1
  4040ac:	b	403f34 <ferror@plt+0x28c4>
  4040b0:	add	x21, x21, #0x1
  4040b4:	b	403f34 <ferror@plt+0x28c4>
  4040b8:	mov	x20, #0x0                   	// #0
  4040bc:	mov	x19, #0x0                   	// #0
  4040c0:	b	403fdc <ferror@plt+0x296c>
  4040c4:	eor	x0, x19, #0x8000000000000000
  4040c8:	cmp	w26, #0x0
  4040cc:	str	x20, [sp, #80]
  4040d0:	csel	x0, x0, x19, ne  // ne = any
  4040d4:	str	x0, [sp, #88]
  4040d8:	ldr	q0, [sp, #80]
  4040dc:	bl	405f50 <ferror@plt+0x48e0>
  4040e0:	b	40408c <ferror@plt+0x2a1c>
  4040e4:	mov	x4, x24
  4040e8:	mov	x3, x25
  4040ec:	adrp	x2, 407000 <ferror@plt+0x5990>
  4040f0:	add	x2, x2, #0x3e0
  4040f4:	mov	w1, #0x16                  	// #22
  4040f8:	mov	w0, #0x1                   	// #1
  4040fc:	bl	401430 <error@plt>
  404100:	bl	401610 <__errno_location@plt>
  404104:	mov	x4, x24
  404108:	mov	x3, x25
  40410c:	adrp	x2, 407000 <ferror@plt+0x5990>
  404110:	add	x2, x2, #0x3e0
  404114:	ldr	w1, [x0]
  404118:	mov	w0, #0x1                   	// #1
  40411c:	bl	401430 <error@plt>
  404120:	stp	x29, x30, [sp, #-48]!
  404124:	mov	x29, sp
  404128:	stp	x19, x20, [sp, #16]
  40412c:	str	x21, [sp, #32]
  404130:	mov	x19, x0
  404134:	bl	401490 <__fpending@plt>
  404138:	mov	x21, x0
  40413c:	mov	x0, x19
  404140:	bl	401670 <ferror@plt>
  404144:	mov	w20, w0
  404148:	mov	x0, x19
  40414c:	bl	4014b0 <fclose@plt>
  404150:	cbnz	w20, 40417c <ferror@plt+0x2b0c>
  404154:	cbz	w0, 40416c <ferror@plt+0x2afc>
  404158:	cbnz	x21, 4041a0 <ferror@plt+0x2b30>
  40415c:	bl	401610 <__errno_location@plt>
  404160:	ldr	w0, [x0]
  404164:	cmp	w0, #0x9
  404168:	csetm	w0, ne  // ne = any
  40416c:	ldp	x19, x20, [sp, #16]
  404170:	ldr	x21, [sp, #32]
  404174:	ldp	x29, x30, [sp], #48
  404178:	ret
  40417c:	cbnz	w0, 4041a8 <ferror@plt+0x2b38>
  404180:	bl	401610 <__errno_location@plt>
  404184:	mov	x1, x0
  404188:	ldr	w2, [x0]
  40418c:	mov	w0, #0xffffffff            	// #-1
  404190:	cmp	w2, #0x20
  404194:	b.eq	40416c <ferror@plt+0x2afc>  // b.none
  404198:	str	wzr, [x1]
  40419c:	b	40416c <ferror@plt+0x2afc>
  4041a0:	mov	w0, #0xffffffff            	// #-1
  4041a4:	b	40416c <ferror@plt+0x2afc>
  4041a8:	mov	w0, #0xffffffff            	// #-1
  4041ac:	b	40416c <ferror@plt+0x2afc>
  4041b0:	stp	x29, x30, [sp, #-32]!
  4041b4:	mov	x29, sp
  4041b8:	adrp	x0, 418000 <ferror@plt+0x16990>
  4041bc:	ldr	x0, [x0, #408]
  4041c0:	bl	404120 <ferror@plt+0x2ab0>
  4041c4:	cbz	w0, 4041e4 <ferror@plt+0x2b74>
  4041c8:	str	x19, [sp, #16]
  4041cc:	bl	401610 <__errno_location@plt>
  4041d0:	mov	x19, x0
  4041d4:	ldr	w0, [x0]
  4041d8:	cmp	w0, #0x20
  4041dc:	b.ne	4041fc <ferror@plt+0x2b8c>  // b.any
  4041e0:	ldr	x19, [sp, #16]
  4041e4:	adrp	x0, 418000 <ferror@plt+0x16990>
  4041e8:	ldr	x0, [x0, #384]
  4041ec:	bl	404120 <ferror@plt+0x2ab0>
  4041f0:	cbnz	w0, 404230 <ferror@plt+0x2bc0>
  4041f4:	ldp	x29, x30, [sp], #32
  4041f8:	ret
  4041fc:	mov	w2, #0x5                   	// #5
  404200:	adrp	x1, 407000 <ferror@plt+0x5990>
  404204:	add	x1, x1, #0x410
  404208:	mov	x0, #0x0                   	// #0
  40420c:	bl	4015e0 <dcgettext@plt>
  404210:	mov	x3, x0
  404214:	adrp	x2, 406000 <ferror@plt+0x4990>
  404218:	add	x2, x2, #0x4e0
  40421c:	ldr	w1, [x19]
  404220:	mov	w0, #0x0                   	// #0
  404224:	bl	401430 <error@plt>
  404228:	mov	w0, #0x1                   	// #1
  40422c:	bl	4013f0 <_exit@plt>
  404230:	str	x19, [sp, #16]
  404234:	mov	w0, #0x1                   	// #1
  404238:	bl	4013f0 <_exit@plt>
  40423c:	stp	x29, x30, [sp, #-32]!
  404240:	mov	x29, sp
  404244:	str	q0, [sp, #16]
  404248:	ldr	x6, [sp, #16]
  40424c:	ldr	x4, [sp, #24]
  404250:	str	q1, [sp, #16]
  404254:	ldr	x7, [sp, #16]
  404258:	ldr	x0, [sp, #24]
  40425c:	mrs	x11, fpcr
  404260:	ubfx	x5, x4, #48, #15
  404264:	mov	x9, x5
  404268:	lsr	x10, x4, #63
  40426c:	ubfiz	x1, x4, #3, #48
  404270:	orr	x1, x1, x6, lsr #61
  404274:	lsl	x3, x6, #3
  404278:	ubfx	x8, x0, #48, #15
  40427c:	mov	x13, x8
  404280:	lsr	x14, x0, #63
  404284:	ubfiz	x0, x0, #3, #48
  404288:	orr	x2, x0, x7, lsr #61
  40428c:	lsl	x12, x7, #3
  404290:	cmp	x14, x4, lsr #63
  404294:	b.eq	4042dc <ferror@plt+0x2c6c>  // b.none
  404298:	sub	w0, w5, w8
  40429c:	cmp	w0, #0x0
  4042a0:	b.le	404844 <ferror@plt+0x31d4>
  4042a4:	cbnz	x8, 404734 <ferror@plt+0x30c4>
  4042a8:	orr	x4, x2, x12
  4042ac:	cbz	x4, 4046fc <ferror@plt+0x308c>
  4042b0:	subs	w0, w0, #0x1
  4042b4:	b.eq	404724 <ferror@plt+0x30b4>  // b.none
  4042b8:	mov	x4, #0x7fff                	// #32767
  4042bc:	cmp	x5, x4
  4042c0:	b.ne	404744 <ferror@plt+0x30d4>  // b.any
  4042c4:	orr	x0, x1, x3
  4042c8:	cbz	x0, 404e44 <ferror@plt+0x37d4>
  4042cc:	lsr	x0, x1, #50
  4042d0:	eor	x0, x0, #0x1
  4042d4:	and	w0, w0, #0x1
  4042d8:	b	404cf0 <ferror@plt+0x3680>
  4042dc:	sub	w0, w5, w8
  4042e0:	cmp	w0, #0x0
  4042e4:	b.le	404420 <ferror@plt+0x2db0>
  4042e8:	cbnz	x8, 404354 <ferror@plt+0x2ce4>
  4042ec:	orr	x4, x2, x12
  4042f0:	cbz	x4, 404320 <ferror@plt+0x2cb0>
  4042f4:	subs	w0, w0, #0x1
  4042f8:	b.eq	404348 <ferror@plt+0x2cd8>  // b.none
  4042fc:	mov	x4, #0x7fff                	// #32767
  404300:	cmp	x5, x4
  404304:	b.ne	404364 <ferror@plt+0x2cf4>  // b.any
  404308:	orr	x0, x1, x3
  40430c:	cbz	x0, 404d90 <ferror@plt+0x3720>
  404310:	lsr	x0, x1, #50
  404314:	eor	x0, x0, #0x1
  404318:	and	w0, w0, #0x1
  40431c:	b	404cf0 <ferror@plt+0x3680>
  404320:	mov	x4, x3
  404324:	mov	x0, #0x7fff                	// #32767
  404328:	cmp	x5, x0
  40432c:	b.ne	404bb4 <ferror@plt+0x3544>  // b.any
  404330:	orr	x0, x1, x3
  404334:	cbz	x0, 404d80 <ferror@plt+0x3710>
  404338:	lsr	x0, x1, #50
  40433c:	eor	x0, x0, #0x1
  404340:	and	w0, w0, #0x1
  404344:	b	404cf0 <ferror@plt+0x3680>
  404348:	adds	x4, x3, x12
  40434c:	adc	x1, x2, x1
  404350:	b	4043a4 <ferror@plt+0x2d34>
  404354:	orr	x2, x2, #0x8000000000000
  404358:	mov	x4, #0x7fff                	// #32767
  40435c:	cmp	x5, x4
  404360:	b.eq	4043d4 <ferror@plt+0x2d64>  // b.none
  404364:	cmp	w0, #0x74
  404368:	b.gt	404d3c <ferror@plt+0x36cc>
  40436c:	cmp	w0, #0x3f
  404370:	b.gt	4043ec <ferror@plt+0x2d7c>
  404374:	mov	w5, #0x40                  	// #64
  404378:	sub	w5, w5, w0
  40437c:	lsl	x4, x2, x5
  404380:	lsr	x6, x12, x0
  404384:	orr	x4, x4, x6
  404388:	lsl	x5, x12, x5
  40438c:	cmp	x5, #0x0
  404390:	cset	x5, ne  // ne = any
  404394:	orr	x4, x4, x5
  404398:	lsr	x0, x2, x0
  40439c:	adds	x4, x4, x3
  4043a0:	adc	x1, x0, x1
  4043a4:	tbz	x1, #51, 404bb4 <ferror@plt+0x3544>
  4043a8:	add	x9, x9, #0x1
  4043ac:	mov	x0, #0x7fff                	// #32767
  4043b0:	cmp	x9, x0
  4043b4:	b.eq	4046c4 <ferror@plt+0x3054>  // b.none
  4043b8:	and	x0, x1, #0xfff7ffffffffffff
  4043bc:	and	x3, x4, #0x1
  4043c0:	orr	x3, x3, x4, lsr #1
  4043c4:	orr	x3, x3, x1, lsl #63
  4043c8:	lsr	x1, x0, #1
  4043cc:	mov	w0, #0x0                   	// #0
  4043d0:	b	404cf0 <ferror@plt+0x3680>
  4043d4:	orr	x0, x1, x3
  4043d8:	cbz	x0, 404da0 <ferror@plt+0x3730>
  4043dc:	lsr	x0, x1, #50
  4043e0:	eor	x0, x0, #0x1
  4043e4:	and	w0, w0, #0x1
  4043e8:	b	404cf0 <ferror@plt+0x3680>
  4043ec:	sub	w4, w0, #0x40
  4043f0:	lsr	x4, x2, x4
  4043f4:	mov	w5, #0x80                  	// #128
  4043f8:	sub	w5, w5, w0
  4043fc:	lsl	x2, x2, x5
  404400:	cmp	w0, #0x40
  404404:	csel	x0, x2, xzr, ne  // ne = any
  404408:	orr	x12, x0, x12
  40440c:	cmp	x12, #0x0
  404410:	cset	x0, ne  // ne = any
  404414:	orr	x4, x4, x0
  404418:	mov	x0, #0x0                   	// #0
  40441c:	b	40439c <ferror@plt+0x2d2c>
  404420:	tbnz	w0, #31, 404464 <ferror@plt+0x2df4>
  404424:	add	x0, x5, #0x1
  404428:	tst	x0, #0x7ffe
  40442c:	b.ne	404664 <ferror@plt+0x2ff4>  // b.any
  404430:	cbnz	x5, 4045b0 <ferror@plt+0x2f40>
  404434:	orr	x0, x1, x3
  404438:	cbz	x0, 404d30 <ferror@plt+0x36c0>
  40443c:	orr	x0, x2, x12
  404440:	cbz	x0, 404ea4 <ferror@plt+0x3834>
  404444:	adds	x4, x3, x12
  404448:	adc	x1, x2, x1
  40444c:	tbz	x1, #51, 404bb8 <ferror@plt+0x3548>
  404450:	and	x1, x1, #0xfff7ffffffffffff
  404454:	mov	x3, x4
  404458:	mov	x9, #0x1                   	// #1
  40445c:	mov	w0, #0x0                   	// #0
  404460:	b	404cf0 <ferror@plt+0x3680>
  404464:	cbnz	x5, 4044fc <ferror@plt+0x2e8c>
  404468:	orr	x4, x1, x3
  40446c:	cbz	x4, 4044ac <ferror@plt+0x2e3c>
  404470:	cmn	w0, #0x1
  404474:	b.eq	4044ec <ferror@plt+0x2e7c>  // b.none
  404478:	mvn	w0, w0
  40447c:	mov	x4, #0x7fff                	// #32767
  404480:	cmp	x8, x4
  404484:	b.ne	404510 <ferror@plt+0x2ea0>  // b.any
  404488:	orr	x3, x2, x12
  40448c:	cbz	x3, 404dbc <ferror@plt+0x374c>
  404490:	lsr	x0, x2, #50
  404494:	eor	x0, x0, #0x1
  404498:	and	w0, w0, #0x1
  40449c:	mov	x1, x2
  4044a0:	mov	x3, x12
  4044a4:	mov	x9, x8
  4044a8:	b	404cf0 <ferror@plt+0x3680>
  4044ac:	mov	x0, #0x7fff                	// #32767
  4044b0:	cmp	x8, x0
  4044b4:	b.eq	4044c8 <ferror@plt+0x2e58>  // b.none
  4044b8:	mov	x1, x2
  4044bc:	mov	x4, x12
  4044c0:	mov	x9, x8
  4044c4:	b	404bb4 <ferror@plt+0x3544>
  4044c8:	orr	x3, x2, x12
  4044cc:	cbz	x3, 404db0 <ferror@plt+0x3740>
  4044d0:	lsr	x0, x2, #50
  4044d4:	eor	x0, x0, #0x1
  4044d8:	and	w0, w0, #0x1
  4044dc:	mov	x1, x2
  4044e0:	mov	x3, x12
  4044e4:	mov	x9, x8
  4044e8:	b	404cf0 <ferror@plt+0x3680>
  4044ec:	adds	x4, x3, x12
  4044f0:	adc	x1, x2, x1
  4044f4:	mov	x9, x8
  4044f8:	b	4043a4 <ferror@plt+0x2d34>
  4044fc:	neg	w0, w0
  404500:	orr	x1, x1, #0x8000000000000
  404504:	mov	x4, #0x7fff                	// #32767
  404508:	cmp	x8, x4
  40450c:	b.eq	404558 <ferror@plt+0x2ee8>  // b.none
  404510:	cmp	w0, #0x74
  404514:	b.gt	404d48 <ferror@plt+0x36d8>
  404518:	cmp	w0, #0x3f
  40451c:	b.gt	40457c <ferror@plt+0x2f0c>
  404520:	mov	w5, #0x40                  	// #64
  404524:	sub	w5, w5, w0
  404528:	lsl	x4, x1, x5
  40452c:	lsr	x6, x3, x0
  404530:	orr	x4, x4, x6
  404534:	lsl	x3, x3, x5
  404538:	cmp	x3, #0x0
  40453c:	cset	x3, ne  // ne = any
  404540:	orr	x4, x4, x3
  404544:	lsr	x1, x1, x0
  404548:	adds	x4, x4, x12
  40454c:	adc	x1, x1, x2
  404550:	mov	x9, x13
  404554:	b	4043a4 <ferror@plt+0x2d34>
  404558:	orr	x3, x2, x12
  40455c:	cbz	x3, 404dc8 <ferror@plt+0x3758>
  404560:	lsr	x0, x2, #50
  404564:	eor	x0, x0, #0x1
  404568:	and	w0, w0, #0x1
  40456c:	mov	x1, x2
  404570:	mov	x3, x12
  404574:	mov	x9, x8
  404578:	b	404cf0 <ferror@plt+0x3680>
  40457c:	sub	w4, w0, #0x40
  404580:	lsr	x4, x1, x4
  404584:	mov	w5, #0x80                  	// #128
  404588:	sub	w5, w5, w0
  40458c:	lsl	x1, x1, x5
  404590:	cmp	w0, #0x40
  404594:	csel	x0, x1, xzr, ne  // ne = any
  404598:	orr	x3, x0, x3
  40459c:	cmp	x3, #0x0
  4045a0:	cset	x0, ne  // ne = any
  4045a4:	orr	x4, x4, x0
  4045a8:	mov	x1, #0x0                   	// #0
  4045ac:	b	404548 <ferror@plt+0x2ed8>
  4045b0:	mov	x0, #0x7fff                	// #32767
  4045b4:	cmp	x5, x0
  4045b8:	b.eq	404614 <ferror@plt+0x2fa4>  // b.none
  4045bc:	mov	w0, #0x0                   	// #0
  4045c0:	mov	x4, #0x7fff                	// #32767
  4045c4:	cmp	x8, x4
  4045c8:	b.eq	404634 <ferror@plt+0x2fc4>  // b.none
  4045cc:	orr	x4, x1, x3
  4045d0:	cbz	x4, 404d20 <ferror@plt+0x36b0>
  4045d4:	orr	x12, x2, x12
  4045d8:	mov	x9, #0x7fff                	// #32767
  4045dc:	cbz	x12, 404cf0 <ferror@plt+0x3680>
  4045e0:	bfi	x6, x1, #61, #3
  4045e4:	lsr	x3, x1, #3
  4045e8:	tbz	x1, #50, 404604 <ferror@plt+0x2f94>
  4045ec:	lsr	x1, x2, #3
  4045f0:	tbnz	x2, #50, 404604 <ferror@plt+0x2f94>
  4045f4:	mov	x6, x7
  4045f8:	bfi	x6, x2, #61, #3
  4045fc:	mov	x3, x1
  404600:	mov	x10, x14
  404604:	extr	x1, x3, x6, #61
  404608:	lsl	x3, x6, #3
  40460c:	mov	x9, #0x7fff                	// #32767
  404610:	b	404cf0 <ferror@plt+0x3680>
  404614:	orr	x0, x1, x3
  404618:	cbz	x0, 404ed0 <ferror@plt+0x3860>
  40461c:	lsr	x0, x1, #50
  404620:	eor	x0, x0, #0x1
  404624:	and	w0, w0, #0x1
  404628:	mov	x4, #0x7fff                	// #32767
  40462c:	cmp	x8, x4
  404630:	b.ne	4045d4 <ferror@plt+0x2f64>  // b.any
  404634:	orr	x4, x2, x12
  404638:	cbz	x4, 4045cc <ferror@plt+0x2f5c>
  40463c:	tst	x2, #0x4000000000000
  404640:	csinc	w0, w0, wzr, ne  // ne = any
  404644:	orr	x3, x1, x3
  404648:	cbnz	x3, 4045e0 <ferror@plt+0x2f70>
  40464c:	mov	x1, x2
  404650:	mov	x3, x12
  404654:	mov	x9, #0x7fff                	// #32767
  404658:	b	404cf0 <ferror@plt+0x3680>
  40465c:	mov	w0, #0x0                   	// #0
  404660:	b	404634 <ferror@plt+0x2fc4>
  404664:	mov	x4, #0x7fff                	// #32767
  404668:	cmp	x0, x4
  40466c:	b.eq	40468c <ferror@plt+0x301c>  // b.none
  404670:	adds	x3, x3, x12
  404674:	adc	x1, x2, x1
  404678:	extr	x3, x1, x3, #1
  40467c:	lsr	x1, x1, #1
  404680:	mov	x9, x0
  404684:	mov	w0, #0x0                   	// #0
  404688:	b	404cf0 <ferror@plt+0x3680>
  40468c:	ands	x3, x11, #0xc00000
  404690:	b.eq	404dd4 <ferror@plt+0x3764>  // b.none
  404694:	cmp	x3, #0x400, lsl #12
  404698:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  40469c:	b.eq	404de0 <ferror@plt+0x3770>  // b.none
  4046a0:	cmp	x3, #0x800, lsl #12
  4046a4:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  4046a8:	b.ne	404df4 <ferror@plt+0x3784>  // b.any
  4046ac:	mov	w4, #0x0                   	// #0
  4046b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4046b4:	mov	x3, x1
  4046b8:	mov	x9, #0x7ffe                	// #32766
  4046bc:	mov	w0, #0x14                  	// #20
  4046c0:	b	404cfc <ferror@plt+0x368c>
  4046c4:	ands	x3, x11, #0xc00000
  4046c8:	b.eq	404e04 <ferror@plt+0x3794>  // b.none
  4046cc:	cmp	x3, #0x400, lsl #12
  4046d0:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  4046d4:	b.eq	404e10 <ferror@plt+0x37a0>  // b.none
  4046d8:	cmp	x3, #0x800, lsl #12
  4046dc:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  4046e0:	b.ne	404e24 <ferror@plt+0x37b4>  // b.any
  4046e4:	mov	w4, #0x0                   	// #0
  4046e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4046ec:	mov	x3, x1
  4046f0:	mov	x9, #0x7ffe                	// #32766
  4046f4:	mov	w0, #0x14                  	// #20
  4046f8:	b	404cfc <ferror@plt+0x368c>
  4046fc:	mov	x4, x3
  404700:	mov	x0, #0x7fff                	// #32767
  404704:	cmp	x5, x0
  404708:	b.ne	404bb4 <ferror@plt+0x3544>  // b.any
  40470c:	orr	x0, x1, x3
  404710:	cbz	x0, 404e34 <ferror@plt+0x37c4>
  404714:	lsr	x0, x1, #50
  404718:	eor	x0, x0, #0x1
  40471c:	and	w0, w0, #0x1
  404720:	b	404cf0 <ferror@plt+0x3680>
  404724:	sub	x4, x3, x12
  404728:	cmp	x3, x4
  40472c:	sbc	x1, x1, x2
  404730:	b	404788 <ferror@plt+0x3118>
  404734:	orr	x2, x2, #0x8000000000000
  404738:	mov	x4, #0x7fff                	// #32767
  40473c:	cmp	x5, x4
  404740:	b.eq	4047f8 <ferror@plt+0x3188>  // b.none
  404744:	cmp	w0, #0x74
  404748:	b.gt	404d54 <ferror@plt+0x36e4>
  40474c:	cmp	w0, #0x3f
  404750:	b.gt	404810 <ferror@plt+0x31a0>
  404754:	mov	w5, #0x40                  	// #64
  404758:	sub	w5, w5, w0
  40475c:	lsl	x4, x2, x5
  404760:	lsr	x6, x12, x0
  404764:	orr	x4, x4, x6
  404768:	lsl	x12, x12, x5
  40476c:	cmp	x12, #0x0
  404770:	cset	x5, ne  // ne = any
  404774:	orr	x4, x4, x5
  404778:	lsr	x0, x2, x0
  40477c:	sub	x4, x3, x4
  404780:	cmp	x3, x4
  404784:	sbc	x1, x1, x0
  404788:	tbz	x1, #51, 404bb4 <ferror@plt+0x3544>
  40478c:	and	x5, x1, #0x7ffffffffffff
  404790:	cbz	x5, 404b58 <ferror@plt+0x34e8>
  404794:	clz	x0, x5
  404798:	sub	w0, w0, #0xc
  40479c:	lsl	x5, x5, x0
  4047a0:	neg	w1, w0
  4047a4:	lsr	x1, x4, x1
  4047a8:	orr	x1, x1, x5
  4047ac:	lsl	x5, x4, x0
  4047b0:	sxtw	x2, w0
  4047b4:	cmp	x9, w0, sxtw
  4047b8:	b.gt	404ba8 <ferror@plt+0x3538>
  4047bc:	sub	w9, w0, w9
  4047c0:	add	w6, w9, #0x1
  4047c4:	cmp	w6, #0x3f
  4047c8:	b.gt	404b74 <ferror@plt+0x3504>
  4047cc:	mov	w0, #0x40                  	// #64
  4047d0:	sub	w0, w0, w6
  4047d4:	lsl	x4, x1, x0
  4047d8:	lsr	x2, x5, x6
  4047dc:	orr	x4, x4, x2
  4047e0:	lsl	x5, x5, x0
  4047e4:	cmp	x5, #0x0
  4047e8:	cset	x3, ne  // ne = any
  4047ec:	orr	x4, x4, x3
  4047f0:	lsr	x1, x1, x6
  4047f4:	b	404bb8 <ferror@plt+0x3548>
  4047f8:	orr	x0, x1, x3
  4047fc:	cbz	x0, 404e54 <ferror@plt+0x37e4>
  404800:	lsr	x0, x1, #50
  404804:	eor	x0, x0, #0x1
  404808:	and	w0, w0, #0x1
  40480c:	b	404cf0 <ferror@plt+0x3680>
  404810:	sub	w4, w0, #0x40
  404814:	lsr	x4, x2, x4
  404818:	mov	w5, #0x80                  	// #128
  40481c:	sub	w5, w5, w0
  404820:	lsl	x2, x2, x5
  404824:	cmp	w0, #0x40
  404828:	csel	x2, x2, xzr, ne  // ne = any
  40482c:	orr	x12, x2, x12
  404830:	cmp	x12, #0x0
  404834:	cset	x0, ne  // ne = any
  404838:	orr	x4, x4, x0
  40483c:	mov	x0, #0x0                   	// #0
  404840:	b	40477c <ferror@plt+0x310c>
  404844:	tbnz	w0, #31, 40488c <ferror@plt+0x321c>
  404848:	add	x0, x5, #0x1
  40484c:	ands	x4, x0, #0x7ffe
  404850:	b.ne	404b18 <ferror@plt+0x34a8>  // b.any
  404854:	cbnz	x5, 404a30 <ferror@plt+0x33c0>
  404858:	orr	x0, x1, x3
  40485c:	cbz	x0, 4049f8 <ferror@plt+0x3388>
  404860:	orr	x0, x2, x12
  404864:	cbz	x0, 404ea4 <ferror@plt+0x3834>
  404868:	sub	x0, x3, x12
  40486c:	cmp	x3, x0
  404870:	sbc	x5, x1, x2
  404874:	tbz	x5, #51, 404a14 <ferror@plt+0x33a4>
  404878:	sub	x4, x12, x3
  40487c:	cmp	x12, x4
  404880:	sbc	x1, x2, x1
  404884:	mov	x10, x14
  404888:	b	404bb8 <ferror@plt+0x3548>
  40488c:	cbnz	x5, 404938 <ferror@plt+0x32c8>
  404890:	orr	x4, x1, x3
  404894:	cbz	x4, 4048d8 <ferror@plt+0x3268>
  404898:	cmn	w0, #0x1
  40489c:	b.eq	404920 <ferror@plt+0x32b0>  // b.none
  4048a0:	mvn	w0, w0
  4048a4:	mov	x4, #0x7fff                	// #32767
  4048a8:	cmp	x8, x4
  4048ac:	b.ne	40494c <ferror@plt+0x32dc>  // b.any
  4048b0:	orr	x3, x2, x12
  4048b4:	cbz	x3, 404e78 <ferror@plt+0x3808>
  4048b8:	lsr	x0, x2, #50
  4048bc:	eor	x0, x0, #0x1
  4048c0:	and	w0, w0, #0x1
  4048c4:	mov	x1, x2
  4048c8:	mov	x3, x12
  4048cc:	mov	x9, x8
  4048d0:	mov	x10, x14
  4048d4:	b	404cf0 <ferror@plt+0x3680>
  4048d8:	mov	x0, #0x7fff                	// #32767
  4048dc:	cmp	x8, x0
  4048e0:	b.eq	4048f8 <ferror@plt+0x3288>  // b.none
  4048e4:	mov	x1, x2
  4048e8:	mov	x4, x12
  4048ec:	mov	x9, x8
  4048f0:	mov	x10, x14
  4048f4:	b	404bb4 <ferror@plt+0x3544>
  4048f8:	orr	x3, x2, x12
  4048fc:	cbz	x3, 404e68 <ferror@plt+0x37f8>
  404900:	lsr	x0, x2, #50
  404904:	eor	x0, x0, #0x1
  404908:	and	w0, w0, #0x1
  40490c:	mov	x1, x2
  404910:	mov	x3, x12
  404914:	mov	x9, x8
  404918:	mov	x10, x14
  40491c:	b	404cf0 <ferror@plt+0x3680>
  404920:	sub	x4, x12, x3
  404924:	cmp	x12, x4
  404928:	sbc	x1, x2, x1
  40492c:	mov	x9, x8
  404930:	mov	x10, x14
  404934:	b	404788 <ferror@plt+0x3118>
  404938:	neg	w0, w0
  40493c:	orr	x1, x1, #0x8000000000000
  404940:	mov	x4, #0x7fff                	// #32767
  404944:	cmp	x8, x4
  404948:	b.eq	40499c <ferror@plt+0x332c>  // b.none
  40494c:	cmp	w0, #0x74
  404950:	b.gt	404d60 <ferror@plt+0x36f0>
  404954:	cmp	w0, #0x3f
  404958:	b.gt	4049c4 <ferror@plt+0x3354>
  40495c:	mov	w5, #0x40                  	// #64
  404960:	sub	w5, w5, w0
  404964:	lsl	x4, x1, x5
  404968:	lsr	x6, x3, x0
  40496c:	orr	x4, x4, x6
  404970:	lsl	x3, x3, x5
  404974:	cmp	x3, #0x0
  404978:	cset	x3, ne  // ne = any
  40497c:	orr	x4, x4, x3
  404980:	lsr	x1, x1, x0
  404984:	sub	x4, x12, x4
  404988:	cmp	x12, x4
  40498c:	sbc	x1, x2, x1
  404990:	mov	x9, x13
  404994:	mov	x10, x14
  404998:	b	404788 <ferror@plt+0x3118>
  40499c:	orr	x3, x2, x12
  4049a0:	cbz	x3, 404e88 <ferror@plt+0x3818>
  4049a4:	lsr	x0, x2, #50
  4049a8:	eor	x0, x0, #0x1
  4049ac:	and	w0, w0, #0x1
  4049b0:	mov	x1, x2
  4049b4:	mov	x3, x12
  4049b8:	mov	x9, x8
  4049bc:	mov	x10, x14
  4049c0:	b	404cf0 <ferror@plt+0x3680>
  4049c4:	sub	w4, w0, #0x40
  4049c8:	lsr	x4, x1, x4
  4049cc:	mov	w5, #0x80                  	// #128
  4049d0:	sub	w5, w5, w0
  4049d4:	lsl	x1, x1, x5
  4049d8:	cmp	w0, #0x40
  4049dc:	csel	x0, x1, xzr, ne  // ne = any
  4049e0:	orr	x3, x0, x3
  4049e4:	cmp	x3, #0x0
  4049e8:	cset	x0, ne  // ne = any
  4049ec:	orr	x4, x4, x0
  4049f0:	mov	x1, #0x0                   	// #0
  4049f4:	b	404984 <ferror@plt+0x3314>
  4049f8:	orr	x4, x2, x12
  4049fc:	cbnz	x4, 404e98 <ferror@plt+0x3828>
  404a00:	and	x0, x11, #0xc00000
  404a04:	cmp	x0, #0x800, lsl #12
  404a08:	cset	x10, eq  // eq = none
  404a0c:	mov	x1, x4
  404a10:	b	404bb8 <ferror@plt+0x3548>
  404a14:	orr	x4, x0, x5
  404a18:	cbnz	x4, 404ec4 <ferror@plt+0x3854>
  404a1c:	and	x0, x11, #0xc00000
  404a20:	cmp	x0, #0x800, lsl #12
  404a24:	cset	x10, eq  // eq = none
  404a28:	mov	x1, x4
  404a2c:	b	404bb8 <ferror@plt+0x3548>
  404a30:	mov	x0, #0x7fff                	// #32767
  404a34:	cmp	x5, x0
  404a38:	b.eq	404a70 <ferror@plt+0x3400>  // b.none
  404a3c:	mov	w0, #0x0                   	// #0
  404a40:	mov	x5, #0x7fff                	// #32767
  404a44:	cmp	x8, x5
  404a48:	b.eq	404ac4 <ferror@plt+0x3454>  // b.none
  404a4c:	orr	x5, x1, x3
  404a50:	cbnz	x5, 404a90 <ferror@plt+0x3420>
  404a54:	orr	x1, x2, x12
  404a58:	cbnz	x1, 404af0 <ferror@plt+0x3480>
  404a5c:	mov	x10, x4
  404a60:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  404a64:	mov	x3, #0xfffffffffffffff8    	// #-8
  404a68:	mov	w0, #0x1                   	// #1
  404a6c:	b	404e60 <ferror@plt+0x37f0>
  404a70:	orr	x0, x1, x3
  404a74:	cbz	x0, 404d6c <ferror@plt+0x36fc>
  404a78:	lsr	x0, x1, #50
  404a7c:	eor	x0, x0, #0x1
  404a80:	and	w0, w0, #0x1
  404a84:	mov	x5, #0x7fff                	// #32767
  404a88:	cmp	x8, x5
  404a8c:	b.eq	404ac4 <ferror@plt+0x3454>  // b.none
  404a90:	orr	x12, x2, x12
  404a94:	mov	x9, #0x7fff                	// #32767
  404a98:	cbz	x12, 404cf0 <ferror@plt+0x3680>
  404a9c:	lsr	x3, x1, #3
  404aa0:	tbz	x1, #50, 404b04 <ferror@plt+0x3494>
  404aa4:	lsr	x4, x2, #3
  404aa8:	tbnz	x2, #50, 404b04 <ferror@plt+0x3494>
  404aac:	mov	x6, x7
  404ab0:	bfi	x6, x2, #61, #3
  404ab4:	mov	x3, x4
  404ab8:	mov	x10, x14
  404abc:	b	404b08 <ferror@plt+0x3498>
  404ac0:	mov	w0, #0x0                   	// #0
  404ac4:	orr	x5, x2, x12
  404ac8:	cbz	x5, 404a4c <ferror@plt+0x33dc>
  404acc:	tst	x2, #0x4000000000000
  404ad0:	csinc	w0, w0, wzr, ne  // ne = any
  404ad4:	orr	x4, x1, x3
  404ad8:	cbnz	x4, 404a90 <ferror@plt+0x3420>
  404adc:	mov	x1, x2
  404ae0:	mov	x3, x12
  404ae4:	mov	x10, x14
  404ae8:	mov	x9, #0x7fff                	// #32767
  404aec:	b	404cf0 <ferror@plt+0x3680>
  404af0:	mov	x1, x2
  404af4:	mov	x3, x12
  404af8:	mov	x10, x14
  404afc:	mov	x9, #0x7fff                	// #32767
  404b00:	b	404cf0 <ferror@plt+0x3680>
  404b04:	bfi	x6, x1, #61, #3
  404b08:	extr	x1, x3, x6, #61
  404b0c:	lsl	x3, x6, #3
  404b10:	mov	x9, #0x7fff                	// #32767
  404b14:	b	404cf0 <ferror@plt+0x3680>
  404b18:	sub	x4, x3, x12
  404b1c:	cmp	x3, x4
  404b20:	sbc	x5, x1, x2
  404b24:	tbnz	x5, #51, 404b44 <ferror@plt+0x34d4>
  404b28:	orr	x1, x4, x5
  404b2c:	cbnz	x1, 404790 <ferror@plt+0x3120>
  404b30:	and	x0, x11, #0xc00000
  404b34:	cmp	x0, #0x800, lsl #12
  404b38:	cset	x10, eq  // eq = none
  404b3c:	mov	x4, x1
  404b40:	b	404bb8 <ferror@plt+0x3548>
  404b44:	sub	x4, x12, x3
  404b48:	cmp	x12, x4
  404b4c:	sbc	x5, x2, x1
  404b50:	mov	x10, x14
  404b54:	b	404790 <ferror@plt+0x3120>
  404b58:	clz	x1, x4
  404b5c:	add	w0, w1, #0x34
  404b60:	cmp	w0, #0x3f
  404b64:	b.le	40479c <ferror@plt+0x312c>
  404b68:	sub	w1, w1, #0xc
  404b6c:	lsl	x1, x4, x1
  404b70:	b	4047b0 <ferror@plt+0x3140>
  404b74:	sub	w9, w9, #0x3f
  404b78:	lsr	x0, x1, x9
  404b7c:	mov	w2, #0x80                  	// #128
  404b80:	sub	w2, w2, w6
  404b84:	lsl	x1, x1, x2
  404b88:	cmp	w6, #0x40
  404b8c:	csel	x2, x1, xzr, ne  // ne = any
  404b90:	orr	x2, x5, x2
  404b94:	cmp	x2, #0x0
  404b98:	cset	x4, ne  // ne = any
  404b9c:	orr	x4, x0, x4
  404ba0:	mov	x1, #0x0                   	// #0
  404ba4:	b	404bb8 <ferror@plt+0x3548>
  404ba8:	sub	x9, x9, x2
  404bac:	and	x1, x1, #0xfff7ffffffffffff
  404bb0:	mov	x4, x5
  404bb4:	cbnz	x9, 404ce8 <ferror@plt+0x3678>
  404bb8:	orr	x3, x4, x1
  404bbc:	cbnz	x3, 404ea8 <ferror@plt+0x3838>
  404bc0:	mov	x1, x3
  404bc4:	mov	x9, #0x0                   	// #0
  404bc8:	mov	w0, #0x0                   	// #0
  404bcc:	b	404c00 <ferror@plt+0x3590>
  404bd0:	mov	x3, x4
  404bd4:	mov	w4, #0x1                   	// #1
  404bd8:	mov	x9, #0x0                   	// #0
  404bdc:	mov	w0, #0x0                   	// #0
  404be0:	b	404cfc <ferror@plt+0x368c>
  404be4:	and	x2, x3, #0xf
  404be8:	cmp	x2, #0x4
  404bec:	b.eq	404bf8 <ferror@plt+0x3588>  // b.none
  404bf0:	adds	x3, x3, #0x4
  404bf4:	cinc	x1, x1, cs  // cs = hs, nlast
  404bf8:	cbz	w4, 404c00 <ferror@plt+0x3590>
  404bfc:	orr	w0, w0, #0x8
  404c00:	tbz	x1, #51, 404cac <ferror@plt+0x363c>
  404c04:	add	x9, x9, #0x1
  404c08:	mov	x2, #0x7fff                	// #32767
  404c0c:	cmp	x9, x2
  404c10:	b.eq	404c78 <ferror@plt+0x3608>  // b.none
  404c14:	and	x2, x1, #0xfff7ffffffffffff
  404c18:	extr	x4, x1, x3, #3
  404c1c:	lsr	x1, x2, #3
  404c20:	mov	x3, #0x0                   	// #0
  404c24:	mov	x2, x4
  404c28:	bfxil	x3, x1, #0, #48
  404c2c:	bfi	x3, x9, #48, #15
  404c30:	bfi	x3, x10, #63, #1
  404c34:	stp	x2, x3, [sp, #16]
  404c38:	cbnz	w0, 404ce0 <ferror@plt+0x3670>
  404c3c:	ldr	q0, [sp, #16]
  404c40:	ldp	x29, x30, [sp], #32
  404c44:	ret
  404c48:	cbnz	x10, 404bf8 <ferror@plt+0x3588>
  404c4c:	adds	x3, x3, #0x8
  404c50:	cinc	x1, x1, cs  // cs = hs, nlast
  404c54:	b	404bf8 <ferror@plt+0x3588>
  404c58:	cbz	x10, 404bf8 <ferror@plt+0x3588>
  404c5c:	adds	x3, x3, #0x8
  404c60:	cinc	x1, x1, cs  // cs = hs, nlast
  404c64:	b	404bf8 <ferror@plt+0x3588>
  404c68:	mov	x3, x4
  404c6c:	mov	x9, #0x0                   	// #0
  404c70:	mov	w0, #0x0                   	// #0
  404c74:	b	404bfc <ferror@plt+0x358c>
  404c78:	ands	x3, x11, #0xc00000
  404c7c:	b.eq	404ca0 <ferror@plt+0x3630>  // b.none
  404c80:	cmp	x3, #0x400, lsl #12
  404c84:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  404c88:	b.eq	404cd8 <ferror@plt+0x3668>  // b.none
  404c8c:	cmp	x3, #0x800, lsl #12
  404c90:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  404c94:	csetm	x3, eq  // eq = none
  404c98:	mov	x1, #0x7ffe                	// #32766
  404c9c:	csel	x9, x9, x1, ne  // ne = any
  404ca0:	mov	w1, #0x14                  	// #20
  404ca4:	orr	w0, w0, w1
  404ca8:	mov	x1, x3
  404cac:	extr	x4, x1, x3, #3
  404cb0:	lsr	x1, x1, #3
  404cb4:	mov	x2, #0x7fff                	// #32767
  404cb8:	cmp	x9, x2
  404cbc:	b.ne	404c20 <ferror@plt+0x35b0>  // b.any
  404cc0:	orr	x2, x4, x1
  404cc4:	orr	x1, x1, #0x800000000000
  404cc8:	cbnz	x2, 404c20 <ferror@plt+0x35b0>
  404ccc:	mov	x4, x2
  404cd0:	mov	x1, x2
  404cd4:	b	404c20 <ferror@plt+0x35b0>
  404cd8:	mov	x3, #0x0                   	// #0
  404cdc:	b	404ca0 <ferror@plt+0x3630>
  404ce0:	bl	406234 <ferror@plt+0x4bc4>
  404ce4:	b	404c3c <ferror@plt+0x35cc>
  404ce8:	mov	x3, x4
  404cec:	mov	w0, #0x0                   	// #0
  404cf0:	mov	w4, #0x0                   	// #0
  404cf4:	tst	x3, #0x7
  404cf8:	b.eq	404c00 <ferror@plt+0x3590>  // b.none
  404cfc:	orr	w0, w0, #0x10
  404d00:	and	x2, x11, #0xc00000
  404d04:	cmp	x2, #0x400, lsl #12
  404d08:	b.eq	404c48 <ferror@plt+0x35d8>  // b.none
  404d0c:	cmp	x2, #0x800, lsl #12
  404d10:	b.eq	404c58 <ferror@plt+0x35e8>  // b.none
  404d14:	cbz	x2, 404be4 <ferror@plt+0x3574>
  404d18:	cbnz	w4, 404bfc <ferror@plt+0x358c>
  404d1c:	b	404c00 <ferror@plt+0x3590>
  404d20:	mov	x1, x2
  404d24:	mov	x3, x12
  404d28:	mov	x9, #0x7fff                	// #32767
  404d2c:	b	404cf0 <ferror@plt+0x3680>
  404d30:	mov	x1, x2
  404d34:	mov	x4, x12
  404d38:	b	404bb8 <ferror@plt+0x3548>
  404d3c:	mov	x0, #0x0                   	// #0
  404d40:	mov	x4, #0x1                   	// #1
  404d44:	b	40439c <ferror@plt+0x2d2c>
  404d48:	mov	x1, #0x0                   	// #0
  404d4c:	mov	x4, #0x1                   	// #1
  404d50:	b	404548 <ferror@plt+0x2ed8>
  404d54:	mov	x0, #0x0                   	// #0
  404d58:	mov	x4, #0x1                   	// #1
  404d5c:	b	40477c <ferror@plt+0x310c>
  404d60:	mov	x1, #0x0                   	// #0
  404d64:	mov	x4, #0x1                   	// #1
  404d68:	b	404984 <ferror@plt+0x3314>
  404d6c:	mov	x0, #0x7fff                	// #32767
  404d70:	cmp	x8, x0
  404d74:	b.eq	404ac0 <ferror@plt+0x3450>  // b.none
  404d78:	mov	w0, #0x0                   	// #0
  404d7c:	b	404a54 <ferror@plt+0x33e4>
  404d80:	mov	x1, x0
  404d84:	mov	x3, x0
  404d88:	mov	w0, #0x0                   	// #0
  404d8c:	b	404e60 <ferror@plt+0x37f0>
  404d90:	mov	x1, x0
  404d94:	mov	x3, x0
  404d98:	mov	w0, #0x0                   	// #0
  404d9c:	b	404e60 <ferror@plt+0x37f0>
  404da0:	mov	x1, x0
  404da4:	mov	x3, x0
  404da8:	mov	w0, #0x0                   	// #0
  404dac:	b	404e60 <ferror@plt+0x37f0>
  404db0:	mov	x1, x3
  404db4:	mov	w0, #0x0                   	// #0
  404db8:	b	404e60 <ferror@plt+0x37f0>
  404dbc:	mov	x1, x3
  404dc0:	mov	w0, #0x0                   	// #0
  404dc4:	b	404e60 <ferror@plt+0x37f0>
  404dc8:	mov	x1, x3
  404dcc:	mov	w0, #0x0                   	// #0
  404dd0:	b	404e60 <ferror@plt+0x37f0>
  404dd4:	mov	x1, x3
  404dd8:	mov	w0, #0x14                  	// #20
  404ddc:	b	404e60 <ferror@plt+0x37f0>
  404de0:	mov	x1, #0x0                   	// #0
  404de4:	mov	x3, #0x0                   	// #0
  404de8:	mov	x10, #0x0                   	// #0
  404dec:	mov	w0, #0x14                  	// #20
  404df0:	b	404e60 <ferror@plt+0x37f0>
  404df4:	mov	x1, #0x0                   	// #0
  404df8:	mov	x3, #0x0                   	// #0
  404dfc:	mov	w0, #0x14                  	// #20
  404e00:	b	404e60 <ferror@plt+0x37f0>
  404e04:	mov	x1, x3
  404e08:	mov	w0, #0x14                  	// #20
  404e0c:	b	404e60 <ferror@plt+0x37f0>
  404e10:	mov	x1, #0x0                   	// #0
  404e14:	mov	x3, #0x0                   	// #0
  404e18:	mov	x10, #0x0                   	// #0
  404e1c:	mov	w0, #0x14                  	// #20
  404e20:	b	404e60 <ferror@plt+0x37f0>
  404e24:	mov	x1, #0x0                   	// #0
  404e28:	mov	x3, #0x0                   	// #0
  404e2c:	mov	w0, #0x14                  	// #20
  404e30:	b	404e60 <ferror@plt+0x37f0>
  404e34:	mov	x1, x0
  404e38:	mov	x3, x0
  404e3c:	mov	w0, #0x0                   	// #0
  404e40:	b	404e60 <ferror@plt+0x37f0>
  404e44:	mov	x1, x0
  404e48:	mov	x3, x0
  404e4c:	mov	w0, #0x0                   	// #0
  404e50:	b	404e60 <ferror@plt+0x37f0>
  404e54:	mov	x1, x0
  404e58:	mov	x3, x0
  404e5c:	mov	w0, #0x0                   	// #0
  404e60:	mov	x9, #0x7fff                	// #32767
  404e64:	b	404c00 <ferror@plt+0x3590>
  404e68:	mov	x1, x3
  404e6c:	mov	x10, x14
  404e70:	mov	w0, #0x0                   	// #0
  404e74:	b	404e60 <ferror@plt+0x37f0>
  404e78:	mov	x1, x3
  404e7c:	mov	x10, x14
  404e80:	mov	w0, #0x0                   	// #0
  404e84:	b	404e60 <ferror@plt+0x37f0>
  404e88:	mov	x1, x3
  404e8c:	mov	x10, x14
  404e90:	mov	w0, #0x0                   	// #0
  404e94:	b	404e60 <ferror@plt+0x37f0>
  404e98:	mov	x1, x2
  404e9c:	mov	x3, x12
  404ea0:	mov	x10, x14
  404ea4:	mov	x4, x3
  404ea8:	tst	x4, #0x7
  404eac:	b.ne	404bd0 <ferror@plt+0x3560>  // b.any
  404eb0:	tbnz	w11, #11, 404c68 <ferror@plt+0x35f8>
  404eb4:	mov	x3, x4
  404eb8:	mov	x9, #0x0                   	// #0
  404ebc:	mov	w0, #0x0                   	// #0
  404ec0:	b	404c00 <ferror@plt+0x3590>
  404ec4:	mov	x1, x5
  404ec8:	mov	x3, x0
  404ecc:	b	404ea4 <ferror@plt+0x3834>
  404ed0:	mov	x0, #0x7fff                	// #32767
  404ed4:	cmp	x8, x0
  404ed8:	b.eq	40465c <ferror@plt+0x2fec>  // b.none
  404edc:	mov	x1, x2
  404ee0:	mov	x3, x12
  404ee4:	mov	w0, #0x0                   	// #0
  404ee8:	b	404cf0 <ferror@plt+0x3680>
  404eec:	stp	x29, x30, [sp, #-32]!
  404ef0:	mov	x29, sp
  404ef4:	str	q0, [sp, #16]
  404ef8:	ldr	x2, [sp, #16]
  404efc:	ldr	x0, [sp, #24]
  404f00:	str	q1, [sp, #16]
  404f04:	ldr	x7, [sp, #16]
  404f08:	ldr	x1, [sp, #24]
  404f0c:	mrs	x12, fpcr
  404f10:	ubfx	x3, x0, #0, #48
  404f14:	ubfx	x6, x0, #48, #15
  404f18:	lsr	x0, x0, #63
  404f1c:	and	w9, w0, #0xff
  404f20:	cbz	w6, 404fd4 <ferror@plt+0x3964>
  404f24:	mov	x10, x3
  404f28:	mov	w5, #0x7fff                	// #32767
  404f2c:	cmp	w6, w5
  404f30:	b.eq	40503c <ferror@plt+0x39cc>  // b.none
  404f34:	extr	x3, x3, x2, #61
  404f38:	orr	x10, x3, #0x8000000000000
  404f3c:	lsl	x13, x2, #3
  404f40:	and	x6, x6, #0xffff
  404f44:	sub	x6, x6, #0x3, lsl #12
  404f48:	sub	x6, x6, #0xfff
  404f4c:	mov	x14, #0x0                   	// #0
  404f50:	mov	w3, #0x0                   	// #0
  404f54:	ubfx	x8, x1, #0, #48
  404f58:	mov	x4, x8
  404f5c:	ubfx	x11, x1, #48, #15
  404f60:	lsr	x2, x1, #63
  404f64:	and	w1, w2, #0xff
  404f68:	cbz	w11, 405084 <ferror@plt+0x3a14>
  404f6c:	mov	w15, #0x7fff                	// #32767
  404f70:	cmp	w11, w15
  404f74:	b.eq	4050e4 <ferror@plt+0x3a74>  // b.none
  404f78:	extr	x4, x8, x7, #61
  404f7c:	orr	x4, x4, #0x8000000000000
  404f80:	lsl	x5, x7, #3
  404f84:	and	x11, x11, #0xffff
  404f88:	sub	x11, x11, #0x3, lsl #12
  404f8c:	sub	x11, x11, #0xfff
  404f90:	eor	w9, w9, w1
  404f94:	and	x9, x9, #0xff
  404f98:	sub	x6, x6, x11
  404f9c:	lsl	x1, x14, #2
  404fa0:	mov	x7, #0x0                   	// #0
  404fa4:	cmp	x1, #0x7
  404fa8:	b.le	40513c <ferror@plt+0x3acc>
  404fac:	cmp	x1, #0xe
  404fb0:	b.gt	4054a8 <ferror@plt+0x3e38>
  404fb4:	cmp	x1, #0xb
  404fb8:	b.gt	4054cc <ferror@plt+0x3e5c>
  404fbc:	cmp	x1, #0x9
  404fc0:	b.gt	405208 <ferror@plt+0x3b98>
  404fc4:	mov	x4, #0x0                   	// #0
  404fc8:	mov	x5, #0x0                   	// #0
  404fcc:	mov	x6, #0x7fff                	// #32767
  404fd0:	b	405738 <ferror@plt+0x40c8>
  404fd4:	orr	x13, x3, x2
  404fd8:	cbz	x13, 40505c <ferror@plt+0x39ec>
  404fdc:	cbz	x3, 405018 <ferror@plt+0x39a8>
  404fe0:	clz	x6, x3
  404fe4:	sub	x10, x6, #0xf
  404fe8:	add	w13, w10, #0x3
  404fec:	lsl	x3, x3, x13
  404ff0:	mov	w4, #0x3d                  	// #61
  404ff4:	sub	w10, w4, w10
  404ff8:	lsr	x10, x2, x10
  404ffc:	orr	x10, x10, x3
  405000:	lsl	x13, x2, x13
  405004:	mov	x2, #0xffffffffffffc011    	// #-16367
  405008:	sub	x6, x2, x6
  40500c:	mov	x14, #0x0                   	// #0
  405010:	mov	w3, #0x0                   	// #0
  405014:	b	404f54 <ferror@plt+0x38e4>
  405018:	clz	x10, x2
  40501c:	add	x6, x10, #0x40
  405020:	add	x10, x10, #0x31
  405024:	cmp	x10, #0x3c
  405028:	b.le	404fe8 <ferror@plt+0x3978>
  40502c:	sub	w10, w10, #0x3d
  405030:	mov	x13, x3
  405034:	lsl	x10, x2, x10
  405038:	b	405004 <ferror@plt+0x3994>
  40503c:	orr	x13, x3, x2
  405040:	cbz	x13, 405070 <ferror@plt+0x3a00>
  405044:	lsr	x3, x3, #47
  405048:	eor	w3, w3, #0x1
  40504c:	mov	x13, x2
  405050:	mov	x6, #0x7fff                	// #32767
  405054:	mov	x14, #0x3                   	// #3
  405058:	b	404f54 <ferror@plt+0x38e4>
  40505c:	mov	x10, x13
  405060:	mov	x6, #0x0                   	// #0
  405064:	mov	x14, #0x1                   	// #1
  405068:	mov	w3, #0x0                   	// #0
  40506c:	b	404f54 <ferror@plt+0x38e4>
  405070:	mov	x10, x13
  405074:	mov	x6, #0x7fff                	// #32767
  405078:	mov	x14, #0x2                   	// #2
  40507c:	mov	w3, #0x0                   	// #0
  405080:	b	404f54 <ferror@plt+0x38e4>
  405084:	orr	x5, x8, x7
  405088:	cbz	x5, 405104 <ferror@plt+0x3a94>
  40508c:	cbz	x8, 4050c0 <ferror@plt+0x3a50>
  405090:	clz	x16, x8
  405094:	sub	x4, x16, #0xf
  405098:	add	w5, w4, #0x3
  40509c:	lsl	x8, x8, x5
  4050a0:	mov	w15, #0x3d                  	// #61
  4050a4:	sub	w4, w15, w4
  4050a8:	lsr	x4, x7, x4
  4050ac:	orr	x4, x4, x8
  4050b0:	lsl	x5, x7, x5
  4050b4:	mov	x11, #0xffffffffffffc011    	// #-16367
  4050b8:	sub	x11, x11, x16
  4050bc:	b	404f90 <ferror@plt+0x3920>
  4050c0:	clz	x4, x7
  4050c4:	add	x16, x4, #0x40
  4050c8:	add	x4, x4, #0x31
  4050cc:	cmp	x4, #0x3c
  4050d0:	b.le	405098 <ferror@plt+0x3a28>
  4050d4:	sub	w4, w4, #0x3d
  4050d8:	mov	x5, x8
  4050dc:	lsl	x4, x7, x4
  4050e0:	b	4050b4 <ferror@plt+0x3a44>
  4050e4:	orr	x5, x8, x7
  4050e8:	cbz	x5, 40512c <ferror@plt+0x3abc>
  4050ec:	mov	x5, x7
  4050f0:	mov	x11, #0x7fff                	// #32767
  4050f4:	mov	x7, #0x3                   	// #3
  4050f8:	tst	x8, #0x800000000000
  4050fc:	csinc	w3, w3, wzr, ne  // ne = any
  405100:	b	405110 <ferror@plt+0x3aa0>
  405104:	mov	x4, x5
  405108:	mov	x11, #0x0                   	// #0
  40510c:	mov	x7, #0x1                   	// #1
  405110:	eor	w9, w9, w1
  405114:	and	x9, x9, #0xff
  405118:	sub	x6, x6, x11
  40511c:	orr	x1, x7, x14, lsl #2
  405120:	cmp	x1, #0x7
  405124:	b.ne	404fa4 <ferror@plt+0x3934>  // b.any
  405128:	b	405184 <ferror@plt+0x3b14>
  40512c:	mov	x4, x5
  405130:	mov	x11, #0x7fff                	// #32767
  405134:	mov	x7, #0x2                   	// #2
  405138:	b	405110 <ferror@plt+0x3aa0>
  40513c:	cmp	x1, #0x1
  405140:	b.eq	4054c4 <ferror@plt+0x3e54>  // b.none
  405144:	b.le	405224 <ferror@plt+0x3bb4>
  405148:	cmp	x1, #0x4
  40514c:	b.eq	40571c <ferror@plt+0x40ac>  // b.none
  405150:	b.le	40517c <ferror@plt+0x3b0c>
  405154:	cmp	x1, #0x5
  405158:	b.ne	4051f8 <ferror@plt+0x3b88>  // b.any
  40515c:	mov	x4, #0xffffffffffff        	// #281474976710655
  405160:	mov	x5, #0xffffffffffffffff    	// #-1
  405164:	mov	x2, #0x0                   	// #0
  405168:	mov	w3, #0x1                   	// #1
  40516c:	orr	x4, x4, #0x800000000000
  405170:	mov	x9, x2
  405174:	mov	x6, #0x7fff                	// #32767
  405178:	b	405738 <ferror@plt+0x40c8>
  40517c:	cmp	x1, #0x2
  405180:	b.eq	40572c <ferror@plt+0x40bc>  // b.none
  405184:	cmp	x7, #0x1
  405188:	b.eq	405760 <ferror@plt+0x40f0>  // b.none
  40518c:	b.gt	4054e0 <ferror@plt+0x3e70>
  405190:	mov	x9, x2
  405194:	cbnz	x7, 405738 <ferror@plt+0x40c8>
  405198:	add	x0, x6, #0x3, lsl #12
  40519c:	add	x0, x0, #0xfff
  4051a0:	cmp	x0, #0x0
  4051a4:	b.le	4055ac <ferror@plt+0x3f3c>
  4051a8:	tst	x5, #0x7
  4051ac:	b.eq	4051cc <ferror@plt+0x3b5c>  // b.none
  4051b0:	orr	w3, w3, #0x10
  4051b4:	and	x1, x12, #0xc00000
  4051b8:	cmp	x1, #0x400, lsl #12
  4051bc:	b.eq	405508 <ferror@plt+0x3e98>  // b.none
  4051c0:	cmp	x1, #0x800, lsl #12
  4051c4:	b.eq	405518 <ferror@plt+0x3ea8>  // b.none
  4051c8:	cbz	x1, 4054f0 <ferror@plt+0x3e80>
  4051cc:	tbz	x4, #52, 4051d8 <ferror@plt+0x3b68>
  4051d0:	and	x4, x4, #0xffefffffffffffff
  4051d4:	add	x0, x6, #0x4, lsl #12
  4051d8:	mov	x1, #0x7ffe                	// #32766
  4051dc:	cmp	x0, x1
  4051e0:	b.gt	405528 <ferror@plt+0x3eb8>
  4051e4:	extr	x5, x4, x5, #3
  4051e8:	lsr	x4, x4, #3
  4051ec:	mov	x9, x2
  4051f0:	mov	x6, x0
  4051f4:	b	405738 <ferror@plt+0x40c8>
  4051f8:	mov	x4, #0x0                   	// #0
  4051fc:	mov	x5, #0x0                   	// #0
  405200:	mov	x6, #0x0                   	// #0
  405204:	b	405738 <ferror@plt+0x40c8>
  405208:	cmp	x1, #0xa
  40520c:	b.ne	405184 <ferror@plt+0x3b14>  // b.any
  405210:	mov	x4, #0xffffffffffff        	// #281474976710655
  405214:	mov	x5, #0xffffffffffffffff    	// #-1
  405218:	mov	x2, #0x0                   	// #0
  40521c:	mov	w3, #0x1                   	// #1
  405220:	b	40516c <ferror@plt+0x3afc>
  405224:	cmp	x10, x4
  405228:	b.hi	405234 <ferror@plt+0x3bc4>  // b.pmore
  40522c:	ccmp	x13, x5, #0x0, eq  // eq = none
  405230:	b.cc	405458 <ferror@plt+0x3de8>  // b.lo, b.ul, b.last
  405234:	lsr	x2, x10, #1
  405238:	extr	x0, x10, x13, #1
  40523c:	lsl	x13, x13, #63
  405240:	extr	x7, x4, x5, #52
  405244:	lsl	x8, x5, #12
  405248:	ubfx	x10, x4, #20, #32
  40524c:	and	x11, x7, #0xffffffff
  405250:	udiv	x4, x2, x10
  405254:	mul	x5, x11, x4
  405258:	msub	x2, x4, x10, x2
  40525c:	extr	x1, x2, x0, #32
  405260:	cmp	x5, x1
  405264:	b.ls	40527c <ferror@plt+0x3c0c>  // b.plast
  405268:	add	x1, x1, x7
  40526c:	cmp	x5, x1
  405270:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  405274:	b.ls	40546c <ferror@plt+0x3dfc>  // b.plast
  405278:	sub	x4, x4, #0x1
  40527c:	sub	x1, x1, x5
  405280:	udiv	x15, x1, x10
  405284:	mul	x2, x11, x15
  405288:	msub	x1, x15, x10, x1
  40528c:	bfi	x0, x1, #32, #32
  405290:	cmp	x2, x0
  405294:	b.ls	4052ac <ferror@plt+0x3c3c>  // b.plast
  405298:	add	x0, x0, x7
  40529c:	cmp	x2, x0
  4052a0:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4052a4:	b.ls	405478 <ferror@plt+0x3e08>  // b.plast
  4052a8:	sub	x15, x15, #0x1
  4052ac:	sub	x0, x0, x2
  4052b0:	orr	x15, x15, x4, lsl #32
  4052b4:	lsr	x1, x15, #32
  4052b8:	lsr	x14, x8, #32
  4052bc:	and	x2, x15, #0xffffffff
  4052c0:	and	x16, x8, #0xffffffff
  4052c4:	mul	x4, x2, x16
  4052c8:	mul	x17, x1, x16
  4052cc:	mul	x1, x1, x14
  4052d0:	madd	x2, x14, x2, x17
  4052d4:	add	x2, x2, x4, lsr #32
  4052d8:	mov	x5, #0x100000000           	// #4294967296
  4052dc:	add	x5, x1, x5
  4052e0:	cmp	x17, x2
  4052e4:	csel	x1, x5, x1, hi  // hi = pmore
  4052e8:	add	x1, x1, x2, lsr #32
  4052ec:	and	x4, x4, #0xffffffff
  4052f0:	add	x2, x4, x2, lsl #32
  4052f4:	cmp	x0, x1
  4052f8:	b.cc	405308 <ferror@plt+0x3c98>  // b.lo, b.ul, b.last
  4052fc:	mov	x4, x15
  405300:	ccmp	x13, x2, #0x2, eq  // eq = none
  405304:	b.cs	405340 <ferror@plt+0x3cd0>  // b.hs, b.nlast
  405308:	sub	x4, x15, #0x1
  40530c:	adds	x13, x13, x8
  405310:	adc	x0, x0, x7
  405314:	cmp	x7, x0
  405318:	b.cc	405324 <ferror@plt+0x3cb4>  // b.lo, b.ul, b.last
  40531c:	ccmp	x8, x13, #0x2, eq  // eq = none
  405320:	b.hi	405340 <ferror@plt+0x3cd0>  // b.pmore
  405324:	cmp	x1, x0
  405328:	b.hi	405334 <ferror@plt+0x3cc4>  // b.pmore
  40532c:	ccmp	x2, x13, #0x0, eq  // eq = none
  405330:	b.ls	405340 <ferror@plt+0x3cd0>  // b.plast
  405334:	sub	x4, x15, #0x2
  405338:	adds	x13, x13, x8
  40533c:	adc	x0, x0, x7
  405340:	sub	x2, x13, x2
  405344:	cmp	x13, x2
  405348:	sbc	x0, x0, x1
  40534c:	mov	x5, #0xffffffffffffffff    	// #-1
  405350:	cmp	x7, x0
  405354:	b.eq	405450 <ferror@plt+0x3de0>  // b.none
  405358:	udiv	x1, x0, x10
  40535c:	mul	x5, x11, x1
  405360:	msub	x0, x1, x10, x0
  405364:	extr	x0, x0, x2, #32
  405368:	cmp	x5, x0
  40536c:	b.ls	405384 <ferror@plt+0x3d14>  // b.plast
  405370:	add	x0, x0, x7
  405374:	cmp	x5, x0
  405378:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40537c:	b.ls	405484 <ferror@plt+0x3e14>  // b.plast
  405380:	sub	x1, x1, #0x1
  405384:	sub	x0, x0, x5
  405388:	udiv	x5, x0, x10
  40538c:	mul	x11, x11, x5
  405390:	msub	x0, x5, x10, x0
  405394:	bfi	x2, x0, #32, #32
  405398:	mov	x0, x2
  40539c:	cmp	x11, x2
  4053a0:	b.ls	4053b8 <ferror@plt+0x3d48>  // b.plast
  4053a4:	add	x0, x2, x7
  4053a8:	cmp	x11, x0
  4053ac:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4053b0:	b.ls	405490 <ferror@plt+0x3e20>  // b.plast
  4053b4:	sub	x5, x5, #0x1
  4053b8:	sub	x0, x0, x11
  4053bc:	orr	x2, x5, x1, lsl #32
  4053c0:	lsr	x1, x2, #32
  4053c4:	and	x10, x2, #0xffffffff
  4053c8:	mul	x5, x16, x10
  4053cc:	mul	x16, x1, x16
  4053d0:	mul	x1, x14, x1
  4053d4:	madd	x14, x14, x10, x16
  4053d8:	add	x14, x14, x5, lsr #32
  4053dc:	mov	x10, #0x100000000           	// #4294967296
  4053e0:	add	x10, x1, x10
  4053e4:	cmp	x16, x14
  4053e8:	csel	x1, x10, x1, hi  // hi = pmore
  4053ec:	add	x1, x1, x14, lsr #32
  4053f0:	and	x5, x5, #0xffffffff
  4053f4:	add	x14, x5, x14, lsl #32
  4053f8:	cmp	x0, x1
  4053fc:	b.cc	40540c <ferror@plt+0x3d9c>  // b.lo, b.ul, b.last
  405400:	cmp	x14, #0x0
  405404:	ccmp	x0, x1, #0x0, ne  // ne = any
  405408:	b.ne	40549c <ferror@plt+0x3e2c>  // b.any
  40540c:	sub	x5, x2, #0x1
  405410:	adds	x0, x0, x7
  405414:	b.cs	405440 <ferror@plt+0x3dd0>  // b.hs, b.nlast
  405418:	cmp	x0, x1
  40541c:	b.cc	405428 <ferror@plt+0x3db8>  // b.lo, b.ul, b.last
  405420:	ccmp	x8, x14, #0x2, eq  // eq = none
  405424:	b.cs	405440 <ferror@plt+0x3dd0>  // b.hs, b.nlast
  405428:	sub	x5, x2, #0x2
  40542c:	lsl	x2, x8, #1
  405430:	cmp	x8, x2
  405434:	cinc	x7, x7, hi  // hi = pmore
  405438:	add	x0, x0, x7
  40543c:	mov	x8, x2
  405440:	cmp	x0, x1
  405444:	orr	x0, x5, #0x1
  405448:	ccmp	x8, x14, #0x0, eq  // eq = none
  40544c:	csel	x5, x0, x5, ne  // ne = any
  405450:	mov	x2, x9
  405454:	b	405198 <ferror@plt+0x3b28>
  405458:	sub	x6, x6, #0x1
  40545c:	mov	x0, x13
  405460:	mov	x2, x10
  405464:	mov	x13, #0x0                   	// #0
  405468:	b	405240 <ferror@plt+0x3bd0>
  40546c:	sub	x4, x4, #0x2
  405470:	add	x1, x1, x7
  405474:	b	40527c <ferror@plt+0x3c0c>
  405478:	sub	x15, x15, #0x2
  40547c:	add	x0, x0, x7
  405480:	b	4052ac <ferror@plt+0x3c3c>
  405484:	sub	x1, x1, #0x2
  405488:	add	x0, x0, x7
  40548c:	b	405384 <ferror@plt+0x3d14>
  405490:	sub	x5, x5, #0x2
  405494:	add	x0, x0, x7
  405498:	b	4053b8 <ferror@plt+0x3d48>
  40549c:	mov	x5, x2
  4054a0:	mov	x8, #0x0                   	// #0
  4054a4:	b	405440 <ferror@plt+0x3dd0>
  4054a8:	tbz	x10, #47, 405780 <ferror@plt+0x4110>
  4054ac:	ands	x1, x4, #0x800000000000
  4054b0:	csel	x4, x10, x4, ne  // ne = any
  4054b4:	cmp	x1, #0x0
  4054b8:	csel	x5, x13, x5, ne  // ne = any
  4054bc:	csel	x2, x0, x2, ne  // ne = any
  4054c0:	b	40516c <ferror@plt+0x3afc>
  4054c4:	orr	w3, w3, #0x2
  4054c8:	b	404fc4 <ferror@plt+0x3954>
  4054cc:	mov	x4, x10
  4054d0:	mov	x5, x13
  4054d4:	mov	x2, x0
  4054d8:	mov	x7, x14
  4054dc:	b	405184 <ferror@plt+0x3b14>
  4054e0:	cmp	x7, #0x2
  4054e4:	b.ne	40516c <ferror@plt+0x3afc>  // b.any
  4054e8:	mov	x9, x2
  4054ec:	b	404fc4 <ferror@plt+0x3954>
  4054f0:	and	x1, x5, #0xf
  4054f4:	cmp	x1, #0x4
  4054f8:	b.eq	4051cc <ferror@plt+0x3b5c>  // b.none
  4054fc:	adds	x5, x5, #0x4
  405500:	cinc	x4, x4, cs  // cs = hs, nlast
  405504:	b	4051cc <ferror@plt+0x3b5c>
  405508:	cbnz	x2, 4051cc <ferror@plt+0x3b5c>
  40550c:	adds	x5, x5, #0x8
  405510:	cinc	x4, x4, cs  // cs = hs, nlast
  405514:	b	4051cc <ferror@plt+0x3b5c>
  405518:	cbz	x2, 4051cc <ferror@plt+0x3b5c>
  40551c:	adds	x5, x5, #0x8
  405520:	cinc	x4, x4, cs  // cs = hs, nlast
  405524:	b	4051cc <ferror@plt+0x3b5c>
  405528:	and	x5, x12, #0xc00000
  40552c:	cmp	x5, #0x400, lsl #12
  405530:	b.eq	40557c <ferror@plt+0x3f0c>  // b.none
  405534:	cmp	x5, #0x800, lsl #12
  405538:	b.eq	405594 <ferror@plt+0x3f24>  // b.none
  40553c:	mov	x6, #0x7fff                	// #32767
  405540:	cbz	x5, 40554c <ferror@plt+0x3edc>
  405544:	mov	x5, #0xffffffffffffffff    	// #-1
  405548:	mov	x6, #0x7ffe                	// #32766
  40554c:	mov	w0, #0x14                  	// #20
  405550:	orr	w3, w3, w0
  405554:	mov	x4, x5
  405558:	mov	x1, #0x0                   	// #0
  40555c:	mov	x0, x5
  405560:	bfxil	x1, x4, #0, #48
  405564:	bfi	x1, x6, #48, #15
  405568:	bfi	x1, x2, #63, #1
  40556c:	stp	x0, x1, [sp, #16]
  405570:	mov	w0, w3
  405574:	bl	406234 <ferror@plt+0x4bc4>
  405578:	b	405754 <ferror@plt+0x40e4>
  40557c:	cmp	x2, #0x0
  405580:	csetm	x5, ne  // ne = any
  405584:	mov	x6, #0x7ffe                	// #32766
  405588:	mov	x0, #0x7fff                	// #32767
  40558c:	csel	x6, x6, x0, ne  // ne = any
  405590:	b	40554c <ferror@plt+0x3edc>
  405594:	cmp	x2, #0x0
  405598:	csetm	x5, eq  // eq = none
  40559c:	mov	x6, #0x7ffe                	// #32766
  4055a0:	mov	x0, #0x7fff                	// #32767
  4055a4:	csel	x6, x6, x0, eq  // eq = none
  4055a8:	b	40554c <ferror@plt+0x3edc>
  4055ac:	mov	x1, #0x1                   	// #1
  4055b0:	sub	x0, x1, x0
  4055b4:	cmp	x0, #0x74
  4055b8:	b.gt	4056bc <ferror@plt+0x404c>
  4055bc:	cmp	x0, #0x3f
  4055c0:	b.gt	405604 <ferror@plt+0x3f94>
  4055c4:	mov	w6, #0x40                  	// #64
  4055c8:	sub	w6, w6, w0
  4055cc:	lsl	x1, x4, x6
  4055d0:	lsr	x7, x5, x0
  4055d4:	orr	x1, x1, x7
  4055d8:	lsl	x5, x5, x6
  4055dc:	cmp	x5, #0x0
  4055e0:	cset	x5, ne  // ne = any
  4055e4:	orr	x1, x1, x5
  4055e8:	lsr	x0, x4, x0
  4055ec:	tst	x1, #0x7
  4055f0:	b.ne	40564c <ferror@plt+0x3fdc>  // b.any
  4055f4:	tbnz	x0, #51, 40566c <ferror@plt+0x3ffc>
  4055f8:	extr	x5, x0, x1, #3
  4055fc:	lsr	x4, x0, #3
  405600:	b	40563c <ferror@plt+0x3fcc>
  405604:	sub	w6, w0, #0x40
  405608:	lsr	x6, x4, x6
  40560c:	mov	w1, #0x80                  	// #128
  405610:	sub	w1, w1, w0
  405614:	lsl	x4, x4, x1
  405618:	cmp	x0, #0x40
  40561c:	csel	x0, x4, xzr, ne  // ne = any
  405620:	orr	x5, x0, x5
  405624:	cmp	x5, #0x0
  405628:	cset	x1, ne  // ne = any
  40562c:	orr	x1, x6, x1
  405630:	lsr	x5, x6, #3
  405634:	ands	x4, x1, #0x7
  405638:	b.ne	405648 <ferror@plt+0x3fd8>  // b.any
  40563c:	tbz	w12, #11, 405774 <ferror@plt+0x4104>
  405640:	mov	x6, #0x0                   	// #0
  405644:	b	40567c <ferror@plt+0x400c>
  405648:	mov	x0, #0x0                   	// #0
  40564c:	orr	w3, w3, #0x10
  405650:	and	x12, x12, #0xc00000
  405654:	cmp	x12, #0x400, lsl #12
  405658:	b.eq	40569c <ferror@plt+0x402c>  // b.none
  40565c:	cmp	x12, #0x800, lsl #12
  405660:	b.eq	4056ac <ferror@plt+0x403c>  // b.none
  405664:	cbz	x12, 405684 <ferror@plt+0x4014>
  405668:	tbz	x0, #51, 405790 <ferror@plt+0x4120>
  40566c:	orr	w3, w3, #0x10
  405670:	mov	x4, #0x0                   	// #0
  405674:	mov	x5, #0x0                   	// #0
  405678:	mov	x6, #0x1                   	// #1
  40567c:	orr	w3, w3, #0x8
  405680:	b	405558 <ferror@plt+0x3ee8>
  405684:	and	x4, x1, #0xf
  405688:	cmp	x4, #0x4
  40568c:	b.eq	405668 <ferror@plt+0x3ff8>  // b.none
  405690:	adds	x1, x1, #0x4
  405694:	cinc	x0, x0, cs  // cs = hs, nlast
  405698:	b	405668 <ferror@plt+0x3ff8>
  40569c:	cbnz	x2, 405668 <ferror@plt+0x3ff8>
  4056a0:	adds	x1, x1, #0x8
  4056a4:	cinc	x0, x0, cs  // cs = hs, nlast
  4056a8:	b	405668 <ferror@plt+0x3ff8>
  4056ac:	cbz	x2, 405668 <ferror@plt+0x3ff8>
  4056b0:	adds	x1, x1, #0x8
  4056b4:	cinc	x0, x0, cs  // cs = hs, nlast
  4056b8:	b	405668 <ferror@plt+0x3ff8>
  4056bc:	orr	x5, x5, x4
  4056c0:	cbz	x5, 4056ec <ferror@plt+0x407c>
  4056c4:	orr	w3, w3, #0x10
  4056c8:	and	x12, x12, #0xc00000
  4056cc:	cmp	x12, #0x400, lsl #12
  4056d0:	b.eq	4056fc <ferror@plt+0x408c>  // b.none
  4056d4:	cmp	x12, #0x800, lsl #12
  4056d8:	b.eq	40570c <ferror@plt+0x409c>  // b.none
  4056dc:	cmp	x12, #0x0
  4056e0:	mov	x5, #0x5                   	// #5
  4056e4:	csinc	x5, x5, xzr, eq  // eq = none
  4056e8:	lsr	x5, x5, #3
  4056ec:	orr	w3, w3, #0x8
  4056f0:	mov	x4, #0x0                   	// #0
  4056f4:	mov	x6, #0x0                   	// #0
  4056f8:	b	405558 <ferror@plt+0x3ee8>
  4056fc:	cmp	x2, #0x0
  405700:	mov	x5, #0x9                   	// #9
  405704:	csinc	x5, x5, xzr, eq  // eq = none
  405708:	b	4056e8 <ferror@plt+0x4078>
  40570c:	cmp	x2, #0x0
  405710:	mov	x5, #0x9                   	// #9
  405714:	csinc	x5, x5, xzr, ne  // ne = any
  405718:	b	4056e8 <ferror@plt+0x4078>
  40571c:	mov	x4, #0x0                   	// #0
  405720:	mov	x5, #0x0                   	// #0
  405724:	mov	x6, #0x0                   	// #0
  405728:	b	405738 <ferror@plt+0x40c8>
  40572c:	mov	x4, #0x0                   	// #0
  405730:	mov	x5, #0x0                   	// #0
  405734:	mov	x6, #0x0                   	// #0
  405738:	mov	x1, #0x0                   	// #0
  40573c:	mov	x0, x5
  405740:	bfxil	x1, x4, #0, #48
  405744:	bfi	x1, x6, #48, #15
  405748:	bfi	x1, x9, #63, #1
  40574c:	stp	x0, x1, [sp, #16]
  405750:	cbnz	w3, 405570 <ferror@plt+0x3f00>
  405754:	ldr	q0, [sp, #16]
  405758:	ldp	x29, x30, [sp], #32
  40575c:	ret
  405760:	mov	x9, x2
  405764:	mov	x4, #0x0                   	// #0
  405768:	mov	x5, #0x0                   	// #0
  40576c:	mov	x6, #0x0                   	// #0
  405770:	b	405738 <ferror@plt+0x40c8>
  405774:	mov	x9, x2
  405778:	mov	x6, #0x0                   	// #0
  40577c:	b	405738 <ferror@plt+0x40c8>
  405780:	mov	x4, x10
  405784:	mov	x5, x13
  405788:	mov	x2, x0
  40578c:	b	40516c <ferror@plt+0x3afc>
  405790:	extr	x5, x0, x1, #3
  405794:	lsr	x4, x0, #3
  405798:	mov	x6, #0x0                   	// #0
  40579c:	b	40567c <ferror@plt+0x400c>
  4057a0:	stp	x29, x30, [sp, #-32]!
  4057a4:	mov	x29, sp
  4057a8:	str	q0, [sp, #16]
  4057ac:	ldr	x2, [sp, #16]
  4057b0:	ldr	x0, [sp, #24]
  4057b4:	str	q1, [sp, #16]
  4057b8:	ldr	x7, [sp, #16]
  4057bc:	ldr	x1, [sp, #24]
  4057c0:	mrs	x13, fpcr
  4057c4:	ubfx	x8, x0, #0, #48
  4057c8:	ubfx	x9, x0, #48, #15
  4057cc:	lsr	x0, x0, #63
  4057d0:	and	w11, w0, #0xff
  4057d4:	cbz	w9, 4058bc <ferror@plt+0x424c>
  4057d8:	mov	x4, x8
  4057dc:	mov	w5, #0x7fff                	// #32767
  4057e0:	cmp	w9, w5
  4057e4:	b.eq	405924 <ferror@plt+0x42b4>  // b.none
  4057e8:	extr	x4, x8, x2, #61
  4057ec:	orr	x4, x4, #0x8000000000000
  4057f0:	lsl	x5, x2, #3
  4057f4:	and	x9, x9, #0xffff
  4057f8:	sub	x9, x9, #0x3, lsl #12
  4057fc:	sub	x9, x9, #0xfff
  405800:	mov	x6, #0x0                   	// #0
  405804:	mov	w8, #0x0                   	// #0
  405808:	ubfx	x14, x1, #0, #48
  40580c:	ubfx	x12, x1, #48, #15
  405810:	lsr	x1, x1, #63
  405814:	and	w3, w1, #0xff
  405818:	cbz	w12, 40596c <ferror@plt+0x42fc>
  40581c:	mov	w10, #0x7fff                	// #32767
  405820:	cmp	w12, w10
  405824:	b.eq	4059d0 <ferror@plt+0x4360>  // b.none
  405828:	extr	x10, x14, x7, #61
  40582c:	orr	x10, x10, #0x8000000000000
  405830:	lsl	x7, x7, #3
  405834:	and	x12, x12, #0xffff
  405838:	sub	x12, x12, #0x3, lsl #12
  40583c:	sub	x12, x12, #0xfff
  405840:	mov	x14, #0x0                   	// #0
  405844:	eor	w11, w11, w3
  405848:	and	x11, x11, #0xff
  40584c:	add	x12, x9, x12
  405850:	add	x9, x12, #0x1
  405854:	orr	x3, x14, x6, lsl #2
  405858:	cmp	x3, #0xa
  40585c:	b.le	405a70 <ferror@plt+0x4400>
  405860:	cmp	x3, #0xc
  405864:	csel	x1, x1, x0, lt  // lt = tstop
  405868:	csel	x4, x10, x4, lt  // lt = tstop
  40586c:	csel	x5, x7, x5, lt  // lt = tstop
  405870:	csel	x6, x14, x6, lt  // lt = tstop
  405874:	cmp	x6, #0x2
  405878:	b.eq	405e58 <ferror@plt+0x47e8>  // b.none
  40587c:	b.gt	405abc <ferror@plt+0x444c>
  405880:	cbz	x6, 405e78 <ferror@plt+0x4808>
  405884:	cmp	x6, #0x1
  405888:	csel	x4, x4, xzr, ne  // ne = any
  40588c:	csel	x5, x5, xzr, ne  // ne = any
  405890:	csel	x9, x9, xzr, ne  // ne = any
  405894:	mov	x3, #0x0                   	// #0
  405898:	mov	x2, x5
  40589c:	bfxil	x3, x4, #0, #48
  4058a0:	bfi	x3, x9, #48, #15
  4058a4:	bfi	x3, x1, #63, #1
  4058a8:	stp	x2, x3, [sp, #16]
  4058ac:	cbnz	w8, 405cac <ferror@plt+0x463c>
  4058b0:	ldr	q0, [sp, #16]
  4058b4:	ldp	x29, x30, [sp], #32
  4058b8:	ret
  4058bc:	orr	x5, x8, x2
  4058c0:	cbz	x5, 405944 <ferror@plt+0x42d4>
  4058c4:	cbz	x8, 405900 <ferror@plt+0x4290>
  4058c8:	clz	x6, x8
  4058cc:	sub	x4, x6, #0xf
  4058d0:	add	w5, w4, #0x3
  4058d4:	lsl	x8, x8, x5
  4058d8:	mov	w3, #0x3d                  	// #61
  4058dc:	sub	w4, w3, w4
  4058e0:	lsr	x4, x2, x4
  4058e4:	orr	x4, x4, x8
  4058e8:	lsl	x5, x2, x5
  4058ec:	mov	x9, #0xffffffffffffc011    	// #-16367
  4058f0:	sub	x9, x9, x6
  4058f4:	mov	x6, #0x0                   	// #0
  4058f8:	mov	w8, #0x0                   	// #0
  4058fc:	b	405808 <ferror@plt+0x4198>
  405900:	clz	x4, x2
  405904:	add	x6, x4, #0x40
  405908:	add	x4, x4, #0x31
  40590c:	cmp	x4, #0x3c
  405910:	b.le	4058d0 <ferror@plt+0x4260>
  405914:	sub	w4, w4, #0x3d
  405918:	mov	x5, x8
  40591c:	lsl	x4, x2, x4
  405920:	b	4058ec <ferror@plt+0x427c>
  405924:	orr	x5, x8, x2
  405928:	cbz	x5, 405958 <ferror@plt+0x42e8>
  40592c:	lsr	x8, x8, #47
  405930:	eor	w8, w8, #0x1
  405934:	mov	x5, x2
  405938:	mov	x9, #0x7fff                	// #32767
  40593c:	mov	x6, #0x3                   	// #3
  405940:	b	405808 <ferror@plt+0x4198>
  405944:	mov	x4, x5
  405948:	mov	x9, #0x0                   	// #0
  40594c:	mov	x6, #0x1                   	// #1
  405950:	mov	w8, #0x0                   	// #0
  405954:	b	405808 <ferror@plt+0x4198>
  405958:	mov	x4, x5
  40595c:	mov	x9, #0x7fff                	// #32767
  405960:	mov	x6, #0x2                   	// #2
  405964:	mov	w8, #0x0                   	// #0
  405968:	b	405808 <ferror@plt+0x4198>
  40596c:	orr	x10, x14, x7
  405970:	cbz	x10, 405ee4 <ferror@plt+0x4874>
  405974:	cbz	x14, 4059ac <ferror@plt+0x433c>
  405978:	clz	x15, x14
  40597c:	sub	x10, x15, #0xf
  405980:	add	w12, w10, #0x3
  405984:	lsl	x14, x14, x12
  405988:	mov	w2, #0x3d                  	// #61
  40598c:	sub	w10, w2, w10
  405990:	lsr	x10, x7, x10
  405994:	orr	x10, x10, x14
  405998:	lsl	x7, x7, x12
  40599c:	mov	x12, #0xffffffffffffc011    	// #-16367
  4059a0:	sub	x12, x12, x15
  4059a4:	mov	x14, #0x0                   	// #0
  4059a8:	b	405844 <ferror@plt+0x41d4>
  4059ac:	clz	x10, x7
  4059b0:	add	x15, x10, #0x40
  4059b4:	add	x10, x10, #0x31
  4059b8:	cmp	x10, #0x3c
  4059bc:	b.le	405980 <ferror@plt+0x4310>
  4059c0:	sub	w10, w10, #0x3d
  4059c4:	lsl	x10, x7, x10
  4059c8:	mov	x7, x14
  4059cc:	b	40599c <ferror@plt+0x432c>
  4059d0:	orr	x10, x14, x7
  4059d4:	cbz	x10, 405a44 <ferror@plt+0x43d4>
  4059d8:	tst	x14, #0x800000000000
  4059dc:	csinc	w8, w8, wzr, ne  // ne = any
  4059e0:	eor	w11, w11, w3
  4059e4:	and	x11, x11, #0xff
  4059e8:	add	x9, x9, #0x8, lsl #12
  4059ec:	lsl	x2, x6, #2
  4059f0:	orr	x3, x2, #0x3
  4059f4:	cmp	x3, #0xa
  4059f8:	b.gt	405ac8 <ferror@plt+0x4458>
  4059fc:	mov	x10, x14
  405a00:	mov	x14, #0x3                   	// #3
  405a04:	mov	x2, #0x1                   	// #1
  405a08:	lsl	x2, x2, x3
  405a0c:	mov	x0, #0x530                 	// #1328
  405a10:	tst	x2, x0
  405a14:	b.ne	405c24 <ferror@plt+0x45b4>  // b.any
  405a18:	mov	x0, #0x240                 	// #576
  405a1c:	ands	x2, x2, x0
  405a20:	mov	x4, #0xffffffffffff        	// #281474976710655
  405a24:	csel	x4, x10, x4, eq  // eq = none
  405a28:	cmp	x2, #0x0
  405a2c:	csinv	x5, x7, xzr, eq  // eq = none
  405a30:	csel	x1, x1, xzr, eq  // eq = none
  405a34:	mov	x6, #0x3                   	// #3
  405a38:	csel	x6, x14, x6, eq  // eq = none
  405a3c:	csinc	w8, w8, wzr, eq  // eq = none
  405a40:	b	405874 <ferror@plt+0x4204>
  405a44:	eor	w11, w11, w3
  405a48:	and	x11, x11, #0xff
  405a4c:	add	x12, x9, #0x7, lsl #12
  405a50:	add	x12, x12, #0xfff
  405a54:	add	x9, x9, #0x8, lsl #12
  405a58:	lsl	x2, x6, #2
  405a5c:	orr	x3, x2, #0x2
  405a60:	cmp	x3, #0xa
  405a64:	b.gt	405a90 <ferror@plt+0x4420>
  405a68:	mov	x7, x10
  405a6c:	mov	x14, #0x2                   	// #2
  405a70:	cmp	x3, #0x2
  405a74:	b.gt	405a04 <ferror@plt+0x4394>
  405a78:	cbz	x3, 405ad4 <ferror@plt+0x4464>
  405a7c:	mov	x4, x10
  405a80:	mov	x5, x7
  405a84:	mov	x1, x11
  405a88:	mov	x6, x14
  405a8c:	b	405874 <ferror@plt+0x4204>
  405a90:	mov	x7, x10
  405a94:	mov	x14, #0x2                   	// #2
  405a98:	cmp	x3, #0xe
  405a9c:	b.le	405860 <ferror@plt+0x41f0>
  405aa0:	tbz	x4, #47, 405ab8 <ferror@plt+0x4448>
  405aa4:	ands	x2, x10, #0x800000000000
  405aa8:	csel	x4, x4, x10, ne  // ne = any
  405aac:	cmp	x2, #0x0
  405ab0:	csel	x5, x5, x7, ne  // ne = any
  405ab4:	csel	x0, x0, x1, ne  // ne = any
  405ab8:	mov	x1, x0
  405abc:	orr	x4, x4, #0x800000000000
  405ac0:	mov	x9, #0x7fff                	// #32767
  405ac4:	b	405894 <ferror@plt+0x4224>
  405ac8:	mov	x10, x14
  405acc:	mov	x14, #0x3                   	// #3
  405ad0:	b	405a98 <ferror@plt+0x4428>
  405ad4:	lsr	x6, x5, #32
  405ad8:	lsr	x1, x7, #32
  405adc:	and	x2, x5, #0xffffffff
  405ae0:	and	x7, x7, #0xffffffff
  405ae4:	mul	x14, x7, x2
  405ae8:	mul	x3, x6, x7
  405aec:	mul	x5, x6, x1
  405af0:	madd	x16, x1, x2, x3
  405af4:	add	x16, x16, x14, lsr #32
  405af8:	mov	x0, #0x100000000           	// #4294967296
  405afc:	add	x0, x5, x0
  405b00:	cmp	x3, x16
  405b04:	csel	x5, x0, x5, hi  // hi = pmore
  405b08:	and	x14, x14, #0xffffffff
  405b0c:	add	x14, x14, x16, lsl #32
  405b10:	lsr	x0, x10, #32
  405b14:	and	x10, x10, #0xffffffff
  405b18:	mul	x3, x2, x10
  405b1c:	mul	x17, x6, x10
  405b20:	mul	x6, x6, x0
  405b24:	madd	x2, x0, x2, x17
  405b28:	add	x2, x2, x3, lsr #32
  405b2c:	mov	x15, #0x100000000           	// #4294967296
  405b30:	add	x15, x6, x15
  405b34:	cmp	x17, x2
  405b38:	csel	x6, x15, x6, hi  // hi = pmore
  405b3c:	add	x15, x6, x2, lsr #32
  405b40:	and	x3, x3, #0xffffffff
  405b44:	add	x3, x3, x2, lsl #32
  405b48:	add	x16, x3, x16, lsr #32
  405b4c:	lsr	x2, x4, #32
  405b50:	and	x4, x4, #0xffffffff
  405b54:	mul	x6, x7, x4
  405b58:	mul	x7, x2, x7
  405b5c:	mul	x17, x1, x2
  405b60:	madd	x1, x1, x4, x7
  405b64:	add	x1, x1, x6, lsr #32
  405b68:	mov	x18, #0x100000000           	// #4294967296
  405b6c:	add	x18, x17, x18
  405b70:	cmp	x7, x1
  405b74:	csel	x17, x18, x17, hi  // hi = pmore
  405b78:	add	x7, x17, x1, lsr #32
  405b7c:	and	x6, x6, #0xffffffff
  405b80:	add	x1, x6, x1, lsl #32
  405b84:	mul	x6, x4, x10
  405b88:	mul	x10, x2, x10
  405b8c:	mul	x2, x0, x2
  405b90:	madd	x0, x0, x4, x10
  405b94:	add	x0, x0, x6, lsr #32
  405b98:	mov	x4, #0x100000000           	// #4294967296
  405b9c:	add	x4, x2, x4
  405ba0:	cmp	x10, x0
  405ba4:	csel	x2, x4, x2, hi  // hi = pmore
  405ba8:	add	x5, x5, x16
  405bac:	cmp	x5, x3
  405bb0:	cset	x16, cc  // cc = lo, ul, last
  405bb4:	and	x3, x6, #0xffffffff
  405bb8:	add	x3, x3, x0, lsl #32
  405bbc:	add	x3, x3, x15
  405bc0:	cinc	x10, x3, cc  // cc = lo, ul, last
  405bc4:	adds	x1, x5, x1
  405bc8:	cset	x5, cs  // cs = hs, nlast
  405bcc:	add	x4, x10, x7
  405bd0:	cinc	x6, x4, cs  // cs = hs, nlast
  405bd4:	cmp	x3, x15
  405bd8:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  405bdc:	lsr	x0, x0, #32
  405be0:	cinc	x0, x0, cc  // cc = lo, ul, last
  405be4:	cmp	x4, x7
  405be8:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  405bec:	cinc	x2, x2, cc  // cc = lo, ul, last
  405bf0:	add	x0, x0, x2
  405bf4:	extr	x4, x0, x6, #51
  405bf8:	orr	x14, x14, x1, lsl #13
  405bfc:	cmp	x14, #0x0
  405c00:	cset	x5, ne  // ne = any
  405c04:	extr	x1, x6, x1, #51
  405c08:	orr	x5, x5, x1
  405c0c:	tbz	x0, #39, 405e70 <ferror@plt+0x4800>
  405c10:	and	x0, x5, #0x1
  405c14:	orr	x5, x0, x5, lsr #1
  405c18:	orr	x5, x5, x4, lsl #63
  405c1c:	lsr	x4, x4, #1
  405c20:	b	405e74 <ferror@plt+0x4804>
  405c24:	mov	x1, x11
  405c28:	b	405874 <ferror@plt+0x4204>
  405c2c:	and	x2, x5, #0xf
  405c30:	cmp	x2, #0x4
  405c34:	b.eq	405eac <ferror@plt+0x483c>  // b.none
  405c38:	adds	x5, x5, #0x4
  405c3c:	cinc	x4, x4, cs  // cs = hs, nlast
  405c40:	b	405eac <ferror@plt+0x483c>
  405c44:	cbnz	x1, 405eac <ferror@plt+0x483c>
  405c48:	adds	x5, x5, #0x8
  405c4c:	cinc	x4, x4, cs  // cs = hs, nlast
  405c50:	b	405eac <ferror@plt+0x483c>
  405c54:	cbz	x1, 405eac <ferror@plt+0x483c>
  405c58:	adds	x5, x5, #0x8
  405c5c:	cinc	x4, x4, cs  // cs = hs, nlast
  405c60:	b	405eac <ferror@plt+0x483c>
  405c64:	and	x5, x13, #0xc00000
  405c68:	cmp	x5, #0x400, lsl #12
  405c6c:	b.eq	405cb8 <ferror@plt+0x4648>  // b.none
  405c70:	cmp	x5, #0x800, lsl #12
  405c74:	b.eq	405cd0 <ferror@plt+0x4660>  // b.none
  405c78:	mov	x0, #0x7fff                	// #32767
  405c7c:	cbz	x5, 405c88 <ferror@plt+0x4618>
  405c80:	mov	x5, #0xffffffffffffffff    	// #-1
  405c84:	mov	x0, #0x7ffe                	// #32766
  405c88:	mov	w2, #0x14                  	// #20
  405c8c:	orr	w8, w8, w2
  405c90:	mov	x4, x5
  405c94:	mov	x3, #0x0                   	// #0
  405c98:	mov	x2, x5
  405c9c:	bfxil	x3, x4, #0, #48
  405ca0:	bfi	x3, x0, #48, #15
  405ca4:	bfi	x3, x1, #63, #1
  405ca8:	stp	x2, x3, [sp, #16]
  405cac:	mov	w0, w8
  405cb0:	bl	406234 <ferror@plt+0x4bc4>
  405cb4:	b	4058b0 <ferror@plt+0x4240>
  405cb8:	cmp	x1, #0x0
  405cbc:	csetm	x5, ne  // ne = any
  405cc0:	mov	x0, #0x7ffe                	// #32766
  405cc4:	mov	x2, #0x7fff                	// #32767
  405cc8:	csel	x0, x0, x2, ne  // ne = any
  405ccc:	b	405c88 <ferror@plt+0x4618>
  405cd0:	cmp	x1, #0x0
  405cd4:	csetm	x5, eq  // eq = none
  405cd8:	mov	x0, #0x7ffe                	// #32766
  405cdc:	mov	x2, #0x7fff                	// #32767
  405ce0:	csel	x0, x0, x2, eq  // eq = none
  405ce4:	b	405c88 <ferror@plt+0x4618>
  405ce8:	mov	x2, #0x1                   	// #1
  405cec:	sub	x0, x2, x0
  405cf0:	cmp	x0, #0x74
  405cf4:	b.gt	405df8 <ferror@plt+0x4788>
  405cf8:	cmp	x0, #0x3f
  405cfc:	b.gt	405d40 <ferror@plt+0x46d0>
  405d00:	mov	w3, #0x40                  	// #64
  405d04:	sub	w3, w3, w0
  405d08:	lsl	x2, x4, x3
  405d0c:	lsr	x6, x5, x0
  405d10:	orr	x2, x2, x6
  405d14:	lsl	x3, x5, x3
  405d18:	cmp	x3, #0x0
  405d1c:	cset	x3, ne  // ne = any
  405d20:	orr	x2, x2, x3
  405d24:	lsr	x0, x4, x0
  405d28:	tst	x2, #0x7
  405d2c:	b.ne	405d88 <ferror@plt+0x4718>  // b.any
  405d30:	tbnz	x0, #51, 405da8 <ferror@plt+0x4738>
  405d34:	extr	x5, x0, x2, #3
  405d38:	lsr	x4, x0, #3
  405d3c:	b	405d78 <ferror@plt+0x4708>
  405d40:	sub	w3, w0, #0x40
  405d44:	lsr	x3, x4, x3
  405d48:	mov	w2, #0x80                  	// #128
  405d4c:	sub	w2, w2, w0
  405d50:	lsl	x4, x4, x2
  405d54:	cmp	x0, #0x40
  405d58:	csel	x0, x4, xzr, ne  // ne = any
  405d5c:	orr	x5, x0, x5
  405d60:	cmp	x5, #0x0
  405d64:	cset	x2, ne  // ne = any
  405d68:	orr	x2, x3, x2
  405d6c:	lsr	x5, x3, #3
  405d70:	ands	x4, x2, #0x7
  405d74:	b.ne	405d84 <ferror@plt+0x4714>  // b.any
  405d78:	tbz	w13, #11, 405e68 <ferror@plt+0x47f8>
  405d7c:	mov	x0, #0x0                   	// #0
  405d80:	b	405db8 <ferror@plt+0x4748>
  405d84:	mov	x0, #0x0                   	// #0
  405d88:	orr	w8, w8, #0x10
  405d8c:	and	x13, x13, #0xc00000
  405d90:	cmp	x13, #0x400, lsl #12
  405d94:	b.eq	405dd8 <ferror@plt+0x4768>  // b.none
  405d98:	cmp	x13, #0x800, lsl #12
  405d9c:	b.eq	405de8 <ferror@plt+0x4778>  // b.none
  405da0:	cbz	x13, 405dc0 <ferror@plt+0x4750>
  405da4:	tbz	x0, #51, 405ed4 <ferror@plt+0x4864>
  405da8:	orr	w8, w8, #0x10
  405dac:	mov	x4, #0x0                   	// #0
  405db0:	mov	x5, #0x0                   	// #0
  405db4:	mov	x0, #0x1                   	// #1
  405db8:	orr	w8, w8, #0x8
  405dbc:	b	405c94 <ferror@plt+0x4624>
  405dc0:	and	x3, x2, #0xf
  405dc4:	cmp	x3, #0x4
  405dc8:	b.eq	405da4 <ferror@plt+0x4734>  // b.none
  405dcc:	adds	x2, x2, #0x4
  405dd0:	cinc	x0, x0, cs  // cs = hs, nlast
  405dd4:	b	405da4 <ferror@plt+0x4734>
  405dd8:	cbnz	x1, 405da4 <ferror@plt+0x4734>
  405ddc:	adds	x2, x2, #0x8
  405de0:	cinc	x0, x0, cs  // cs = hs, nlast
  405de4:	b	405da4 <ferror@plt+0x4734>
  405de8:	cbz	x1, 405da4 <ferror@plt+0x4734>
  405dec:	adds	x2, x2, #0x8
  405df0:	cinc	x0, x0, cs  // cs = hs, nlast
  405df4:	b	405da4 <ferror@plt+0x4734>
  405df8:	orr	x5, x5, x4
  405dfc:	cbz	x5, 405e28 <ferror@plt+0x47b8>
  405e00:	orr	w8, w8, #0x10
  405e04:	and	x13, x13, #0xc00000
  405e08:	cmp	x13, #0x400, lsl #12
  405e0c:	b.eq	405e38 <ferror@plt+0x47c8>  // b.none
  405e10:	cmp	x13, #0x800, lsl #12
  405e14:	b.eq	405e48 <ferror@plt+0x47d8>  // b.none
  405e18:	cmp	x13, #0x0
  405e1c:	mov	x5, #0x5                   	// #5
  405e20:	csinc	x5, x5, xzr, eq  // eq = none
  405e24:	lsr	x5, x5, #3
  405e28:	orr	w8, w8, #0x8
  405e2c:	mov	x4, #0x0                   	// #0
  405e30:	mov	x0, #0x0                   	// #0
  405e34:	b	405c94 <ferror@plt+0x4624>
  405e38:	cmp	x1, #0x0
  405e3c:	mov	x5, #0x9                   	// #9
  405e40:	csinc	x5, x5, xzr, eq  // eq = none
  405e44:	b	405e24 <ferror@plt+0x47b4>
  405e48:	cmp	x1, #0x0
  405e4c:	mov	x5, #0x9                   	// #9
  405e50:	csinc	x5, x5, xzr, ne  // ne = any
  405e54:	b	405e24 <ferror@plt+0x47b4>
  405e58:	mov	x4, #0x0                   	// #0
  405e5c:	mov	x5, #0x0                   	// #0
  405e60:	mov	x9, #0x7fff                	// #32767
  405e64:	b	405894 <ferror@plt+0x4224>
  405e68:	mov	x9, #0x0                   	// #0
  405e6c:	b	405894 <ferror@plt+0x4224>
  405e70:	mov	x9, x12
  405e74:	mov	x1, x11
  405e78:	add	x0, x9, #0x3, lsl #12
  405e7c:	add	x0, x0, #0xfff
  405e80:	cmp	x0, #0x0
  405e84:	b.le	405ce8 <ferror@plt+0x4678>
  405e88:	tst	x5, #0x7
  405e8c:	b.eq	405eac <ferror@plt+0x483c>  // b.none
  405e90:	orr	w8, w8, #0x10
  405e94:	and	x2, x13, #0xc00000
  405e98:	cmp	x2, #0x400, lsl #12
  405e9c:	b.eq	405c44 <ferror@plt+0x45d4>  // b.none
  405ea0:	cmp	x2, #0x800, lsl #12
  405ea4:	b.eq	405c54 <ferror@plt+0x45e4>  // b.none
  405ea8:	cbz	x2, 405c2c <ferror@plt+0x45bc>
  405eac:	tbz	x4, #52, 405eb8 <ferror@plt+0x4848>
  405eb0:	and	x4, x4, #0xffefffffffffffff
  405eb4:	add	x0, x9, #0x4, lsl #12
  405eb8:	mov	x2, #0x7ffe                	// #32766
  405ebc:	cmp	x0, x2
  405ec0:	b.gt	405c64 <ferror@plt+0x45f4>
  405ec4:	extr	x5, x4, x5, #3
  405ec8:	lsr	x4, x4, #3
  405ecc:	mov	x9, x0
  405ed0:	b	405894 <ferror@plt+0x4224>
  405ed4:	extr	x5, x0, x2, #3
  405ed8:	lsr	x4, x0, #3
  405edc:	mov	x0, #0x0                   	// #0
  405ee0:	b	405db8 <ferror@plt+0x4748>
  405ee4:	mov	x7, x10
  405ee8:	mov	x12, #0x0                   	// #0
  405eec:	mov	x14, #0x1                   	// #1
  405ef0:	b	405844 <ferror@plt+0x41d4>
  405ef4:	cbz	w0, 405f40 <ferror@plt+0x48d0>
  405ef8:	lsr	w4, w0, #31
  405efc:	cmp	w0, #0x0
  405f00:	cneg	w0, w0, lt  // lt = tstop
  405f04:	clz	x2, x0
  405f08:	mov	w1, #0x403e                	// #16446
  405f0c:	sub	w1, w1, w2
  405f10:	sxtw	x5, w1
  405f14:	mov	w2, #0x402f                	// #16431
  405f18:	sub	w1, w2, w1
  405f1c:	lsl	x0, x0, x1
  405f20:	mov	x2, #0x0                   	// #0
  405f24:	mov	x3, #0x0                   	// #0
  405f28:	bfxil	x3, x0, #0, #48
  405f2c:	bfi	x3, x5, #48, #15
  405f30:	bfi	x3, x4, #63, #1
  405f34:	fmov	d0, x2
  405f38:	fmov	v0.d[1], x3
  405f3c:	ret
  405f40:	mov	x0, #0x0                   	// #0
  405f44:	mov	x5, #0x0                   	// #0
  405f48:	mov	x4, #0x0                   	// #0
  405f4c:	b	405f20 <ferror@plt+0x48b0>
  405f50:	stp	x29, x30, [sp, #-48]!
  405f54:	mov	x29, sp
  405f58:	str	d8, [sp, #16]
  405f5c:	str	q0, [sp, #32]
  405f60:	ldr	x0, [sp, #32]
  405f64:	ldr	x1, [sp, #40]
  405f68:	mrs	x3, fpcr
  405f6c:	ubfx	x2, x1, #48, #15
  405f70:	lsr	x4, x1, #63
  405f74:	and	w4, w4, #0xff
  405f78:	ubfiz	x1, x1, #3, #48
  405f7c:	orr	x1, x1, x0, lsr #61
  405f80:	lsl	x5, x0, #3
  405f84:	add	x6, x2, #0x1
  405f88:	tst	x6, #0x7ffe
  405f8c:	b.eq	406080 <ferror@plt+0x4a10>  // b.none
  405f90:	sub	x2, x2, #0x3, lsl #12
  405f94:	sub	x2, x2, #0xc00
  405f98:	cmp	x2, #0x7fe
  405f9c:	b.le	405fd8 <ferror@plt+0x4968>
  405fa0:	ands	x0, x3, #0xc00000
  405fa4:	b.eq	4061dc <ferror@plt+0x4b6c>  // b.none
  405fa8:	cmp	x0, #0x400, lsl #12
  405fac:	csinc	w1, w4, wzr, eq  // eq = none
  405fb0:	cbz	w1, 4061ec <ferror@plt+0x4b7c>
  405fb4:	cmp	x0, #0x800, lsl #12
  405fb8:	csel	w0, w4, wzr, eq  // eq = none
  405fbc:	cbnz	w0, 4061f4 <ferror@plt+0x4b84>
  405fc0:	mov	x1, #0xffffffffffffffff    	// #-1
  405fc4:	mov	x2, #0x7fe                 	// #2046
  405fc8:	mov	w0, #0x14                  	// #20
  405fcc:	cmp	x2, #0x0
  405fd0:	cset	w6, eq  // eq = none
  405fd4:	b	4060a8 <ferror@plt+0x4a38>
  405fd8:	cmp	x2, #0x0
  405fdc:	b.le	406008 <ferror@plt+0x4998>
  405fe0:	cmp	xzr, x0, lsl #7
  405fe4:	cset	x0, ne  // ne = any
  405fe8:	orr	x0, x0, x5, lsr #60
  405fec:	orr	x1, x0, x1, lsl #4
  405ff0:	mov	w0, #0x0                   	// #0
  405ff4:	tst	x1, #0x7
  405ff8:	b.eq	406190 <ferror@plt+0x4b20>  // b.none
  405ffc:	cmp	x2, #0x0
  406000:	cset	w6, eq  // eq = none
  406004:	b	4060a8 <ferror@plt+0x4a38>
  406008:	cmn	x2, #0x34
  40600c:	b.lt	406204 <ferror@plt+0x4b94>  // b.tstop
  406010:	orr	x0, x1, #0x8000000000000
  406014:	mov	x1, #0x3d                  	// #61
  406018:	sub	x1, x1, x2
  40601c:	cmp	x1, #0x3f
  406020:	b.gt	406050 <ferror@plt+0x49e0>
  406024:	add	w6, w2, #0x3
  406028:	mov	w1, #0x3d                  	// #61
  40602c:	sub	w2, w1, w2
  406030:	lsr	x2, x5, x2
  406034:	lsl	x1, x5, x6
  406038:	cmp	x1, #0x0
  40603c:	cset	x1, ne  // ne = any
  406040:	orr	x2, x2, x1
  406044:	lsl	x1, x0, x6
  406048:	orr	x1, x1, x2
  40604c:	b	406090 <ferror@plt+0x4a20>
  406050:	mov	w6, #0xfffffffd            	// #-3
  406054:	sub	w6, w6, w2
  406058:	lsr	x6, x0, x6
  40605c:	add	w2, w2, #0x43
  406060:	lsl	x0, x0, x2
  406064:	cmp	x1, #0x40
  406068:	csel	x0, x0, xzr, ne  // ne = any
  40606c:	orr	x0, x0, x5
  406070:	cmp	x0, #0x0
  406074:	cset	x1, ne  // ne = any
  406078:	orr	x1, x6, x1
  40607c:	b	406090 <ferror@plt+0x4a20>
  406080:	cbnz	x2, 4060cc <ferror@plt+0x4a5c>
  406084:	orr	x1, x1, x5
  406088:	cmp	x1, #0x0
  40608c:	cset	x1, ne  // ne = any
  406090:	cmp	x1, #0x0
  406094:	cset	w6, ne  // ne = any
  406098:	tst	x1, #0x7
  40609c:	b.eq	406224 <ferror@plt+0x4bb4>  // b.none
  4060a0:	mov	w0, #0x0                   	// #0
  4060a4:	mov	x2, #0x0                   	// #0
  4060a8:	orr	w0, w0, #0x10
  4060ac:	and	x5, x3, #0xc00000
  4060b0:	cmp	x5, #0x400, lsl #12
  4060b4:	b.eq	406130 <ferror@plt+0x4ac0>  // b.none
  4060b8:	cmp	x5, #0x800, lsl #12
  4060bc:	b.eq	406140 <ferror@plt+0x4ad0>  // b.none
  4060c0:	cbz	x5, 4060fc <ferror@plt+0x4a8c>
  4060c4:	cbnz	w6, 406110 <ferror@plt+0x4aa0>
  4060c8:	b	406114 <ferror@plt+0x4aa4>
  4060cc:	orr	x0, x1, x5
  4060d0:	cbz	x0, 4061fc <ferror@plt+0x4b8c>
  4060d4:	lsr	x0, x1, #50
  4060d8:	eor	w0, w0, #0x1
  4060dc:	mov	x6, #0x7fff                	// #32767
  4060e0:	cmp	x2, x6
  4060e4:	csel	w0, w0, wzr, eq  // eq = none
  4060e8:	extr	x1, x1, x5, #60
  4060ec:	and	x1, x1, #0xfffffffffffffff8
  4060f0:	orr	x1, x1, #0x40000000000000
  4060f4:	mov	x2, #0x7ff                 	// #2047
  4060f8:	b	405ff4 <ferror@plt+0x4984>
  4060fc:	and	x7, x1, #0xf
  406100:	add	x5, x1, #0x4
  406104:	cmp	x7, #0x4
  406108:	csel	x1, x5, x1, ne  // ne = any
  40610c:	cbz	w6, 406114 <ferror@plt+0x4aa4>
  406110:	orr	w0, w0, #0x8
  406114:	tbz	x1, #55, 406190 <ferror@plt+0x4b20>
  406118:	add	x2, x2, #0x1
  40611c:	cmp	x2, #0x7ff
  406120:	b.eq	40615c <ferror@plt+0x4aec>  // b.none
  406124:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  406128:	and	x1, x3, x1, lsr #3
  40612c:	b	4061a4 <ferror@plt+0x4b34>
  406130:	add	x5, x1, #0x8
  406134:	cmp	w4, #0x0
  406138:	csel	x1, x5, x1, eq  // eq = none
  40613c:	b	40610c <ferror@plt+0x4a9c>
  406140:	add	x5, x1, #0x8
  406144:	cmp	w4, #0x0
  406148:	csel	x1, x5, x1, ne  // ne = any
  40614c:	b	40610c <ferror@plt+0x4a9c>
  406150:	mov	w0, #0x0                   	// #0
  406154:	mov	x2, #0x0                   	// #0
  406158:	b	406110 <ferror@plt+0x4aa0>
  40615c:	ands	x1, x3, #0xc00000
  406160:	b.eq	406188 <ferror@plt+0x4b18>  // b.none
  406164:	cmp	x1, #0x400, lsl #12
  406168:	csinc	w3, w4, wzr, eq  // eq = none
  40616c:	cbz	w3, 4061cc <ferror@plt+0x4b5c>
  406170:	cmp	x1, #0x800, lsl #12
  406174:	csel	w3, w4, wzr, eq  // eq = none
  406178:	cmp	w3, #0x0
  40617c:	csetm	x1, eq  // eq = none
  406180:	mov	x3, #0x7fe                 	// #2046
  406184:	csel	x2, x2, x3, ne  // ne = any
  406188:	mov	w3, #0x14                  	// #20
  40618c:	orr	w0, w0, w3
  406190:	lsr	x1, x1, #3
  406194:	cmp	x2, #0x7ff
  406198:	orr	x3, x1, #0x8000000000000
  40619c:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4061a0:	csel	x1, x3, x1, ne  // ne = any
  4061a4:	mov	x3, #0x0                   	// #0
  4061a8:	bfxil	x3, x1, #0, #52
  4061ac:	bfi	x3, x2, #52, #11
  4061b0:	bfi	x3, x4, #63, #1
  4061b4:	fmov	d8, x3
  4061b8:	cbnz	w0, 4061d4 <ferror@plt+0x4b64>
  4061bc:	fmov	d0, d8
  4061c0:	ldr	d8, [sp, #16]
  4061c4:	ldp	x29, x30, [sp], #48
  4061c8:	ret
  4061cc:	mov	x1, #0x0                   	// #0
  4061d0:	b	406188 <ferror@plt+0x4b18>
  4061d4:	bl	406234 <ferror@plt+0x4bc4>
  4061d8:	b	4061bc <ferror@plt+0x4b4c>
  4061dc:	mov	w0, #0x14                  	// #20
  4061e0:	mov	x2, #0x7ff                 	// #2047
  4061e4:	mov	x1, #0x0                   	// #0
  4061e8:	b	406114 <ferror@plt+0x4aa4>
  4061ec:	mov	w0, #0x14                  	// #20
  4061f0:	b	4061e0 <ferror@plt+0x4b70>
  4061f4:	mov	w0, #0x14                  	// #20
  4061f8:	b	4061e0 <ferror@plt+0x4b70>
  4061fc:	mov	w0, #0x0                   	// #0
  406200:	b	4061e0 <ferror@plt+0x4b70>
  406204:	mov	x1, #0x1                   	// #1
  406208:	mov	x2, #0x0                   	// #0
  40620c:	mov	w0, #0x0                   	// #0
  406210:	b	405fcc <ferror@plt+0x495c>
  406214:	tbnz	w3, #11, 406150 <ferror@plt+0x4ae0>
  406218:	mov	x2, #0x0                   	// #0
  40621c:	mov	w0, #0x0                   	// #0
  406220:	b	406114 <ferror@plt+0x4aa4>
  406224:	cbnz	x1, 406214 <ferror@plt+0x4ba4>
  406228:	mov	x2, #0x0                   	// #0
  40622c:	mov	w0, #0x0                   	// #0
  406230:	b	406114 <ferror@plt+0x4aa4>
  406234:	tbz	w0, #0, 406244 <ferror@plt+0x4bd4>
  406238:	movi	v1.2s, #0x0
  40623c:	fdiv	s0, s1, s1
  406240:	mrs	x1, fpsr
  406244:	tbz	w0, #1, 406258 <ferror@plt+0x4be8>
  406248:	fmov	s1, #1.000000000000000000e+00
  40624c:	movi	v2.2s, #0x0
  406250:	fdiv	s0, s1, s2
  406254:	mrs	x1, fpsr
  406258:	tbz	w0, #2, 406278 <ferror@plt+0x4c08>
  40625c:	mov	w1, #0x7f7fffff            	// #2139095039
  406260:	fmov	s1, w1
  406264:	mov	w1, #0xc5ae                	// #50606
  406268:	movk	w1, #0x749d, lsl #16
  40626c:	fmov	s2, w1
  406270:	fadd	s0, s1, s2
  406274:	mrs	x1, fpsr
  406278:	tbz	w0, #3, 406288 <ferror@plt+0x4c18>
  40627c:	movi	v1.2s, #0x80, lsl #16
  406280:	fmul	s0, s1, s1
  406284:	mrs	x1, fpsr
  406288:	tbz	w0, #4, 4062a0 <ferror@plt+0x4c30>
  40628c:	mov	w0, #0x7f7fffff            	// #2139095039
  406290:	fmov	s1, w0
  406294:	fmov	s2, #1.000000000000000000e+00
  406298:	fsub	s0, s1, s2
  40629c:	mrs	x0, fpsr
  4062a0:	ret
  4062a4:	nop
  4062a8:	stp	x29, x30, [sp, #-64]!
  4062ac:	mov	x29, sp
  4062b0:	stp	x19, x20, [sp, #16]
  4062b4:	adrp	x20, 417000 <ferror@plt+0x15990>
  4062b8:	add	x20, x20, #0xdd0
  4062bc:	stp	x21, x22, [sp, #32]
  4062c0:	adrp	x21, 417000 <ferror@plt+0x15990>
  4062c4:	add	x21, x21, #0xdc8
  4062c8:	sub	x20, x20, x21
  4062cc:	mov	w22, w0
  4062d0:	stp	x23, x24, [sp, #48]
  4062d4:	mov	x23, x1
  4062d8:	mov	x24, x2
  4062dc:	bl	4013b0 <_exit@plt-0x40>
  4062e0:	cmp	xzr, x20, asr #3
  4062e4:	b.eq	406310 <ferror@plt+0x4ca0>  // b.none
  4062e8:	asr	x20, x20, #3
  4062ec:	mov	x19, #0x0                   	// #0
  4062f0:	ldr	x3, [x21, x19, lsl #3]
  4062f4:	mov	x2, x24
  4062f8:	add	x19, x19, #0x1
  4062fc:	mov	x1, x23
  406300:	mov	w0, w22
  406304:	blr	x3
  406308:	cmp	x20, x19
  40630c:	b.ne	4062f0 <ferror@plt+0x4c80>  // b.any
  406310:	ldp	x19, x20, [sp, #16]
  406314:	ldp	x21, x22, [sp, #32]
  406318:	ldp	x23, x24, [sp, #48]
  40631c:	ldp	x29, x30, [sp], #64
  406320:	ret
  406324:	nop
  406328:	ret
  40632c:	nop
  406330:	adrp	x2, 418000 <ferror@plt+0x16990>
  406334:	mov	x1, #0x0                   	// #0
  406338:	ldr	x2, [x2, #336]
  40633c:	b	401480 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406340 <.fini>:
  406340:	stp	x29, x30, [sp, #-16]!
  406344:	mov	x29, sp
  406348:	ldp	x29, x30, [sp], #16
  40634c:	ret
