Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 16 22:11:59 2021
| Host         : DESKTOP-QGPIJ3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Hex_Editor_wrapper_timing_summary_routed.rpt -pb Hex_Editor_wrapper_timing_summary_routed.pb -rpx Hex_Editor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Hex_Editor_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.201        0.000                      0                14660        0.195        0.000                      0                14660        2.000        0.000                       0                  4919  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
Hex_Editor_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_Hex_Editor_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_Hex_Editor_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Hex_Editor_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_Hex_Editor_clk_wiz_0_0         18.406        0.000                      0                14549        0.195        0.000                      0                14549       19.500        0.000                       0                  4857  
  clkfbout_Hex_Editor_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                4.461        0.000                      0                  111        0.251        0.000                      0                  111        3.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                      clk_out1_Hex_Editor_clk_wiz_0_0        1.201        0.000                      0                    3        0.740        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Hex_Editor_i/clk_wiz_0/inst/clk_in1
  To Clock:  Hex_Editor_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Hex_Editor_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Hex_Editor_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Hex_Editor_clk_wiz_0_0
  To Clock:  clk_out1_Hex_Editor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.406ns  (required time - arrival time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.323ns  (logic 1.981ns (9.290%)  route 19.342ns (90.710%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.723     1.726    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/Q
                         net (fo=1210, routed)       15.434    17.678    Hex_Editor_i/ScreenBufferMem_0/inst/iAddrA[1]
    SLICE_X100Y94        LUT6 (Prop_lut6_I2_O)        0.124    17.802 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[6]_i_154/O
                         net (fo=1, routed)           0.000    17.802    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[6]_i_154_n_0
    SLICE_X100Y94        MUXF7 (Prop_muxf7_I1_O)      0.214    18.016 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]_i_72/O
                         net (fo=1, routed)           0.000    18.016    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]_i_72_n_0
    SLICE_X100Y94        MUXF8 (Prop_muxf8_I1_O)      0.088    18.104 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]_i_27/O
                         net (fo=1, routed)           1.550    19.654    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]_i_27_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.319    19.973 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[6]_i_11/O
                         net (fo=1, routed)           0.000    19.973    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[6]_i_11_n_0
    SLICE_X98Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    20.182 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]_i_4/O
                         net (fo=1, routed)           2.358    22.540    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]_i_4_n_0
    SLICE_X84Y53         LUT6 (Prop_lut6_I0_O)        0.297    22.837 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[6]_i_2/O
                         net (fo=1, routed)           0.000    22.837    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[6]_i_2_n_0
    SLICE_X84Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    23.049 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    23.049    Hex_Editor_i/ScreenBufferMem_0/inst/rMem[6]
    SLICE_X84Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.549    41.552    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X84Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]/C
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.160    41.391    
    SLICE_X84Y53         FDRE (Setup_fdre_C_D)        0.064    41.455    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[6]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -23.049    
  -------------------------------------------------------------------
                         slack                                 18.406    

Slack (MET) :             18.451ns  (required time - arrival time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.279ns  (logic 2.088ns (9.813%)  route 19.191ns (90.187%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.723     1.726    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/Q
                         net (fo=1210, routed)       15.979    18.223    Hex_Editor_i/ScreenBufferMem_0/inst/iAddrA[1]
    SLICE_X93Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.347 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[8]_i_204/O
                         net (fo=1, routed)           0.000    18.347    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[8]_i_204_n_0
    SLICE_X93Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    18.592 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]_i_97/O
                         net (fo=1, routed)           0.000    18.592    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]_i_97_n_0
    SLICE_X93Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    18.696 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]_i_40/O
                         net (fo=1, routed)           1.547    20.243    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]_i_40_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I1_O)        0.316    20.559 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[8]_i_14/O
                         net (fo=1, routed)           0.000    20.559    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[8]_i_14_n_0
    SLICE_X84Y78         MUXF7 (Prop_muxf7_I1_O)      0.245    20.804 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]_i_5/O
                         net (fo=1, routed)           1.664    22.469    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]_i_5_n_0
    SLICE_X84Y53         LUT6 (Prop_lut6_I1_O)        0.298    22.767 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[8]_i_2/O
                         net (fo=1, routed)           0.000    22.767    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[8]_i_2_n_0
    SLICE_X84Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    23.005 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    23.005    Hex_Editor_i/ScreenBufferMem_0/inst/rMem[8]
    SLICE_X84Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.549    41.552    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X84Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]/C
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.160    41.391    
    SLICE_X84Y53         FDRE (Setup_fdre_C_D)        0.064    41.455    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[8]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -23.005    
  -------------------------------------------------------------------
                         slack                                 18.451    

Slack (MET) :             18.462ns  (required time - arrival time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.316ns  (logic 2.026ns (9.505%)  route 19.290ns (90.495%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.723     1.726    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/Q
                         net (fo=1210, routed)       15.945    18.189    Hex_Editor_i/ScreenBufferMem_0/inst/iAddrA[1]
    SLICE_X93Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.313 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[5]_i_206/O
                         net (fo=1, routed)           0.000    18.313    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[5]_i_206_n_0
    SLICE_X93Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    18.530 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]_i_98/O
                         net (fo=1, routed)           0.000    18.530    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]_i_98_n_0
    SLICE_X93Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    18.624 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]_i_40/O
                         net (fo=1, routed)           1.692    20.316    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]_i_40_n_0
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.316    20.632 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[5]_i_14/O
                         net (fo=1, routed)           0.000    20.632    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[5]_i_14_n_0
    SLICE_X83Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    20.849 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]_i_5/O
                         net (fo=1, routed)           1.653    22.502    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]_i_5_n_0
    SLICE_X86Y53         LUT6 (Prop_lut6_I1_O)        0.299    22.801 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[5]_i_2/O
                         net (fo=1, routed)           0.000    22.801    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[5]_i_2_n_0
    SLICE_X86Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    23.042 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    23.042    Hex_Editor_i/ScreenBufferMem_0/inst/rMem[5]
    SLICE_X86Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.549    41.552    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]/C
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.160    41.391    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.113    41.504    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[5]
  -------------------------------------------------------------------
                         required time                         41.504    
                         arrival time                         -23.042    
  -------------------------------------------------------------------
                         slack                                 18.462    

Slack (MET) :             18.953ns  (required time - arrival time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.827ns  (logic 2.059ns (9.886%)  route 18.768ns (90.114%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.553 - 40.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.723     1.726    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/Q
                         net (fo=1210, routed)       15.790    18.034    Hex_Editor_i/ScreenBufferMem_0/inst/iAddrA[1]
    SLICE_X93Y95         LUT6 (Prop_lut6_I2_O)        0.124    18.158 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[9]_i_204/O
                         net (fo=1, routed)           0.000    18.158    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[9]_i_204_n_0
    SLICE_X93Y95         MUXF7 (Prop_muxf7_I1_O)      0.245    18.403 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]_i_97/O
                         net (fo=1, routed)           0.000    18.403    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]_i_97_n_0
    SLICE_X93Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    18.507 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]_i_40/O
                         net (fo=1, routed)           1.316    19.822    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]_i_40_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I1_O)        0.316    20.138 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[9]_i_14/O
                         net (fo=1, routed)           0.000    20.138    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[9]_i_14_n_0
    SLICE_X82Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    20.352 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]_i_5/O
                         net (fo=1, routed)           1.663    22.015    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]_i_5_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I1_O)        0.297    22.312 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[9]_i_2/O
                         net (fo=1, routed)           0.000    22.312    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[9]_i_2_n_0
    SLICE_X82Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    22.553 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    22.553    Hex_Editor_i/ScreenBufferMem_0/inst/rMem[9]
    SLICE_X82Y52         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.550    41.553    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y52         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]/C
                         clock pessimism              0.000    41.553    
                         clock uncertainty           -0.160    41.392    
    SLICE_X82Y52         FDRE (Setup_fdre_C_D)        0.113    41.505    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[9]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                 18.953    

Slack (MET) :             19.207ns  (required time - arrival time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.522ns  (logic 2.061ns (10.043%)  route 18.461ns (89.957%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.723     1.726    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/Q
                         net (fo=1210, routed)       15.709    17.953    Hex_Editor_i/ScreenBufferMem_0/inst/iAddrA[1]
    SLICE_X84Y95         LUT6 (Prop_lut6_I2_O)        0.124    18.077 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[4]_i_200/O
                         net (fo=1, routed)           0.000    18.077    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[4]_i_200_n_0
    SLICE_X84Y95         MUXF7 (Prop_muxf7_I1_O)      0.245    18.322 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]_i_95/O
                         net (fo=1, routed)           0.000    18.322    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]_i_95_n_0
    SLICE_X84Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    18.426 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]_i_39/O
                         net (fo=1, routed)           1.340    19.766    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]_i_39_n_0
    SLICE_X84Y79         LUT6 (Prop_lut6_I0_O)        0.316    20.082 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[4]_i_14/O
                         net (fo=1, routed)           0.000    20.082    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[4]_i_14_n_0
    SLICE_X84Y79         MUXF7 (Prop_muxf7_I1_O)      0.217    20.299 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]_i_5/O
                         net (fo=1, routed)           1.412    21.711    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]_i_5_n_0
    SLICE_X83Y53         LUT6 (Prop_lut6_I1_O)        0.299    22.010 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[4]_i_2/O
                         net (fo=1, routed)           0.000    22.010    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[4]_i_2_n_0
    SLICE_X83Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    22.248 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    22.248    Hex_Editor_i/ScreenBufferMem_0/inst/rMem[4]
    SLICE_X83Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.549    41.552    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]/C
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.160    41.391    
    SLICE_X83Y53         FDRE (Setup_fdre_C_D)        0.064    41.455    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[4]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -22.248    
  -------------------------------------------------------------------
                         slack                                 19.207    

Slack (MET) :             19.527ns  (required time - arrival time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.252ns  (logic 2.048ns (10.112%)  route 18.204ns (89.888%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.553 - 40.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.723     1.726    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/Q
                         net (fo=1210, routed)       15.412    17.656    Hex_Editor_i/ScreenBufferMem_0/inst/iAddrA[1]
    SLICE_X101Y95        LUT6 (Prop_lut6_I2_O)        0.124    17.780 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[7]_i_151/O
                         net (fo=1, routed)           0.000    17.780    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[7]_i_151_n_0
    SLICE_X101Y95        MUXF7 (Prop_muxf7_I0_O)      0.238    18.018 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]_i_71/O
                         net (fo=1, routed)           0.000    18.018    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]_i_71_n_0
    SLICE_X101Y95        MUXF8 (Prop_muxf8_I0_O)      0.104    18.122 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]_i_27/O
                         net (fo=1, routed)           1.088    19.210    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]_i_27_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.316    19.526 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[7]_i_11/O
                         net (fo=1, routed)           0.000    19.526    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[7]_i_11_n_0
    SLICE_X98Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    19.767 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]_i_4/O
                         net (fo=1, routed)           1.705    21.471    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]_i_4_n_0
    SLICE_X82Y52         LUT6 (Prop_lut6_I0_O)        0.298    21.769 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[7]_i_2/O
                         net (fo=1, routed)           0.000    21.769    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[7]_i_2_n_0
    SLICE_X82Y52         MUXF7 (Prop_muxf7_I0_O)      0.209    21.978 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    21.978    Hex_Editor_i/ScreenBufferMem_0/inst/rMem[7]
    SLICE_X82Y52         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.550    41.553    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y52         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]/C
                         clock pessimism              0.000    41.553    
                         clock uncertainty           -0.160    41.392    
    SLICE_X82Y52         FDRE (Setup_fdre_C_D)        0.113    41.505    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[7]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                         -21.978    
  -------------------------------------------------------------------
                         slack                                 19.527    

Slack (MET) :             19.658ns  (required time - arrival time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.072ns  (logic 2.018ns (10.054%)  route 18.054ns (89.946%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.723     1.726    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/Q
                         net (fo=1210, routed)       15.094    17.338    Hex_Editor_i/ScreenBufferMem_0/inst/iAddrA[1]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.124    17.462 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[10]_i_151/O
                         net (fo=1, routed)           0.000    17.462    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[10]_i_151_n_0
    SLICE_X104Y95        MUXF7 (Prop_muxf7_I0_O)      0.241    17.703 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]_i_71/O
                         net (fo=1, routed)           0.000    17.703    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]_i_71_n_0
    SLICE_X104Y95        MUXF8 (Prop_muxf8_I0_O)      0.098    17.801 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]_i_27/O
                         net (fo=1, routed)           1.064    18.865    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]_i_27_n_0
    SLICE_X98Y80         LUT6 (Prop_lut6_I0_O)        0.319    19.184 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[10]_i_11/O
                         net (fo=1, routed)           0.000    19.184    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[10]_i_11_n_0
    SLICE_X98Y80         MUXF7 (Prop_muxf7_I0_O)      0.209    19.393 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]_i_4/O
                         net (fo=1, routed)           1.895    21.289    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]_i_4_n_0
    SLICE_X83Y53         LUT6 (Prop_lut6_I0_O)        0.297    21.586 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[10]_i_2/O
                         net (fo=1, routed)           0.000    21.586    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[10]_i_2_n_0
    SLICE_X83Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    21.798 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    21.798    Hex_Editor_i/ScreenBufferMem_0/inst/rMem[10]
    SLICE_X83Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.549    41.552    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]/C
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.160    41.391    
    SLICE_X83Y53         FDRE (Setup_fdre_C_D)        0.064    41.455    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[10]
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -21.798    
  -------------------------------------------------------------------
                         slack                                 19.658    

Slack (MET) :             19.663ns  (required time - arrival time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.116ns  (logic 2.015ns (10.017%)  route 18.101ns (89.983%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.723     1.726    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[5]/Q
                         net (fo=1210, routed)       14.906    17.150    Hex_Editor_i/ScreenBufferMem_0/inst/iAddrA[1]
    SLICE_X103Y94        LUT6 (Prop_lut6_I2_O)        0.124    17.274 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[11]_i_152/O
                         net (fo=1, routed)           0.000    17.274    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[11]_i_152_n_0
    SLICE_X103Y94        MUXF7 (Prop_muxf7_I0_O)      0.238    17.512 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]_i_72/O
                         net (fo=1, routed)           0.000    17.512    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]_i_72_n_0
    SLICE_X103Y94        MUXF8 (Prop_muxf8_I0_O)      0.104    17.616 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]_i_28/O
                         net (fo=1, routed)           1.433    19.049    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]_i_28_n_0
    SLICE_X96Y79         LUT6 (Prop_lut6_I0_O)        0.316    19.365 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[11]_i_11/O
                         net (fo=1, routed)           0.000    19.365    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[11]_i_11_n_0
    SLICE_X96Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    19.574 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]_i_4/O
                         net (fo=1, routed)           1.762    21.336    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]_i_4_n_0
    SLICE_X86Y53         LUT6 (Prop_lut6_I0_O)        0.297    21.633 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[11]_i_2/O
                         net (fo=1, routed)           0.000    21.633    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA[11]_i_2_n_0
    SLICE_X86Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    21.842 r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    21.842    Hex_Editor_i/ScreenBufferMem_0/inst/rMem[11]
    SLICE_X86Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.549    41.552    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X86Y53         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]/C
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.160    41.391    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.113    41.504    Hex_Editor_i/ScreenBufferMem_0/inst/rDataA_reg[11]
  -------------------------------------------------------------------
                         required time                         41.504    
                         arrival time                         -21.842    
  -------------------------------------------------------------------
                         slack                                 19.663    

Slack (MET) :             23.102ns  (required time - arrival time)
  Source:                 Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[343][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.542ns  (logic 0.518ns (3.131%)  route 16.024ns (96.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 41.544 - 40.000 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.784     1.787    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X104Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.518     2.305 r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[5]/Q
                         net (fo=604, routed)        16.024    18.329    Hex_Editor_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X64Y88         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[343][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.541    41.544    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y88         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[343][5]/C
                         clock pessimism              0.114    41.658    
                         clock uncertainty           -0.160    41.498    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)       -0.067    41.431    Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[343][5]
  -------------------------------------------------------------------
                         required time                         41.431    
                         arrival time                         -18.329    
  -------------------------------------------------------------------
                         slack                                 23.102    

Slack (MET) :             23.297ns  (required time - arrival time)
  Source:                 Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[341][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.347ns  (logic 0.518ns (3.169%)  route 15.829ns (96.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 41.544 - 40.000 ) 
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.806     1.806    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.784     1.787    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X104Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.518     2.305 r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[5]/Q
                         net (fo=604, routed)        15.829    18.134    Hex_Editor_i/ScreenBufferMem_0/inst/iDataB[5]
    SLICE_X65Y88         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[341][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.541    41.544    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y88         FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[341][5]/C
                         clock pessimism              0.114    41.658    
                         clock uncertainty           -0.160    41.498    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)       -0.067    41.431    Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[341][5]
  -------------------------------------------------------------------
                         required time                         41.431    
                         arrival time                         -18.134    
  -------------------------------------------------------------------
                         slack                                 23.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.634     0.636    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/Q
                         net (fo=10, routed)          0.142     0.919    Hex_Editor_i/num_capture_4bit_0/inst/rFSM_Current[1]
    SLICE_X108Y87        LUT5 (Prop_lut5_I1_O)        0.045     0.964 r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr[9]_i_1/O
                         net (fo=1, routed)           0.000     0.964    Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr[9]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.903     0.905    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X108Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[9]/C
                         clock pessimism             -0.256     0.649    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120     0.769    Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[403][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.357%)  route 0.163ns (53.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.607     0.609    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X105Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141     0.750 r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[11]/Q
                         net (fo=602, routed)         0.163     0.913    Hex_Editor_i/ScreenBufferMem_0/inst/iDataB[11]
    SLICE_X103Y87        FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[403][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.876     0.878    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X103Y87        FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[403][11]/C
                         clock pessimism             -0.234     0.644    
    SLICE_X103Y87        FDRE (Hold_fdre_C_D)         0.070     0.714    Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[403][11]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.806%)  route 0.156ns (45.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.579     0.581    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X55Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[0]/Q
                         net (fo=14, routed)          0.156     0.877    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/Q[0]
    SLICE_X54Y40         LUT4 (Prop_lut4_I1_O)        0.048     0.925 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.925    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/w_CntHNext[3]
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.847     0.849    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[3]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.131     0.725    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.579     0.581    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X55Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[0]/Q
                         net (fo=14, routed)          0.156     0.877    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/Q[0]
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.922 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.922    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/w_CntHNext[2]
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.847     0.849    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[2]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.120     0.714    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.258%)  route 0.118ns (35.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.579     0.581    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X54Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[2]/Q
                         net (fo=8, routed)           0.118     0.863    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/Q[2]
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.049     0.912 r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.912    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/w_CntHNext[4]
    SLICE_X55Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.847     0.849    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/iClk
    SLICE_X55Y40         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[4]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.104     0.698    Hex_Editor_i/VGA_timings_0/inst/r_CountH_Curr_reg/r_CntHCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/r_CntCurr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/r_CntCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.581     0.583    Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/iClk
    SLICE_X59Y44         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/r_CntCurr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.128     0.711 r  Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/r_CntCurr_reg[1]/Q
                         net (fo=11, routed)          0.083     0.794    Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/Q[1]
    SLICE_X59Y44         LUT3 (Prop_lut3_I0_O)        0.099     0.893 r  Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/r_CntCurr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.893    Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/w_CntNext[2]
    SLICE_X59Y44         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/r_CntCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.850     0.852    Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/iClk
    SLICE_X59Y44         FDRE                                         r  Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/r_CntCurr_reg[2]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X59Y44         FDRE (Hold_fdre_C_D)         0.092     0.675    Hex_Editor_i/VGA_timings_0/inst/r_CountV_Curr_reg/r_CntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[400][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.241%)  route 0.185ns (56.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.607     0.609    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X105Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141     0.750 r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[11]/Q
                         net (fo=602, routed)         0.185     0.935    Hex_Editor_i/ScreenBufferMem_0/inst/iDataB[11]
    SLICE_X102Y88        FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[400][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.878     0.880    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X102Y88        FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[400][11]/C
                         clock pessimism             -0.234     0.646    
    SLICE_X102Y88        FDRE (Hold_fdre_C_D)         0.059     0.705    Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[400][11]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[408][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.796%)  route 0.154ns (52.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.607     0.609    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X105Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDRE (Prop_fdre_C_Q)         0.141     0.750 r  Hex_Editor_i/num_capture_4bit_0/inst/rCntCurr_reg[4]/Q
                         net (fo=602, routed)         0.154     0.904    Hex_Editor_i/ScreenBufferMem_0/inst/iDataB[4]
    SLICE_X105Y88        FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[408][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.879     0.881    Hex_Editor_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y88        FDRE                                         r  Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[408][4]/C
                         clock pessimism             -0.255     0.626    
    SLICE_X105Y88        FDRE (Hold_fdre_C_D)         0.047     0.673    Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[408][4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.922%)  route 0.112ns (33.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.634     0.636    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.128     0.764 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/Q
                         net (fo=9, routed)           0.112     0.876    Hex_Editor_i/num_capture_4bit_0/inst/rFSM_Current[2]
    SLICE_X109Y87        LUT6 (Prop_lut6_I2_O)        0.099     0.975 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     0.975    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[0]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.903     0.905    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/C
                         clock pessimism             -0.269     0.636    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.092     0.728    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Hex_Editor_i/num_capture_4bit_0/inst/rLED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/rLED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.597     0.597    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.636     0.638    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X113Y88        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rLED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  Hex_Editor_i/num_capture_4bit_0/inst/rLED_reg[0]/Q
                         net (fo=5, routed)           0.179     0.958    Hex_Editor_i/num_capture_4bit_0/inst/oLEDs[0]
    SLICE_X113Y88        LUT2 (Prop_lut2_I0_O)        0.042     1.000 r  Hex_Editor_i/num_capture_4bit_0/inst/rLED[1]_i_1/O
                         net (fo=1, routed)           0.000     1.000    Hex_Editor_i/num_capture_4bit_0/inst/p_0_in__0[1]
    SLICE_X113Y88        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rLED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.908     0.910    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X113Y88        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/rLED_reg[1]/C
                         clock pessimism             -0.272     0.638    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.107     0.745    Hex_Editor_i/num_capture_4bit_0/inst/rLED_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Hex_Editor_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y7      Hex_Editor_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y8      Hex_Editor_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X55Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y86     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[339][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y86     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[339][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y86     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[339][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y86     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[339][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y85     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[340][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y85     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[340][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y85     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[340][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y85     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[340][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y86     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[343][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y86     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[343][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y53     Hex_Editor_i/ScreenBufferMem_0/inst/rMem_reg[101][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Hex_Editor_clk_wiz_0_0
  To Clock:  clkfbout_Hex_Editor_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Hex_Editor_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    Hex_Editor_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.996ns (33.691%)  route 1.960ns (66.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.861     5.935    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.310    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X109Y90        LUT4 (Prop_lut4_I2_O)        0.152     7.462 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.409     7.870    Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.326     8.196 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.695     8.891    Hex_Editor_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y93        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    13.447    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y93        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X108Y93        FDRE (Setup_fdre_C_R)       -0.524    13.352    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.996ns (33.691%)  route 1.960ns (66.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.861     5.935    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.310    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X109Y90        LUT4 (Prop_lut4_I2_O)        0.152     7.462 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.409     7.870    Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.326     8.196 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.695     8.891    Hex_Editor_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y93        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.683    13.447    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y93        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.464    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X108Y93        FDRE (Setup_fdre_C_R)       -0.524    13.352    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.766ns (26.036%)  route 2.176ns (73.964%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.863     5.937    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.518     6.455 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.312    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]
    SLICE_X113Y90        LUT4 (Prop_lut4_I2_O)        0.124     7.436 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.665     8.101    Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.654     8.879    Hex_Editor_i/Debounce_Switch_2/inst/p_0_in
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.684    13.448    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[4]/C
                         clock pessimism              0.488    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y90        FDRE (Setup_fdre_C_R)       -0.524    13.377    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.766ns (26.036%)  route 2.176ns (73.964%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.863     5.937    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.518     6.455 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.312    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]
    SLICE_X113Y90        LUT4 (Prop_lut4_I2_O)        0.124     7.436 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.665     8.101    Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.654     8.879    Hex_Editor_i/Debounce_Switch_2/inst/p_0_in
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.684    13.448    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[5]/C
                         clock pessimism              0.488    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y90        FDRE (Setup_fdre_C_R)       -0.524    13.377    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.766ns (26.036%)  route 2.176ns (73.964%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.863     5.937    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.518     6.455 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.312    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]
    SLICE_X113Y90        LUT4 (Prop_lut4_I2_O)        0.124     7.436 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.665     8.101    Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.654     8.879    Hex_Editor_i/Debounce_Switch_2/inst/p_0_in
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.684    13.448    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
                         clock pessimism              0.488    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y90        FDRE (Setup_fdre_C_R)       -0.524    13.377    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.766ns (26.036%)  route 2.176ns (73.964%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.863     5.937    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.518     6.455 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.312    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]
    SLICE_X113Y90        LUT4 (Prop_lut4_I2_O)        0.124     7.436 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.665     8.101    Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_4_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.654     8.879    Hex_Editor_i/Debounce_Switch_2/inst/p_0_in
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.684    13.448    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[7]/C
                         clock pessimism              0.488    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y90        FDRE (Setup_fdre_C_R)       -0.524    13.377    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.996ns (34.217%)  route 1.915ns (65.783%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.861     5.935    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.310    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X109Y90        LUT4 (Prop_lut4_I2_O)        0.152     7.462 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.409     7.870    Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.326     8.196 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.649     8.846    Hex_Editor_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.682    13.446    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y91        FDRE (Setup_fdre_C_R)       -0.524    13.351    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.996ns (34.217%)  route 1.915ns (65.783%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.861     5.935    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.310    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X109Y90        LUT4 (Prop_lut4_I2_O)        0.152     7.462 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.409     7.870    Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.326     8.196 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.649     8.846    Hex_Editor_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.682    13.446    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y91        FDRE (Setup_fdre_C_R)       -0.524    13.351    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.996ns (34.217%)  route 1.915ns (65.783%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.861     5.935    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.310    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X109Y90        LUT4 (Prop_lut4_I2_O)        0.152     7.462 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.409     7.870    Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.326     8.196 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.649     8.846    Hex_Editor_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.682    13.446    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[8]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y91        FDRE (Setup_fdre_C_R)       -0.524    13.351    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.996ns (34.217%)  route 1.915ns (65.783%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.861     5.935    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.857     7.310    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X109Y90        LUT4 (Prop_lut4_I2_O)        0.152     7.462 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.409     7.870    Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I5_O)        0.326     8.196 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.649     8.846    Hex_Editor_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.682    13.446    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X108Y91        FDRE (Setup_fdre_C_R)       -0.524    13.351    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_1/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.635     1.721    Hex_Editor_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X110Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062     1.924    Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[9]
    SLICE_X111Y91        LUT4 (Prop_lut4_I0_O)        0.045     1.969 r  Hex_Editor_i/Debounce_Switch_1/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063     2.032    Hex_Editor_i/Debounce_Switch_1/inst/r_State_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.045     2.077 r  Hex_Editor_i/Debounce_Switch_1/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000     2.077    Hex_Editor_i/Debounce_Switch_1/inst/r_State_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_1/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.249    Hex_Editor_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_1/inst/r_State_reg/C
                         clock pessimism             -0.515     1.734    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.091     1.825    Hex_Editor_i/Debounce_Switch_1/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.720    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     2.010    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.120 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.120    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_5
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.904     2.246    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.134     1.854    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.635     1.721    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     2.011    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[10]
    SLICE_X112Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.121    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_5
    SLICE_X112Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.249    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[10]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.134     1.855    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.720    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.126     2.010    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X108Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.120 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.120    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.904     2.246    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.134     1.854    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.635     1.721    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.126     2.011    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]
    SLICE_X112Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.121    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.249    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.134     1.855    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.720    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y89        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.127     2.011    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[2]
    SLICE_X112Y89        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.121    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2_n_5
    SLICE_X112Y89        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.906     2.248    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y89        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[2]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X112Y89        FDRE (Hold_fdre_C_D)         0.134     1.854    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.254ns (67.257%)  route 0.124ns (32.743%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.720    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.060     1.944    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]
    SLICE_X109Y91        LUT4 (Prop_lut4_I0_O)        0.045     1.989 r  Hex_Editor_i/Debounce_Switch_0/inst/r_State_i_4/O
                         net (fo=2, routed)           0.064     2.053    Hex_Editor_i/Debounce_Switch_0/inst/r_State_i_4_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I3_O)        0.045     2.098 r  Hex_Editor_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000     2.098    Hex_Editor_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X109Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.904     2.246    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X109Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/C
                         clock pessimism             -0.513     1.733    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.091     1.824    Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.720    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y92        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.137     2.021    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]
    SLICE_X108Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.131 r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.131    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_5
    SLICE_X108Y92        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.904     2.246    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y92        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X108Y92        FDRE (Hold_fdre_C_D)         0.134     1.854    Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.635     1.721    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[14]/Q
                         net (fo=3, routed)           0.137     2.022    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[14]
    SLICE_X112Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.132 r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.132    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[12]_i_1_n_5
    SLICE_X112Y92        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.249    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X112Y92        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.134     1.855    Hex_Editor_i/Debounce_Switch_2/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.635     1.721    Hex_Editor_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X110Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.995    Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[10]
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.106 r  Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.106    Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[8]_i_1_n_5
    SLICE_X110Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.249    Hex_Editor_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X110Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X110Y91        FDRE (Hold_fdre_C_D)         0.105     1.826    Hex_Editor_i/Debounce_Switch_1/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y89   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y93   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y93   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y89   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y89   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y91   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y93   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y93   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y93   Hex_Editor_i/Debounce_Switch_0/inst/r_Count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_Hex_Editor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        2.217ns  (logic 0.730ns (32.933%)  route 1.487ns (67.067%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 41.685 - 40.000 ) 
    Source Clock Delay      (SCD):    5.936ns = ( 37.936 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    35.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.862    37.936    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X109Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.456    38.392 f  Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=5, routed)           0.912    39.303    Hex_Editor_i/num_capture_4bit_0/inst/iPush
    SLICE_X109Y87        LUT6 (Prop_lut6_I3_O)        0.124    39.427 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[2]_i_2/O
                         net (fo=1, routed)           0.575    40.002    Hex_Editor_i/num_capture_4bit_0/inst/wFSM_Next[2]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.150    40.152 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[2]_i_1/O
                         net (fo=1, routed)           0.000    40.152    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[2]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.682    41.685    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/C
                         clock pessimism              0.000    41.685    
                         clock uncertainty           -0.406    41.279    
    SLICE_X109Y87        FDRE (Setup_fdre_C_D)        0.075    41.354    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         41.354    
                         arrival time                         -40.152    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        2.063ns  (logic 0.704ns (34.121%)  route 1.359ns (65.879%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 41.685 - 40.000 ) 
    Source Clock Delay      (SCD):    5.936ns = ( 37.936 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    35.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.862    37.936    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X109Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.456    38.392 r  Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=5, routed)           0.909    39.300    Hex_Editor_i/num_capture_4bit_0/inst/iPush
    SLICE_X109Y87        LUT6 (Prop_lut6_I2_O)        0.124    39.424 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[1]_i_2/O
                         net (fo=1, routed)           0.451    39.875    Hex_Editor_i/num_capture_4bit_0/inst/wFSM_Next[1]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.124    39.999 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[1]_i_1/O
                         net (fo=1, routed)           0.000    39.999    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[1]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.682    41.685    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/C
                         clock pessimism              0.000    41.685    
                         clock uncertainty           -0.406    41.279    
    SLICE_X109Y87        FDRE (Setup_fdre_C_D)        0.029    41.308    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         41.308    
                         arrival time                         -39.999    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 Hex_Editor_i/Debounce_Switch_1/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        1.362ns  (logic 0.580ns (42.576%)  route 0.782ns (57.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 41.685 - 40.000 ) 
    Source Clock Delay      (SCD):    5.938ns = ( 37.938 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  iClk (IN)
                         net (fo=0)                   0.000    32.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    33.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    35.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.864    37.938    Hex_Editor_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_1/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    38.394 r  Hex_Editor_i/Debounce_Switch_1/inst/r_State_reg/Q
                         net (fo=5, routed)           0.782    39.176    Hex_Editor_i/num_capture_4bit_0/inst/iStop
    SLICE_X109Y87        LUT6 (Prop_lut6_I3_O)        0.124    39.300 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[0]_i_1/O
                         net (fo=1, routed)           0.000    39.300    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[0]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.612    41.612    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    38.187 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.912    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        1.682    41.685    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/C
                         clock pessimism              0.000    41.685    
                         clock uncertainty           -0.406    41.279    
    SLICE_X109Y87        FDRE (Setup_fdre_C_D)        0.031    41.310    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         41.310    
                         arrival time                         -39.300    
  -------------------------------------------------------------------
                         slack                                  2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.981%)  route 0.237ns (56.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.720    Hex_Editor_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X109Y91        FDRE                                         r  Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  Hex_Editor_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=5, routed)           0.237     2.098    Hex_Editor_i/num_capture_4bit_0/inst/iPush
    SLICE_X109Y87        LUT6 (Prop_lut6_I1_O)        0.045     2.143 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.143    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[0]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.903     0.905    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.406     1.311    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.092     1.403    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.238%)  route 0.358ns (60.762%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.635     1.721    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X113Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  Hex_Editor_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=4, routed)           0.215     2.077    Hex_Editor_i/num_capture_4bit_0/inst/iSpace
    SLICE_X109Y87        LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[1]_i_2/O
                         net (fo=1, routed)           0.143     2.265    Hex_Editor_i/num_capture_4bit_0/inst/wFSM_Next[1]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.045     2.310 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.310    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[1]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.903     0.905    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.406     1.311    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.091     1.402    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 Hex_Editor_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Hex_Editor_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Hex_Editor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Hex_Editor_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.232ns (36.185%)  route 0.409ns (63.815%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.635     1.721    Hex_Editor_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X113Y90        FDRE                                         r  Hex_Editor_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  Hex_Editor_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=4, routed)           0.218     2.080    Hex_Editor_i/num_capture_4bit_0/inst/iSpace
    SLICE_X109Y87        LUT6 (Prop_lut6_I0_O)        0.045     2.125 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[2]_i_2/O
                         net (fo=1, routed)           0.191     2.316    Hex_Editor_i/num_capture_4bit_0/inst/wFSM_Next[2]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.046     2.362 r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.362    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current[2]_i_1_n_0
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Hex_Editor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  iClk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     0.864    Hex_Editor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Hex_Editor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Hex_Editor_i/clk_wiz_0/inst/clk_out1_Hex_Editor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Hex_Editor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4855, routed)        0.903     0.905    Hex_Editor_i/num_capture_4bit_0/inst/iClk
    SLICE_X109Y87        FDRE                                         r  Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]/C
                         clock pessimism              0.000     0.905    
                         clock uncertainty            0.406     1.311    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.107     1.418    Hex_Editor_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.944    





