
# ---------------------------------------------------------------------------
# Pin definitions
# ---------------------------------------------------------------------------


#===============================================================================
#                            Clocks & system signals
#===============================================================================

#
# Presume the clocks have 300ps of jitter to force place&route to allow more margin on timing
#
set_system_jitter 0.300

#
# 200 Mhz init clock
#
#set_property -dict {PACKAGE_PIN G17  IOSTANDARD LVCMOS18}   [get_ports init_clk]
#create_clock -period 5.000 -name sysclk200                  [get_ports init_clk]
#set_clock_groups -name group_sysclk200 -asynchronous -group [get_clocks sysclk200]



#
# PCIe endpoint refclk
#
set_property -dict {PACKAGE_PIN U29}          [get_ports pcie_refclk_clk_p]
set_property -dict {PACKAGE_PIN U30}          [get_ports pcie_refclk_clk_n]  
create_clock -period 10.000 -name pcie_sysclk [get_ports pcie_refclk_clk_p]
#set_clock_groups -name group_pcie_sysclk -asynchronous -group [get_clocks pcie_sysclk]


#
# LEDs
#
#set_property -dict {PACKAGE_PIN AW26  IOSTANDARD LVCMOS18} [ get_ports LED[0] ]
#set_property -dict {PACKAGE_PIN AW23  IOSTANDARD LVCMOS18} [ get_ports LED[1] ]
#set_property -dict {PACKAGE_PIN AW25  IOSTANDARD LVCMOS18} [ get_ports LED[2] ]
#set_property -dict {PACKAGE_PIN AU23  IOSTANDARD LVCMOS18} [ get_ports LED[3] ]
#set_property -dict {PACKAGE_PIN AU25  IOSTANDARD LVCMOS18} [ get_ports LED[4] ]
#set_property -dict {PACKAGE_PIN AV23  IOSTANDARD LVCMOS18} [ get_ports LED[5] ]
#set_property -dict {PACKAGE_PIN AW24  IOSTANDARD LVCMOS18} [ get_ports LED[6] ]
#set_property -dict {PACKAGE_PIN AV25  IOSTANDARD LVCMOS18} [ get_ports LED[7] ]

set_property -dict {PACKAGE_PIN AW24  IOSTANDARD LVCMOS18} [ get_ports qsfp1_up ]
set_property -dict {PACKAGE_PIN AV25  IOSTANDARD LVCMOS18} [ get_ports qsfp0_up ]


#
# Clock inputs for QSFP 0
#
set_property PACKAGE_PIN AE29 [get_ports qsfp0_clk_clk_p]
set_property PACKAGE_PIN AE30 [get_ports qsfp0_clk_clk_n]


#
# Clock inputs for QSFP 1
#
set_property PACKAGE_PIN AB27 [get_ports qsfp1_clk_clk_p]
set_property PACKAGE_PIN AB28 [get_ports qsfp1_clk_clk_n]

#
# QSFP control and status
#
#set_property -dict {PACKAGE_PIN AW13  IOSTANDARD LVCMOS18} [ get_ports qsfp_present_l[0] ]
#set_property -dict {PACKAGE_PIN AV12  IOSTANDARD LVCMOS18} [ get_ports qsfp_present_l[1] ]

set_property -dict {PACKAGE_PIN AM12  IOSTANDARD LVCMOS18} [ get_ports qsfp_rst_l[0] ]
set_property -dict {PACKAGE_PIN AR11  IOSTANDARD LVCMOS18} [ get_ports qsfp_rst_l[1] ]

set_property -dict {PACKAGE_PIN AN12  IOSTANDARD LVCMOS18} [ get_ports qsfp_lp[0] ]
set_property -dict {PACKAGE_PIN AM13  IOSTANDARD LVCMOS18} [ get_ports qsfp_lp[1] ]



# 
#  Sensor chip SPI bus
# 
set_property -dict {PACKAGE_PIN B14   IOSTANDARD LVCMOS18  SLEW SLOW}  [get_ports CHIP_SPI_CSN ]            ;  # IO Bank 94
set_property -dict {PACKAGE_PIN AV11  IOSTANDARD LVCMOS18           }  [get_ports CHIP_SPI_MISO]            ;  # IO Bank 65
set_property -dict {PACKAGE_PIN L14   IOSTANDARD LVCMOS18  SLEW SLOW}  [get_ports CHIP_SPI_MOSI]            ;  # IO Bank 93
set_property -dict {PACKAGE_PIN A13   IOSTANDARD LVCMOS18  SLEW SLOW}  [get_ports CHIP_SPI_CLK ]            ;  # IO Bank 94
                                                                                                                                                           
#
#  High Speed bus for updating sensor chip SMEM
#
set_property -dict {PACKAGE_PIN C10  IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 0]];  # IO Bank 91     Board signal name: HS0s
set_property -dict {PACKAGE_PIN F9   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 1]];  # IO Bank 91     Board signal name: HS1
set_property -dict {PACKAGE_PIN F8   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 2]];  # IO Bank 91     Board signal name: HS2
set_property -dict {PACKAGE_PIN E9   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 3]];  # IO Bank 91     Board signal name: HS3
set_property -dict {PACKAGE_PIN C9   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 4]];  # IO Bank 91     Board signal name: HS4
set_property -dict {PACKAGE_PIN F7   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 5]];  # IO Bank 91     Board signal name: HS5
set_property -dict {PACKAGE_PIN F6   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 6]];  # IO Bank 91     Board signal name: HS6
set_property -dict {PACKAGE_PIN F1   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 7]];  # IO Bank 90     Board signal name: HS7
set_property -dict {PACKAGE_PIN D7   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 8]];  # IO Bank 91     Board signal name: HS8
set_property -dict {PACKAGE_PIN D6   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[ 9]];  # IO Bank 90     Board signal name: HS9
set_property -dict {PACKAGE_PIN F2   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[10]];  # IO Bank 90     Board signal name: HS10
set_property -dict {PACKAGE_PIN F4   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[11]];  # IO Bank 90     Board signal name: HS11
set_property -dict {PACKAGE_PIN E1   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[12]];  # IO Bank 90     Board signal name: HS12
set_property -dict {PACKAGE_PIN E6   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[13]];  # IO Bank 91     Board signal name: HS13
set_property -dict {PACKAGE_PIN E8   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[14]];  # IO Bank 91     Board signal name: HS14
set_property -dict {PACKAGE_PIN D1   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[15]];  # IO Bank 90     Board signal name: HS15
set_property -dict {PACKAGE_PIN E5   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[16]];  # IO Bank 90     Board signal name: HS16
set_property -dict {PACKAGE_PIN D2   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[17]];  # IO Bank 90     Board signal name: HS17
set_property -dict {PACKAGE_PIN E10  IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[18]];  # IO Bank 91     Board signal name: HS18
set_property -dict {PACKAGE_PIN E4   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[19]];  # IO Bank 90     Board signal name: HS19
set_property -dict {PACKAGE_PIN D11  IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[20]];  # IO Bank 91     Board signal name: HS20
set_property -dict {PACKAGE_PIN E3   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[21]];  # IO Bank 90     Board signal name: HS21
set_property -dict {PACKAGE_PIN B6   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[22]];  # IO Bank 90     Board signal name: HS22
set_property -dict {PACKAGE_PIN B2   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[23]];  # IO Bank 90     Board signal name: HS23
set_property -dict {PACKAGE_PIN D5   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[24]];  # IO Bank 90     Board signal name: HS24
set_property -dict {PACKAGE_PIN D3   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[25]];  # IO Bank 90     Board signal name: HS25
set_property -dict {PACKAGE_PIN D8   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[26]];  # IO Bank 91     Board signal name: HS26
set_property -dict {PACKAGE_PIN C8   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[27]];  # IO Bank 91     Board signal name: HS27
set_property -dict {PACKAGE_PIN C2   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[28]];  # IO Bank 90     Board signal name: HS28
set_property -dict {PACKAGE_PIN C3   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[29]];  # IO Bank 90     Board signal name: HS29
set_property -dict {PACKAGE_PIN B4   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[30]];  # IO Bank 90     Board signal name: HS30
set_property -dict {PACKAGE_PIN A3   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_DATA[31]];  # IO Bank 90     Board signal name: HS31
set_property -dict {PACKAGE_PIN F3   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_CLK     ];  # IO Bank 90
set_property -dict {PACKAGE_PIN A6   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_CMD     ];  # IO Bank 90
set_property -dict {PACKAGE_PIN B5   IOSTANDARD LVCMOS18  SLEW SLOW  IOB TRUE}  [get_ports CHIP_HSI_VALID   ];  # IO Bank 90


set_property -dict {PACKAGE_PIN AW10  IOSTANDARD LVCMOS18           } [get_ports CHIP_RESET_N];  # IO Bank 65
set_property -dict {PACKAGE_PIN B9    IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports CHIP_VDDIO  ];  # IO Bank 91
set_property -dict {PACKAGE_PIN B10   IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports CHIP_VDDA   ];  # IO Bank 91 
set_property -dict {PACKAGE_PIN B11   IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports CHIP_VDDLVDS];  # IO Bank 91 
set_property -dict {PACKAGE_PIN A18   IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports CHIP_VDD    ];  # IO Bank 71
#set_property -dict {PACKAGE_PIN B30   IOSTANDARD LVCMOS18           } [get_ports CHIP_DETECT_8M];  # IO Bank 71


#
#  UCI ADC bus - contains 3 LTC-1867L ADCs
#
set_property -dict {PACKAGE_PIN C25   IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports UCI_ADC_CSN[0]];  # IO Bank 70
set_property -dict {PACKAGE_PIN R15   IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports UCI_ADC_CSN[1]];  # IO Bank 93
set_property -dict {PACKAGE_PIN K25   IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports UCI_ADC_CSN[2]];  # IO Bank 69
set_property -dict {PACKAGE_PIN J13   IOSTANDARD LVCMOS18           } [get_ports UCI_ADC_MISO  ];  # IO Bank 94
set_property -dict {PACKAGE_PIN C24   IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports UCI_ADC_MOSI  ];  # IO Bank 70
set_property -dict {PACKAGE_PIN J23   IOSTANDARD LVCMOS18  SLEW SLOW} [get_ports UCI_ADC_SCK   ];  # IO Bank 70


#
# LVDS input clock output to sensor-chip. 768 MHz
#
#set_property -dict {PACKAGE_PIN F22  IOSTANDARD LVDS  DATA_RATE DDR  LVDS_PRE_EMPHASIS FALSE } [get_ports LVDS_CLK_clk_n];  # IO Bank 70     Board signal name: CLK512_N
#set_property -dict {PACKAGE_PIN G22  IOSTANDARD LVDS  DATA_RATE DDR  LVDS_PRE_EMPHASIS FALSE } [get_ports LVDS_CLK_clk_p];  # IO Bank 70     Board signal name: CLK512_P



#
# FPGA outputs to control the sensor chip GPIO inputs
#
set_property -dict {PACKAGE_PIN H12    IOSTANDARD LVCMOS18   SLEW SLOW } [get_ports CHIP_GPIO[0]];  # IO Bank 94
set_property -dict {PACKAGE_PIN H10    IOSTANDARD LVCMOS18   SLEW SLOW } [get_ports CHIP_GPIO[1]];  # IO Bank 94
set_property -dict {PACKAGE_PIN G11    IOSTANDARD LVCMOS18   SLEW SLOW } [get_ports CHIP_GPIO[2]];  # IO Bank 94
set_property -dict {PACKAGE_PIN G10    IOSTANDARD LVCMOS18   SLEW SLOW } [get_ports CHIP_GPIO[3]];  # IO Bank 94
set_property -dict {PACKAGE_PIN G12    IOSTANDARD LVCMOS18   SLEW SLOW } [get_ports CHIP_GPIO[4]];  # IO Bank 94




#
#  This enables a level translator for SPI pins on the sensor-chip (active low)
#
set_property -dict {PACKAGE_PIN A4     IOSTANDARD LVCMOS18   SLEW SLOW } [get_ports LVL_TRSL_OE_N];  # IO Bank 90



