{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481977136897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481977136906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 14:18:56 2016 " "Processing started: Sat Dec 17 14:18:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481977136906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977136906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977136906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481977138401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481977138402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481977154789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977154789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "apple.v(29) " "Verilog HDL information at apple.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481977154812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple.v 1 1 " "Found 1 design units, including 1 entities, in source file apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Apple " "Found entity 1: Apple" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481977154813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977154813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_apple.v 1 1 " "Found 1 design units, including 1 entities, in source file random_apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_apple " "Found entity 1: random_apple" {  } { { "random_apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/random_apple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481977154816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977154816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481977154834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977154834 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(7) " "Verilog HDL information at Controller.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481977154837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481977154838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977154838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clks_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clks_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clks_Generator " "Found entity 1: Clks_Generator" {  } { { "Clks_Generator.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Clks_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481977154841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977154841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake_body.v(17) " "Verilog HDL information at snake_body.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481977154859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/snake_body.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/snake_body.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_body " "Found entity 1: snake_body" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481977154860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977154860 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "collision.v(51) " "Verilog HDL warning at collision.v(51): extended using \"x\" or \"z\"" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1481977154883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision.v(57) " "Verilog HDL information at collision.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481977154883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision.v(71) " "Verilog HDL information at collision.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481977154883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/collision.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481977154884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977154884 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/seven_segment_decoder.v " "Can't analyze file -- file output_files/seven_segment_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1481977154890 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/view_score.v " "Can't analyze file -- file output_files/view_score.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1481977154895 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed collision.v(8) " "Verilog HDL Port Declaration warning at collision.v(8): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481977154896 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount collision.v(2) " "HDL info at collision.v(2): see declaration for object \"xCount\"" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977154897 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed collision.v(9) " "Verilog HDL Port Declaration warning at collision.v(9): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481977154897 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount collision.v(2) " "HDL info at collision.v(2): see declaration for object \"yCount\"" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977154897 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed snake_body.v(13) " "Verilog HDL Port Declaration warning at snake_body.v(13): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481977154898 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"xCount\"" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977154898 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed snake_body.v(14) " "Verilog HDL Port Declaration warning at snake_body.v(14): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481977154898 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"yCount\"" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977154898 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "size packed snake_body.v(3) " "Verilog HDL Port Declaration warning at snake_body.v(3): data type declaration for \"size\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 3 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481977154899 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "size snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"size\"" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977154899 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed apple.v(11) " "Verilog HDL Port Declaration warning at apple.v(11): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481977154902 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount apple.v(3) " "HDL info at apple.v(3): see declaration for object \"xCount\"" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977154902 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed apple.v(12) " "Verilog HDL Port Declaration warning at apple.v(12): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1481977154902 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount apple.v(3) " "HDL info at apple.v(3): see declaration for object \"yCount\"" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977154903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481977155099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:col " "Elaborating entity \"collision\" for hierarchy \"collision:col\"" {  } { { "snake.v" "col" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977155216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 collision.v(25) " "Verilog HDL assignment warning at collision.v(25): truncated value with size 32 to match size of target (5)" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155254 "|snake|collision:col"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 collision.v(60) " "Verilog HDL assignment warning at collision.v(60): truncated value with size 32 to match size of target (5)" {  } { { "output_files/collision.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155254 "|snake|collision:col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_body collision:col\|snake_body:snake " "Elaborating entity \"snake_body\" for hierarchy \"collision:col\|snake_body:snake\"" {  } { { "output_files/collision.v" "snake" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977155256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake_body.v(32) " "Verilog HDL assignment warning at snake_body.v(32): truncated value with size 32 to match size of target (9)" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155314 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_body.v(33) " "Verilog HDL assignment warning at snake_body.v(33): truncated value with size 32 to match size of target (10)" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155314 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake_body.v(34) " "Verilog HDL assignment warning at snake_body.v(34): truncated value with size 32 to match size of target (9)" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155314 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_body.v(35) " "Verilog HDL assignment warning at snake_body.v(35): truncated value with size 32 to match size of target (10)" {  } { { "output_files/snake_body.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155314 "|snake|collision:col|snake_body:snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller collision:col\|snake_body:snake\|Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"collision:col\|snake_body:snake\|Controller:cont\"" {  } { { "output_files/snake_body.v" "cont" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake_body.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977155315 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direction Controller.v(28) " "Verilog HDL Always Construct warning at Controller.v(28): variable \"direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481977155346 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481977155347 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[0\] Controller.v(16) " "Inferred latch for \"direction\[0\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155347 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[1\] Controller.v(16) " "Inferred latch for \"direction\[1\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155347 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[2\] Controller.v(16) " "Inferred latch for \"direction\[2\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155347 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apple collision:col\|Apple:app " "Elaborating entity \"Apple\" for hierarchy \"collision:col\|Apple:app\"" {  } { { "output_files/collision.v" "app" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/collision.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977155350 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "good_collision apple.v(16) " "Verilog HDL Always Construct warning at apple.v(16): variable \"good_collision\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481977155363 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_X apple.v(18) " "Verilog HDL Always Construct warning at apple.v(18): variable \"rand_X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481977155364 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_Y apple.v(19) " "Verilog HDL Always Construct warning at apple.v(19): variable \"rand_Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481977155364 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start apple.v(21) " "Verilog HDL Always Construct warning at apple.v(21): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481977155364 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_X apple.v(23) " "Verilog HDL Always Construct warning at apple.v(23): variable \"rand_X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481977155364 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_Y apple.v(24) " "Verilog HDL Always Construct warning at apple.v(24): variable \"rand_Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481977155364 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "appleX apple.v(14) " "Verilog HDL Always Construct warning at apple.v(14): inferring latch(es) for variable \"appleX\", which holds its previous value in one or more paths through the always construct" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481977155365 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "appleY apple.v(14) " "Verilog HDL Always Construct warning at apple.v(14): inferring latch(es) for variable \"appleY\", which holds its previous value in one or more paths through the always construct" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481977155365 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[0\] apple.v(21) " "Inferred latch for \"appleY\[0\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155365 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[1\] apple.v(21) " "Inferred latch for \"appleY\[1\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155365 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[2\] apple.v(21) " "Inferred latch for \"appleY\[2\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155365 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[3\] apple.v(21) " "Inferred latch for \"appleY\[3\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155365 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[4\] apple.v(21) " "Inferred latch for \"appleY\[4\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155365 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[5\] apple.v(21) " "Inferred latch for \"appleY\[5\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155366 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[6\] apple.v(21) " "Inferred latch for \"appleY\[6\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155366 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[7\] apple.v(21) " "Inferred latch for \"appleY\[7\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155366 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[8\] apple.v(21) " "Inferred latch for \"appleY\[8\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155366 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[0\] apple.v(21) " "Inferred latch for \"appleX\[0\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155366 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[1\] apple.v(21) " "Inferred latch for \"appleX\[1\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155366 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[2\] apple.v(21) " "Inferred latch for \"appleX\[2\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155367 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[3\] apple.v(21) " "Inferred latch for \"appleX\[3\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155367 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[4\] apple.v(21) " "Inferred latch for \"appleX\[4\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155367 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[5\] apple.v(21) " "Inferred latch for \"appleX\[5\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155367 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[6\] apple.v(21) " "Inferred latch for \"appleX\[6\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155367 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[7\] apple.v(21) " "Inferred latch for \"appleX\[7\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155367 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[8\] apple.v(21) " "Inferred latch for \"appleX\[8\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155368 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[9\] apple.v(21) " "Inferred latch for \"appleX\[9\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977155368 "|snake|collision:col|Apple:app"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_apple collision:col\|Apple:app\|random_apple:salem " "Elaborating entity \"random_apple\" for hierarchy \"collision:col\|Apple:app\|random_apple:salem\"" {  } { { "apple.v" "salem" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/apple.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977155369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random_apple.v(9) " "Verilog HDL assignment warning at random_apple.v(9): truncated value with size 32 to match size of target (10)" {  } { { "random_apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/random_apple.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155384 "|snake|collision:col|Apple:app|random_apple:salem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 random_apple.v(18) " "Verilog HDL assignment warning at random_apple.v(18): truncated value with size 32 to match size of target (9)" {  } { { "random_apple.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/random_apple.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155384 "|snake|collision:col|Apple:app|random_apple:salem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA\"" {  } { { "snake.v" "VGA" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977155386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(26) " "Verilog HDL assignment warning at VGA_Controller.v(26): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/VGA_Controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155400 "|snake|VGA_Controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(37) " "Verilog HDL assignment warning at VGA_Controller.v(37): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/VGA_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155400 "|snake|VGA_Controller:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clks_Generator Clks_Generator:CLKs " "Elaborating entity \"Clks_Generator\" for hierarchy \"Clks_Generator:CLKs\"" {  } { { "snake.v" "CLKs" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977155402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Clks_Generator.v(9) " "Verilog HDL assignment warning at Clks_Generator.v(9): truncated value with size 32 to match size of target (22)" {  } { { "Clks_Generator.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/Clks_Generator.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481977155428 "|snake|Clks_Generator:CLKs"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "snake.v" "" { Text "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/snake.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481977168054 "|snake|seg2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481977168054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481977168600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481977173345 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake.map.smsg " "Generated suppressed messages file E:/Faculty of engineering/Semesters/5th Semester/Digital system design/Project/project/snake-20161210T190647Z/snake/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977174053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481977175033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481977175033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2742 " "Implemented 2742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481977176277 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481977176277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2693 " "Implemented 2693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481977176277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481977176277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481977176330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 14:19:36 2016 " "Processing ended: Sat Dec 17 14:19:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481977176330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481977176330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481977176330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481977176330 ""}
