# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_16b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_16b {C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:17 on Oct 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_16b" C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b.v 
# -- Compiling module q_5_16b
# 
# Top level modules:
# 	q_5_16b
# End time: 20:44:17 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:27 on Oct 17,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v 
# -- Compiling module q_5_16b_tb
# 
# Top level modules:
# 	q_5_16b_tb
# End time: 20:44:27 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_16b_tb
# vsim work.q_5_16b_tb 
# Start time: 20:44:31 on Oct 17,2019
# Loading work.q_5_16b_tb
# Loading work.q_5_16b
add wave -position insertpoint  \
sim:/q_5_16b_tb/rstn \
sim:/q_5_16b_tb/clk \
sim:/q_5_16b_tb/x_in \
sim:/q_5_16b_tb/y_out
run
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v(20)
#    Time: 1010 ps  Iteration: 0  Instance: /q_5_16b_tb
# 1
# Break in Module q_5_16b_tb at C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v line 20
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_16b C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:23 on Oct 17,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_16b" C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b.v 
# -- Compiling module q_5_16b
# 
# Top level modules:
# 	q_5_16b
# End time: 20:47:23 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart
# Loading work.q_5_16b
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v(20)
#    Time: 1010 ps  Iteration: 0  Instance: /q_5_16b_tb
# 1
# Break in Module q_5_16b_tb at C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v line 20
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:18 on Oct 17,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v 
# -- Compiling module q_5_16b_tb
# 
# Top level modules:
# 	q_5_16b_tb
# End time: 20:48:18 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_16b_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_16b_tb
# 1
# Break in Module q_5_16b_tb at C:/Users/home/Documents/Fpga_proj/q_5_16b/q_5_16b_tb.v line 20
# End time: 20:50:00 on Oct 17,2019, Elapsed time: 0:05:29
# Errors: 0, Warnings: 0
