ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 73 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 73 3 view .LVU2
  37              		.loc 1 73 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 73 3 view .LVU4
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 3


  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 73 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 74 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 74 3 view .LVU8
  53              		.loc 1 74 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 74 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 74 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  79:Core/Src/stm32f1xx_hal_msp.c ****   */
  80:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 80 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 80 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 80 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 80 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 80 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 80 3 view .LVU18
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 85 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 4


  88              	.L3:
  89 003c 00100240 		.word	1073876992
  90 0040 00000140 		.word	1073807360
  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_ADC_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_ADC_MspInit:
 102              	.LVL3:
 103              	.LFB66:
  86:Core/Src/stm32f1xx_hal_msp.c **** 
  87:Core/Src/stm32f1xx_hal_msp.c **** /**
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP Initialization
  89:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  90:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  91:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  92:Core/Src/stm32f1xx_hal_msp.c ****   */
  93:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  94:Core/Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 94 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 32
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 94 1 is_stmt 0 view .LVU21
 109 0000 30B5     		push	{r4, r5, lr}
 110              		.cfi_def_cfa_offset 12
 111              		.cfi_offset 4, -12
 112              		.cfi_offset 5, -8
 113              		.cfi_offset 14, -4
 114 0002 89B0     		sub	sp, sp, #36
 115              		.cfi_def_cfa_offset 48
  95:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 95 3 is_stmt 1 view .LVU22
 117              		.loc 1 95 20 is_stmt 0 view .LVU23
 118 0004 0023     		movs	r3, #0
 119 0006 0493     		str	r3, [sp, #16]
 120 0008 0593     		str	r3, [sp, #20]
 121 000a 0693     		str	r3, [sp, #24]
 122 000c 0793     		str	r3, [sp, #28]
  96:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 123              		.loc 1 96 3 is_stmt 1 view .LVU24
 124              		.loc 1 96 10 is_stmt 0 view .LVU25
 125 000e 0268     		ldr	r2, [r0]
 126              		.loc 1 96 5 view .LVU26
 127 0010 294B     		ldr	r3, .L11
 128 0012 9A42     		cmp	r2, r3
 129 0014 01D0     		beq	.L9
 130              	.LVL4:
 131              	.L5:
  97:Core/Src/stm32f1xx_hal_msp.c ****   {
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 5


 101:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 105:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 106:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 107:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 108:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 109:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> ADC1_IN3
 110:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 111:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 112:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 113:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 114:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 115:Core/Src/stm32f1xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 116:Core/Src/stm32f1xx_hal_msp.c ****     */
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 118:Core/Src/stm32f1xx_hal_msp.c ****                           |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 128:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 135:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 136:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 137:Core/Src/stm32f1xx_hal_msp.c ****     {
 138:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 139:Core/Src/stm32f1xx_hal_msp.c ****     }
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 144:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 145:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 146:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****   }
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c **** }
 132              		.loc 1 152 1 view .LVU27
 133 0016 09B0     		add	sp, sp, #36
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 12
 136              		@ sp needed
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 6


 137 0018 30BD     		pop	{r4, r5, pc}
 138              	.LVL5:
 139              	.L9:
 140              		.cfi_restore_state
 141              		.loc 1 152 1 view .LVU28
 142 001a 0446     		mov	r4, r0
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 143              		.loc 1 102 5 is_stmt 1 view .LVU29
 144              	.LBB5:
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 102 5 view .LVU30
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 146              		.loc 1 102 5 view .LVU31
 147 001c 03F56C43 		add	r3, r3, #60416
 148 0020 9A69     		ldr	r2, [r3, #24]
 149 0022 42F40072 		orr	r2, r2, #512
 150 0026 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 151              		.loc 1 102 5 view .LVU32
 152 0028 9A69     		ldr	r2, [r3, #24]
 153 002a 02F40072 		and	r2, r2, #512
 154 002e 0192     		str	r2, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 155              		.loc 1 102 5 view .LVU33
 156 0030 019A     		ldr	r2, [sp, #4]
 157              	.LBE5:
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 102 5 view .LVU34
 104:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 159              		.loc 1 104 5 view .LVU35
 160              	.LBB6:
 104:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 161              		.loc 1 104 5 view .LVU36
 104:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162              		.loc 1 104 5 view .LVU37
 163 0032 9A69     		ldr	r2, [r3, #24]
 164 0034 42F00402 		orr	r2, r2, #4
 165 0038 9A61     		str	r2, [r3, #24]
 104:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 104 5 view .LVU38
 167 003a 9A69     		ldr	r2, [r3, #24]
 168 003c 02F00402 		and	r2, r2, #4
 169 0040 0292     		str	r2, [sp, #8]
 104:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 170              		.loc 1 104 5 view .LVU39
 171 0042 029A     		ldr	r2, [sp, #8]
 172              	.LBE6:
 104:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 104 5 view .LVU40
 105:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 174              		.loc 1 105 5 view .LVU41
 175              	.LBB7:
 105:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 105 5 view .LVU42
 105:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 177              		.loc 1 105 5 view .LVU43
 178 0044 9A69     		ldr	r2, [r3, #24]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 7


 179 0046 42F00802 		orr	r2, r2, #8
 180 004a 9A61     		str	r2, [r3, #24]
 105:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 181              		.loc 1 105 5 view .LVU44
 182 004c 9B69     		ldr	r3, [r3, #24]
 183 004e 03F00803 		and	r3, r3, #8
 184 0052 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 185              		.loc 1 105 5 view .LVU45
 186 0054 039B     		ldr	r3, [sp, #12]
 187              	.LBE7:
 105:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 188              		.loc 1 105 5 view .LVU46
 117:Core/Src/stm32f1xx_hal_msp.c ****                           |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 189              		.loc 1 117 5 view .LVU47
 117:Core/Src/stm32f1xx_hal_msp.c ****                           |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 190              		.loc 1 117 25 is_stmt 0 view .LVU48
 191 0056 FE23     		movs	r3, #254
 192 0058 0493     		str	r3, [sp, #16]
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 119 5 is_stmt 1 view .LVU49
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 119 26 is_stmt 0 view .LVU50
 195 005a 0325     		movs	r5, #3
 196 005c 0595     		str	r5, [sp, #20]
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 197              		.loc 1 120 5 is_stmt 1 view .LVU51
 198 005e 04A9     		add	r1, sp, #16
 199 0060 1648     		ldr	r0, .L11+4
 200              	.LVL6:
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 201              		.loc 1 120 5 is_stmt 0 view .LVU52
 202 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL7:
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 204              		.loc 1 122 5 is_stmt 1 view .LVU53
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 205              		.loc 1 122 25 is_stmt 0 view .LVU54
 206 0066 0495     		str	r5, [sp, #16]
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 207              		.loc 1 123 5 is_stmt 1 view .LVU55
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 208              		.loc 1 123 26 is_stmt 0 view .LVU56
 209 0068 0595     		str	r5, [sp, #20]
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 210              		.loc 1 124 5 is_stmt 1 view .LVU57
 211 006a 04A9     		add	r1, sp, #16
 212 006c 1448     		ldr	r0, .L11+8
 213 006e FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL8:
 128:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 215              		.loc 1 128 5 view .LVU58
 128:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 216              		.loc 1 128 24 is_stmt 0 view .LVU59
 217 0072 1448     		ldr	r0, .L11+12
 218 0074 144B     		ldr	r3, .L11+16
 219 0076 0360     		str	r3, [r0]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 8


 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 220              		.loc 1 129 5 is_stmt 1 view .LVU60
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 221              		.loc 1 129 30 is_stmt 0 view .LVU61
 222 0078 0023     		movs	r3, #0
 223 007a 4360     		str	r3, [r0, #4]
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 224              		.loc 1 130 5 is_stmt 1 view .LVU62
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 225              		.loc 1 130 30 is_stmt 0 view .LVU63
 226 007c 8360     		str	r3, [r0, #8]
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 227              		.loc 1 131 5 is_stmt 1 view .LVU64
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 228              		.loc 1 131 27 is_stmt 0 view .LVU65
 229 007e 8022     		movs	r2, #128
 230 0080 C260     		str	r2, [r0, #12]
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 231              		.loc 1 132 5 is_stmt 1 view .LVU66
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 232              		.loc 1 132 40 is_stmt 0 view .LVU67
 233 0082 4FF40072 		mov	r2, #512
 234 0086 0261     		str	r2, [r0, #16]
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 235              		.loc 1 133 5 is_stmt 1 view .LVU68
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 236              		.loc 1 133 37 is_stmt 0 view .LVU69
 237 0088 4FF40062 		mov	r2, #2048
 238 008c 4261     		str	r2, [r0, #20]
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 239              		.loc 1 134 5 is_stmt 1 view .LVU70
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 240              		.loc 1 134 25 is_stmt 0 view .LVU71
 241 008e 2022     		movs	r2, #32
 242 0090 8261     		str	r2, [r0, #24]
 135:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 243              		.loc 1 135 5 is_stmt 1 view .LVU72
 135:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 244              		.loc 1 135 29 is_stmt 0 view .LVU73
 245 0092 C361     		str	r3, [r0, #28]
 136:Core/Src/stm32f1xx_hal_msp.c ****     {
 246              		.loc 1 136 5 is_stmt 1 view .LVU74
 136:Core/Src/stm32f1xx_hal_msp.c ****     {
 247              		.loc 1 136 9 is_stmt 0 view .LVU75
 248 0094 FFF7FEFF 		bl	HAL_DMA_Init
 249              	.LVL9:
 136:Core/Src/stm32f1xx_hal_msp.c ****     {
 250              		.loc 1 136 8 discriminator 1 view .LVU76
 251 0098 58B9     		cbnz	r0, .L10
 252              	.L7:
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 253              		.loc 1 141 5 is_stmt 1 view .LVU77
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 254              		.loc 1 141 5 view .LVU78
 255 009a 0A4B     		ldr	r3, .L11+12
 256 009c 2362     		str	r3, [r4, #32]
 141:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 9


 257              		.loc 1 141 5 view .LVU79
 258 009e 5C62     		str	r4, [r3, #36]
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 259              		.loc 1 141 5 view .LVU80
 144:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 260              		.loc 1 144 5 view .LVU81
 261 00a0 0022     		movs	r2, #0
 262 00a2 1146     		mov	r1, r2
 263 00a4 1220     		movs	r0, #18
 264 00a6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 265              	.LVL10:
 145:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 266              		.loc 1 145 5 view .LVU82
 267 00aa 1220     		movs	r0, #18
 268 00ac FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 269              	.LVL11:
 270              		.loc 1 152 1 is_stmt 0 view .LVU83
 271 00b0 B1E7     		b	.L5
 272              	.L10:
 138:Core/Src/stm32f1xx_hal_msp.c ****     }
 273              		.loc 1 138 7 is_stmt 1 view .LVU84
 274 00b2 FFF7FEFF 		bl	Error_Handler
 275              	.LVL12:
 276 00b6 F0E7     		b	.L7
 277              	.L12:
 278              		.align	2
 279              	.L11:
 280 00b8 00240140 		.word	1073816576
 281 00bc 00080140 		.word	1073809408
 282 00c0 000C0140 		.word	1073810432
 283 00c4 00000000 		.word	hdma_adc1
 284 00c8 08000240 		.word	1073872904
 285              		.cfi_endproc
 286              	.LFE66:
 288              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 289              		.align	1
 290              		.global	HAL_ADC_MspDeInit
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 295              	HAL_ADC_MspDeInit:
 296              	.LVL13:
 297              	.LFB67:
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c **** /**
 155:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 156:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 157:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 158:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 159:Core/Src/stm32f1xx_hal_msp.c ****   */
 160:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 161:Core/Src/stm32f1xx_hal_msp.c **** {
 298              		.loc 1 161 1 view -0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 162:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 10


 302              		.loc 1 162 3 view .LVU86
 303              		.loc 1 162 10 is_stmt 0 view .LVU87
 304 0000 0268     		ldr	r2, [r0]
 305              		.loc 1 162 5 view .LVU88
 306 0002 0D4B     		ldr	r3, .L20
 307 0004 9A42     		cmp	r2, r3
 308 0006 00D0     		beq	.L19
 309 0008 7047     		bx	lr
 310              	.L19:
 161:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 311              		.loc 1 161 1 view .LVU89
 312 000a 10B5     		push	{r4, lr}
 313              		.cfi_def_cfa_offset 8
 314              		.cfi_offset 4, -8
 315              		.cfi_offset 14, -4
 316 000c 0446     		mov	r4, r0
 163:Core/Src/stm32f1xx_hal_msp.c ****   {
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 167:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 168:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 317              		.loc 1 168 5 is_stmt 1 view .LVU90
 318 000e 0B4A     		ldr	r2, .L20+4
 319 0010 9369     		ldr	r3, [r2, #24]
 320 0012 23F40073 		bic	r3, r3, #512
 321 0016 9361     		str	r3, [r2, #24]
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 170:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 172:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 173:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> ADC1_IN3
 174:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 175:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 176:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 177:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 178:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 179:Core/Src/stm32f1xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 180:Core/Src/stm32f1xx_hal_msp.c ****     */
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 322              		.loc 1 181 5 view .LVU91
 323 0018 FE21     		movs	r1, #254
 324 001a 0948     		ldr	r0, .L20+8
 325              	.LVL14:
 326              		.loc 1 181 5 is_stmt 0 view .LVU92
 327 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 328              	.LVL15:
 182:Core/Src/stm32f1xx_hal_msp.c ****                           |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 329              		.loc 1 184 5 is_stmt 1 view .LVU93
 330 0020 0321     		movs	r1, #3
 331 0022 0848     		ldr	r0, .L20+12
 332 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 333              	.LVL16:
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 11


 187:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 334              		.loc 1 187 5 view .LVU94
 335 0028 206A     		ldr	r0, [r4, #32]
 336 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 337              	.LVL17:
 188:Core/Src/stm32f1xx_hal_msp.c **** 
 189:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 190:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_IRQn);
 338              		.loc 1 190 5 view .LVU95
 339 002e 1220     		movs	r0, #18
 340 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 341              	.LVL18:
 191:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 194:Core/Src/stm32f1xx_hal_msp.c ****   }
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c **** }
 342              		.loc 1 196 1 is_stmt 0 view .LVU96
 343 0034 10BD     		pop	{r4, pc}
 344              	.LVL19:
 345              	.L21:
 346              		.loc 1 196 1 view .LVU97
 347 0036 00BF     		.align	2
 348              	.L20:
 349 0038 00240140 		.word	1073816576
 350 003c 00100240 		.word	1073876992
 351 0040 00080140 		.word	1073809408
 352 0044 000C0140 		.word	1073810432
 353              		.cfi_endproc
 354              	.LFE67:
 356              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 357              		.align	1
 358              		.global	HAL_TIM_Base_MspInit
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 363              	HAL_TIM_Base_MspInit:
 364              	.LVL20:
 365              	.LFB68:
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c **** /**
 199:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
 200:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 201:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 202:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 203:Core/Src/stm32f1xx_hal_msp.c ****   */
 204:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 205:Core/Src/stm32f1xx_hal_msp.c **** {
 366              		.loc 1 205 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 8
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 371              		.loc 1 205 1 is_stmt 0 view .LVU99
 372 0000 82B0     		sub	sp, sp, #8
 373              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 12


 206:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 374              		.loc 1 206 3 is_stmt 1 view .LVU100
 375              		.loc 1 206 15 is_stmt 0 view .LVU101
 376 0002 0368     		ldr	r3, [r0]
 377              		.loc 1 206 5 view .LVU102
 378 0004 0F4A     		ldr	r2, .L28
 379 0006 9342     		cmp	r3, r2
 380 0008 04D0     		beq	.L26
 207:Core/Src/stm32f1xx_hal_msp.c ****   {
 208:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 0 */
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 0 */
 211:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 212:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 213:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 1 */
 216:Core/Src/stm32f1xx_hal_msp.c ****   }
 217:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 381              		.loc 1 217 8 is_stmt 1 view .LVU103
 382              		.loc 1 217 10 is_stmt 0 view .LVU104
 383 000a B3F1804F 		cmp	r3, #1073741824
 384 000e 0CD0     		beq	.L27
 385              	.L22:
 218:Core/Src/stm32f1xx_hal_msp.c ****   {
 219:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 0 */
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 0 */
 222:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 223:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 224:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 226:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 1 */
 227:Core/Src/stm32f1xx_hal_msp.c ****   }
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 229:Core/Src/stm32f1xx_hal_msp.c **** }
 386              		.loc 1 229 1 view .LVU105
 387 0010 02B0     		add	sp, sp, #8
 388              		.cfi_remember_state
 389              		.cfi_def_cfa_offset 0
 390              		@ sp needed
 391 0012 7047     		bx	lr
 392              	.L26:
 393              		.cfi_restore_state
 212:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 394              		.loc 1 212 5 is_stmt 1 view .LVU106
 395              	.LBB8:
 212:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 396              		.loc 1 212 5 view .LVU107
 212:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 397              		.loc 1 212 5 view .LVU108
 398 0014 0C4B     		ldr	r3, .L28+4
 399 0016 9A69     		ldr	r2, [r3, #24]
 400 0018 42F40062 		orr	r2, r2, #2048
 401 001c 9A61     		str	r2, [r3, #24]
 212:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 402              		.loc 1 212 5 view .LVU109
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 13


 403 001e 9B69     		ldr	r3, [r3, #24]
 404 0020 03F40063 		and	r3, r3, #2048
 405 0024 0093     		str	r3, [sp]
 212:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 406              		.loc 1 212 5 view .LVU110
 407 0026 009B     		ldr	r3, [sp]
 408              	.LBE8:
 212:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 409              		.loc 1 212 5 view .LVU111
 410 0028 F2E7     		b	.L22
 411              	.L27:
 223:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 412              		.loc 1 223 5 view .LVU112
 413              	.LBB9:
 223:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 414              		.loc 1 223 5 view .LVU113
 223:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 415              		.loc 1 223 5 view .LVU114
 416 002a 03F50433 		add	r3, r3, #135168
 417 002e DA69     		ldr	r2, [r3, #28]
 418 0030 42F00102 		orr	r2, r2, #1
 419 0034 DA61     		str	r2, [r3, #28]
 223:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 420              		.loc 1 223 5 view .LVU115
 421 0036 DB69     		ldr	r3, [r3, #28]
 422 0038 03F00103 		and	r3, r3, #1
 423 003c 0193     		str	r3, [sp, #4]
 223:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 424              		.loc 1 223 5 view .LVU116
 425 003e 019B     		ldr	r3, [sp, #4]
 426              	.LBE9:
 223:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 427              		.loc 1 223 5 discriminator 1 view .LVU117
 428              		.loc 1 229 1 is_stmt 0 view .LVU118
 429 0040 E6E7     		b	.L22
 430              	.L29:
 431 0042 00BF     		.align	2
 432              	.L28:
 433 0044 002C0140 		.word	1073818624
 434 0048 00100240 		.word	1073876992
 435              		.cfi_endproc
 436              	.LFE68:
 438              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 439              		.align	1
 440              		.global	HAL_TIM_MspPostInit
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	HAL_TIM_MspPostInit:
 446              	.LVL21:
 447              	.LFB69:
 230:Core/Src/stm32f1xx_hal_msp.c **** 
 231:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 232:Core/Src/stm32f1xx_hal_msp.c **** {
 448              		.loc 1 232 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 14


 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452              		.loc 1 232 1 is_stmt 0 view .LVU120
 453 0000 10B5     		push	{r4, lr}
 454              		.cfi_def_cfa_offset 8
 455              		.cfi_offset 4, -8
 456              		.cfi_offset 14, -4
 457 0002 88B0     		sub	sp, sp, #32
 458              		.cfi_def_cfa_offset 40
 233:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 459              		.loc 1 233 3 is_stmt 1 view .LVU121
 460              		.loc 1 233 20 is_stmt 0 view .LVU122
 461 0004 0023     		movs	r3, #0
 462 0006 0493     		str	r3, [sp, #16]
 463 0008 0593     		str	r3, [sp, #20]
 464 000a 0693     		str	r3, [sp, #24]
 465 000c 0793     		str	r3, [sp, #28]
 234:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 466              		.loc 1 234 3 is_stmt 1 view .LVU123
 467              		.loc 1 234 10 is_stmt 0 view .LVU124
 468 000e 0368     		ldr	r3, [r0]
 469              		.loc 1 234 5 view .LVU125
 470 0010 264A     		ldr	r2, .L36
 471 0012 9342     		cmp	r3, r2
 472 0014 04D0     		beq	.L34
 235:Core/Src/stm32f1xx_hal_msp.c ****   {
 236:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspPostInit 0 */
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspPostInit 0 */
 239:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 240:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 241:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 242:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 243:Core/Src/stm32f1xx_hal_msp.c ****     */
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 245:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 247:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 248:Core/Src/stm32f1xx_hal_msp.c **** 
 249:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspPostInit 1 */
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspPostInit 1 */
 252:Core/Src/stm32f1xx_hal_msp.c ****   }
 253:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM2)
 473              		.loc 1 253 8 is_stmt 1 view .LVU126
 474              		.loc 1 253 10 is_stmt 0 view .LVU127
 475 0016 B3F1804F 		cmp	r3, #1073741824
 476 001a 16D0     		beq	.L35
 477              	.LVL22:
 478              	.L30:
 254:Core/Src/stm32f1xx_hal_msp.c ****   {
 255:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspPostInit 0 */
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 257:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspPostInit 0 */
 258:Core/Src/stm32f1xx_hal_msp.c **** 
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 260:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 261:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 15


 262:Core/Src/stm32f1xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 263:Core/Src/stm32f1xx_hal_msp.c ****     PB3     ------> TIM2_CH2
 264:Core/Src/stm32f1xx_hal_msp.c ****     */
 265:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 266:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 267:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 268:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 269:Core/Src/stm32f1xx_hal_msp.c **** 
 270:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 271:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 273:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 275:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 276:Core/Src/stm32f1xx_hal_msp.c **** 
 277:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspPostInit 1 */
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 279:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspPostInit 1 */
 280:Core/Src/stm32f1xx_hal_msp.c ****   }
 281:Core/Src/stm32f1xx_hal_msp.c **** 
 282:Core/Src/stm32f1xx_hal_msp.c **** }
 479              		.loc 1 282 1 view .LVU128
 480 001c 08B0     		add	sp, sp, #32
 481              		.cfi_remember_state
 482              		.cfi_def_cfa_offset 8
 483              		@ sp needed
 484 001e 10BD     		pop	{r4, pc}
 485              	.LVL23:
 486              	.L34:
 487              		.cfi_restore_state
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 488              		.loc 1 239 5 is_stmt 1 view .LVU129
 489              	.LBB10:
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 490              		.loc 1 239 5 view .LVU130
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 491              		.loc 1 239 5 view .LVU131
 492 0020 234B     		ldr	r3, .L36+4
 493 0022 9A69     		ldr	r2, [r3, #24]
 494 0024 42F00402 		orr	r2, r2, #4
 495 0028 9A61     		str	r2, [r3, #24]
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 496              		.loc 1 239 5 view .LVU132
 497 002a 9B69     		ldr	r3, [r3, #24]
 498 002c 03F00403 		and	r3, r3, #4
 499 0030 0193     		str	r3, [sp, #4]
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 500              		.loc 1 239 5 view .LVU133
 501 0032 019B     		ldr	r3, [sp, #4]
 502              	.LBE10:
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 503              		.loc 1 239 5 view .LVU134
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 504              		.loc 1 244 5 view .LVU135
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 505              		.loc 1 244 25 is_stmt 0 view .LVU136
 506 0034 4FF44073 		mov	r3, #768
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 16


 507 0038 0493     		str	r3, [sp, #16]
 245:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 508              		.loc 1 245 5 is_stmt 1 view .LVU137
 245:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 509              		.loc 1 245 26 is_stmt 0 view .LVU138
 510 003a 0223     		movs	r3, #2
 511 003c 0593     		str	r3, [sp, #20]
 246:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 512              		.loc 1 246 5 is_stmt 1 view .LVU139
 246:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 513              		.loc 1 246 27 is_stmt 0 view .LVU140
 514 003e 0793     		str	r3, [sp, #28]
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 515              		.loc 1 247 5 is_stmt 1 view .LVU141
 516 0040 04A9     		add	r1, sp, #16
 517 0042 1C48     		ldr	r0, .L36+8
 518              	.LVL24:
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 519              		.loc 1 247 5 is_stmt 0 view .LVU142
 520 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 521              	.LVL25:
 522 0048 E8E7     		b	.L30
 523              	.LVL26:
 524              	.L35:
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 525              		.loc 1 259 5 is_stmt 1 view .LVU143
 526              	.LBB11:
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 527              		.loc 1 259 5 view .LVU144
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 528              		.loc 1 259 5 view .LVU145
 529 004a 03F50433 		add	r3, r3, #135168
 530 004e 9A69     		ldr	r2, [r3, #24]
 531 0050 42F00402 		orr	r2, r2, #4
 532 0054 9A61     		str	r2, [r3, #24]
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 533              		.loc 1 259 5 view .LVU146
 534 0056 9A69     		ldr	r2, [r3, #24]
 535 0058 02F00402 		and	r2, r2, #4
 536 005c 0292     		str	r2, [sp, #8]
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 537              		.loc 1 259 5 view .LVU147
 538 005e 029A     		ldr	r2, [sp, #8]
 539              	.LBE11:
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 540              		.loc 1 259 5 view .LVU148
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 541              		.loc 1 260 5 view .LVU149
 542              	.LBB12:
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 543              		.loc 1 260 5 view .LVU150
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 544              		.loc 1 260 5 view .LVU151
 545 0060 9A69     		ldr	r2, [r3, #24]
 546 0062 42F00802 		orr	r2, r2, #8
 547 0066 9A61     		str	r2, [r3, #24]
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 17


 548              		.loc 1 260 5 view .LVU152
 549 0068 9B69     		ldr	r3, [r3, #24]
 550 006a 03F00803 		and	r3, r3, #8
 551 006e 0393     		str	r3, [sp, #12]
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 552              		.loc 1 260 5 view .LVU153
 553 0070 039B     		ldr	r3, [sp, #12]
 554              	.LBE12:
 260:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 555              		.loc 1 260 5 view .LVU154
 265:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 556              		.loc 1 265 5 view .LVU155
 265:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 557              		.loc 1 265 25 is_stmt 0 view .LVU156
 558 0072 4FF40043 		mov	r3, #32768
 559 0076 0493     		str	r3, [sp, #16]
 266:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 560              		.loc 1 266 5 is_stmt 1 view .LVU157
 266:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 561              		.loc 1 266 26 is_stmt 0 view .LVU158
 562 0078 0224     		movs	r4, #2
 563 007a 0594     		str	r4, [sp, #20]
 267:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 564              		.loc 1 267 5 is_stmt 1 view .LVU159
 267:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 565              		.loc 1 267 27 is_stmt 0 view .LVU160
 566 007c 0794     		str	r4, [sp, #28]
 268:Core/Src/stm32f1xx_hal_msp.c **** 
 567              		.loc 1 268 5 is_stmt 1 view .LVU161
 568 007e 04A9     		add	r1, sp, #16
 569 0080 0C48     		ldr	r0, .L36+8
 570              	.LVL27:
 268:Core/Src/stm32f1xx_hal_msp.c **** 
 571              		.loc 1 268 5 is_stmt 0 view .LVU162
 572 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 573              	.LVL28:
 270:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 574              		.loc 1 270 5 is_stmt 1 view .LVU163
 270:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 575              		.loc 1 270 25 is_stmt 0 view .LVU164
 576 0086 0823     		movs	r3, #8
 577 0088 0493     		str	r3, [sp, #16]
 271:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 578              		.loc 1 271 5 is_stmt 1 view .LVU165
 271:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 579              		.loc 1 271 26 is_stmt 0 view .LVU166
 580 008a 0594     		str	r4, [sp, #20]
 272:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 581              		.loc 1 272 5 is_stmt 1 view .LVU167
 272:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 582              		.loc 1 272 27 is_stmt 0 view .LVU168
 583 008c 0794     		str	r4, [sp, #28]
 273:Core/Src/stm32f1xx_hal_msp.c **** 
 584              		.loc 1 273 5 is_stmt 1 view .LVU169
 585 008e 04A9     		add	r1, sp, #16
 586 0090 0948     		ldr	r0, .L36+12
 587 0092 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 18


 588              	.LVL29:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 589              		.loc 1 275 5 view .LVU170
 590              	.LBB13:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 591              		.loc 1 275 5 view .LVU171
 592 0096 094A     		ldr	r2, .L36+16
 593 0098 5368     		ldr	r3, [r2, #4]
 594              	.LVL30:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 595              		.loc 1 275 5 view .LVU172
 596 009a 23F44073 		bic	r3, r3, #768
 597              	.LVL31:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 598              		.loc 1 275 5 view .LVU173
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 599              		.loc 1 275 5 view .LVU174
 600 009e 43F0E063 		orr	r3, r3, #117440512
 601              	.LVL32:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 602              		.loc 1 275 5 is_stmt 0 view .LVU175
 603 00a2 43F48073 		orr	r3, r3, #256
 604              	.LVL33:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 605              		.loc 1 275 5 is_stmt 1 view .LVU176
 606 00a6 5360     		str	r3, [r2, #4]
 607              	.LBE13:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 608              		.loc 1 275 5 discriminator 1 view .LVU177
 609              		.loc 1 282 1 is_stmt 0 view .LVU178
 610 00a8 B8E7     		b	.L30
 611              	.L37:
 612 00aa 00BF     		.align	2
 613              	.L36:
 614 00ac 002C0140 		.word	1073818624
 615 00b0 00100240 		.word	1073876992
 616 00b4 00080140 		.word	1073809408
 617 00b8 000C0140 		.word	1073810432
 618 00bc 00000140 		.word	1073807360
 619              		.cfi_endproc
 620              	.LFE69:
 622              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 623              		.align	1
 624              		.global	HAL_TIM_Base_MspDeInit
 625              		.syntax unified
 626              		.thumb
 627              		.thumb_func
 629              	HAL_TIM_Base_MspDeInit:
 630              	.LVL34:
 631              	.LFB70:
 283:Core/Src/stm32f1xx_hal_msp.c **** /**
 284:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 285:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 286:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 287:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 288:Core/Src/stm32f1xx_hal_msp.c ****   */
 289:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 19


 290:Core/Src/stm32f1xx_hal_msp.c **** {
 632              		.loc 1 290 1 is_stmt 1 view -0
 633              		.cfi_startproc
 634              		@ args = 0, pretend = 0, frame = 0
 635              		@ frame_needed = 0, uses_anonymous_args = 0
 636              		@ link register save eliminated.
 291:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 637              		.loc 1 291 3 view .LVU180
 638              		.loc 1 291 15 is_stmt 0 view .LVU181
 639 0000 0368     		ldr	r3, [r0]
 640              		.loc 1 291 5 view .LVU182
 641 0002 0A4A     		ldr	r2, .L43
 642 0004 9342     		cmp	r3, r2
 643 0006 03D0     		beq	.L41
 292:Core/Src/stm32f1xx_hal_msp.c ****   {
 293:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 0 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 0 */
 296:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 297:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 298:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 300:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 1 */
 301:Core/Src/stm32f1xx_hal_msp.c ****   }
 302:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 644              		.loc 1 302 8 is_stmt 1 view .LVU183
 645              		.loc 1 302 10 is_stmt 0 view .LVU184
 646 0008 B3F1804F 		cmp	r3, #1073741824
 647 000c 07D0     		beq	.L42
 648              	.L38:
 303:Core/Src/stm32f1xx_hal_msp.c ****   {
 304:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 0 */
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 306:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 0 */
 307:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 308:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 309:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 310:Core/Src/stm32f1xx_hal_msp.c **** 
 311:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 1 */
 312:Core/Src/stm32f1xx_hal_msp.c ****   }
 313:Core/Src/stm32f1xx_hal_msp.c **** 
 314:Core/Src/stm32f1xx_hal_msp.c **** }
 649              		.loc 1 314 1 view .LVU185
 650 000e 7047     		bx	lr
 651              	.L41:
 297:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 652              		.loc 1 297 5 is_stmt 1 view .LVU186
 653 0010 02F56442 		add	r2, r2, #58368
 654 0014 9369     		ldr	r3, [r2, #24]
 655 0016 23F40063 		bic	r3, r3, #2048
 656 001a 9361     		str	r3, [r2, #24]
 657 001c 7047     		bx	lr
 658              	.L42:
 308:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 659              		.loc 1 308 5 view .LVU187
 660 001e 044A     		ldr	r2, .L43+4
 661 0020 D369     		ldr	r3, [r2, #28]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 20


 662 0022 23F00103 		bic	r3, r3, #1
 663 0026 D361     		str	r3, [r2, #28]
 664              		.loc 1 314 1 is_stmt 0 view .LVU188
 665 0028 F1E7     		b	.L38
 666              	.L44:
 667 002a 00BF     		.align	2
 668              	.L43:
 669 002c 002C0140 		.word	1073818624
 670 0030 00100240 		.word	1073876992
 671              		.cfi_endproc
 672              	.LFE70:
 674              		.text
 675              	.Letext0:
 676              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f100xb.h"
 677              		.file 3 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 678              		.file 4 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 679              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 680              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 681              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 682              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 683              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 684              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 685              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 686              		.file 12 "Core/Inc/main.h"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:89     .text.HAL_MspInit:0000003c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:95     .text.HAL_ADC_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:101    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:280    .text.HAL_ADC_MspInit:000000b8 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:289    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:295    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:349    .text.HAL_ADC_MspDeInit:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:357    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:363    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:433    .text.HAL_TIM_Base_MspInit:00000044 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:439    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:445    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:614    .text.HAL_TIM_MspPostInit:000000ac $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:623    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:629    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccIOeK8O.s:669    .text.HAL_TIM_Base_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
