
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
Options:	
Date:		Mon Jun  2 21:54:05 2025
Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
OS:		Red Hat Enterprise Linux

License:
		[21:54:05.494473] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
<CMD> win
<CMD> set_message -id IMPLF-200 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPFP-3961 -suppress
<CMD> set_message -id IMPSP-9025 -suppress
<CMD> set init_gnd_net gnd
<CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef /users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../adder_nl.v
<CMD> set init_mmmc_file ../mmmc_setup.tcl
<CMD> set init_pwr_net vdd
<CMD> init_design -setup view_slow_mission -hold view_fast_mission
#% Begin Load MMMC data ... (date=06/02 21:56:03, mem=1513.5M)
#% End Load MMMC data ... (date=06/02 21:56:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1514.8M, current mem=1514.8M)
rc_fast rc_slow
INFO: New setup and hold views overwrite old settings during design initialization

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...

Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
Set DBUPerIGU to M1 pitch 116.
[21:56:03.153306] Periodic Lic check successful
[21:56:03.677650] Feature usage summary:
[21:56:03.677651] Innovus_Impl_System
[21:56:03.677658] Innovus_20nm_Opt

This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)

Loading LEF file /users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef ...
**WARN: (IMPLF-378):	The spacing for cell edge type 'NOCP' and 'CP' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
If it's defined multiple times for the same pair of types, only the last one
will be kept. Check all definitions in all LEF files to remove any duplicated
definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_ECO_FILL1' and 'SC6P75T_116CPP_CSC_BASE' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
If it's defined multiple times for the same pair of types, only the last one
will be kept. Check all definitions in all LEF files to remove any duplicated
definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_ECO_FILL1' and 'SC6P75T_116CPP_CSC_ECO_FILL1' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
If it's defined multiple times for the same pair of types, only the last one
will be kept. Check all definitions in all LEF files to remove any duplicated
definitions to avoid this warning message.
**WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_DRAIN' and 'SC6P75T_116CPP_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
If it's defined multiple times for the same pair of types, only the last one
will be kept. Check all definitions in all LEF files to remove any duplicated
definitions to avoid this warning message.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../mmmc_setup.tcl
Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
*** End library_loading (cpu=1.56min, real=1.55min, mem=291.1M, fe_cpu=2.30min, fe_real=3.53min, fe_mem=2070.0M) ***
#% Begin Load netlist data ... (date=06/02 21:57:37, mem=1742.9M)
*** Begin netlist parsing (mem=2070.0M) ***
Created 1371 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../adder_nl.v'

*** Memory Usage v#2 (Current mem = 2070.012M, initial mem = 820.863M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2070.0M) ***
#% End Load netlist data ... (date=06/02 21:57:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1794.9M, current mem=1794.9M)
Top level cell is adder.
Hooked 2742 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell adder ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 2846 modules.
** info: there are 10 stdCell insts.
** info: there are 0 insts with no signal pins.

*** Memory Usage v#2 (Current mem = 2251.438M, initial mem = 820.863M) ***

Honor LEF defined pitches for advanced node
Start create_tracks
Extraction setup Started for TopCell adder 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
Generating auto layer map file.

/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
Generating auto layer map file.

Completed (cpu: 0:00:11.2 real: 0:00:32.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_slow_mission
    RC-Corner Name        : rc_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
 
 Analysis View: view_fast_mission
    RC-Corner Name        : rc_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../report/con.sdc' ...
Current (total cpu=0:02:35, real=0:04:12, peak res=3177.1M, current mem=2558.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../report/con.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../report/con.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2572.2M, current mem=2572.2M)
Current (total cpu=0:02:36, real=0:04:12, peak res=3177.1M, current mem=2572.2M)
Total number of combinational cells: 890
Total number of sequential cells: 456
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 25
List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
Total number of usable buffers: 48
List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
Total number of unusable buffers: 4
List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
Total number of usable inverters: 37
List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
Total number of unusable inverters: 3
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
Total number of identified unusable delay cells: 44
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-378            4  The spacing for cell edge type '%s' and ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
*** Message Summary: 47 warning(s), 0 error(s)

<CMD> setDesignMode -process 22
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> setDesignMode -congEffort high -flowEffort extreme
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
<CMD> setDesignMode -bottomRoutingLayer C1
<CMD> setMultiCpuUsage -localCpu max
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -s 8 8 1 1 1 1
The core width changes from 8.000000 to 8.004000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.

Honor LEF defined pitches for advanced node
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit

Honor LEF defined pitches for advanced node
Start create_tracks
TRACKS Y 3360 DO 2 STEP 3600 LAYER  LB ;  
TRACKS X 3658 DO 2 STEP 3600 LAYER  LB ;  
TRACKS X 3444 DO 3 STEP 2400 LAYER  QB ;  
TRACKS Y 3360 DO 3 STEP 2400 LAYER  QB ;  
TRACKS Y 3360 DO 3 STEP 2400 LAYER  QA ;  
TRACKS X 3444 DO 3 STEP 2400 LAYER  QA ;  
TRACKS X 54 DO 112 STEP 90 LAYER  JA ;  
TRACKS Y 960 DO 10 STEP 900 LAYER  JA ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C5 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C5 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C4 ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C4 ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C3 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C3 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C2 ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C2 ;  
TRACKS Y 60 DO 110 STEP 90 LAYER  C1 ;  
TRACKS X 54 DO 112 STEP 90 LAYER  C1 ;  
TRACKS X 84 DO 126 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 123 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 123 STEP 80 LAYER  M1 ;  
TRACKS X 58 DO 87 STEP 116 LAYER  M1 ;  
M1 pitch=116 (min=80) [80 130]  80  116  0  58 
M2 pitch=80 (min=80) [80 140]  80  80  80  80 
M3 pitch=90 (min=90) [90 151]  90  90  0  0 
M4 pitch=90 (min=90) [90 193]  90  90  0  0 
M5 pitch=90 (min=90) [90 153]  90  90  0  0 
M6 pitch=90 (min=90) [90 153]  90  90  0  0 
M7 pitch=90 (min=90) [90 293]  90  90  0  0 
M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
10 new pwr-pin connections were made to global net 'vdd'.
<CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
10 new gnd-pin connections were made to global net 'gnd'.
<CMD> applyGlobalNets
*** Checked 2 GNC rules.
*** Applying global-net connections...
10 new pwr-pin connections were made to global net 'vdd'.
10 new gnd-pin connections were made to global net 'gnd'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 0.2 -spacing 0.1 -offset 0.1
#% Begin addRing (date=06/02 21:58:18, mem=2605.6M)


viaInitial starts at Mon Jun  2 21:58:18 2025
viaInitial ends at Mon Jun  2 21:58:18 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2710.0M)
**WARN: (IMPPP-193):	The currently specified top spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified bottom spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified left spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
**WARN: (IMPPP-193):	The currently specified right spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=06/02 21:58:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2608.7M, current mem=2608.7M)
<CMD> sroute -nets {vdd gnd}
#% Begin sroute (date=06/02 21:58:18, mem=2608.7M)
*** Begin SPECIAL ROUTE on Mon Jun  2 21:58:18 2025 ***
SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1059.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 1474 macros, 5 used
Read in 3 components
  3 core components: 3 unplaced, 0 placed, 0 fixed
Read in 29 logical pins
Read in 29 nets
Read in 2 special nets, 2 routed
Read in 6 terminals
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for gnd FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 30
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 15
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2646.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 45 wires.
ViaGen created 30 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       45       |       NA       |
|   V1   |       30       |        0       |
+--------+----------------+----------------+
#% End sroute (date=06/02 21:58:19, total cpu=0:00:01.2, real=0:00:01.0, peak res=2719.9M, current mem=2719.9M)
<CMD> saveDesign floorplan
#% Begin save design ... (date=06/02 21:58:19, mem=2723.3M)
% Begin Save ccopt configuration ... (date=06/02 21:58:19, mem=2723.5M)
% End Save ccopt configuration ... (date=06/02 21:58:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=2725.0M, current mem=2725.0M)
% Begin Save netlist data ... (date=06/02 21:58:19, mem=2725.1M)
Writing Binary DB to floorplan.dat/vbin/adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/02 21:58:20, total cpu=0:00:00.4, real=0:00:01.0, peak res=2730.1M, current mem=2730.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.dat/adder.route.congmap.gz ...
% Begin Save AAE data ... (date=06/02 21:58:20, mem=2730.9M)
Saving AAE Data ...
% End Save AAE data ... (date=06/02 21:58:20, total cpu=0:00:00.5, real=0:00:00.0, peak res=2730.9M, current mem=2730.8M)
Saving preference file floorplan.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file floorplan.dat/adder.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving PG file floorplan.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Jun  2 21:58:21 2025)
Saving property file floorplan.dat/adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4351.8M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4351.8M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4351.8M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving preRoute extracted patterns in file 'floorplan.dat/adder.techData.gz' ...
Saving preRoute extraction data in directory 'floorplan.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/02 21:58:21, mem=2736.6M)
% End Save power constraints data ... (date=06/02 21:58:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2736.7M, current mem=2736.7M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design floorplan.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../report/con.sdc
#% End save design ... (date=06/02 21:58:23, total cpu=0:00:02.3, real=0:00:04.0, peak res=2737.4M, current mem=2737.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -all
Creating directory checkDesign.
Total CPU(s) requested: 96
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 11 Innovus_CPU_Opt license(s) for 88 CPU(s)
[21:58:26.191754] Periodic Lic check successful
[21:58:26.191811] Feature usage summary:
[21:58:26.191816] Innovus_Impl_System
[21:58:26.191817] Innovus_CPU_Opt
[21:58:26.191818] Innovus_20nm_Opt

Total CPU(s) now enabled: 96
Multithreaded Timing Analysis is initialized with 96 threads

Estimated cell power/ground rail width = 0.075 um

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
**Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!


**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!


Begin checking placement ... (start mem=4331.2M, init mem=6862.1M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 10          
Placement Density:16.04%(9/60)
Placement Density (including fixed std cells):16.04%(9/60)
Finished checkPlace (total: cpu=0:02:12, real=0:00:21.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=6862.1M)
Design: adder

------ Design Summary:
Total Standard Cell Number   (cells) : 10
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 9.71
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 10
Number of Non-uniquified Insts : 8
Number of Nets                 : 40
Average number of Pins per Net : 1.90
Maximum number of Pins in Net  : 3

------ I/O Port summary

Number of Primary I/O Ports    : 29
Number of Input Ports          : 19
Number of Output Ports         : 10
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 1
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 28
**WARN: (IMPREPO-200):	There are 1 Floating Ports in the top design.
**WARN: (IMPREPO-202):	There are 28 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 1
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-212):	There are 1 Floating I/O Pins.
**WARN: (IMPREPO-213):	There are 28 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
Assigns in module adder
  carry intadd_0/n1
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/adder.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
WARNING   NRDB-733             2  %s %s in %s %s does not have a physical ...
WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 360 warning(s), 0 error(s)

<CMD> check_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=6864.04 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=3428.56)
Total number of fetched objects 36
End delay calculation. (MEM=2914.88 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2891.66 CPU=0:00:04.8 REAL=0:00:07.0)
     +------------------------------------------+ 
     |           TIMING CHECK SUMMARY           | 
     |------------------------------------------| 
     |  Warning |      Warning       |  Number  | 
     |          |    Description     |    of    | 
     |          |                    | Warnings | 
     |----------+--------------------+----------| 
     | no_drive | No drive assertion |       19 | 
     +------------------------------------------+ 
<CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
*** timeDesign #1 [begin] () : totSession cpu/real = 0:04:59.4/0:04:46.1 (1.0), mem = 5904.2M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=5889.79 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=3866.34)
Total number of fetched objects 36
End delay calculation. (MEM=3998.38 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3347.06 CPU=0:00:03.6 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:05:08 mem=6066.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.484  | 99.484  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 16.046%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 9.25 sec
Total Real time: 8.0 sec
Total Memory Usage: 6038.457031 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:09.0/0:00:07.5 (1.2), totSession cpu/real = 0:05:08.4/0:04:53.6 (1.1), mem = 6038.5M
<CMD> setEndCapMode -bottomEdge UDB116SVT24_CAPT_1
<CMD> setEndCapMode -topEdge UDB116SVT24_CAPB_1
<CMD> setEndCapMode -rightEdge UDB116SVT24_CAPL9_1
<CMD> setEndCapMode -leftEdge UDB116SVT24_CAPR9_1
<CMD> setEndCapMode -leftBottomCorner UDB116SVT24_CAPBOUCL9_1
<CMD> setEndCapMode -leftTopCorner UDB116SVT24_CAPTOUCL9_1
<CMD> setEndCapMode -rightBottomCorner UDB116SVT24_CAPBOUCR9_1
<CMD> setEndCapMode -rightTopCorner UDB116SVT24_CAPTOUCR9_1
<CMD> addEndCap

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO*: Added 130 triple-well end caps with prefix 'ENDCAP'.
For 130 new insts, <CMD> zoomBox -0.29000 1.95900 8.54600 9.84400
<CMD> zoomBox 0.67800 5.01500 5.29200 9.13200
<CMD> selectInst ENDCAP_3
<CMD> deselectAll
<CMD> selectInst ENDCAP_3
ambiguous command name "delete": deleteAIoFiller deleteAllCellPad deleteAllDensityAreas deleteAllFPObjects deleteAllInstGroups deleteAllPowerPreroutes deleteAllPtnCuts deleteAllPtnFeedthroughs deleteAllScanCells deleteAllSignalPreroutes deleteBNet deleteBufferTree deleteBumpConnectTargetConstraint deleteBumps deleteBusGuide deleteCellEdgeSpacing deleteCellEdgeType deleteCellPad deleteDangling1b1Or0s deleteDanglingNet deleteDanglingPort deleteDeCap deleteEmptyModule deleteExclusiveGroups deleteFPObject deleteFiller deleteGAFillerGroup deleteHaloFromBlock deleteInst deleteInstFromInstGroup deleteInstGroup deleteInstPad deleteIntegRouteConstraint deleteIoFiller deleteIoInstance deleteIoRowFiller deleteMetalFill deleteMimCap deleteModule deleteModulePort deleteNet deleteNetFromNetGroup deleteNetGroup deleteNetWeight deleteNotchFill deletePGPin deletePartition deletePinBlkg deletePinFromPinGroup deletePinGroup deletePinGuide deletePipelineNetGroup deletePlaceBlockage deletePowerSwitch deletePtnCut deleteRouteBlk deleteRoutingHalo deleteRow deleteScanCell deleteScanChain deleteScanChainPartition deleteSdpObject deleteSecondaryPGNet deleteSelectedFromFPlan deleteShield deleteSizeBlockage deleteSpareModule deleteTSV deleteTieHiLo deleteTrack deleteUninstantiatedModules deleteUserBundleNet deleteWhatIfTimingAssertions deleteWorkspace delete_bump_grid delete_ccopt_clock_spines delete_ccopt_clock_tree_source_group delete_ccopt_clock_tree_spec delete_ccopt_clock_trees delete_ccopt_flexible_htrees delete_ccopt_preferred_cell_stripe delete_ccopt_skew_groups delete_cell_obs delete_cell_stack_area delete_cell_stack_group delete_cell_virtual_align delete_clock_tree_repeaters delete_feedthru_buffer delete_gui_object delete_inst_space_group delete_opt_cell_group delete_path_category delete_pg_keepout delete_relative_floorplan delete_route_type
<CMD> deleteFiller
Deleted 0 physical inst  (cell - / prefix FILLER).
Did not delete 130 physical insts as they did not match the given prefix <FILLER>.
<CMD> deselectAll
<CMD> zoomBox 0.38100 4.45500 5.80900 9.29900
<CMD> zoomBox -0.00300 4.00100 6.38400 9.70000
<CMD> zoomBox -0.86100 2.94800 7.97900 10.83600
<CMD> zoomBox -1.42100 2.24600 8.97900 11.52600
<CMD> pan 1.12000 3.10000
<CMD> deleteFiller -prefix UDB116SVT24
Deleted 0 physical inst  (cell - / prefix UDB116SVT24).
Did not delete 130 physical insts as they did not match the given prefix <UDB116SVT24>.
<CMD> deleteFiller -prefix UDB116SVT24_CAP
Deleted 0 physical inst  (cell - / prefix UDB116SVT24_CAP).
Did not delete 130 physical insts as they did not match the given prefix <UDB116SVT24_CAP>.
<CMD> deleteFiller -prefix UDB116SVT24_CAPT_1
Deleted 0 physical inst  (cell - / prefix UDB116SVT24_CAPT_1).
Did not delete 130 physical insts as they did not match the given prefix <UDB116SVT24_CAPT_1>.
<CMD> deleteFiller -inst UDB116SVT24_CAPT_1
**WARN: (IMPSP-5103):	Cannot delete the specified physical instance 'UDB116SVT24_CAPT_1' (cell '-').
*INFO - deleted 0 instance  
<CMD> deleteFiller -cell UDB116SVT24_CAPT_1
Deleted 102 physical insts (cell UDB116SVT24_CAPT_1 / prefix -).
<CMD> deleteFiller -cell {UDB116SVT24_CAPT_1 UDB116SVT24_CAPB_1 UDB116SVT24_CAPL9_1 UDB116SVT24_CAPR9_1 UDB116SVT24_CAPBOUCL9_1 UDB116SVT24_CAPTOUCL9_1 UDB116SVT24_CAPBOUCR9_1 UDB116SVT24_CAPTOUCR9_1}
Deleted 0 physical inst  (cell UDB116SVT24_CAPT_1 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_CAPB_1 / prefix -).
Deleted 12 physical insts (cell UDB116SVT24_CAPL9_1 / prefix -).
Deleted 12 physical insts (cell UDB116SVT24_CAPR9_1 / prefix -).
Deleted 2 physical insts (cell UDB116SVT24_CAPBOUCL9_1 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_CAPTOUCL9_1 / prefix -).
Deleted 2 physical insts (cell UDB116SVT24_CAPBOUCR9_1 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_CAPTOUCR9_1 / prefix -).
Total physical insts deleted = 28.
<CMD> setEndCapMode -bottomEdge UDB116SVT24_CAPT_1
<CMD> setEndCapMode -topEdge UDB116SVT24_CAPB_1
<CMD> setEndCapMode -rightEdge UDB116SVT24_CAPL9_1
<CMD> setEndCapMode -leftEdge UDB116SVT24_CAPR9_1
<CMD> setEndCapMode -rightBottomCorner UDB116SVT24_CAPBOUCL9_1
<CMD> setEndCapMode -rightTopCorner UDB116SVT24_CAPTOUCL9_1
<CMD> setEndCapMode -leftBottomCorner UDB116SVT24_CAPBOUCR9_1
<CMD> setEndCapMode -leftTopCorner UDB116SVT24_CAPTOUCR9_1
<CMD> addEndCap

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO*: Added 130 triple-well end caps with prefix 'ENDCAP'.
For 130 new insts, <CMD> selectInst ENDCAP_3
<CMD> deselectAll
<CMD> selectInst ENDCAP_3
<CMD> deleteFiller -cell {UDB116SVT24_CAPT_1 UDB116SVT24_CAPB_1 UDB116SVT24_CAPL9_1 UDB116SVT24_CAPR9_1 UDB116SVT24_CAPBOUCL9_1 UDB116SVT24_CAPTOUCL9_1 UDB116SVT24_CAPBOUCR9_1 UDB116SVT24_CAPTOUCR9_1}
Deleted 102 physical insts (cell UDB116SVT24_CAPT_1 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_CAPB_1 / prefix -).
Deleted 12 physical insts (cell UDB116SVT24_CAPL9_1 / prefix -).
Deleted 12 physical insts (cell UDB116SVT24_CAPR9_1 / prefix -).
Deleted 2 physical insts (cell UDB116SVT24_CAPBOUCL9_1 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_CAPTOUCL9_1 / prefix -).
Deleted 2 physical insts (cell UDB116SVT24_CAPBOUCR9_1 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_CAPTOUCR9_1 / prefix -).
Total physical insts deleted = 130.
<CMD> setEndCapMode -bottomEdge UDB116SVT24_CAPT_1
<CMD> setEndCapMode -topEdge UDB116SVT24_CAPB_1
<CMD> setEndCapMode -rightEdge UDB116SVT24_CAPL9_1
<CMD> setEndCapMode -leftEdge UDB116SVT24_CAPR9_1
<CMD> setEndCapMode -rightTopCorner UDB116SVT24_CAPBOUCL9_1
<CMD> setEndCapMode -rightBottomCorner UDB116SVT24_CAPTOUCL9_1
<CMD> setEndCapMode -leftTopCorner UDB116SVT24_CAPBOUCR9_1
<CMD> setEndCapMode -leftBottomCorner UDB116SVT24_CAPTOUCR9_1
<CMD> addEndCap

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO*: Added 130 triple-well end caps with prefix 'ENDCAP'.
For 130 new insts, <CMD> selectInst ENDCAP_3
<CMD> deselectAll
<CMD> selectInst ENDCAP_76
<CMD> deselectAll
<CMD> selectWire 1.0440 3.6300 9.0480 3.6900 1 gnd
<CMD> deselectAll
<CMD> selectInst ENDCAP_65
<CMD> zoomBox -2.88600 0.79300 11.50800 13.63700
<CMD> pan -0.54900 -0.25000
<CMD> zoomBox -3.43500 -3.13600 13.49900 11.97500
<CMD> deselectAll
<CMD> selectInst ENDCAP_2
<CMD> deselectAll
<CMD> selectInst ENDCAP_1
<CMD> deselectAll
<CMD> selectInst ENDCAP_3
<CMD> deselectAll
<CMD> selectInst ENDCAP_4
<CMD> deselectAll
<CMD> selectInst ENDCAP_4
<CMD> deselectAll
<CMD> selectInst ENDCAP_1
<CMD> deselectAll
<CMD> selectInst ENDCAP_1
<CMD> deselectAll
<CMD> selectInst ENDCAP_2
<CMD> deselectAll
<CMD> selectInst ENDCAP_64
<CMD> deselectAll
<CMD> selectWire 1.0440 2.0100 9.0480 2.0700 1 vdd
<CMD> dbSetStripBoxState [uiGetRecordObjByInfo -objType sWire -rect {1.044 2.01 9.048 2.07} -layer 1 -name vdd] ROUTED
<CMD> deselectAll
<CMD> selectInst ENDCAP_56
<CMD> zoomBox -4.40100 -3.70600 15.52200 14.07200
<CMD> zoomBox -1.45000 -1.39800 8.95100 7.88300
<CMD> zoomBox -0.96800 -1.02200 7.87300 6.86700
<CMD> deselectAll
<CMD> selectInst ENDCAP_1
<CMD> is_innovus_plus
<CMD> is_innovus_plus
<CMD> deselectAll
<CMD> selectInst ENDCAP_1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> zoomBox -0.56400 -0.68300 6.95100 6.02300
<CMD> zoomBox -0.22100 -0.39500 6.16700 5.30500
<CMD> zoomBox 0.31900 0.05700 4.93500 4.17600
<CMD> zoomBox 0.70900 0.38300 4.04500 3.36000
<CMD> zoomBox 0.53300 0.15000 4.45800 3.65200
<CMD> pan 0.22900 1.66800
<CMD> pan -0.22400 3.58200
<CMD> pan -0.13300 6.02500
<CMD> pan 0.26400 4.68700
<CMD> pan -0.08100 3.40500
<CMD> pan 0.13700 2.25400
<CMD> pan 0.01000 0.71200
<CMD> pan -0.12200 -0.61100
<CMD> zoomBox 0.80300 0.40400 3.64000 2.93600
<CMD> zoomBox 0.45800 -0.01000 5.08000 4.11400
<CMD> pan 1.86400 -0.35400
<CMD> pan 2.46400 -2.30200
<CMD> pan 1.88200 -4.65200
<CMD> zoomBox 7.10500 0.50400 10.44600 3.48500
<CMD> zoomBox 7.41500 0.76800 9.82900 2.92200
<CMD> zoomBox 7.53300 0.87100 9.58500 2.70200
<CMD> zoomBox 7.82700 1.20500 8.73900 2.01900
<CMD> zoomBox 7.52800 0.87200 9.58500 2.70800
<CMD> zoomBox 7.43200 0.76600 9.85300 2.92600
<CMD> zoomBox 7.32100 0.64200 10.16900 3.18300
<CMD> pan -0.20700 -4.88000
<CMD> pan -0.40200 -3.11400
<CMD> pan 0.48800 -0.89400
<CMD> pan -0.47300 -1.03200
<CMD> addWellTap -cell UDB116SVT24_TAPSS -cellInterval 100

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPSP-5134):	Setting cellInterval to 99.992 (microns) as a multiple of cell UDB116SVT24_TAPSS's techSite 'GF22_DST' width of 0.116 microns
Type 'man IMPSP-5134' for more detail.
For 12 new insts, Inserted 12 well-taps <UDB116SVT24_TAPSS> cells (prefix WELLTAP).
<CMD> deselectAll
<CMD> zoomBox 6.37900 5.93400 10.32100 9.45200
<CMD> zoomBox 6.23400 5.79000 10.87100 9.92800
<CMD> pan -2.58000 -1.33400
<CMD> pan -2.03300 0.27200
<CMD> pan -1.55100 2.19700
<CMD> zoomBox -0.45300 3.54700 5.00300 8.41600
<CMD> pan 1.33100 3.61700
<CMD> pan -0.74300 0.19800
<CMD> pan -0.08500 -0.53100
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> setPlaceMode -place_global_clock_power_driven true
<CMD> setPlaceMode -place_global_clock_power_driven_effort high
<CMD> setPlaceMode -placeIOPins true -checkRoute true
<CMD> place_opt_design
#% Begin place_opt_design (date=06/02 22:09:22, mem=3829.9M)
**INFO: User settings:
setDesignMode -bottomRoutingLayer                     C1
setDesignMode -congEffort                             high
setDesignMode -flowEffort                             extreme
setDesignMode -process                                22
setExtractRCMode -coupling_c_th                       0.1
setExtractRCMode -relative_c_th                       1
setExtractRCMode -total_c_th                          0
setDelayCalMode -enable_high_fanout                   true
setDelayCalMode -engine                               aae
setDelayCalMode -ignoreNetLoad                        true
setDelayCalMode -socv_accuracy_mode                   low
setOptMode -opt_exp_buffer_drv1_2d_congestion_aware   true
setOptMode -opt_exp_buffer_congestion_aware_extreme   true
setOptMode -opt_exp_flow_effort_extreme               true
setOptMode -opt_area_recovery                         true
setPlaceMode -place_detail_check_route                true
setPlaceMode -place_detail_dpt_flow                   true
setPlaceMode -place_global_clock_power_driven         true
setPlaceMode -place_global_clock_power_driven_effort  high
setPlaceMode -place_global_cong_effort                high
setPlaceMode -place_global_place_io_pins              true
setAnalysisMode -analysisType                         bcwc
setAnalysisMode -clkSrcPath                           false
setAnalysisMode -clockPropagation                     forcedIdeal

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:07:43.0/0:15:14.0 (0.5), mem = 6060.8M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Starting place_opt_design V2 flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:48.5/0:15:15.1 (0.5), mem = 6060.8M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 142 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 33 (91.7%) nets
3		: 3 (8.3%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=152 (142 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=36 #term=75 #term/net=2.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=28
stdCell: 152 single + 0 double + 0 multi
Total standard cell length = 0.0716 (mm), area = 0.0000 (mm^2)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Average module density = 0.308.
Density for the design = 0.308.
       = stdcell_area 155 sites (10 um^2) / alloc_area 504 sites (32 um^2).
Pin Density = 0.07764.
            = total # of pins 75 / total area 966.
Enabling multi-CPU acceleration with 96 CPU(s) for placement
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:01.0 real = 0:00:00.0 mem = 6318.9M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 6318.9M
*** Distribution of endpoint levels
  [0-9]: 4 / 10 = 40.00%
  [10-19]: 6 / 10 = 60.00%
  [20-29]: 0 / 10 = 0.00%
  [30-39]: 0 / 10 = 0.00%
  [40-49]: 0 / 10 = 0.00%
  [50-59]: 0 / 10 = 0.00%
  [60-69]: 0 / 10 = 0.00%
  [70-79]: 0 / 10 = 0.00%
  [80-89]: 0 / 10 = 0.00%
  [90+]: 0 / 10 = 0.00%
Max Level = 19, on carry
*** Finished SKP initialization (cpu=0:00:32.2, real=0:00:13.0)***
SKP will use view:
  view_slow_mission
Iteration  3: Total net bbox = 5.202e-02 (2.73e-02 2.47e-02)
              Est.  stn bbox = 5.202e-02 (2.73e-02 2.47e-02)
              cpu = 0:00:36.4 real = 0:00:13.0 mem = 11522.4M
Iteration  4: Total net bbox = 3.681e+00 (1.09e-01 3.57e+00)
              Est.  stn bbox = 3.681e+00 (1.09e-01 3.57e+00)
              cpu = 0:00:02.8 real = 0:00:01.0 mem = 11554.4M
Iteration  5: Total net bbox = 3.681e+00 (1.09e-01 3.57e+00)
              Est.  stn bbox = 3.681e+00 (1.09e-01 3.57e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 11554.4M
Iteration  6: Total net bbox = 1.069e+02 (2.65e+01 8.04e+01)
              Est.  stn bbox = 1.069e+02 (2.65e+01 8.04e+01)
              cpu = 0:00:40.3 real = 0:00:15.0 mem = 11042.2M
Finished Global Placement (cpu=0:00:40.3, real=0:00:15.0, mem=11042.2M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:08:38 mem=12578.6M) ***
Total net bbox length = 1.370e+02 (4.438e+01 9.267e+01) (ext = 1.280e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 10 insts, mean move: 0.35 um, max move: 0.79 um 
	Max move on inst (U2): (5.48, 3.54) --> (5.10, 3.12)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:00.0 MEM: 12546.6MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.35 um
Max displacement: 0.79 um (Instance: U2) (5.476, 3.541) -> (5.104, 3.12)
	Length: 5 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_AN2_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.370e+02 (4.559e+01 9.144e+01) (ext = 1.265e+02)
Runtime: CPU: 0:00:03.9 REAL: 0:00:00.0 MEM: 12546.6MB
*** Finished refinePlace (0:08:42 mem=12546.6M) ***
*** Finished Initial Placement (cpu=0:00:53.0, real=0:00:17.0, mem=12546.6M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 15.67 sec, Real: 2.22 sec, Curr Mem: 12.25 MB )
Early Global Route congestion estimation runtime: 2.23 seconds, mem = 12598.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     5 
[NR-eGR]  M2  (2H)             0    39 
[NR-eGR]  C1  (3V)            23    62 
[NR-eGR]  C2  (4H)            27    25 
[NR-eGR]  C3  (5V)            37    10 
[NR-eGR]  C4  (6H)             3     7 
[NR-eGR]  C5  (7V)            21     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          112   148 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 108um
[NR-eGR] Total length: 112um, number of vias: 148
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.33 seconds, mem = 12598.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:24.6, real=0:00:03.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 1:21, real = 0: 0:21, mem = 10214.9M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:21.3/0:00:21.9 (3.7), totSession cpu/real = 0:09:09.8/0:15:37.0 (0.6), mem = 10214.9M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4365.3M, totSessionCpu=0:09:10 **
GigaOpt running with 96 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:09.9/0:15:37.0 (0.6), mem = 10212.9M
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:08, real = 0:00:27, mem = 4366.2M, totSessionCpu=0:09:18 **
#optDebug: { P: 22 W: 8195 FE: extreme PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 9.94 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 9.94 MB )
[NR-eGR] Read rows... (mem=9.9M)
[NR-eGR] Done Read rows (cpu=0.000s, mem=9.9M)

[NR-eGR] Read module constraints... (mem=9.9M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=9.9M)

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     5 
[NR-eGR]  M2  (2H)             0    39 
[NR-eGR]  C1  (3V)            23    62 
[NR-eGR]  C2  (4H)            27    25 
[NR-eGR]  C3  (5V)            37    10 
[NR-eGR]  C4  (6H)             3     7 
[NR-eGR]  C5  (7V)            21     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          112   148 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 108um
[NR-eGR] Total length: 112um, number of vias: 148
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 14.83 sec, Real: 2.48 sec, Curr Mem: 9.94 MB )
[NR-eGR] Finished Early Global Route ( CPU: 14.84 sec, Real: 2.49 sec, Curr Mem: 9.94 MB )
Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 10286.094M)

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=4535.31)
Total number of fetched objects 36
End delay calculation. (MEM=4553.71 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4553.71 CPU=0:00:01.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:03.0 totSessionCpu=0:09:44 mem=10351.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.474  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:37, mem = 4555.4M, totSessionCpu=0:09:44 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:34.8/0:00:36.4 (1.0), totSession cpu/real = 0:09:44.7/0:16:13.4 (0.6), mem = 10387.2M
** INFO : this run is activating 'allEndPoints' option

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting optimizing excluded clock nets MEM= 10387.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 10387.2M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:47.0/0:16:15.3 (0.6), mem = 10359.1M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Footprint cell information for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.1 (1.2), totSession cpu/real = 0:09:51.8/0:16:19.4 (0.6), mem = 10444.8M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:52.1/0:16:19.7 (0.6), mem = 10444.8M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.1 (1.1), totSession cpu/real = 0:09:54.5/0:16:21.8 (0.6), mem = 10467.4M
End: GigaOpt high fanout net optimization


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:55.9/0:16:23.1 (0.6), mem = 14821.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.75%|        -|   0.000|   0.000|   0:00:00.0|14827.4M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|14925.4M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|14925.4M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|14925.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.4 (1.2), totSession cpu/real = 0:09:58.7/0:16:25.5 (0.6), mem = 14925.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=10474.98M, totSessionCpu=0:09:59).

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:59.6/0:16:26.2 (0.6), mem = 11671.6M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 no-driver net excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+-----------------+---------+-------------+
|   0.000|   0.000|   30.75%|   0:00:00.0|16052.5M|view_slow_mission|       NA| NA          |
+--------+--------+---------+------------+--------+-----------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=16052.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=16052.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.0/0:00:07.0 (1.4), totSession cpu/real = 0:10:09.6/0:16:33.2 (0.6), mem = 10551.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:11.0/0:16:34.4 (0.6), mem = 14906.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.75%|        -|   0.000|   0.000|   0:00:00.0|14906.1M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|14985.1M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|14985.1M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|14990.1M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|14990.1M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|14990.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:02.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:02.5 (1.2), totSession cpu/real = 0:10:14.2/0:16:37.0 (0.6), mem = 14990.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=10547.72M, totSessionCpu=0:10:14).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:14.6/0:16:37.4 (0.6), mem = 10547.7M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 10.16 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.56 sec, Real: 1.19 sec, Curr Mem: 10.16 MB )
Early Global Route congestion estimation runtime: 1.20 seconds, mem = 10549.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Finished SKP initialization (cpu=0:00:06.1, real=0:00:02.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 12.91 MB )
SKP will use view:
  view_slow_mission
Iteration  4: Total net bbox = 1.174e+02 (4.58e+01 7.16e+01)
              Est.  stn bbox = 1.174e+02 (4.58e+01 7.16e+01)
              cpu = 0:00:13.5 real = 0:00:02.0 mem = 14330.3M
Iteration  5: Total net bbox = 1.195e+02 (4.78e+01 7.16e+01)
              Est.  stn bbox = 1.195e+02 (4.78e+01 7.16e+01)
              cpu = 0:00:03.1 real = 0:00:01.0 mem = 14842.5M
Iteration  6: Total net bbox = 1.219e+02 (4.41e+01 7.78e+01)
              Est.  stn bbox = 1.219e+02 (4.41e+01 7.78e+01)
              cpu = 0:00:04.6 real = 0:00:01.0 mem = 15354.6M
Iteration  7: Total net bbox = 1.147e+02 (3.77e+01 7.70e+01)
              Est.  stn bbox = 1.147e+02 (3.77e+01 7.70e+01)
              cpu = 0:00:03.3 real = 0:00:01.0 mem = 15898.7M
Move report: Timing Driven Placement moves 10 insts, mean move: 0.84 um, max move: 1.87 um 
	Max move on inst (U3): (5.68, 3.12) --> (5.43, 1.50)

Finished Incremental Placement (cpu=0:00:37.9, real=0:00:08.0, mem=15386.6M)
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:12 mem=15386.6M) ***
Total net bbox length = 1.117e+02 (3.407e+01 7.758e+01) (ext = 9.918e+01)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 10 insts, mean move: 0.03 um, max move: 0.08 um 
	Max move on inst (intadd_0/U8): (4.53, 3.58) --> (4.52, 3.66)
	Runtime: CPU: 0:00:20.9 REAL: 0:00:02.0 MEM: 15354.6MB
Summary Report:
Instances move: 10 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.03 um
Max displacement: 0.08 um (Instance: intadd_0/U8) (4.529, 3.581) -> (4.524, 3.66)
	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.115e+02 (3.411e+01 7.736e+01) (ext = 9.845e+01)
Runtime: CPU: 0:00:21.0 REAL: 0:00:02.0 MEM: 15354.6MB
*** Finished refinePlace (0:11:33 mem=15354.6M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 11.63 sec, Real: 1.67 sec, Curr Mem: 14.84 MB )
Early Global Route congestion estimation runtime: 1.68 seconds, mem = 15384.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     5 
[NR-eGR]  M2  (2H)             0    39 
[NR-eGR]  C1  (3V)            37    72 
[NR-eGR]  C2  (4H)            34    21 
[NR-eGR]  C3  (5V)            29    14 
[NR-eGR]  C4  (6H)             5     5 
[NR-eGR]  C5  (7V)            13     8 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          119   164 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 111um
[NR-eGR] Total length: 119um, number of vias: 164
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.44 seconds, mem = 15384.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:33, real=0:00:16.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=13060.8M)
Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 13060.836M)
**optDesign ... cpu = 0:02:38, real = 0:01:17, mem = 4672.7M, totSessionCpu=0:11:48 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=4799.82)
Total number of fetched objects 36
End delay calculation. (MEM=4804.55 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4804.55 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=0:11:52 mem=13085.8M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:37.7/0:00:19.8 (4.9), totSession cpu/real = 0:11:52.3/0:16:57.2 (0.7), mem = 13093.8M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:55.6/0:16:58.3 (0.7), mem = 17474.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.75%|        -|   0.000|   0.000|   0:00:00.0|17501.7M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|17615.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:00.0) **
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), totSession cpu/real = 0:11:56.4/0:16:59.0 (0.7), mem = 17615.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=13145.35M, totSessionCpu=0:11:57).


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:57.5/0:17:00.0 (0.7), mem = 17502.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.75%|        -|   0.000|   0.000|   0:00:00.0|17507.3M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|17608.3M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|17608.3M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|17608.3M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|17608.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (17606.3M) ***


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=17606.3M) ***
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.0 (1.2), totSession cpu/real = 0:11:58.7/0:17:01.0 (0.7), mem = 17606.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=13168.93M, totSessionCpu=0:11:59).
*** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:59.1/0:17:01.4 (0.7), mem = 13168.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 12.69 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 16.24 sec, Real: 2.25 sec, Curr Mem: 12.69 MB )
Early Global Route congestion estimation runtime: 2.26 seconds, mem = 13170.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Finished SKP initialization (cpu=0:00:08.0, real=0:00:03.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 15.44 MB )
SKP will use view:
  view_slow_mission
Iteration  4: Total net bbox = 1.121e+02 (3.86e+01 7.35e+01)
              Est.  stn bbox = 1.121e+02 (3.86e+01 7.35e+01)
              cpu = 0:00:07.6 real = 0:00:01.0 mem = 16440.4M
Iteration  5: Total net bbox = 1.193e+02 (4.78e+01 7.15e+01)
              Est.  stn bbox = 1.193e+02 (4.78e+01 7.15e+01)
              cpu = 0:00:04.5 real = 0:00:01.0 mem = 16952.5M
Iteration  6: Total net bbox = 1.230e+02 (4.95e+01 7.35e+01)
              Est.  stn bbox = 1.230e+02 (4.95e+01 7.35e+01)
              cpu = 0:00:04.7 real = 0:00:01.0 mem = 17464.7M
Iteration  7: Total net bbox = 1.149e+02 (4.04e+01 7.44e+01)
              Est.  stn bbox = 1.149e+02 (4.04e+01 7.44e+01)
              cpu = 0:00:04.8 real = 0:00:01.0 mem = 18008.8M
Move report: Timing Driven Placement moves 9 insts, mean move: 0.38 um, max move: 1.14 um 
	Max move on inst (U2): (5.45, 2.04) --> (4.85, 1.50)

Finished Incremental Placement (cpu=0:00:35.2, real=0:00:08.0, mem=17496.7M)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:12:57 mem=17496.7M) ***
Total net bbox length = 1.114e+02 (3.624e+01 7.513e+01) (ext = 9.837e+01)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 9 insts, mean move: 0.03 um, max move: 0.04 um 
	Max move on inst (intadd_0/U8): (4.49, 2.58) --> (4.52, 2.58)
	Runtime: CPU: 0:00:05.9 REAL: 0:00:01.0 MEM: 17464.7MB
Summary Report:
Instances move: 9 (out of 10 movable)
Instances flipped: 1
Mean displacement: 0.03 um
Max displacement: 0.04 um (Instance: intadd_0/U8) (4.485, 2.582) -> (4.524, 2.58)
	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
Runtime: CPU: 0:00:05.9 REAL: 0:00:01.0 MEM: 17464.7MB
*** Finished refinePlace (0:13:03 mem=17464.7M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 36 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.036800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         1( 1.43%)   ( 1.43%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.20%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 15.82 sec, Real: 2.14 sec, Curr Mem: 16.87 MB )
Early Global Route congestion estimation runtime: 2.15 seconds, mem = 17494.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     5 
[NR-eGR]  M2  (2H)             0    39 
[NR-eGR]  C1  (3V)            37    79 
[NR-eGR]  C2  (4H)            36    19 
[NR-eGR]  C3  (5V)            28    14 
[NR-eGR]  C4  (6H)             5     5 
[NR-eGR]  C5  (7V)            12     6 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          118   167 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 111um
[NR-eGR] Total length: 118um, number of vias: 167
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.30 seconds, mem = 17494.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:29, real=0:00:15.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=15173.9M)
Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 15173.922M)
**optDesign ... cpu = 0:04:18, real = 0:01:40, mem = 4814.1M, totSessionCpu=0:13:28 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=4917.21)
Total number of fetched objects 36
End delay calculation. (MEM=4936.76 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4936.76 CPU=0:00:01.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=0:13:32 mem=15168.2M)
*** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:01:33.1/0:00:19.1 (4.9), totSession cpu/real = 0:13:32.3/0:17:20.5 (0.8), mem = 15176.2M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:35.2/0:17:21.5 (0.8), mem = 19557.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.75%|        -|   0.000|   0.000|   0:00:00.0|19592.1M|
|   30.75%|        0|   0.000|   0.000|   0:00:01.0|19705.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
*** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), totSession cpu/real = 0:13:36.0/0:17:22.2 (0.8), mem = 19705.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=15224.76M, totSessionCpu=0:13:36).


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:37.1/0:17:23.2 (0.8), mem = 19581.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.75%|        -|   0.000|   0.000|   0:00:00.0|19596.7M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|19697.7M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|19697.7M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|19697.7M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|19697.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:00.0) **
*** Finished re-routing un-routed nets (19689.7M) ***


*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=19690.7M) ***
*** AreaOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.0 (1.1), totSession cpu/real = 0:13:38.3/0:17:24.2 (0.8), mem = 19690.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=15235.34M, totSessionCpu=0:13:38).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:38.9/0:17:24.7 (0.8), mem = 15235.3M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%| 0:00:00.0| 19709.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=19709.3M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.3 (1.1), totSession cpu/real = 0:13:41.5/0:17:27.0 (0.8), mem = 15264.9M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
Register exp ratio and priority group on 0 nets on 36 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 15231.984M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view view_slow_mission:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=4987.64)
Total number of fetched objects 36
End delay calculation. (MEM=5004.58 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5004.58 CPU=0:00:01.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:03.0 totSessionCpu=0:13:48 mem=15271.6M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:38, real = 0:01:55, mem = 4995.3M, totSessionCpu=0:13:48 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.470  | 99.470  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13145 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13169 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:19  |       15176 |      |     |
| area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15225 |      |     |
| area_reclaiming_6         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15235 |      |     |
| drv_eco_fixing            |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:03  |       15263 |    0 |   0 |
| final_summary             |           |   99.470 |           |        0 |       30.75 |            |              | 0:00:05  |       15307 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:04:41, real = 0:02:00, mem = 4999.6M, totSessionCpu=0:13:51 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 97 CRR processes is 2007.47MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:06:15, real = 0:03:12, mem = 15223.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-2041           3  Found %d fixed insts that could not be c...
WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 10 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:06:14.6/0:03:11.6 (2.0), totSession cpu/real = 0:13:57.6/0:18:25.7 (0.8), mem = 15223.6M
#% End place_opt_design (date=06/02 22:12:34, total cpu=0:06:15, real=0:03:12, peak res=5987.1M, current mem=4892.4M)
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=15223.6M, init mem=15223.6M)
*info: Placed = 152            (Fixed = 142)
*info: Unplaced = 0           
Placement Density:30.75%(9/31)
Placement Density (including fixed std cells):63.87%(38/60)
Finished checkPlace (total: cpu=0:01:05, real=0:00:09.0; vio checks: cpu=0:00:56.3, real=0:00:08.0; mem=15191.6M)
<CMD> reportCongestion -overflow
Usage: (2.4%H 2.3%V) = (5.400e+01um 7.020e+01um) = (50 65)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	81	100.00%	81	100.00%
<CMD> timeDesign -preCTS -prefix preCTS_setup -outDir timingReports
*** timeDesign #2 [begin] () : totSession cpu/real = 0:15:02.3/0:18:34.2 (0.8), mem = 15191.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=15191.6M)


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.470  | 99.470  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.77 sec
Total Real time: 4.0 sec
Total Memory Usage: 15226.578125 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:05.8/0:00:04.5 (1.3), totSession cpu/real = 0:15:08.1/0:18:38.7 (0.8), mem = 15226.6M
<CMD> timeDesign -preCTS -hold -prefix preCTS_hold -outDir timingReports
*** timeDesign #3 [begin] () : totSession cpu/real = 0:15:08.1/0:18:38.7 (0.8), mem = 15226.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=15193.1M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=4921.4)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 36
End delay calculation. (MEM=4899.59 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4899.59 CPU=0:00:01.3 REAL=0:00:01.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:02.0 totSessionCpu=0:15:13 mem=15157.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |
|           TNS (ns):| -0.322  | -0.322  |
|    Violating Paths:|   10    |   10    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.49 sec
Total Real time: 3.0 sec
Total Memory Usage: 15134.246094 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:05.5/0:00:03.3 (1.7), totSession cpu/real = 0:15:13.6/0:18:42.0 (0.8), mem = 15134.2M
<CMD> setDesignMode -powerEffort high
<CMD> setOptMode -leakageToDynamicRatio 0.5
<CMD> optPower -preCTS
*** optPower #1 [begin] () : totSession cpu/real = 0:15:13.6/0:18:42.0 (0.8), mem = 15134.2M
GigaOpt running with 96 threads.
**WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=4894.16)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 36
End delay calculation. (MEM=4942.25 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4942.25 CPU=0:00:01.6 REAL=0:00:01.0)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**INFO: No dynamic/leakage power view specified, setting up the setup view "view_slow_mission" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

clk(10MHz) 
Starting Levelizing
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT)
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 10%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 20%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 30%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 40%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 50%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 60%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 70%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 80%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 90%

Finished Levelizing
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT)

Starting Activity Propagation
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 10%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 20%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 30%
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:12:54 (2025-Jun-03 02:12:54 GMT)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 8946.9M, totSessionCpu=0:30:21 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.470  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

**DIAG[coe/coePowerInterface.cpp:8019:computeAvgTranDensity]: Assert "tranDenCount || dpgLeakDynRatio > 0.9999"
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts

Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr

Power Net Detected:
        Voltage	    Name
             0V	    gnd
          0.72V	    vdd
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.56MB/22127.93MB/9006.23MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.59MB/22127.93MB/9006.23MB)

Begin Processing Timing Window Data for Power Calculation

clk(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.59MB/22127.93MB/9006.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.61MB/22127.93MB/9006.23MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT)
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 10%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 20%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 30%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.63MB/22127.93MB/9006.23MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT)
** WARN:  (VOLTUS_POWR-2047): The power pin of the following cells is unable to make a connection with the external/physical rail for the cell instance in the design. Check that the PG pin name given in the .lib file is consistent with the PG pin name in the LEF file, and that the connections of the PG pin in .lib to the external rail have been specified. The power will be assigned to the default rail instead of the actual rail.

POWER LEVEL         CELL                              INSTANCE
VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U9 
VNW_P               UDB116SVT24_AN2_1                 U2
VNW_P               UDB116SVT24_OA21B_0P75            U3
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 10%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 20%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 30%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 40%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 50%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 60%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 70%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 80%
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT): 90%

Finished Calculating power
2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8981.66MB/22177.95MB/9006.23MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=8981.66MB/22177.95MB/9006.23MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8981.73MB/22177.95MB/9006.23MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8981.73MB/22177.95MB/9006.23MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=8981.81MB/22177.95MB/9006.23MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-02 22:15:30 (2025-Jun-03 02:15:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: adder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00003816 	    4.4362%
Total Switching Power:       0.00005464 	    6.3515%
Total Leakage Power:         0.00076741 	   89.2123%
Total Power:                 0.00086020
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  3.816e-05   5.464e-05   0.0007674   0.0008602         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          3.816e-05   5.464e-05   0.0007674   0.0008602         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72  3.816e-05   5.464e-05   0.0007674   0.0008602         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:               intadd_0/U2 (UDB116SVT24_ADDF_V1_1):        0.0001019
*              Highest Leakage Power:               intadd_0/U2 (UDB116SVT24_ADDF_V1_1):        8.665e-05
*                Total Cap:      5.48003e-14 F
*                Total instances in design:    10
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=8982.09MB/22177.95MB/9006.23MB)

 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |99.470|0.000|
|HEPG      | 0.000|0.000|
|All Paths |99.470|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (optPower #1) : totSession cpu/real = 0:30:38.9/0:21:29.1 (1.4), mem = 27006.6M
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 3.79619e-05, 5.46354e-05, 0.000770902, 0.000863499
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.75%|        -|   0.000|   0.000|   0:00:00.0|27236.5M|
|   30.75%|        1|   0.000|   0.000|   0:00:01.0|27468.9M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|27468.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:04.9) (real = 0:00:02.0) **
(I,S,L,T): view_slow_mission: 3.79233e-05, 5.46354e-05, 0.000770332, 0.000862891
*** PowerOpt #1 [finish] (optPower #1) : cpu/real = 0:00:04.9/0:00:02.8 (1.8), totSession cpu/real = 0:30:43.8/0:21:31.9 (1.4), mem = 27469.0M
Checking setup slack degradation ...
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT)
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 10%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 20%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 30%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 40%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 50%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 60%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 70%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 80%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 90%

Finished Levelizing
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT)

Starting Activity Propagation
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT)
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 10%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 20%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 30%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT)
VNW_P               UDB116SVT24_AN2_MM_1              U2
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 10%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 20%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 30%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 40%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 50%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 60%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 70%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 80%
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT): 90%

Finished Calculating power
2025-Jun-02 22:15:40 (2025-Jun-03 02:15:40 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-02 22:15:41 (2025-Jun-03 02:15:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: adder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00003813 	    4.4356%
Total Switching Power:       0.00005464 	    6.3559%
Total Leakage Power:         0.00076684 	   89.2085%
Total Power:                 0.00085960
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  3.813e-05   5.464e-05   0.0007668   0.0008596         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          3.813e-05   5.464e-05   0.0007668   0.0008596         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72  3.813e-05   5.464e-05   0.0007668   0.0008596         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:               intadd_0/U2 (UDB116SVT24_ADDF_V1_1):        0.0001019
*              Highest Leakage Power:               intadd_0/U2 (UDB116SVT24_ADDF_V1_1):        8.665e-05
*                Total Cap:      5.48003e-14 F
*                Total instances in design:    10
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |99.471|0.000|
|HEPG      | 0.000|0.000|
|All Paths |99.471|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:07, real=0:00:03, mem=22893.56M, totSessionCpu=0:30:46).


------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.471  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:14, mem = 12637.3M, totSessionCpu=0:30:48 **
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:15:35) (real = 0:02:53) **
*** optPower #1 [finish] () : cpu/real = 0:15:36.9/0:02:53.7 (5.4), totSession cpu/real = 0:30:50.4/0:21:35.7 (1.4), mem = 22895.5M
<CMD> saveDesign preCTS
#% Begin save design ... (date=06/02 22:15:44, mem=12383.1M)
% Begin Save ccopt configuration ... (date=06/02 22:15:44, mem=12383.1M)
% End Save ccopt configuration ... (date=06/02 22:15:45, total cpu=0:00:00.2, real=0:00:00.0, peak res=12383.1M, current mem=12383.0M)
% Begin Save netlist data ... (date=06/02 22:15:45, mem=12383.3M)
Writing Binary DB to preCTS.dat/vbin/adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/02 22:15:45, total cpu=0:00:00.5, real=0:00:00.0, peak res=12386.3M, current mem=12386.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file preCTS.dat/adder.route.congmap.gz ...
% Begin Save AAE data ... (date=06/02 22:15:45, mem=12386.9M)
Saving AAE Data ...
% End Save AAE data ... (date=06/02 22:15:45, total cpu=0:00:00.5, real=0:00:01.0, peak res=12386.9M, current mem=12386.1M)
Saving preference file preCTS.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file preCTS.dat/adder.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving PG file preCTS.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Jun  2 22:15:47 2025)
Saving property file preCTS.dat/adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=22926.1M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=22926.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=22926.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map preCTS.dat/adder.congmap.gz ...
Saving preRoute extracted patterns in file 'preCTS.dat/adder.techData.gz' ...
Saving preRoute extraction data in directory 'preCTS.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/02 22:15:48, mem=12387.2M)
% End Save power constraints data ... (date=06/02 22:15:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=12387.2M, current mem=12387.2M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design preCTS.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../report/con.sdc
#% End save design ... (date=06/02 22:15:50, total cpu=0:00:03.7, real=0:00:06.0, peak res=12387.2M, current mem=12387.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -holdTargetSlack 0.050
<CMD> clock_opt_design
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:30:54.4/0:21:41.6 (1.4), mem = 22881.1M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_exp_buffer_drv1_2d_congestion_aware            true
setOptMode -opt_exp_buffer_congestion_aware_extreme            true
setOptMode -opt_exp_flow_effort_extreme                        true
setOptMode -opt_exp_pre_route_auto_flow_update                 true
setOptMode -opt_drv                                            true
setOptMode -opt_hold_target_slack                              0.05
setOptMode -opt_leakage_to_dynamic_ratio                       0.5
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_area_recovery                                  true
setOptMode -opt_setup_target_slack                             0

Hard fence disabled

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:30:59 mem=22881.1M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 10.150%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=22881.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:08.3 REAL: 0:00:01.0 MEM: 22849.1MB
Summary Report:
Instances move: 0 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:08.3 REAL: 0:00:01.0 MEM: 22849.1MB
*** Finished refinePlace (0:31:07 mem=22849.1M) ***
ccopt_args: 
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(clock_opt_design): Checking analysis view for power/activity...
(clock_opt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): mode_mission
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort extreme' => 'setOptMode -usefulSkewCCOpt extreme' 
Using CCOpt effort extreme.
**ERROR: (IMPCCOPT-2004):	Cannot run 'update_clock_tree_spec_annotations -include_ideal_net_status' as no clock trees are defined.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
*** Message Summary: 0 warning(s), 1 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:00:13.3/0:00:03.2 (4.1), totSession cpu/real = 0:31:07.7/0:21:44.9 (1.4), mem = 22840.0M

<CMD> timeDesign -postCTS -hold -prefix postCTS_hold -outDir timingReports
*** timeDesign #4 [begin] () : totSession cpu/real = 0:31:07.7/0:21:44.9 (1.4), mem = 22840.0M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=22822.0M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=12403.7)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 36
End delay calculation. (MEM=12412.9 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=12412.9 CPU=0:00:01.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:03.0 totSessionCpu=0:31:15 mem=26343.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |
|           TNS (ns):| -0.322  | -0.322  |
|    Violating Paths:|   10    |   10    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 7.21 sec
Total Real time: 4.0 sec
Total Memory Usage: 22777.347656 Mbytes
*** timeDesign #4 [finish] () : cpu/real = 0:00:07.2/0:00:03.8 (1.9), totSession cpu/real = 0:31:14.9/0:21:48.7 (1.4), mem = 22777.3M
<CMD> optPower -postCTS
*** optPower #2 [begin] () : totSession cpu/real = 0:31:14.9/0:21:48.7 (1.4), mem = 22777.3M
GigaOpt running with 96 threads.
**WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
OPTC: m4 20.0 50.0
OPTC: view 50.0
Need call spDPlaceInit before registerPrioInstLoc.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (96 T). (MEM=12422.4)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 36
End delay calculation. (MEM=12431.3 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=12431.3 CPU=0:00:01.4 REAL=0:00:00.0)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-Jun-02 22:16:00 (2025-Jun-03 02:16:00 GMT)
2025-Jun-02 22:16:00 (2025-Jun-03 02:16:00 GMT): 10%
2025-Jun-02 22:16:00 (2025-Jun-03 02:16:00 GMT): 20%
2025-Jun-02 22:16:00 (2025-Jun-03 02:16:00 GMT): 30%
2025-Jun-02 22:16:00 (2025-Jun-03 02:16:00 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:16:00 (2025-Jun-03 02:16:00 GMT)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 16285.8M, totSessionCpu=0:46:28 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.471  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts

Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT)
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 10%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 20%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 30%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT)
VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U9 
VNW_P               UDB116SVT24_AN2_MM_1              U2
VNW_P               UDB116SVT24_OA21B_0P75            U3
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 10%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 20%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 30%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 40%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 50%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 60%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 70%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 80%
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT): 90%

Finished Calculating power
2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-02 22:18:37 (2025-Jun-03 02:18:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: adder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00003813 	    4.4357%
Total Switching Power:       0.00005464 	    6.3559%
Total Leakage Power:         0.00076684 	   89.2084%
Total Power:                 0.00085960
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  3.813e-05   5.464e-05   0.0007668   0.0008596         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          3.813e-05   5.464e-05   0.0007668   0.0008596         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72  3.813e-05   5.464e-05   0.0007668   0.0008596         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:               intadd_0/U2 (UDB116SVT24_ADDF_V1_1):        0.0001019
*              Highest Leakage Power:               intadd_0/U2 (UDB116SVT24_ADDF_V1_1):        8.665e-05
*                Total Cap:      5.48003e-14 F
*                Total instances in design:    10
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)

 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |99.471|0.000|
|HEPG      | 0.000|0.000|
|All Paths |99.471|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (optPower #2) : totSession cpu/real = 0:46:38.3/0:24:35.8 (1.9), mem = 34516.3M
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
(I,S,L,T): view_slow_mission: 3.79238e-05, 5.46354e-05, 0.000770332, 0.000862891
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.75%|        -|   0.000|   0.000|   0:00:00.0|34548.3M|
|   30.75%|        0|   0.000|   0.000|   0:00:00.0|34650.3M|
|   30.75%|        0|   0.000|   0.000|   0:00:01.0|34650.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:06.2) (real = 0:00:02.0) **
(I,S,L,T): view_slow_mission: 3.79238e-05, 5.46354e-05, 0.000770332, 0.000862891
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (optPower #2) : cpu/real = 0:00:06.2/0:00:02.0 (3.1), totSession cpu/real = 0:46:44.5/0:24:37.8 (1.9), mem = 34650.3M

*** Starting refinePlace (0:46:45 mem=34596.3M) ***
Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:07.0 REAL: 0:00:00.0 MEM: 34564.3MB
Summary Report:
Instances move: 0 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
Runtime: CPU: 0:00:07.0 REAL: 0:00:00.0 MEM: 34564.3MB
*** Finished refinePlace (0:46:52 mem=34564.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (34564.3M) ***


*** Finish Physical Update (cpu=0:00:08.0 real=0:00:02.0 mem=34596.3M) ***
Checking setup slack degradation ...
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT)
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 10%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 20%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 30%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT)
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 10%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 20%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 30%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 40%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 50%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 60%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 70%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 80%
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT): 90%

Finished Calculating power
2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-02 22:18:48 (2025-Jun-03 02:18:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: adder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00003813 	    4.4357%
Total Switching Power:       0.00005464 	    6.3559%
Total Leakage Power:         0.00076684 	   89.2084%
Total Power:                 0.00085960
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  3.813e-05   5.464e-05   0.0007668   0.0008596         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          3.813e-05   5.464e-05   0.0007668   0.0008596         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72  3.813e-05   5.464e-05   0.0007668   0.0008596         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:               intadd_0/U2 (UDB116SVT24_ADDF_V1_1):        0.0001019
*              Highest Leakage Power:               intadd_0/U2 (UDB116SVT24_ADDF_V1_1):        8.665e-05
*                Total Cap:      5.48003e-14 F
*                Total instances in design:    10
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |99.471|0.000|
|HEPG      | 0.000|0.000|
|All Paths |99.471|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:16, real=0:00:05, mem=30238.91M, totSessionCpu=0:46:54).


------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.471  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:14, mem = 19876.8M, totSessionCpu=0:46:55 **
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:15:40) (real = 0:02:53) **
*** optPower #2 [finish] () : cpu/real = 0:15:42.3/0:02:54.6 (5.4), totSession cpu/real = 0:46:57.2/0:24:43.3 (1.9), mem = 30243.8M
<CMD> saveDesign postCTSopt
#% Begin save design ... (date=06/02 22:18:52, mem=19663.6M)
% Begin Save ccopt configuration ... (date=06/02 22:18:52, mem=19663.6M)
% End Save ccopt configuration ... (date=06/02 22:18:52, total cpu=0:00:00.3, real=0:00:01.0, peak res=19663.6M, current mem=19663.3M)
% Begin Save netlist data ... (date=06/02 22:18:53, mem=19663.3M)
Writing Binary DB to postCTSopt.dat/vbin/adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/02 22:18:53, total cpu=0:00:00.9, real=0:00:01.0, peak res=19666.3M, current mem=19666.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file postCTSopt.dat/adder.route.congmap.gz ...
% Begin Save AAE data ... (date=06/02 22:18:54, mem=19666.9M)
Saving AAE Data ...
% End Save AAE data ... (date=06/02 22:18:54, total cpu=0:00:00.7, real=0:00:00.0, peak res=19666.9M, current mem=19666.0M)
Saving preference file postCTSopt.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file postCTSopt.dat/adder.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
Saving PG file postCTSopt.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Jun  2 22:18:55 2025)
Saving property file postCTSopt.dat/adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=30323.4M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=30323.4M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=30323.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map postCTSopt.dat/adder.congmap.gz ...
Saving preRoute extracted patterns in file 'postCTSopt.dat/adder.techData.gz' ...
Saving preRoute extraction data in directory 'postCTSopt.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/02 22:18:57, mem=19664.8M)
% End Save power constraints data ... (date=06/02 22:18:58, total cpu=0:00:00.4, real=0:00:00.0, peak res=19664.8M, current mem=19664.8M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design postCTSopt.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../report/con.sdc
#% End save design ... (date=06/02 22:18:59, total cpu=0:00:05.5, real=0:00:07.0, peak res=19666.9M, current mem=19663.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> setNanoRouteMode -routeWithSiDriven true
<CMD> setNanoRouteMode -drouteFixAntenna true
<CMD> setNanoRouteMode -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -route_detail_end_iteration 50
<CMD> setNanoRouteMode -route_detail_search_and_repair true
<CMD> setNanoRouteMode -route_detail_post_route_spread_wire true
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> routeDesign
#% Begin routeDesign (date=06/02 22:19:00, mem=19561.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19561.58 (MB), peak = 20205.43 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort extreme
#**INFO: setDesignMode -powerEffort high
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                   50
setNanoRouteMode -route_detail_fix_antenna                     true
setNanoRouteMode -route_detail_post_route_spread_wire          true
setNanoRouteMode -route_detail_search_and_repair               true
setNanoRouteMode -route_detail_use_multi_cut_via_effort        medium
setNanoRouteMode -route_route_side                             front
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     6.1
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer   3
setNanoRouteMode -route_antenna_diode_insertion                true
setNanoRouteMode -route_with_si_driven                         true
setNanoRouteMode -route_with_timing_driven                     true
setDesignMode -bottomRoutingLayer                              C1
setDesignMode -congEffort                                      high
setDesignMode -flowEffort                                      extreme
setDesignMode -powerEffort                                     high
setDesignMode -process                                         22
setDesignMode -propagateActivity                               true
setExtractRCMode -coupling_c_th                                0.1
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_exp_buffer_drv1_2d_congestion_aware            true
setOptMode -opt_exp_buffer_congestion_aware_extreme            true
setOptMode -opt_exp_flow_effort_extreme                        true
setOptMode -opt_exp_pre_route_auto_flow_update                 true
setOptMode -opt_drv                                            true
setOptMode -opt_hold_target_slack                              0.05
setOptMode -opt_leakage_to_dynamic_ratio                       0.5
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_area_recovery                                  true
setOptMode -opt_setup_target_slack                             0
setSIMode -separate_delta_delay_on_data                        true
setPlaceMode -place_detail_check_route                         true
setPlaceMode -place_detail_dpt_flow                            true
setPlaceMode -place_global_clock_power_driven                  true
setPlaceMode -place_global_clock_power_driven_effort           high
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_place_io_pins                       true

#**INFO: auto set of routeWithOpt (trackOpt) to true
#**INFO: auto set of timing-driven effort to medium
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=30199.9M, init mem=30199.9M)
*info: Placed = 152            (Fixed = 142)
*info: Unplaced = 0           
Placement Density:30.75%(9/31)
Placement Density (including fixed std cells):63.87%(38/60)
Finished checkPlace (total: cpu=0:00:45.4, real=0:00:05.0; vio checks: cpu=0:00:43.3, real=0:00:05.0; mem=30167.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=30167.9M) ***
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
% Begin globalRoute (date=06/02 22:19:06, mem=19557.0M)

globalRoute

#Start globalRoute on Mon Jun  2 22:19:07 2025
#
#Generating timing data, please wait...
#36 total nets, 36 already routed, 36 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19560.66 (MB), peak = 20205.43 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:07, elapsed time = 00:00:08, memory = 19611.95 (MB), peak = 20205.43 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 12.20ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19611.99 (MB), peak = 20205.43 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 19617.60 (MB), peak = 20205.43 (MB)
#Default setup view is reset to view_slow_mission.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19617.61 (MB), peak = 20205.43 (MB)
#Current view: view_slow_mission 
#Current enabled view: view_slow_mission 
#Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 19617.61 (MB), peak = 20205.43 (MB)
#Done generating timing data.
#WARNING (NRDB-733) PIN VNW_P in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN VPW_N in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:19:19 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19663.35 (MB), peak = 20205.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 19668.42 (MB), peak = 20205.43 (MB)
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 19668.48 (MB)
#Peak memory = 20205.43 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 0 nets
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Skipped timing-driven prevention.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19668.50 (MB), peak = 20205.43 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 36.
#Total number of nets in the design = 40.
#36 routable nets do not have any wires.
#36 nets will be global routed.
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Mon Jun  2 22:19:23 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -4.49 (MB)
#Total memory = 19669.90 (MB)
#Peak memory = 20205.43 (MB)
#
#
#Start global routing on Mon Jun  2 22:19:23 2025
#
#
#Start global routing initialization on Mon Jun  2 22:19:23 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Jun  2 22:19:23 2025
#
#Start routing resource analysis on Mon Jun  2 22:19:23 2025
#
#Routing resource analysis is done on Mon Jun  2 22:19:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V          96          16          49     0.00%
#  C2             H         109           1          49     0.00%
#  C3             V         111           1          49     0.00%
#  C4             H         109           1          49     0.00%
#  C5             V         111           1          49     0.00%
#  JA             H          10           0          49     0.00%
#  QA             V           3           0          49    57.14%
#  QB             H           3           0          49    57.14%
#  LB             V           2           0          49    71.43%
#  --------------------------------------------------------------
#  Total                    554       1.94%         441    20.63%
#
#
#
#
#Global routing data preparation is done on Mon Jun  2 22:19:23 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 19671.67 (MB), peak = 20205.43 (MB)
#
#
#Global routing initialization is done on Mon Jun  2 22:19:23 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 19671.75 (MB), peak = 20205.43 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19671.95 (MB), peak = 20205.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19672.07 (MB), peak = 20205.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 36.
#Total number of nets in the design = 40.
#
#36 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              36  
#-----------------------------
#        Total              36  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              36  
#-----------------------------
#        Total              36  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 96 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 24 um.
#Total wire length on LAYER C2 = 27 um.
#Total wire length on LAYER C3 = 23 um.
#Total wire length on LAYER C4 = 7 um.
#Total wire length on LAYER C5 = 14 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 94
#Up-Via Summary (total 94):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 27
# C2                 17
# C3                  6
# C4                  5
#-----------------------
#                    94 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:02
#Increased memory = 0.85 (MB)
#Total memory = 19670.75 (MB)
#Peak memory = 20205.43 (MB)
#
#Finished global routing on Mon Jun  2 22:19:25 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19670.70 (MB), peak = 20205.43 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 17 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# C1            25.86 	  0.00%  	  0.00% 	  0.00%
# C2            23.22 	  0.00%  	  0.00% 	  0.00%
# C3            22.21 	  0.00%  	  0.00% 	  0.00%
# C4             5.53 	  0.00%  	  0.00% 	  0.00%
# C5            14.64 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          91.46  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 89 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 25 um.
#Total wire length on LAYER C2 = 23 um.
#Total wire length on LAYER C3 = 22 um.
#Total wire length on LAYER C4 = 5 um.
#Total wire length on LAYER C5 = 14 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 94
#Up-Via Summary (total 94):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 27
# C2                 17
# C3                  6
# C4                  5
#-----------------------
#                    94 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 19670.95 (MB), peak = 20205.43 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV_On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Generating the tQuantus model file automatically.
#num_tile=29070 avg_aspect_ratio=1.984855 
#Vertical num_row 61 per_row= 476 halo= 20000 
#hor_num_col = 179 final aspect_ratio= 0.635300
#Build RC corners: cpu time = 00:00:38, elapsed time = 00:00:48, memory = 19750.80 (MB), peak = 20205.43 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 19759.27 (MB)
#Peak memory = 20205.43 (MB)
#Using multithreading with 96 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Track Assignment Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     1.02 (MB), total memory = 19761.31 (MB), peak memory = 20205.43 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19758.65 (MB), peak = 20205.43 (MB)
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#RC Statistics: 0 Res, 37 Ground Cap, 17 XCap (Edge to Edge)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 112 nodes, 76 edges, and 34 xcaps
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 31734.680M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 31734.680M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:47
#Elapsed time = 00:00:55
#Increased memory = 87.45 (MB)
#Total memory = 19758.41 (MB)
#Peak memory = 20205.43 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:11, elapsed time = 00:00:13, memory = 19789.34 (MB), peak = 20205.43 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19789.34 (MB), peak = 20205.43 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19793.86 (MB), peak = 20205.43 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19793.92 (MB), peak = 20205.43 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 36
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:49:21, real=0:26:32, peak res=20205.4M, current mem=19267.1M)
adder
Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:01.0, peak res=19278.2M, current mem=19278.2M)
Current (total cpu=0:49:21, real=0:26:33, peak res=20205.4M, current mem=19278.2M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19278.23 (MB), peak = 20205.43 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 36
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# C1            26.22 	  0.00%  	  0.00% 	  0.00%
# C2            23.22 	  0.00%  	  0.00% 	  0.00%
# C3            22.21 	  0.00%  	  0.00% 	  0.00%
# C4             5.53 	  0.00%  	  0.00% 	  0.00%
# C5            14.64 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All          91.82  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 90 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 26 um.
#Total wire length on LAYER C2 = 23 um.
#Total wire length on LAYER C3 = 22 um.
#Total wire length on LAYER C4 = 5 um.
#Total wire length on LAYER C5 = 14 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 94
#Up-Via Summary (total 94):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 27
# C2                 17
# C3                  6
# C4                  5
#-----------------------
#                    94 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 19278.18 (MB), peak = 20205.43 (MB)
#
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalRoute statistics:
#Cpu time = 00:01:34
#Elapsed time = 00:01:33
#Increased memory = -284.75 (MB)
#Total memory = 19272.21 (MB)
#Peak memory = 20205.43 (MB)
#Number of warnings = 47
#Total number of warnings = 82
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Mon Jun  2 22:20:40 2025
#
% End globalRoute (date=06/02 22:20:40, total cpu=0:01:35, real=0:01:34, peak res=19929.4M, current mem=19200.7M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Default setup view is reset to view_slow_mission.
#Start trackOpt...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
optDesign setup targetSlack = 0, stdDelay = 0.0061 ns
trackOpt setup targetSlack = -0.0183, stdDelay = 0.0061 ns
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 19172.2M, totSessionCpu=0:49:26 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:49:25.8/0:26:34.0 (1.9), mem = 29714.4M
GigaOpt running with 96 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:49:25.8/0:26:34.0 (1.9), mem = 29714.4M
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**INFO: Enabling trackOpt flow.
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT)
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 10%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 20%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 30%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 40%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 50%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 60%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 70%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 80%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 90%

Finished Levelizing
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT)

Starting Activity Propagation
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT)
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 10%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 20%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 30%
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:21:10 (2025-Jun-03 02:21:10 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:15:18, real = 0:03:08, mem = 23340.3M, totSessionCpu=1:04:44 **

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=33590.2M, init mem=33590.2M)
*info: Placed = 152            (Fixed = 142)
*info: Unplaced = 0           
Placement Density:30.75%(9/31)
Placement Density (including fixed std cells):63.87%(38/60)
Finished checkPlace (total: cpu=0:00:09.6, real=0:00:01.0; vio checks: cpu=0:00:05.3, real=0:00:00.0; mem=33558.2M)
#optDebug: { P: 22 W: 4195 FE: extreme PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -opt_post_route_fix_glitch false -> SI Glitch Optimization will be not be called during PostRoute Optimization.
**INFO: setOptMode -opt_post_route_setup_recovery false -> Setup Recovery will be forced off during PostRoute Optimization.

*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:15:30.5/0:03:09.6 (4.9), totSession cpu/real = 1:04:56.3/0:29:43.6 (2.2), mem = 33590.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 10

Instance distribution across the VT partitions:

 LVT : inst = 2 (20.0%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 2 (20.0%)

 HVT : inst = 8 (80.0%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 8 (80.0%)

Reporting took 0 sec
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in track assign mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:23:53 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23461.53 (MB), peak = 23474.42 (MB)
#Extract in track assign mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV_On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:07, elapsed time = 00:00:10, memory = 23490.80 (MB), peak = 23530.42 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 23499.23 (MB)
#Peak memory = 23530.42 (MB)
#Using multithreading with 96 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:24:07 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23499.94 (MB), peak = 23530.42 (MB)
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23499.34 (MB), peak = 23530.42 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 23499.34 (MB)
#Peak memory = 23703.24 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Track Assignment Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.90 (MB), total memory = 23499.88 (MB), peak memory = 23703.24 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d
#Finish registering nets and terms for rcdb.
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23503.46 (MB), peak = 23703.24 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 72 Res, 37 Ground Cap, 7 XCap (Edge to Edge)
#RC V/H edge ratio: 0.62, Avg V/H Edge Length: 1270.97 (35), Avg L-Edge Length: 3375.00 (8)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 112 nodes, 76 edges, and 14 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23499.94 (MB), peak = 23703.24 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 35146.383M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 35146.383M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:16
#Elapsed time = 00:00:18
#Increased memory = 38.57 (MB)
#Total memory = 23500.10 (MB)
#Peak memory = 23703.24 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:24:13 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23499.68 (MB), peak = 23703.24 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Remove Post Track Assignment Wire Spread
#Start Design Signature (0)
#Finish Inst Signature in MT(2760063)
#Finish Net Signature in MT(32930323)
#Finish SNet Signature in MT (50023634)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.40/96, scale score = 0.01.
#    Increased memory =    -0.04 (MB), total memory = 23393.41 (MB), peak memory = 23703.24 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 23393.50 (MB), peak memory = 23703.24 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/96, scale score = 0.01.
#    Increased memory =     0.01 (MB), total memory = 23393.50 (MB), peak memory = 23703.24 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 23393.49 (MB), peak memory = 23703.24 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.40/96, scale score = 0.01.
#    Increased memory =    -0.04 (MB), total memory = 23393.45 (MB), peak memory = 23703.24 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.38/96, scale score = 0.01.
#    Increased memory =   -76.50 (MB), total memory = 23393.49 (MB), peak memory = 23703.24 (MB)
Reading RCDB with compressed RC data.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=33617.9 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=22926.3)
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=23244.1 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=22946.9 CPU=0:00:03.4 REAL=0:00:04.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_7zDlTr/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 37308.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 37308.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=23516.1)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=23533 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=23533 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=1:05:29 mem=37264.7M)


------------------------------------------------------------------
     Track Opt Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.465  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
**optDesign ... cpu = 0:16:05, real = 0:03:46, mem = 23540.3M, totSessionCpu=1:05:31 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
**INFO: Start fixing DRV (Mem = 33745.66M) ...
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:05:34.3/0:30:22.8 (2.2), mem = 33745.7M
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 3.79136e-05, 5.6605e-05, 0.000770332, 0.00086485
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%| 0:00:00.0| 38441.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=38441.5M) ***

(I,S,L,T): view_slow_mission: 3.79136e-05, 5.6605e-05, 0.000770332, 0.00086485
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:08.1/0:00:07.3 (1.1), totSession cpu/real = 1:05:42.4/0:30:30.1 (2.2), mem = 33967.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:16:17, real = 0:03:57, mem = 23682.6M, totSessionCpu=1:05:42 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 33967.13M).
Leakage Power Opt: resetting the buf/inv selection


------------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.13min mem=33967.1M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.465  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
**optDesign ... cpu = 0:16:18, real = 0:03:58, mem = 23667.9M, totSessionCpu=1:05:44 **
Recording  ldrWeightedPower value at trackOpt stage in DB as property, ldrWeightedPowerInTaOpt 0.000432425
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (1:05:44 mem=36783.6M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:08.1 REAL: 0:00:01.0 MEM: 36751.6MB
Summary Report:
Instances move: 0 (out of 10 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:08.1 REAL: 0:00:01.0 MEM: 36751.6MB
*** Finished refinePlace (1:05:53 mem=36751.6M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(38) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 99.465 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:16:31, real = 0:04:03, mem = 23664.5M, totSessionCpu=1:05:56 **

env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT)
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 10%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 20%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 30%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 40%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 50%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 60%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 70%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 80%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 90%

Finished Levelizing
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT)

Starting Activity Propagation
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT)
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 10%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 20%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 30%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT)
VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U9 
VNW_P               UDB116SVT24_AN2_MM_1              U2
VNW_P               UDB116SVT24_OA21B_0P75            U3
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 10%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 20%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 30%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 40%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 50%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 60%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 70%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 80%
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT): 90%

Finished Calculating power
2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-02 22:24:45 (2025-Jun-03 02:24:45 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: adder

*

*	Power Domain used: 

*              Rail:        vdd      Voltage:       0.72 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/adder_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00003814 	    4.4266%
Total Switching Power:       0.00005660 	    6.5699%
Total Leakage Power:         0.00076684 	   89.0035%
Total Power:                 0.00086158
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  3.814e-05    5.66e-05   0.0007668   0.0008616         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          3.814e-05    5.66e-05   0.0007668   0.0008616         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72  3.814e-05    5.66e-05   0.0007668   0.0008616         100
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)


Output file is ./timingReports/adder_postRoute.power.

------------------------------------------------------------------
     Track Opt Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.465  | 99.465  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |           |   99.465 |           |        0 |       30.75 |            |              |                |               | 0:00:02  |       33782 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.465 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       33967 |    0 |   0 |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:01  |       33937 |      |     |
| final_summary     |           |   99.465 |           |        0 |       30.75 |            |              |                |               | 0:00:04  |       34030 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
OPTC: user 20.0
**optDesign ... cpu = 0:16:33, real = 0:04:08, mem = 23664.5M, totSessionCpu=1:05:59 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 97 CRR processes is 2031.38MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
setAnalysisMode -usefulSkew already set.
*** optDesign #1 [finish] () : cpu/real = 0:16:41.6/0:04:52.5 (3.4), totSession cpu/real = 1:06:07.4/0:31:26.5 (2.1), mem = 33997.6M
#Complete trackOpt.
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23346.79 (MB), peak = 24014.27 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23346.79 (MB), peak = 24014.27 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 23352.39 (MB), peak = 24014.27 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23352.39 (MB), peak = 24014.27 (MB)
Un-suppress "**WARN ..." messages.
Worst slack reported in the design = 99.792305 (late)
*** writeDesignTiming (0:00:00.0) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=06/02 22:25:39, mem=23234.8M)

globalDetailRoute

#Start globalDetailRoute on Mon Jun  2 22:25:40 2025
#
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start reading timing information from file .timing_file_2876.tif.gz ...
#Read in timing information for 29 ports, 10 instances from timing file .timing_file_2876.tif.gz.
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 36.
#Total number of nets in the design = 40.
#36 routable nets have routed wires.
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:25:41 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23313.00 (MB), peak = 24014.27 (MB)
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23317.39 (MB), peak = 24014.27 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 23317.39 (MB)
#Peak memory = 24014.27 (MB)
#Number of broken nets after global wire extraction is 1 (out of 36)
#
#Finished routing data preparation on Mon Jun  2 22:25:43 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 3.77 (MB)
#Total memory = 23317.41 (MB)
#Peak memory = 24014.27 (MB)
#
#
#Start global routing on Mon Jun  2 22:25:43 2025
#
#
#Start global routing initialization on Mon Jun  2 22:25:43 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Jun  2 22:25:43 2025
#
#Start routing resource analysis on Mon Jun  2 22:25:43 2025
#
#Routing resource analysis is done on Mon Jun  2 22:25:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V          96          16          49     0.00%
#  C2             H         109           1          49     0.00%
#  C3             V         111           1          49     0.00%
#  C4             H         109           1          49     0.00%
#  C5             V         111           1          49     0.00%
#  JA             H          10           0          49     0.00%
#  QA             V           3           0          49    57.14%
#  QB             H           3           0          49    57.14%
#  LB             V           2           0          49    71.43%
#  --------------------------------------------------------------
#  Total                    554       1.94%         441    20.63%
#
#
#
#
#Global routing data preparation is done on Mon Jun  2 22:25:43 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23318.10 (MB), peak = 24014.27 (MB)
#
#
#Global routing initialization is done on Mon Jun  2 22:25:43 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23318.10 (MB), peak = 24014.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23318.01 (MB), peak = 24014.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23318.07 (MB), peak = 24014.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 36.
#Total number of nets in the design = 40.
#
#36 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              36  
#-----------------------------
#        Total              36  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              36  
#-----------------------------
#        Total              36  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 90 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 26 um.
#Total wire length on LAYER C2 = 23 um.
#Total wire length on LAYER C3 = 22 um.
#Total wire length on LAYER C4 = 5 um.
#Total wire length on LAYER C5 = 14 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 94
#Up-Via Summary (total 94):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 27
# C2                 17
# C3                  6
# C4                  5
#-----------------------
#                    94 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:02
#Increased memory = -0.82 (MB)
#Total memory = 23316.59 (MB)
#Peak memory = 24014.27 (MB)
#
#Finished global routing on Mon Jun  2 22:25:45 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23316.53 (MB), peak = 24014.27 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 90 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 26 um.
#Total wire length on LAYER C2 = 23 um.
#Total wire length on LAYER C3 = 22 um.
#Total wire length on LAYER C4 = 5 um.
#Total wire length on LAYER C5 = 14 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 94
#Up-Via Summary (total 94):
#           
#-----------------------
# M1                  5
# M2                 34
# C1                 27
# C2                 17
# C3                  6
# C4                  5
#-----------------------
#                    94 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23316.38 (MB), peak = 24014.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:05
#Increased memory = 8.38 (MB)
#Total memory = 23316.38 (MB)
#Peak memory = 24014.27 (MB)
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 11
#
#  By Layer and Type:
#
#---------+-------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| EOLSpc| MinStp| Color| C2MCon| Enc| Totals|
#---------+-------+-------+-------+------+-------+----+-------+
#  M1     |      2|      0|      2|     0|      0|   0|      4|
#  M2     |      0|      0|      0|     1|      2|   1|      4|
#  C1     |      2|      1|      0|     0|      0|   0|      3|
#  Totals |      4|      1|      2|     1|      2|   1|     11|
#---------+-------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.48 (MB), peak = 24014.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+------+----+-------+
#  -      | Color| Enc| Totals|
#---------+------+----+-------+
#  M1     |     0|   1|      1|
#  M2     |     2|   2|      4|
#  Totals |     2|   3|      5|
#---------+------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.68 (MB), peak = 24014.27 (MB)
#start 2nd optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   3|      3|
#  M2     |   3|      3|
#  Totals |   6|      6|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23319.88 (MB), peak = 24014.27 (MB)
#start 3rd optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   3|      3|
#  M2     |   3|      3|
#  Totals |   6|      6|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23319.64 (MB), peak = 24014.27 (MB)
#start 4th optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   3|      3|
#  M2     |   3|      3|
#  Totals |   6|      6|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.11 (MB), peak = 24014.27 (MB)
#start 5th optimization iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | C2MCon| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      0|   3|      3|
#  M2     |      1|   3|      4|
#  Totals |      1|   6|      7|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.94 (MB), peak = 24014.27 (MB)
#start 6th optimization iteration ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | C2MCvx| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      0|   1|      1|
#  M2     |      0|   1|      1|
#  C1     |      1|   0|      1|
#  Totals |      1|   2|      3|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.68 (MB), peak = 24014.27 (MB)
#start 7th optimization iteration ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   2|      2|
#  Totals |   3|      3|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23318.54 (MB), peak = 24014.27 (MB)
#start 8th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23318.01 (MB), peak = 24014.27 (MB)
#start 9th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.67 (MB), peak = 24014.27 (MB)
#start 10th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.57 (MB), peak = 24014.27 (MB)
#start 11th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.37 (MB), peak = 24014.27 (MB)
#start 12th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.59 (MB), peak = 24014.27 (MB)
#start 13th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23317.40 (MB), peak = 24014.27 (MB)
#start 14th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23317.51 (MB), peak = 24014.27 (MB)
#start 15th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.44 (MB), peak = 24014.27 (MB)
#start 16th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.62 (MB), peak = 24014.27 (MB)
#start 17th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.67 (MB), peak = 24014.27 (MB)
#start 18th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.82 (MB), peak = 24014.27 (MB)
#start 19th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.73 (MB), peak = 24014.27 (MB)
#start 20th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23317.63 (MB), peak = 24014.27 (MB)
#start 21th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.56 (MB), peak = 24014.27 (MB)
#start 22th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.57 (MB), peak = 24014.27 (MB)
#start 23th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.75 (MB), peak = 24014.27 (MB)
#start 24th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.05 (MB), peak = 24014.27 (MB)
#start 25th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.99 (MB), peak = 24014.27 (MB)
#start 26th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.97 (MB), peak = 24014.27 (MB)
#start 27th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.95 (MB), peak = 24014.27 (MB)
#start 28th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.99 (MB), peak = 24014.27 (MB)
#start 29th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.98 (MB), peak = 24014.27 (MB)
#start 30th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.31 (MB), peak = 24014.27 (MB)
#start 31th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.29 (MB), peak = 24014.27 (MB)
#start 32th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.39 (MB), peak = 24014.27 (MB)
#start 33th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.48 (MB), peak = 24014.27 (MB)
#start 34th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.48 (MB), peak = 24014.27 (MB)
#start 35th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.37 (MB), peak = 24014.27 (MB)
#start 36th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.50 (MB), peak = 24014.27 (MB)
#start 37th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.57 (MB), peak = 24014.27 (MB)
#start 38th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.69 (MB), peak = 24014.27 (MB)
#start 39th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.72 (MB), peak = 24014.27 (MB)
#start 40th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.83 (MB), peak = 24014.27 (MB)
#start 41th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.83 (MB), peak = 24014.27 (MB)
#start 42th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.91 (MB), peak = 24014.27 (MB)
#start 43th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.82 (MB), peak = 24014.27 (MB)
#start 44th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.89 (MB), peak = 24014.27 (MB)
#start 45th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.92 (MB), peak = 24014.27 (MB)
#start 46th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.92 (MB), peak = 24014.27 (MB)
#start 47th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.09 (MB), peak = 24014.27 (MB)
#start 48th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.13 (MB), peak = 24014.27 (MB)
#start 49th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.11 (MB), peak = 24014.27 (MB)
#start 50th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.14 (MB), peak = 24014.27 (MB)
#Complete Detail Routing.
#Total wire length = 109 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 32 um.
#Total wire length on LAYER C2 = 29 um.
#Total wire length on LAYER C3 = 32 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 13 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 138
#Total number of multi-cut vias = 74 ( 53.6%)
#Total number of single cut vias = 64 ( 46.4%)
#Up-Via Summary (total 138):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 80.0%)         1 ( 20.0%)          5
# M2                22 ( 56.4%)        17 ( 43.6%)         39
# C1                18 ( 40.0%)        27 ( 60.0%)         45
# C2                18 ( 47.4%)        20 ( 52.6%)         38
# C3                 1 ( 16.7%)         5 ( 83.3%)          6
# C4                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                   64 ( 46.4%)        74 ( 53.6%)        138 
#
#Total number of DRC violations = 2
#Cpu time = 00:00:34
#Elapsed time = 00:00:30
#Increased memory = 1.19 (MB)
#Total memory = 23317.58 (MB)
#Peak memory = 24014.27 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.72 (MB), peak = 24014.27 (MB)
#
#Total wire length = 109 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 32 um.
#Total wire length on LAYER C2 = 29 um.
#Total wire length on LAYER C3 = 32 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 13 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 138
#Total number of multi-cut vias = 74 ( 53.6%)
#Total number of single cut vias = 64 ( 46.4%)
#Up-Via Summary (total 138):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 80.0%)         1 ( 20.0%)          5
# M2                22 ( 56.4%)        17 ( 43.6%)         39
# C1                18 ( 40.0%)        27 ( 60.0%)         45
# C2                18 ( 47.4%)        20 ( 52.6%)         38
# C3                 1 ( 16.7%)         5 ( 83.3%)          6
# C4                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                   64 ( 46.4%)        74 ( 53.6%)        138 
#
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 109 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 32 um.
#Total wire length on LAYER C2 = 29 um.
#Total wire length on LAYER C3 = 32 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 13 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 138
#Total number of multi-cut vias = 74 ( 53.6%)
#Total number of single cut vias = 64 ( 46.4%)
#Up-Via Summary (total 138):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 80.0%)         1 ( 20.0%)          5
# M2                22 ( 56.4%)        17 ( 43.6%)         39
# C1                18 ( 40.0%)        27 ( 60.0%)         45
# C2                18 ( 47.4%)        20 ( 52.6%)         38
# C3                 1 ( 16.7%)         5 ( 83.3%)          6
# C4                 1 ( 20.0%)         4 ( 80.0%)          5
#-----------------------------------------------------------
#                   64 ( 46.4%)        74 ( 53.6%)        138 
#
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#98.00% of area are rerouted by ECO routing.
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.21 (MB), peak = 24014.27 (MB)
#CELL_VIEW adder,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 109 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 32 um.
#Total wire length on LAYER C2 = 29 um.
#Total wire length on LAYER C3 = 32 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 13 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 138
#Total number of multi-cut vias = 117 ( 84.8%)
#Total number of single cut vias = 21 ( 15.2%)
#Up-Via Summary (total 138):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 80.0%)         1 ( 20.0%)          5
# M2                13 ( 33.3%)        26 ( 66.7%)         39
# C1                 3 (  6.7%)        42 ( 93.3%)         45
# C2                 1 (  2.6%)        37 ( 97.4%)         38
# C3                 0 (  0.0%)         6 (100.0%)          6
# C4                 0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                   21 ( 15.2%)       117 ( 84.8%)        138 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.68 (MB), peak = 24014.27 (MB)
#CELL_VIEW adder,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jun  2 22:26:20 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 110 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 32 um.
#Total wire length on LAYER C2 = 29 um.
#Total wire length on LAYER C3 = 33 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 13 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 138
#Total number of multi-cut vias = 117 ( 84.8%)
#Total number of single cut vias = 21 ( 15.2%)
#Up-Via Summary (total 138):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 80.0%)         1 ( 20.0%)          5
# M2                13 ( 33.3%)        26 ( 66.7%)         39
# C1                 3 (  6.7%)        42 ( 93.3%)         45
# C2                 1 (  2.6%)        37 ( 97.4%)         38
# C3                 0 (  0.0%)         6 (100.0%)          6
# C4                 0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                   21 ( 15.2%)       117 ( 84.8%)        138 
#
#
#Start DRC checking..
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23319.07 (MB), peak = 24014.27 (MB)
#CELL_VIEW adder,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 23318.66 (MB), peak = 24014.27 (MB)
#CELL_VIEW adder,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 110 um.
#Total half perimeter of net bounding box = 143 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 32 um.
#Total wire length on LAYER C2 = 29 um.
#Total wire length on LAYER C3 = 33 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 13 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 138
#Total number of multi-cut vias = 117 ( 84.8%)
#Total number of single cut vias = 21 ( 15.2%)
#Up-Via Summary (total 138):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 80.0%)         1 ( 20.0%)          5
# M2                13 ( 33.3%)        26 ( 66.7%)         39
# C1                 3 (  6.7%)        42 ( 93.3%)         45
# C2                 1 (  2.6%)        37 ( 97.4%)         38
# C3                 0 (  0.0%)         6 (100.0%)          6
# C4                 0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                   21 ( 15.2%)       117 ( 84.8%)        138 
#
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:36
#Increased memory = 2.25 (MB)
#Total memory = 23318.63 (MB)
#Peak memory = 24014.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:42
#Increased memory = 79.23 (MB)
#Total memory = 23314.11 (MB)
#Peak memory = 24014.27 (MB)
#Number of warnings = 43
#Total number of warnings = 169
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun  2 22:26:22 2025
#
% End globalDetailRoute (date=06/02 22:26:23, total cpu=0:00:57.0, real=0:00:43.0, peak res=23396.5M, current mem=23242.1M)
#Default setup view is reset to view_slow_mission.
#Default setup view is reset to view_slow_mission.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:20:08, elapsed time = 00:07:26, memory = 23228.66 (MB), peak = 24014.27 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:01:12|     00:01:20|         0.9|
#  DB Import                 | 00:00:03|     00:00:03|         1.1|
#  DB Export                 | 00:00:02|     00:00:01|         1.4|
#  Cell Pin Access           | 00:00:02|     00:00:01|         1.5|
#  Instance Pin Access       | 00:00:01|     00:00:01|         1.0|
#  Data Preparation          | 00:00:11|     00:00:10|         1.1|
#  Global Routing            | 00:00:17|     00:00:03|         4.8|
#  Track Assignment          | 00:00:08|     00:00:06|         1.3|
#  Optimization              | 00:16:40|     00:04:52|         3.4|
#  Detail Routing            | 00:00:34|     00:00:29|         1.2|
#  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
#  Post Route Via Swapping   | 00:00:01|     00:00:01|         1.0|
#  Post Route Wire Spreading | 00:00:04|     00:00:03|         1.3|
#  Entire Command            | 00:20:08|     00:07:26|         2.7|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          2  The design extraction status has been re...
WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
WARNING   NRAG-44              3  Track pitch is too small compared with l...
WARNING   NRDB-733             2  %s %s in %s %s does not have a physical ...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34            150  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   NRIF-95             93  Option setNanoRouteMode -routeTopRouting...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 255 warning(s), 0 error(s)

#% End routeDesign (date=06/02 22:26:26, total cpu=0:20:08, real=0:07:27, peak res=24014.3M, current mem=23228.7M)
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> optDesign -postRoute -setup -hold -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 23228.7M, totSessionCpu=1:07:12 **
*** optDesign #2 [begin] () : totSession cpu/real = 1:07:11.9/0:32:18.2 (2.1), mem = 33889.0M
GigaOpt running with 96 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:07:11.9/0:32:18.2 (2.1), mem = 33889.0M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                50023634
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_minimize_detour                                        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setDesignMode -bottomRoutingLayer                                                         C1
setDesignMode -congEffort                                                                 high
setDesignMode -flowEffort                                                                 extreme
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupled                                                                 false
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  preRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setExtractRCMode -virtual_wire_incremental                                                false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_buffer_drv1_2d_congestion_aware                                       true
setOptMode -opt_exp_buffer_congestion_aware_extreme                                       true
setOptMode -opt_exp_flow_effort_extreme                                                   true
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_area_recovery                                                             true
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-Jun-02 22:26:30 (2025-Jun-03 02:26:30 GMT)
2025-Jun-02 22:26:30 (2025-Jun-03 02:26:30 GMT): 10%
2025-Jun-02 22:26:30 (2025-Jun-03 02:26:30 GMT): 20%
2025-Jun-02 22:26:30 (2025-Jun-03 02:26:30 GMT): 30%
2025-Jun-02 22:26:30 (2025-Jun-03 02:26:30 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:26:30 (2025-Jun-03 02:26:30 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:15:21, real = 0:02:39, mem = 27040.2M, totSessionCpu=1:22:33 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=37342.0M, init mem=37342.0M)
*info: Placed = 152            (Fixed = 142)
*info: Unplaced = 0           
Placement Density:30.75%(9/31)
Placement Density (including fixed std cells):63.87%(38/60)
Finished checkPlace (total: cpu=0:00:14.3, real=0:00:02.0; vio checks: cpu=0:00:06.9, real=0:00:01.0; mem=37310.0M)
#optDebug: { P: 22 W: 7195 FE: extreme PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -opt_post_route_area_reclaim holdAndSetupAware -> Area reclaim that is Setup & Hold Timing Aware will be called before timing Optimization.

*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:15:37.6/0:02:42.2 (5.8), totSession cpu/real = 1:22:49.5/0:35:00.4 (2.4), mem = 37342.0M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #3 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 10

Instance distribution across the VT partitions:

 LVT : inst = 2 (20.0%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 2 (20.0%)

 HVT : inst = 8 (80.0%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 8 (80.0%)

Reporting took 0 sec
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:29:10 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27122.00 (MB), peak = 27154.61 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:29:10 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 27151.79 (MB), peak = 27166.77 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:07, elapsed time = 00:00:11, memory = 27178.38 (MB), peak = 27223.45 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 27178.38 (MB)
#Peak memory = 27223.45 (MB)
#Using multithreading with 96 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     1.14 (MB), total memory = 27179.46 (MB), peak memory = 27247.95 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27182.08 (MB), peak = 27253.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 73 Res, 34 Ground Cap, 10 XCap (Edge to Edge)
#RC V/H edge ratio: 0.30, Avg V/H Edge Length: 1407.62 (26), Avg L-Edge Length: 3486.33 (24)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 109 nodes, 73 edges, and 20 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27178.32 (MB), peak = 27259.69 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 38881.977M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:00.0 mem: 38881.977M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:13
#Increased memory = 26.22 (MB)
#Total memory = 27178.02 (MB)
#Peak memory = 27259.69 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(2760063)
#Finish Net Signature in MT(43769317)
#Finish SNet Signature in MT (60862628)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/96, scale score = 0.01.
#    Increased memory =    -0.05 (MB), total memory = 27079.68 (MB), peak memory = 27259.69 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 27079.77 (MB), peak memory = 27259.69 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.43/96, scale score = 0.01.
#    Increased memory =     0.00 (MB), total memory = 27079.77 (MB), peak memory = 27259.69 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 27079.77 (MB), peak memory = 27259.69 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/96, scale score = 0.01.
#    Increased memory =    -0.05 (MB), total memory = 27079.72 (MB), peak memory = 27259.69 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.38/96, scale score = 0.01.
#    Increased memory =   -71.97 (MB), total memory = 27079.77 (MB), peak memory = 27259.69 (MB)
Reading RCDB with compressed RC data.
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=37384.6 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 1:23:03.5/0:35:16.8 (2.4), mem = 37384.6M
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=27199.6)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 36
End delay calculation. (MEM=27292.8 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=26591 CPU=0:00:03.5 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=1:23:11 mem=41063.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=1:23:11 mem=41063.7M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=26742.7)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=26781.6 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=26781.6 CPU=0:00:01.4 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41182.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41182.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=26730.7)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=26736.5 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=26736.5 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:09.0 totSessionCpu=1:23:24 mem=41149.0M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.461  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:21.2/0:00:19.7 (1.1), totSession cpu/real = 1:23:24.7/0:35:36.5 (2.3), mem = 41181.0M
**optDesign ... cpu = 0:16:13, real = 0:03:18, mem = 27322.9M, totSessionCpu=1:23:25 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #4 OptimizationPass1
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1279
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1279
**INFO: Start fixing DRV (Mem = 37615.04M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:23:28.8/0:35:40.2 (2.3), mem = 37615.0M
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 3.78994e-05, 5.607e-05, 0.000770332, 0.000864301
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 30.75%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 30.75%| 0:00:00.0| 42301.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=42301.3M) ***

(I,S,L,T): view_slow_mission: 3.78994e-05, 5.607e-05, 0.000770332, 0.000864301
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:08.0/0:00:07.3 (1.1), totSession cpu/real = 1:23:36.9/0:35:47.5 (2.3), mem = 37797.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:16:25, real = 0:03:29, mem = 27455.6M, totSessionCpu=1:23:37 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 37794.95M).
Leakage Power Opt: resetting the buf/inv selection

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.13min mem=37795.0M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.461  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
**optDesign ... cpu = 0:16:27, real = 0:03:31, mem = 27442.0M, totSessionCpu=1:23:39 **
** INFO: Initializing Glitch Interface
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #5 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 668
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 668
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:23:42 mem=40611.5M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 1:23:42.1/0:35:51.7 (2.3), mem = 40611.5M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=29903.5)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=29924.7 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=29924.7 CPU=0:00:01.6 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 42860.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 42860.6M)

Executing IPO callback for view pruning ..

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=26869.3)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 36. 
Total number of fetched objects 36
AAE_INFO-618: Total number of nets in the design is 40,  50.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=26898.5 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=26898.5 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:10.0 totSessionCpu=1:23:56 mem=41275.1M)
Done building cte hold timing graph (fixHold) cpu=0:00:14.0 real=0:00:16.0 totSessionCpu=1:23:56 mem=41275.1M ***
Done building hold timer [75 node(s), 116 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.8 real=0:00:16.0 totSessionCpu=1:23:57 mem=41307.1M ***
OPTC: m4 20.0 50.0
OPTC: view 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:19.6 real=0:00:21.0 totSessionCpu=1:24:02 mem=42863.8M ***
OPTC: m4 50.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

Starting Levelizing
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT)
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 10%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 20%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 30%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 40%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 50%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 60%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 70%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 80%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 90%

Finished Levelizing
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT)

Starting Activity Propagation
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT)
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 10%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 20%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 30%
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT): 40%

Finished Activity Propagation
2025-Jun-02 22:30:22 (2025-Jun-03 02:30:22 GMT)
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.461  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.033  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.322  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------
**optDesign ... cpu = 0:16:55, real = 0:03:58, mem = 27095.4M, totSessionCpu=1:24:07 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:26.3/0:00:26.4 (1.0), totSession cpu/real = 1:24:08.4/0:36:18.1 (2.3), mem = 37383.8M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:24:08.4/0:36:18.1 (2.3), mem = 37383.8M
 Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
(I,S,L,T): view_slow_mission: 3.78994e-05, 5.607e-05, 0.000770332, 0.000864301
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 96 threads.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:27.6 real=0:00:28.0 totSessionCpu=1:24:10 mem=41768.8M density=30.754% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.033|    -0.32|      10|          0|       0(     0)|   30.75%|   0:00:00.0| 41869.2M|
|   1|  -0.033|    -0.32|      10|          0|       0(     0)|   30.75%|   0:00:00.0| 41869.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.033|    -0.32|      10|          0|       0(     0)|   30.75%|   0:00:00.0| 41869.2M|
|   1|  -0.032|    -0.25|      10|         11|       0(     0)|   39.48%|   0:00:00.0| 43885.0M|
|   2|  -0.020|    -0.18|      10|         20|       0(     0)|   55.36%|   0:00:01.0| 44865.7M|
|   3|  -0.018|    -0.09|      10|         19|       0(     0)|   70.44%|   0:00:02.0| 45097.4M|
|   4|  -0.018|    -0.07|       8|          9|       0(     0)|   77.58%|   0:00:01.0| 45570.7M|
|   5|  -0.018|    -0.07|       8|          1|       0(     0)|   78.37%|   0:00:00.0| 45708.7M|
|   6|  -0.018|    -0.07|       8|          0|       1(     0)|   78.37%|   0:00:00.0| 45708.7M|
|   7|  -0.018|    -0.07|       8|          0|       0(     0)|   78.37%|   0:00:00.0| 45708.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 60 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 1 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.018|    -0.07|       8|          0|       0(     0)|   78.37%|   0:00:00.0| 45754.5M|
|   1|  -0.018|    -0.07|       8|          0|       0(     0)|   78.37%|   0:00:00.0| 45754.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 96 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    96 net(s): Could not be fixed because of no legal loc.

Resizing failure reasons
------------------------------------------------
*info:    59 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because of no valid cell for resizing.
*info:     1 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:00:41.6 real=0:00:32.0 totSessionCpu=1:24:24 mem=45754.5M density=78.373% ***

*info:
*info: Added a total of 60 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'UDB116SVT24_BUF_2' used
*info:           58 cells of type 'UDB116SVT24_BUF_L_1' used
*info:
*info: Total 1 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:41.6 real=0:00:32.0 totSessionCpu=1:24:24 mem=45754.5M density=78.373%) ***
(I,S,L,T): view_slow_mission: 0.000108759, 0.000108339, 0.00271511, 0.00293221
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 60 insts, 0 nets marked don't touch
**INFO: total 60 insts, 0 nets marked don't touch DB property
**INFO: total 60 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:02:12.0/0:00:28.1 (4.7), totSession cpu/real = 1:26:20.4/0:36:46.2 (2.3), mem = 38716.1M
**INFO: Skipping refine place as no non-legal commits were detected

**INFO: flowCheckPoint #6 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:19:09, real = 0:04:28, mem = 27687.8M, totSessionCpu=1:26:21 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=38722.67M, totSessionCpu=1:26:24).
**optDesign ... cpu = 0:19:12, real = 0:04:30, mem = 27691.1M, totSessionCpu=1:26:24 **

** INFO: Initializing Glitch Interface
Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (1:26:25 mem=41543.2M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:06.2 REAL: 0:00:00.0 MEM: 41511.2MB
Summary Report:
Instances move: 0 (out of 70 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:06.2 REAL: 0:00:00.0 MEM: 41511.2MB
*** Finished refinePlace (1:26:31 mem=41511.2M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 100.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(98) IPOed(87) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 99.056 ns

Start Layer Assignment ...
WNS(99.056ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 100.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.056  |   N/A   |   N/A   |   N/A   | 99.056  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   10    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------
**optDesign ... cpu = 0:19:27, real = 0:04:38, mem = 27870.3M, totSessionCpu=1:26:39 **
**INFO: flowCheckPoint #7 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 87
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 87
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 1:26:40.6/0:36:57.7 (2.3), mem = 38947.9M

globalDetailRoute

#Start globalDetailRoute on Mon Jun  2 22:31:06 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 96.
#Total number of nets in the design = 100.
#87 routable nets do not have any wires.
#9 routable nets have routed wires.
#87 nets will be global routed.
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:31:07 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 60/0 dirty instances, 112/1 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(60 insts marked dirty, reset pre-exisiting dirty flag on 60 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27940.20 (MB), peak = 30662.59 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 27945.57 (MB), peak = 30662.59 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 27945.57 (MB)
#Peak memory = 30662.59 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Jun  2 22:31:10 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.13 (MB)
#Total memory = 27945.57 (MB)
#Peak memory = 30662.59 (MB)
#
#
#Start global routing on Mon Jun  2 22:31:10 2025
#
#
#Start global routing initialization on Mon Jun  2 22:31:10 2025
#
#Number of eco nets is 39
#
#Start global routing data preparation on Mon Jun  2 22:31:10 2025
#
#Start routing resource analysis on Mon Jun  2 22:31:10 2025
#
#Routing resource analysis is done on Mon Jun  2 22:31:10 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V          95          17          49     0.00%
#  C2             H         104           6          49     0.00%
#  C3             V         109           3          49     0.00%
#  C4             H         108           2          49     0.00%
#  C5             V         110           2          49     0.00%
#  JA             H          10           0          49     0.00%
#  QA             V           3           0          49    57.14%
#  QB             H           3           0          49    57.14%
#  LB             V           2           0          49    71.43%
#  --------------------------------------------------------------
#  Total                    544       2.94%         441    20.63%
#
#
#
#
#Global routing data preparation is done on Mon Jun  2 22:31:10 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27947.64 (MB), peak = 30662.59 (MB)
#
#
#Global routing initialization is done on Mon Jun  2 22:31:10 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27947.64 (MB), peak = 30662.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27947.58 (MB), peak = 30662.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27947.58 (MB), peak = 30662.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 96.
#Total number of nets in the design = 100.
#
#96 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              87  
#-----------------------------
#        Total              87  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              96  
#-----------------------------
#        Total              96  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  C1            1(2.04%)   (2.04%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.29%)   (0.29%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.29% V
#
#Complete Global Routing.
#Total wire length = 232 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 83 um.
#Total wire length on LAYER C2 = 91 um.
#Total wire length on LAYER C3 = 42 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 13 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 321
#Total number of multi-cut vias = 80 ( 24.9%)
#Total number of single cut vias = 241 ( 75.1%)
#Up-Via Summary (total 321):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 80.0%)         1 ( 20.0%)          5
# M2               131 ( 89.1%)        16 ( 10.9%)        147
# C1                88 ( 77.9%)        25 ( 22.1%)        113
# C2                18 ( 40.0%)        27 ( 60.0%)         45
# C3                 0 (  0.0%)         6 (100.0%)          6
# C4                 0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                  241 ( 75.1%)        80 ( 24.9%)        321 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 1 tracks.
#Total overcon = 0.29%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 2.01 (MB)
#Total memory = 27947.58 (MB)
#Peak memory = 30662.59 (MB)
#
#Finished global routing on Mon Jun  2 22:31:11 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27947.44 (MB), peak = 30662.59 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 47 horizontal wires in 1 hboxes and 41 vertical wires in 1 hboxes.
#Done with 12 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 226 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 80 um.
#Total wire length on LAYER C2 = 89 um.
#Total wire length on LAYER C3 = 41 um.
#Total wire length on LAYER C4 = 3 um.
#Total wire length on LAYER C5 = 13 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 321
#Total number of multi-cut vias = 80 ( 24.9%)
#Total number of single cut vias = 241 ( 75.1%)
#Up-Via Summary (total 321):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 4 ( 80.0%)         1 ( 20.0%)          5
# M2               131 ( 89.1%)        16 ( 10.9%)        147
# C1                88 ( 77.9%)        25 ( 22.1%)        113
# C2                18 ( 40.0%)        27 ( 60.0%)         45
# C3                 0 (  0.0%)         6 (100.0%)          6
# C4                 0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                  241 ( 75.1%)        80 ( 24.9%)        321 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 27946.05 (MB), peak = 30662.59 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 11.54 (MB)
#Total memory = 27946.05 (MB)
#Peak memory = 30662.59 (MB)
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Notch| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      0|     0|      4|   1|      1|      6|
#  M2     |      0|     4|      7|     7|      4|   6|      0|     28|
#  C1     |      4|     0|      0|     0|      0|   0|      2|      6|
#  Totals |      4|     4|      7|     7|      8|   7|      3|     40|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#60 out of 212 instances (28.3%) need to be verified(marked ipoed), dirty area = 20.9%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Notch| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      0|     0|      0|     0|      4|   1|      1|      6|
#  M2     |      0|     4|      7|     7|      4|   6|      0|     28|
#  C1     |      4|     0|      0|     0|      0|   0|      2|      6|
#  Totals |      4|     4|      7|     7|      8|   7|      3|     40|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.86 (MB), peak = 30662.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+------+----+-------+
#  -      | Color| Enc| Totals|
#---------+------+----+-------+
#  M1     |     0|   3|      3|
#  M2     |     1|   3|      4|
#  Totals |     1|   6|      7|
#---------+------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.74 (MB), peak = 30662.59 (MB)
#start 2nd optimization iteration ...
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+-------+----+-------+
#  -      | C2MCvx| Enc| Totals|
#---------+-------+----+-------+
#  M1     |      0|   3|      3|
#  M2     |      0|   3|      3|
#  C1     |      1|   0|      1|
#  Totals |      1|   6|      7|
#---------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.55 (MB), peak = 30662.59 (MB)
#start 3rd optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   3|      3|
#  M2     |   3|      3|
#  Totals |   6|      6|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.43 (MB), peak = 30662.59 (MB)
#start 4th optimization iteration ...
#   number of violations = 9
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | EOLSpc| C2MCvx| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      0|   3|      3|
#  M2     |      0|      0|   3|      3|
#  C1     |      0|      2|   0|      2|
#  C2     |      1|      0|   0|      1|
#  Totals |      1|      2|   6|      9|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.21 (MB), peak = 30662.59 (MB)
#start 5th optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   3|      3|
#  M2     |   3|      3|
#  Totals |   6|      6|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.88 (MB), peak = 30662.59 (MB)
#start 6th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.15 (MB), peak = 30662.59 (MB)
#start 7th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27946.76 (MB), peak = 30662.59 (MB)
#start 8th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27946.55 (MB), peak = 30662.59 (MB)
#start 9th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27946.37 (MB), peak = 30662.59 (MB)
#start 10th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.13 (MB), peak = 30662.59 (MB)
#start 11th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.95 (MB), peak = 30662.59 (MB)
#start 12th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.83 (MB), peak = 30662.59 (MB)
#start 13th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.75 (MB), peak = 30662.59 (MB)
#start 14th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.54 (MB), peak = 30662.59 (MB)
#start 15th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.40 (MB), peak = 30662.59 (MB)
#start 16th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.34 (MB), peak = 30662.59 (MB)
#start 17th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.41 (MB), peak = 30662.59 (MB)
#start 18th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.23 (MB), peak = 30662.59 (MB)
#start 19th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.21 (MB), peak = 30662.59 (MB)
#start 20th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.07 (MB), peak = 30662.59 (MB)
#start 21th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.15 (MB), peak = 30662.59 (MB)
#start 22th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.41 (MB), peak = 30662.59 (MB)
#start 23th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.59 (MB), peak = 30662.59 (MB)
#start 24th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.78 (MB), peak = 30662.59 (MB)
#start 25th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.51 (MB), peak = 30662.59 (MB)
#start 26th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.40 (MB), peak = 30662.59 (MB)
#start 27th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.62 (MB), peak = 30662.59 (MB)
#start 28th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.68 (MB), peak = 30662.59 (MB)
#start 29th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.72 (MB), peak = 30662.59 (MB)
#start 30th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.75 (MB), peak = 30662.59 (MB)
#start 31th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.81 (MB), peak = 30662.59 (MB)
#start 32th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.87 (MB), peak = 30662.59 (MB)
#start 33th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.02 (MB), peak = 30662.59 (MB)
#start 34th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.97 (MB), peak = 30662.59 (MB)
#start 35th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.86 (MB), peak = 30662.59 (MB)
#start 36th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.98 (MB), peak = 30662.59 (MB)
#start 37th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.02 (MB), peak = 30662.59 (MB)
#start 38th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.14 (MB), peak = 30662.59 (MB)
#start 39th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.27 (MB), peak = 30662.59 (MB)
#start 40th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.08 (MB), peak = 30662.59 (MB)
#start 41th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.25 (MB), peak = 30662.59 (MB)
#start 42th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.37 (MB), peak = 30662.59 (MB)
#start 43th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.39 (MB), peak = 30662.59 (MB)
#start 44th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.27 (MB), peak = 30662.59 (MB)
#start 45th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.28 (MB), peak = 30662.59 (MB)
#start 46th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.43 (MB), peak = 30662.59 (MB)
#start 47th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.46 (MB), peak = 30662.59 (MB)
#start 48th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.49 (MB), peak = 30662.59 (MB)
#start 49th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.51 (MB), peak = 30662.59 (MB)
#start 50th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.82 (MB), peak = 30662.59 (MB)
#Complete Detail Routing.
#Total wire length = 242 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 7 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 399
#Total number of multi-cut vias = 174 ( 43.6%)
#Total number of single cut vias = 225 ( 56.4%)
#Up-Via Summary (total 399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               102 ( 64.2%)        57 ( 35.8%)        159
# C1                68 ( 46.9%)        77 ( 53.1%)        145
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 9 ( 64.3%)         5 ( 35.7%)         14
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  225 ( 56.4%)       174 ( 43.6%)        399 
#
#Total number of DRC violations = 2
#Cpu time = 00:00:43
#Elapsed time = 00:00:35
#Increased memory = -0.95 (MB)
#Total memory = 27945.10 (MB)
#Peak memory = 30662.59 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.19 (MB), peak = 30662.59 (MB)
#
#Total wire length = 242 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 7 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 399
#Total number of multi-cut vias = 174 ( 43.6%)
#Total number of single cut vias = 225 ( 56.4%)
#Up-Via Summary (total 399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               102 ( 64.2%)        57 ( 35.8%)        159
# C1                68 ( 46.9%)        77 ( 53.1%)        145
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 9 ( 64.3%)         5 ( 35.7%)         14
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  225 ( 56.4%)       174 ( 43.6%)        399 
#
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 242 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 7 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 399
#Total number of multi-cut vias = 174 ( 43.6%)
#Total number of single cut vias = 225 ( 56.4%)
#Up-Via Summary (total 399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               102 ( 64.2%)        57 ( 35.8%)        159
# C1                68 ( 46.9%)        77 ( 53.1%)        145
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 9 ( 64.3%)         5 ( 35.7%)         14
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  225 ( 56.4%)       174 ( 43.6%)        399 
#
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jun  2 22:31:49 2025
#
#
#Start Post Route Wire Spread.
#Done with 2 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 243 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 7 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 399
#Total number of multi-cut vias = 174 ( 43.6%)
#Total number of single cut vias = 225 ( 56.4%)
#Up-Via Summary (total 399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               102 ( 64.2%)        57 ( 35.8%)        159
# C1                68 ( 46.9%)        77 ( 53.1%)        145
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 9 ( 64.3%)         5 ( 35.7%)         14
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  225 ( 56.4%)       174 ( 43.6%)        399 
#
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  M2     |   1|      1|
#  Totals |   2|      2|
#---------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 27948.65 (MB), peak = 30662.59 (MB)
#CELL_VIEW adder,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 243 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 7 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 399
#Total number of multi-cut vias = 174 ( 43.6%)
#Total number of single cut vias = 225 ( 56.4%)
#Up-Via Summary (total 399):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               102 ( 64.2%)        57 ( 35.8%)        159
# C1                68 ( 46.9%)        77 ( 53.1%)        145
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 9 ( 64.3%)         5 ( 35.7%)         14
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  225 ( 56.4%)       174 ( 43.6%)        399 
#
#detailRoute Statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:39
#Increased memory = 2.61 (MB)
#Total memory = 27948.65 (MB)
#Peak memory = 30662.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:45
#Increased memory = -513.92 (MB)
#Total memory = 27356.36 (MB)
#Peak memory = 30662.59 (MB)
#Number of warnings = 43
#Total number of warnings = 247
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun  2 22:31:51 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:01|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:03|     00:00:03|         1.1|
#  Global Routing            | 00:00:02|     00:00:01|         1.0|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:00:42|     00:00:35|         1.2|
#  Antenna Fixing            | 00:00:02|     00:00:01|         1.7|
#  Post Route Wire Spreading | 00:00:02|     00:00:01|         1.4|
#  Entire Command            | 00:00:57|     00:00:46|         1.2|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:01:00.3/0:00:46.1 (1.3), totSession cpu/real = 1:27:40.9/0:37:43.7 (2.3), mem = 39957.0M
**optDesign ... cpu = 0:20:29, real = 0:05:25, mem = 27282.8M, totSessionCpu=1:27:41 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #8 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:31:54 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27354.73 (MB), peak = 30662.59 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:31:54 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 27363.16 (MB), peak = 30662.59 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:06, elapsed time = 00:00:11, memory = 27370.52 (MB), peak = 30662.59 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 27370.52 (MB)
#Peak memory = 30662.59 (MB)
#Using multithreading with 96 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 96 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:00 .
#   Increased memory =     1.11 (MB), total memory = 27371.42 (MB), peak memory = 30662.59 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27375.50 (MB), peak = 30662.59 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 181 Res, 82 Ground Cap, 19 XCap (Edge to Edge)
#RC V/H edge ratio: 0.19, Avg V/H Edge Length: 905.03 (74), Avg L-Edge Length: 4587.23 (62)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 277 nodes, 181 edges, and 38 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27372.00 (MB), peak = 30662.59 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 39969.594M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 39969.594M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:11
#Elapsed time = 00:00:15
#Increased memory = 8.65 (MB)
#Total memory = 27371.81 (MB)
#Peak memory = 30662.59 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(5985927)
#Finish Net Signature in MT(28423945)
#Finish SNet Signature in MT (45517256)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.40/96, scale score = 0.01.
#    Increased memory =    -0.05 (MB), total memory = 27293.02 (MB), peak memory = 30662.59 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 27293.11 (MB), peak memory = 30662.59 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/96, scale score = 0.01.
#    Increased memory =     0.00 (MB), total memory = 27293.11 (MB), peak memory = 30662.59 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 27293.11 (MB), peak memory = 30662.59 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.39/96, scale score = 0.01.
#    Increased memory =    -0.05 (MB), total memory = 27293.07 (MB), peak memory = 30662.59 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.28/96, scale score = 0.01.
#    Increased memory =   -71.19 (MB), total memory = 27293.11 (MB), peak memory = 30662.59 (MB)
**optDesign ... cpu = 0:20:46, real = 0:05:45, mem = 27293.0M, totSessionCpu=1:27:58 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=26938.6)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 96 threads acquired from CTE.
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=26993.3 CPU=0:00:01.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=26993.3 CPU=0:00:02.2 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43424.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43424.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=26964.5)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 96. 
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=26975.7 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=26975.7 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:11.0 totSessionCpu=1:28:12 mem=42970.7M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.067  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------
**optDesign ... cpu = 0:21:01, real = 0:05:57, mem = 26967.3M, totSessionCpu=1:28:13 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #9 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:21:03, real = 0:05:59, mem = 26967.2M, totSessionCpu=1:28:15 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=38338.38M, totSessionCpu=1:28:15).
**optDesign ... cpu = 0:21:03, real = 0:05:59, mem = 26967.1M, totSessionCpu=1:28:15 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #10 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:21:10, real = 0:06:04, mem = 26963.9M, totSessionCpu=1:28:22 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=29914.4)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=30001.7 CPU=0:00:01.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=30001.7 CPU=0:00:04.7 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43335.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43335.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=27099)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  33.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=27147.9 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=27147.9 CPU=0:00:00.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:08.0 totSessionCpu=1:28:45 mem=43239.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.067  | 99.067  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |
|           TNS (ns):| -0.043  | -0.043  |
|    Violating Paths:|    6    |    6    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
| drv_eco_fixing     |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
| initial_summary_2  |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:26  |       37384 |    0 |   0 |
| hold_fixing        |           |   99.056 |           |        0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:27  |       38716 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |       38697 |      |     |
| pre_route_summary  |           |   99.056 |           |        0 |       78.37 |            |              |                |               | 0:00:06  |       38948 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:00:47  |       38420 |      |     |
| post_route_summary |           |   99.067 |           |        0 |       78.37 |            |              |                |               | 0:00:13  |       38333 |    0 |   0 |
| final_summary      |           |   99.067 |           |        0 |       78.37 |            |              |                |               | 0:00:33  |       38212 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:21:44, real = 0:06:37, mem = 27411.1M, totSessionCpu=1:28:56 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postroute
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 65 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:21:46.5/0:06:40.1 (3.3), totSession cpu/real = 1:28:58.4/0:38:58.3 (2.3), mem = 38211.7M
<CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
*** timeDesign #5 [begin] () : totSession cpu/real = 1:28:58.4/0:38:58.4 (2.3), mem = 38211.7M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(5985927)
#Finish Net Signature in MT(28423945)
#Finish SNet Signature in MT (45517256)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.37/96, scale score = 0.01.
#    Increased memory =     0.00 (MB), total memory = 27255.78 (MB), peak memory = 30784.24 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 27256.30 (MB), peak memory = 30784.24 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.46/96, scale score = 0.02.
#    Increased memory =     0.02 (MB), total memory = 27256.30 (MB), peak memory = 30784.24 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 27256.28 (MB), peak memory = 30784.24 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.44/96, scale score = 0.01.
#    Increased memory =    -0.50 (MB), total memory = 27255.78 (MB), peak memory = 30784.24 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.23/96, scale score = 0.01.
#    Increased memory =  -155.65 (MB), total memory = 27256.28 (MB), peak memory = 30784.24 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.067  | 99.067  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.44 sec
Total Real time: 6.0 sec
Total Memory Usage: 38103.265625 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] () : cpu/real = 0:00:05.5/0:00:06.6 (0.8), totSession cpu/real = 1:29:03.9/0:39:05.0 (2.3), mem = 38103.3M
<CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
*** timeDesign #6 [begin] () : totSession cpu/real = 1:29:03.9/0:39:05.0 (2.3), mem = 38103.3M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(5985927)
#Finish Net Signature in MT(28423945)
#Finish SNet Signature in MT (45517256)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/96, scale score = 0.02.
#    Increased memory =     0.00 (MB), total memory = 27214.25 (MB), peak memory = 30784.24 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 27214.27 (MB), peak memory = 30784.24 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.47/96, scale score = 0.02.
#    Increased memory =     0.02 (MB), total memory = 27214.27 (MB), peak memory = 30784.24 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 27214.25 (MB), peak memory = 30784.24 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/96, scale score = 0.02.
#    Increased memory =     0.00 (MB), total memory = 27214.25 (MB), peak memory = 30784.24 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/96, scale score = 0.01.
#    Increased memory =     1.43 (MB), total memory = 27214.25 (MB), peak memory = 30784.24 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=26757)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 96 threads acquired from CTE.
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=26793.9 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=26793.9 CPU=0:00:04.1 REAL=0:00:02.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43346.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43346.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=26768.2)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  33.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=26785.6 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=26785.6 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:11.0 totSessionCpu=1:29:19 mem=43163.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |
|           TNS (ns):| -0.043  | -0.043  |
|    Violating Paths:|    6    |    6    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 78.373%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 15.3 sec
Total Real time: 12.0 sec
Total Memory Usage: 38264.261719 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] () : cpu/real = 0:00:15.3/0:00:11.5 (1.3), totSession cpu/real = 1:29:19.2/0:39:16.5 (2.3), mem = 38264.3M
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 26552.9M, totSessionCpu=1:29:19 **
*** optDesign #3 [begin] () : totSession cpu/real = 1:29:19.2/0:39:16.5 (2.3), mem = 38264.3M
GigaOpt running with 96 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:29:19.2/0:39:16.5 (2.3), mem = 38264.3M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                45517256
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_minimize_detour                                        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setDesignMode -bottomRoutingLayer                                                         C1
setDesignMode -congEffort                                                                 high
setDesignMode -flowEffort                                                                 extreme
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setExtractRCMode -virtual_wire_incremental                                                false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_buffer_drv1_2d_congestion_aware                                       true
setOptMode -opt_exp_buffer_congestion_aware_extreme                                       true
setOptMode -opt_exp_flow_effort_extreme                                                   true
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_area_recovery                                                             true
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT)
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 10%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 20%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 30%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 40%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 50%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 60%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 70%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 80%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 90%

Finished Levelizing
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT)

Starting Activity Propagation
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT)
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 10%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 20%
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT): 30%

Finished Activity Propagation
2025-Jun-02 22:33:32 (2025-Jun-03 02:33:32 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:17:28, real = 0:02:59, mem = 31088.0M, totSessionCpu=1:46:47 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=41734.7M, init mem=41734.8M)
*info: Placed = 212            (Fixed = 142)
*info: Unplaced = 0           
Placement Density:78.37%(24/31)
Placement Density (including fixed std cells):88.71%(53/60)
Finished checkPlace (total: cpu=0:00:33.6, real=0:00:05.0; vio checks: cpu=0:00:28.8, real=0:00:04.0; mem=41702.7M)
#optDebug: { P: 22 W: 1195 FE: extreme PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05

*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:18:05.4/0:03:04.7 (5.9), totSession cpu/real = 1:47:24.6/0:42:21.2 (2.5), mem = 41734.8M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #11 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 70

Instance distribution across the VT partitions:

 LVT : inst = 62 (88.6%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 62 (88.6%)

 HVT : inst = 8 (11.4%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 8 (11.4%)

Reporting took 0 sec
#Start Design Signature (0)
#Finish Inst Signature in MT(5985927)
#Finish Net Signature in MT(28423945)
#Finish SNet Signature in MT (45517256)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.33/96, scale score = 0.01.
#    Increased memory =     0.00 (MB), total memory = 31098.48 (MB), peak memory = 31214.43 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 31098.53 (MB), peak memory = 31214.43 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.25/96, scale score = 0.01.
#    Increased memory =     0.00 (MB), total memory = 31098.53 (MB), peak memory = 31214.43 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 31098.53 (MB), peak memory = 31214.43 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/96, scale score = 0.01.
#    Increased memory =    -0.05 (MB), total memory = 31098.48 (MB), peak memory = 31214.43 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.37/96, scale score = 0.01.
#    Increased memory =   -30.07 (MB), total memory = 31098.53 (MB), peak memory = 31214.43 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #12 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 668
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 668
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:47:28 mem=41765.8M ***
*** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 1:47:28.5/0:42:24.5 (2.5), mem = 41765.8M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=30756.4)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=30895.6 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=30895.6 CPU=0:00:02.4 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47235.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47235.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=30877.6)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  33.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=30926.8 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=30926.8 CPU=0:00:00.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:09.0 totSessionCpu=1:47:43 mem=47013.1M)

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:15.2 real=0:00:12.0 totSessionCpu=1:47:44 mem=47045.1M ***
OPTC: user 20.0
Done building hold timer [195 node(s), 236 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.5 real=0:00:12.0 totSessionCpu=1:47:44 mem=47045.1M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=31042.8)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=31066.6 CPU=0:00:01.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=31066.6 CPU=0:00:02.9 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47043.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47043.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=30797.3)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 96. 
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=30807.4 CPU=0:00:01.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=30807.4 CPU=0:00:01.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:12.0 totSessionCpu=1:48:03 mem=46738.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:34.5 real=0:00:27.0 totSessionCpu=1:48:03 mem=46738.6M ***
** INFO: Initializing Glitch Interface
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
 Design has 78 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 62 LVT insts

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.067  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.014  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.043  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    6    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------
**optDesign ... cpu = 0:18:51, real = 0:03:40, mem = 31387.2M, totSessionCpu=1:48:10 **
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:43.6/0:00:34.2 (1.3), totSession cpu/real = 1:48:12.1/0:42:58.6 (2.5), mem = 42132.7M
*** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:48:12.1/0:42:58.6 (2.5), mem = 42132.7M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.000108809, 0.000103835, 0.00271511, 0.00292775
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 96 threads.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:59.0 real=0:14:21 totSessionCpu=1:48:27 mem=46625.0M density=78.373% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 46726.5M|
|   1|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 46726.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 46726.5M|
|   1|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 47226.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase II ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 47264.5M|
|   1|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 47264.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 89 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    89 net(s): Could not be fixed because of no legal loc.

Resizing failure reasons
------------------------------------------------
*info:    54 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because of no valid cell for resizing.
*info:     1 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:01:03 real=0:14:21 totSessionCpu=1:48:32 mem=47310.3M density=78.373% ***


*** Finish Post Route Hold Fixing (cpu=0:01:03 real=0:14:21 totSessionCpu=1:48:32 mem=47310.3M density=78.373%) ***
(I,S,L,T): view_slow_mission: 0.000108809, 0.000103835, 0.00271511, 0.00292775
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:30.2/0:13:50.6 (0.0), totSession cpu/real = 1:48:42.3/0:56:49.2 (1.9), mem = 42346.9M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:19:23, real = 0:17:33, mem = 31536.5M, totSessionCpu=1:48:42 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=42354.47M, totSessionCpu=1:48:46).
**optDesign ... cpu = 0:19:27, real = 0:17:35, mem = 31541.3M, totSessionCpu=1:48:46 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (1:48:46 mem=45175.0M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:06.5 REAL: 0:00:01.0 MEM: 45143.0MB
Summary Report:
Instances move: 0 (out of 70 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:06.5 REAL: 0:00:01.0 MEM: 45143.0MB
*** Finished refinePlace (1:48:53 mem=45143.0M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #13 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:19:42, real = 0:17:43, mem = 31535.6M, totSessionCpu=1:49:01 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=33957.2)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=34011.1 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=34011.1 CPU=0:00:02.4 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47374.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47374.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=31115.2)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  33.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=31162.5 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=31162.5 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:16.0 totSessionCpu=1:49:23 mem=47265.2M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.067  | 99.067  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |
|           TNS (ns):| -0.043  | -0.043  |
|    Violating Paths:|    6    |    6    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS    | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                 | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary | 99.067 |   0 |       78.37 |            |              |                |               | 0:00:34  |       42133 |    0 |   0 |
| hold_fixing     | 99.067 |   0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:13:50  |       42347 |      |     |
| final_summary   | 99.067 |   0 |       78.37 |            |              |                |               | 0:00:50  |       42446 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:20:17, real = 0:18:35, mem = 31593.8M, totSessionCpu=1:49:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
*** Message Summary: 1 warning(s), 0 error(s)

*** optDesign #3 [finish] () : cpu/real = 0:20:18.7/0:18:36.9 (1.1), totSession cpu/real = 1:49:38.0/0:57:53.5 (1.9), mem = 42446.0M
<CMD> editDelete -regular_wire_with_drc
<CMD> setDesignMode -bottomRoutingLayer M2
<CMD> ecoRoute
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                45517256
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_minimize_detour                                        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setDesignMode -bottomRoutingLayer                                                         M2
setDesignMode -congEffort                                                                 high
setDesignMode -flowEffort                                                                 extreme
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin globalDetailRoute (date=06/02 22:52:02, mem=31401.4M)

globalDetailRoute

#Start globalDetailRoute on Mon Jun  2 22:52:02 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 96.
#Total number of nets in the design = 100.
#1 routable net do not has any wires.
#95 routable nets have routed wires.
#1 net will be global routed.
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:52:03 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31477.44 (MB), peak = 34782.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31481.75 (MB), peak = 34782.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 31481.75 (MB)
#Peak memory = 34782.57 (MB)
#
#Finished routing data preparation on Mon Jun  2 22:52:06 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 3.85 (MB)
#Total memory = 31481.75 (MB)
#Peak memory = 34782.57 (MB)
#
#
#Start global routing on Mon Jun  2 22:52:06 2025
#
#
#Start global routing initialization on Mon Jun  2 22:52:06 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Jun  2 22:52:06 2025
#
#Start routing resource analysis on Mon Jun  2 22:52:06 2025
#
#Routing resource analysis is done on Mon Jun  2 22:52:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H          49          74          49    22.45%
#  C1             V          73          39          49     0.00%
#  C2             H          71          39          49     0.00%
#  C3             V          94          18          49     0.00%
#  C4             H         105           5          49     0.00%
#  C5             V         110           2          49     0.00%
#  JA             H          10           0          49     0.00%
#  QA             V           3           0          49    57.14%
#  QB             H           3           0          49    57.14%
#  LB             V           2           0          49    71.43%
#  --------------------------------------------------------------
#  Total                    521      15.19%         490    20.82%
#
#
#
#
#Global routing data preparation is done on Mon Jun  2 22:52:06 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31482.61 (MB), peak = 34782.57 (MB)
#
#
#Global routing initialization is done on Mon Jun  2 22:52:06 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31482.61 (MB), peak = 34782.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31482.63 (MB), peak = 34782.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31482.57 (MB), peak = 34782.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 96.
#Total number of nets in the design = 100.
#
#96 routable nets have routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              96  
#-----------------------------
#        Total              96  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 389
#Total number of multi-cut vias = 174 ( 44.7%)
#Total number of single cut vias = 215 ( 55.3%)
#Up-Via Summary (total 389):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2                99 ( 63.5%)        57 ( 36.5%)        156
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  215 ( 55.3%)       174 ( 44.7%)        389 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 0.77 (MB)
#Total memory = 31482.52 (MB)
#Peak memory = 34782.57 (MB)
#
#Finished global routing on Mon Jun  2 22:52:06 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31482.52 (MB), peak = 34782.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 389
#Total number of multi-cut vias = 174 ( 44.7%)
#Total number of single cut vias = 215 ( 55.3%)
#Up-Via Summary (total 389):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2                99 ( 63.5%)        57 ( 36.5%)        156
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  215 ( 55.3%)       174 ( 44.7%)        389 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 31480.95 (MB), peak = 34782.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 8.30 (MB)
#Total memory = 31480.95 (MB)
#Peak memory = 34782.57 (MB)
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+
#  -      | MetSpc| MinStp| Color| EOLCol| Totals|
#---------+-------+-------+------+-------+-------+
#  M1     |      2|      2|     0|      0|      4|
#  M2     |      0|      0|     1|      1|      2|
#  Totals |      2|      2|     1|      1|      6|
#---------+-------+-------+------+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31481.24 (MB), peak = 34782.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31481.34 (MB), peak = 34782.57 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31481.10 (MB), peak = 34782.57 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31480.87 (MB), peak = 34782.57 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31480.55 (MB), peak = 34782.57 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.29 (MB), peak = 34782.57 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.23 (MB), peak = 34782.57 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.70 (MB), peak = 34782.57 (MB)
#start 8th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.17 (MB), peak = 34782.57 (MB)
#start 9th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.24 (MB), peak = 34782.57 (MB)
#start 10th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31478.95 (MB), peak = 34782.57 (MB)
#start 11th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31478.98 (MB), peak = 34782.57 (MB)
#start 12th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.12 (MB), peak = 34782.57 (MB)
#start 13th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.11 (MB), peak = 34782.57 (MB)
#start 14th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.20 (MB), peak = 34782.57 (MB)
#start 15th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.06 (MB), peak = 34782.57 (MB)
#start 16th optimization iteration ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+------+-------+-------+----+-------+
#  -      | Notch| MinStp| C2MCon| Enc| Totals|
#---------+------+-------+-------+----+-------+
#  M1     |     0|      0|      2|   1|      3|
#  M2     |     1|      2|      0|   0|      3|
#  Totals |     1|      2|      2|   1|      6|
#---------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.29 (MB), peak = 34782.57 (MB)
#start 17th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.14 (MB), peak = 34782.57 (MB)
#start 18th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.29 (MB), peak = 34782.57 (MB)
#start 19th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.13 (MB), peak = 34782.57 (MB)
#start 20th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.11 (MB), peak = 34782.57 (MB)
#start 21th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.14 (MB), peak = 34782.57 (MB)
#start 22th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.08 (MB), peak = 34782.57 (MB)
#start 23th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.19 (MB), peak = 34782.57 (MB)
#start 24th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.27 (MB), peak = 34782.57 (MB)
#start 25th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.31 (MB), peak = 34782.57 (MB)
#start 26th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.21 (MB), peak = 34782.57 (MB)
#start 27th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.49 (MB), peak = 34782.57 (MB)
#start 28th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.51 (MB), peak = 34782.57 (MB)
#start 29th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.58 (MB), peak = 34782.57 (MB)
#start 30th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.52 (MB), peak = 34782.57 (MB)
#start 31th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.82 (MB), peak = 34782.57 (MB)
#start 32th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.56 (MB), peak = 34782.57 (MB)
#start 33th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.48 (MB), peak = 34782.57 (MB)
#start 34th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.62 (MB), peak = 34782.57 (MB)
#start 35th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.80 (MB), peak = 34782.57 (MB)
#start 36th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.89 (MB), peak = 34782.57 (MB)
#start 37th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.10 (MB), peak = 34782.57 (MB)
#start 38th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.14 (MB), peak = 34782.57 (MB)
#start 39th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.14 (MB), peak = 34782.57 (MB)
#start 40th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.22 (MB), peak = 34782.57 (MB)
#start 41th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.15 (MB), peak = 34782.57 (MB)
#start 42th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.34 (MB), peak = 34782.57 (MB)
#start 43th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.35 (MB), peak = 34782.57 (MB)
#start 44th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.34 (MB), peak = 34782.57 (MB)
#start 45th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.33 (MB), peak = 34782.57 (MB)
#start 46th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.55 (MB), peak = 34782.57 (MB)
#start 47th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.38 (MB), peak = 34782.57 (MB)
#start 48th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.57 (MB), peak = 34782.57 (MB)
#start 49th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.64 (MB), peak = 34782.57 (MB)
#start 50th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.65 (MB), peak = 34782.57 (MB)
#Complete Detail Routing.
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 391
#Total number of multi-cut vias = 174 ( 44.5%)
#Total number of single cut vias = 217 ( 55.5%)
#Up-Via Summary (total 391):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               101 ( 63.9%)        57 ( 36.1%)        158
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  217 ( 55.5%)       174 ( 44.5%)        391 
#
#Total number of DRC violations = 1
#Cpu time = 00:00:37
#Elapsed time = 00:00:28
#Increased memory = -2.05 (MB)
#Total memory = 31478.90 (MB)
#Peak memory = 34782.57 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.89 (MB), peak = 34782.57 (MB)
#
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 391
#Total number of multi-cut vias = 174 ( 44.5%)
#Total number of single cut vias = 217 ( 55.5%)
#Up-Via Summary (total 391):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               101 ( 63.9%)        57 ( 36.1%)        158
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  217 ( 55.5%)       174 ( 44.5%)        391 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 76 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 391
#Total number of multi-cut vias = 174 ( 44.5%)
#Total number of single cut vias = 217 ( 55.5%)
#Up-Via Summary (total 391):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               101 ( 63.9%)        57 ( 36.1%)        158
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  217 ( 55.5%)       174 ( 44.5%)        391 
#
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jun  2 22:52:37 2025
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 391
#Total number of multi-cut vias = 174 ( 44.5%)
#Total number of single cut vias = 217 ( 55.5%)
#Up-Via Summary (total 391):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               101 ( 63.9%)        57 ( 36.1%)        158
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  217 ( 55.5%)       174 ( 44.5%)        391 
#
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 31481.81 (MB), peak = 34782.57 (MB)
#CELL_VIEW adder,init has 1 DRC violations
#Total number of DRC violations = 1
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 391
#Total number of multi-cut vias = 174 ( 44.5%)
#Total number of single cut vias = 217 ( 55.5%)
#Up-Via Summary (total 391):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               101 ( 63.9%)        57 ( 36.1%)        158
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  217 ( 55.5%)       174 ( 44.5%)        391 
#
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:31
#Increased memory = 0.86 (MB)
#Total memory = 31481.81 (MB)
#Peak memory = 34782.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:37
#Increased memory = -30.44 (MB)
#Total memory = 31370.95 (MB)
#Peak memory = 34782.57 (MB)
#Number of warnings = 44
#Total number of warnings = 327
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun  2 22:52:40 2025
#
#% End globalDetailRoute (date=06/02 22:52:40, total cpu=0:00:52.5, real=0:00:39.0, peak res=31480.2M, current mem=31297.3M)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  ecoRoute                  | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:01|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:03|     00:00:03|         1.2|
#  Global Routing            | 00:00:02|     00:00:01|         1.0|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:00:37|     00:00:28|         1.3|
#  Antenna Fixing            | 00:00:02|     00:00:01|         1.7|
#  Post Route Wire Spreading | 00:00:02|     00:00:01|         1.5|
#  Entire Command            | 00:00:53|     00:00:39|         1.4|
#----------------------------+---------+-------------+------------+
#
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                45517256
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_minimize_detour                                        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setDesignMode -bottomRoutingLayer                                                         M2
setDesignMode -congEffort                                                                 high
setDesignMode -flowEffort                                                                 extreme
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=06/02 22:52:41, mem=31297.3M)

detailRoute -fix_drc

#Start detailRoute on Mon Jun  2 22:52:41 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:52:42 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31373.39 (MB), peak = 34782.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31377.80 (MB), peak = 34782.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 31377.80 (MB)
#Peak memory = 34782.57 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31378.00 (MB), peak = 34782.57 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.84 (MB), peak = 34782.57 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.84 (MB), peak = 34782.57 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.74 (MB), peak = 34782.57 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.80 (MB), peak = 34782.57 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.89 (MB), peak = 34782.57 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.00 (MB), peak = 34782.57 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.86 (MB), peak = 34782.57 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.79 (MB), peak = 34782.57 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.65 (MB), peak = 34782.57 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.77 (MB), peak = 34782.57 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.85 (MB), peak = 34782.57 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.85 (MB), peak = 34782.57 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.80 (MB), peak = 34782.57 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.71 (MB), peak = 34782.57 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.67 (MB), peak = 34782.57 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.52 (MB), peak = 34782.57 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.75 (MB), peak = 34782.57 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.79 (MB), peak = 34782.57 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.89 (MB), peak = 34782.57 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31378.00 (MB), peak = 34782.57 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.00 (MB), peak = 34782.57 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.85 (MB), peak = 34782.57 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.04 (MB), peak = 34782.57 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.05 (MB), peak = 34782.57 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.97 (MB), peak = 34782.57 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.07 (MB), peak = 34782.57 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.09 (MB), peak = 34782.57 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.16 (MB), peak = 34782.57 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.19 (MB), peak = 34782.57 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.35 (MB), peak = 34782.57 (MB)
#start 31th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.39 (MB), peak = 34782.57 (MB)
#start 32th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.32 (MB), peak = 34782.57 (MB)
#start 33th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.41 (MB), peak = 34782.57 (MB)
#start 34th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.71 (MB), peak = 34782.57 (MB)
#start 35th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.83 (MB), peak = 34782.57 (MB)
#start 36th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.86 (MB), peak = 34782.57 (MB)
#start 37th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.71 (MB), peak = 34782.57 (MB)
#start 38th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.86 (MB), peak = 34782.57 (MB)
#start 39th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.82 (MB), peak = 34782.57 (MB)
#start 40th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.78 (MB), peak = 34782.57 (MB)
#start 41th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.79 (MB), peak = 34782.57 (MB)
#start 42th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.88 (MB), peak = 34782.57 (MB)
#start 43th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.98 (MB), peak = 34782.57 (MB)
#start 44th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.94 (MB), peak = 34782.57 (MB)
#start 45th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.03 (MB), peak = 34782.57 (MB)
#start 46th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.19 (MB), peak = 34782.57 (MB)
#start 47th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.23 (MB), peak = 34782.57 (MB)
#start 48th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.34 (MB), peak = 34782.57 (MB)
#start 49th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.40 (MB), peak = 34782.57 (MB)
#start 50th fixing drc iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.31 (MB), peak = 34782.57 (MB)
#Complete Detail Routing.
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 391
#Total number of multi-cut vias = 174 ( 44.5%)
#Total number of single cut vias = 217 ( 55.5%)
#Up-Via Summary (total 391):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               101 ( 63.9%)        57 ( 36.1%)        158
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  217 ( 55.5%)       174 ( 44.5%)        391 
#
#Total number of DRC violations = 1
#Cpu time = 00:00:35
#Elapsed time = 00:00:31
#Increased memory = 8.73 (MB)
#Total memory = 31377.55 (MB)
#Peak memory = 34782.57 (MB)
#
#detailRoute statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:32
#Increased memory = 75.28 (MB)
#Total memory = 31372.59 (MB)
#Peak memory = 34782.57 (MB)
#Number of warnings = 35
#Total number of warnings = 363
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Mon Jun  2 22:53:13 2025
#
#% End detailRoute (date=06/02 22:53:13, total cpu=0:00:38.0, real=0:00:33.0, peak res=31453.8M, current mem=31301.2M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:01|     00:00:01|         1.0|
#  DB Export              | 00:00:01|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Detail Routing         | 00:00:32|     00:00:28|         1.1|
#  Entire Command         | 00:00:38|     00:00:33|         1.2|
#-------------------------+---------+-------------+------------+
#
<CMD> editDelete -regular_wire_with_drc
<CMD> setDesignMode -bottomRoutingLayer M1
<CMD> ecoRoute
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                45517256
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_minimize_detour                                        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setDesignMode -bottomRoutingLayer                                                         M1
setDesignMode -congEffort                                                                 high
setDesignMode -flowEffort                                                                 extreme
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin globalDetailRoute (date=06/02 22:53:14, mem=31301.2M)

globalDetailRoute

#Start globalDetailRoute on Mon Jun  2 22:53:15 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 96.
#Total number of nets in the design = 100.
#1 routable net do not has any wires.
#95 routable nets have routed wires.
#1 net will be global routed.
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:53:15 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31378.28 (MB), peak = 34782.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31382.64 (MB), peak = 34782.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 31382.64 (MB)
#Peak memory = 34782.57 (MB)
#
#Finished routing data preparation on Mon Jun  2 22:53:18 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 3.98 (MB)
#Total memory = 31382.64 (MB)
#Peak memory = 34782.57 (MB)
#
#
#Start global routing on Mon Jun  2 22:53:18 2025
#
#
#Start global routing initialization on Mon Jun  2 22:53:18 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Jun  2 22:53:18 2025
#
#Start routing resource analysis on Mon Jun  2 22:53:18 2025
#
#Routing resource analysis is done on Mon Jun  2 22:53:18 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V           6          81          49    71.43%
#  M2             H          49          74          49    22.45%
#  C1             V          73          39          49     0.00%
#  C2             H          71          39          49     0.00%
#  C3             V          94          18          49     0.00%
#  C4             H         105           5          49     0.00%
#  C5             V         110           2          49     0.00%
#  JA             H          10           0          49     0.00%
#  QA             V           3           0          49    57.14%
#  QB             H           3           0          49    57.14%
#  LB             V           2           0          49    71.43%
#  --------------------------------------------------------------
#  Total                    526      22.32%         539    25.42%
#
#
#
#
#Global routing data preparation is done on Mon Jun  2 22:53:18 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 31382.75 (MB), peak = 34782.57 (MB)
#
#
#Global routing initialization is done on Mon Jun  2 22:53:18 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 31382.75 (MB), peak = 34782.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31382.70 (MB), peak = 34782.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31382.76 (MB), peak = 34782.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
#Total number of routable nets = 96.
#Total number of nets in the design = 100.
#
#96 routable nets have routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              96  
#-----------------------------
#        Total              96  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 389
#Total number of multi-cut vias = 174 ( 44.7%)
#Total number of single cut vias = 215 ( 55.3%)
#Up-Via Summary (total 389):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2                99 ( 63.5%)        57 ( 36.5%)        156
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  215 ( 55.3%)       174 ( 44.7%)        389 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 0.05 (MB)
#Total memory = 31382.70 (MB)
#Peak memory = 34782.57 (MB)
#
#Finished global routing on Mon Jun  2 22:53:19 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31382.56 (MB), peak = 34782.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 244 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 68 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 389
#Total number of multi-cut vias = 174 ( 44.7%)
#Total number of single cut vias = 215 ( 55.3%)
#Up-Via Summary (total 389):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2                99 ( 63.5%)        57 ( 36.5%)        156
# C1                65 ( 45.8%)        77 ( 54.2%)        142
# C2                37 ( 53.6%)        32 ( 46.4%)         69
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  215 ( 55.3%)       174 ( 44.7%)        389 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 31381.14 (MB), peak = 34782.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:05
#Increased memory = 8.48 (MB)
#Total memory = 31381.14 (MB)
#Peak memory = 34782.57 (MB)
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
#   number of violations = 5
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+
#  -      | MetSpc| Color| EOLCol| Totals|
#---------+-------+------+-------+-------+
#  M1     |      2|     0|      0|      2|
#  M2     |      0|     2|      1|      3|
#  Totals |      2|     2|      1|      5|
#---------+-------+------+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31381.44 (MB), peak = 34782.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+----+-------+
#  -      | Enc| Totals|
#---------+----+-------+
#  M1     |   1|      1|
#  Totals |   1|      1|
#---------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31381.19 (MB), peak = 34782.57 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31381.09 (MB), peak = 34782.57 (MB)
#Complete Detail Routing.
#Total wire length = 245 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 69 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 397
#Total number of multi-cut vias = 174 ( 43.8%)
#Total number of single cut vias = 223 ( 56.2%)
#Up-Via Summary (total 397):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               103 ( 64.4%)        57 ( 35.6%)        160
# C1                67 ( 46.5%)        77 ( 53.5%)        144
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  223 ( 56.2%)       174 ( 43.8%)        397 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = -0.53 (MB)
#Total memory = 31380.62 (MB)
#Peak memory = 34782.57 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31380.81 (MB), peak = 34782.57 (MB)
#
#Total wire length = 245 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 69 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 397
#Total number of multi-cut vias = 174 ( 43.8%)
#Total number of single cut vias = 223 ( 56.2%)
#Up-Via Summary (total 397):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               103 ( 64.4%)        57 ( 35.6%)        160
# C1                67 ( 46.5%)        77 ( 53.5%)        144
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  223 ( 56.2%)       174 ( 43.8%)        397 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 245 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 69 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 397
#Total number of multi-cut vias = 174 ( 43.8%)
#Total number of single cut vias = 223 ( 56.2%)
#Up-Via Summary (total 397):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               103 ( 64.4%)        57 ( 35.6%)        160
# C1                67 ( 46.5%)        77 ( 53.5%)        144
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  223 ( 56.2%)       174 ( 43.8%)        397 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jun  2 22:53:24 2025
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 245 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 69 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 397
#Total number of multi-cut vias = 174 ( 43.8%)
#Total number of single cut vias = 223 ( 56.2%)
#Up-Via Summary (total 397):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               103 ( 64.4%)        57 ( 35.6%)        160
# C1                67 ( 46.5%)        77 ( 53.5%)        144
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  223 ( 56.2%)       174 ( 43.8%)        397 
#
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 31382.39 (MB), peak = 34782.57 (MB)
#CELL_VIEW adder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 245 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 69 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 397
#Total number of multi-cut vias = 174 ( 43.8%)
#Total number of single cut vias = 223 ( 56.2%)
#Up-Via Summary (total 397):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               103 ( 64.4%)        57 ( 35.6%)        160
# C1                67 ( 46.5%)        77 ( 53.5%)        144
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  223 ( 56.2%)       174 ( 43.8%)        397 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 1.22 (MB)
#Total memory = 31382.37 (MB)
#Peak memory = 34782.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:11
#Increased memory = 76.03 (MB)
#Total memory = 31377.27 (MB)
#Peak memory = 34782.57 (MB)
#Number of warnings = 44
#Total number of warnings = 412
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jun  2 22:53:26 2025
#
#% End globalDetailRoute (date=06/02 22:53:26, total cpu=0:00:18.7, real=0:00:12.0, peak res=31305.5M, current mem=31305.5M)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  ecoRoute                  | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:01|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:03|     00:00:03|         1.2|
#  Global Routing            | 00:00:04|     00:00:01|         3.3|
#  Track Assignment          | 00:00:01|     00:00:01|         1.4|
#  Detail Routing            | 00:00:03|     00:00:02|         1.4|
#  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
#  Post Route Wire Spreading | 00:00:02|     00:00:01|         1.5|
#  Entire Command            | 00:00:19|     00:00:13|         1.5|
#----------------------------+---------+-------------+------------+
#
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                45517256
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_minimize_detour                                        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              1
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setDesignMode -bottomRoutingLayer                                                         M1
setDesignMode -congEffort                                                                 high
setDesignMode -flowEffort                                                                 extreme
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=06/02 22:53:27, mem=31305.5M)

detailRoute -fix_drc

#Start detailRoute on Mon Jun  2 22:53:27 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Using multithreading with 96 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:53:28 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31381.72 (MB), peak = 34782.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31386.12 (MB), peak = 34782.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 32 threads...
#Set layer M1 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 31386.12 (MB)
#Peak memory = 34782.57 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31386.49 (MB), peak = 34782.57 (MB)
#Complete Detail Routing.
#Total wire length = 245 um.
#Total half perimeter of net bounding box = 295 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER C1 = 69 um.
#Total wire length on LAYER C2 = 79 um.
#Total wire length on LAYER C3 = 77 um.
#Total wire length on LAYER C4 = 6 um.
#Total wire length on LAYER C5 = 12 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 397
#Total number of multi-cut vias = 174 ( 43.8%)
#Total number of single cut vias = 223 ( 56.2%)
#Up-Via Summary (total 397):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1                 5 (100.0%)         0 (  0.0%)          5
# M2               103 ( 64.4%)        57 ( 35.6%)        160
# C1                67 ( 46.5%)        77 ( 53.5%)        144
# C2                39 ( 54.9%)        32 ( 45.1%)         71
# C3                 7 ( 58.3%)         5 ( 41.7%)         12
# C4                 2 ( 40.0%)         3 ( 60.0%)          5
#-----------------------------------------------------------
#                  223 ( 56.2%)       174 ( 43.8%)        397 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 9.06 (MB)
#Total memory = 31386.12 (MB)
#Peak memory = 34782.57 (MB)
#
#detailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 75.57 (MB)
#Total memory = 31381.05 (MB)
#Peak memory = 34782.57 (MB)
#Number of warnings = 35
#Total number of warnings = 448
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Mon Jun  2 22:53:32 2025
#
#% End detailRoute (date=06/02 22:53:32, total cpu=0:00:06.7, real=0:00:06.0, peak res=31386.1M, current mem=31309.9M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:01|     00:00:01|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:03|     00:00:02|         1.2|
#  Detail Routing         | 00:00:01|     00:00:01|         1.0|
#  Entire Command         | 00:00:07|     00:00:06|         1.2|
#-------------------------+---------+-------------+------------+
#
invalid command name "verify_connectvity"
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 42342.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> reportCongestion -overflow
Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	81	100.00%	81	100.00%
<CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
*** timeDesign #7 [begin] () : totSession cpu/real = 1:51:35.9/0:59:25.1 (1.9), mem = 44135.0M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:53:34 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31381.98 (MB), peak = 34782.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Jun  2 22:53:34 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31390.11 (MB), peak = 34782.57 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:07, elapsed time = 00:00:14, memory = 31396.40 (MB), peak = 34782.57 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 31396.40 (MB)
#Peak memory = 34782.57 (MB)
#Using multithreading with 96 threads.
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 96 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     1.01 (MB), total memory = 31397.24 (MB), peak memory = 34782.57 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31401.37 (MB), peak = 34782.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 182 Res, 83 Ground Cap, 19 XCap (Edge to Edge)
#RC V/H edge ratio: 0.19, Avg V/H Edge Length: 900.16 (75), Avg L-Edge Length: 4600.00 (62)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 278 nodes, 182 edges, and 38 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 31398.29 (MB), peak = 34782.57 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 43892.617M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d specified
Cell adder, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:02.0 mem: 43892.617M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:11
#Elapsed time = 00:00:18
#Increased memory = 8.02 (MB)
#Total memory = 31398.13 (MB)
#Peak memory = 34782.57 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(5985927)
#Finish Net Signature in MT(67390481)
#Finish SNet Signature in MT (84483792)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.39/96, scale score = 0.01.
#    Increased memory =    -0.05 (MB), total memory = 31320.10 (MB), peak memory = 34782.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 31320.19 (MB), peak memory = 34782.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.55/96, scale score = 0.02.
#    Increased memory =     0.00 (MB), total memory = 31320.19 (MB), peak memory = 34782.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 31320.19 (MB), peak memory = 34782.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.52/96, scale score = 0.02.
#    Increased memory =    -0.05 (MB), total memory = 31320.14 (MB), peak memory = 34782.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.29/96, scale score = 0.01.
#    Increased memory =   -71.16 (MB), total memory = 31320.19 (MB), peak memory = 34782.57 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=30904.9)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 96 threads acquired from CTE.
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=30928.2 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=30928.2 CPU=0:00:06.6 REAL=0:00:02.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47588.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47588.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=30876.2)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 96. 
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=30888.8 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=30888.8 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:17.9 real=0:00:19.0 totSessionCpu=1:52:09 mem=47272.6M)

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.068  | 99.068  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 37.98 sec
Total Real time: 47.0 sec
Total Memory Usage: 42521.59375 Mbytes
Reset AAE Options
*** timeDesign #7 [finish] () : cpu/real = 0:00:38.0/0:00:47.6 (0.8), totSession cpu/real = 1:52:13.9/1:00:12.8 (1.9), mem = 42521.6M
<CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
*** timeDesign #8 [begin] () : totSession cpu/real = 1:52:13.9/1:00:12.8 (1.9), mem = 42521.6M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(5985927)
#Finish Net Signature in MT(67390481)
#Finish SNet Signature in MT (84483792)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/96, scale score = 0.02.
#    Increased memory =     0.00 (MB), total memory = 30881.12 (MB), peak memory = 34782.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 30881.14 (MB), peak memory = 34782.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.49/96, scale score = 0.02.
#    Increased memory =     0.02 (MB), total memory = 30881.14 (MB), peak memory = 34782.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory = 30881.12 (MB), peak memory = 34782.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/96, scale score = 0.02.
#    Increased memory =     0.00 (MB), total memory = 30881.12 (MB), peak memory = 34782.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.51/96, scale score = 0.02.
#    Increased memory =    -0.73 (MB), total memory = 30881.12 (MB), peak memory = 34782.57 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (96 T). (MEM=31042.3)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
AAE_INFO: 96 threads acquired from CTE.
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=31075.8 CPU=0:00:09.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=31075.8 CPU=0:00:10.0 REAL=0:00:03.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47731.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47731.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (96 T). (MEM=31051.5)
AAE_INFO: 96 threads acquired from CTE.
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
Total number of fetched objects 96
AAE_INFO-618: Total number of nets in the design is 100,  32.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=31083.9 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=31083.9 CPU=0:00:00.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:20.9 real=0:00:17.0 totSessionCpu=1:52:36 mem=47383.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |
|           TNS (ns):| -0.042  | -0.042  |
|    Violating Paths:|    6    |    6    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 78.373%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 22.06 sec
Total Real time: 18.0 sec
Total Memory Usage: 42517.863281 Mbytes
Reset AAE Options
*** timeDesign #8 [finish] () : cpu/real = 0:00:22.1/0:00:18.1 (1.2), totSession cpu/real = 1:52:36.0/1:00:30.8 (1.9), mem = 42517.9M
<CMD> saveDesign postRoute
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/02 22:54:39, mem=30865.4M)
% Begin Save ccopt configuration ... (date=06/02 22:54:40, mem=30865.4M)
% End Save ccopt configuration ... (date=06/02 22:54:41, total cpu=0:00:00.5, real=0:00:01.0, peak res=30865.4M, current mem=30865.2M)
% Begin Save netlist data ... (date=06/02 22:54:41, mem=30865.2M)
Writing Binary DB to postRoute.dat/vbin/adder.v.bin in multi-threaded mode...
% End Save netlist data ... (date=06/02 22:54:42, total cpu=0:00:01.1, real=0:00:01.0, peak res=30867.4M, current mem=30867.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file postRoute.dat/adder.route.congmap.gz ...
% Begin Save AAE data ... (date=06/02 22:54:42, mem=30868.0M)
Saving AAE Data ...
% End Save AAE data ... (date=06/02 22:54:43, total cpu=0:00:01.0, real=0:00:01.0, peak res=30868.0M, current mem=30867.2M)
Saving preference file postRoute.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file postRoute.dat/adder.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file postRoute.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Jun  2 22:54:53 2025)
Saving property file postRoute.dat/adder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=42596.4M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=42596.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=42596.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file postRoute.dat/adder.apa ...
#
Saving preRoute extracted patterns in file 'postRoute.dat/adder.techData.gz' ...
Saving preRoute extraction data in directory 'postRoute.dat/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 3 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 3 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=06/02 22:54:56, mem=30914.3M)
% End Save power constraints data ... (date=06/02 22:54:56, total cpu=0:00:00.5, real=0:00:01.0, peak res=30914.3M, current mem=30914.3M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design postRoute.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../report/con.sdc
#% End save design ... (date=06/02 22:55:00, total cpu=0:00:07.9, real=0:00:20.0, peak res=30914.3M, current mem=30911.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_16 16
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_12 12
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_8 8
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_4 4
<CMD> addDeCap -totCap 1000

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Add decoupling capacitance in area (1.044 0.96) (9.048 8.96).
Total decoupling capacitance threshold is 1000 fF.
The capacitance of the already placed decoupling capacitance instances is 0 fF.
The decoupling capacitance needed is 1000 fF.
Add decoupling capacitance cells with low effort (homogeneous) approach.
The number of inst needed exceeds the max number of insts can be inserted.
Iteration 0:
   Added 0 instances (0 fF).
   Checking for DRC violations on added decoupling instances.
   Found 0 DRC violations. (CPU 0:00:00.1)
Added 0 decoupling capacitance instances. Total capacitance is 0 fF.
<CMD> setFillerMode -core {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL8 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL1 UDB116SVT24_FILL1 } -diffCellViol true -fitGap true
<CMD> zoomBox -0.45500 -0.99800 5.96400 4.73000
<CMD> zoomBox -1.05300 -1.70900 6.49900 5.03000
<CMD> pan 2.17500 1.59700
<CMD> pan -0.17600 1.44000
<CMD> zoomBox 1.43300 2.85100 7.85300 8.58000
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL3 / prefix FILLER).
*INFO:   Added 55 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER).
*INFO: Total 63 filler insts added - prefix FILLER (CPU: 0:00:16.8).
For 63 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL3 / prefix FILLER_incr).
*INFO:   Added 30 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER_incr).
*INFO: Total 30 filler insts added - prefix FILLER_incr (CPU: 0:00:01.5).
For 30 new insts, Cell Context Constraint Violation:	30
<CMD> pan -0.54100 1.05100
<CMD> pan 1.57300 0.77600
<CMD> zoomBox 2.04400 0.04200 9.59700 6.78200
<CMD> pan -0.39200 -2.60000
<CMD> zoomBox 2.69800 0.57800 9.11800 6.30700
<CMD> zoomBox 2.00700 -0.00200 9.56000 6.73800
<CMD> pan -0.37200 -0.80400
invalid command name "verify_Drc"
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 42503.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
**WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> streamOut adder.gds -mapFile /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_edi2gds_colored.layermap
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
**WARN: (EMS-27):	Message (IMPOGDS-1168) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Output for via structure generation total number 33
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LS_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LS_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LN_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA01_0_30_0_35_VV_V1_R_MASK_1_0_2 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LN_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
**WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_0_30_2_30_AY_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    62                           DIEAREA
    1019                           MIXVT
    676                       CLIB_MKR61
    513                        CLIB_MKR3
    690                       CLIB_MKR51
    651                        CLIB_MKR5
    675                       CLIB_MKR41
    141                               C5
    140                               C3
    187                               C1
    139                               QA
    39                                QB
    41                                C4
    197                               C2
    7                                 PC
    17                                M2
    153                               A4
    138                               A2
    213                               AY
    54                                JV
    55                                JW
    70                                VV
    33                                YS
    152                               A3
    188                               A1
    16                                V1
    14                                CA
    69                                LB
    15                                M1
    4349                              JA
    245                               CB
    511                        CLIB_MKR1
    514                        CLIB_MKR4


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            305

Ports/Pins                            29
    metal layer C1                    11
    metal layer C2                     5
    metal layer C3                     7
    metal layer C4                     1
    metal layer C5                     5

Nets                                 557
    metal layer M1                     2
    metal layer M2                    28
    metal layer C1                   308
    metal layer C2                   127
    metal layer C3                    76
    metal layer C4                     7
    metal layer C5                     9

    Via Instances                    397

Special Nets                          53
    metal layer M1                    49
    metal layer M2                     4

    Via Instances                     38

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 227
    metal layer M1                     4
    metal layer M2                   156
    metal layer C1                    31
    metal layer C2                     7
    metal layer C3                    19
    metal layer C4                     1
    metal layer C5                     9


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> zoomBox -0.55000 0.22400 9.90400 9.55300
<CMD> zoomBox -1.09700 -1.04700 11.20300 9.92900
<CMD> setDesignMode -help

Usage: setDesignMode [-help] [-reset] [-addPhysicalCell {hier|flat}]
                     [-backsideBottomRoutingLayer <layer>] [-backsideTopRoutingLayer <layer>]
                     [-bottomRoutingLayer <layer>] [-compressedPGDB {true|false}]
                     [-congEffort {low|medium|high|auto}]
                     [-dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>]
                     [-earlyClockFlow {true|false}] [-earlyPBAMode {none|high}]
                     [-expressRoute {true|false}] [-flowEffort {express|standard|extreme}]
                     [-idealHoldFixing {true|false}] [-ignore_followpin_vias {true|false}]
                     [-merge_trim_shapes <{{layers <layer_name_list> gap <floating> max_merge_num <int> masks {mask_num ...}} ...}>]
                     [-node {N22|N12|N10|N7|N7Plus|N6|N5|N5PlusPlus|N4|N3|N3E|N2|N2X|S11|S10|S8|S7|S5|S4|S3|S2|G7|G5|ICF|I7|I5|P1222|P1276|P1277|P1278|P1278x|P1280|20A|18A|C12|C7|unspecified}]
                     [-optimizationDensityScreenMargin <double>]
                     [-pessimisticMode {true|false}] [-powerEffort {none|low|high}]
                     [-process <integer>]
                     [-slackWeighting {unityWeighting|viewBasedWeighting}]
                     [-topRoutingLayer <layer>] [-trim_grid_group <group_name>]

-help                                   # Prints out the command usage
-reset                                  # Resets all or specified options to default value
-addPhysicalCell {hier|flat}            # Add physical cells into hierarchical modules, or as
                                        # top level cells (flat)
                                        # (enums={hier flat}, default=hier)
-backsideBottomRoutingLayer <layer>     # Specifies the highest backside lef layer name for
                                        # global and detail routing. (string, default="")
-backsideTopRoutingLayer <layer>        # Specifies the lowest backside lef layer name for
                                        # global and detail routing. (string, default="")
-bottomRoutingLayer <layer>             # Specifies the lowest LEF layer name or layer number
                                        # for global and detail routing. Layer number is from
                                        # the LEF layer sequence. For example, 2 is
                                        # equivalent to the second routing layer defined in
                                        # LEF. (string, default="")
-compressedPGDB {true|false}            # Specifies whether the compressed pg feature is
                                        # enabled. When it's true, reastoreDesign will
                                        # automatically compress the PG data when load the
                                        # design. You can use "dbGet top.isPGCompressed" to
                                        # check if PG in this design is compressed.
                                        # (bool, default=true)
-congEffort {low|medium|high|auto}      # Specify congestion effort level
                                        # (enums={low medium high auto}, default=auto)
-dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>
                                        # Min stacked-via pitch for dual std-cell power-rails
                                        # on first and third routing layers. Space separated
                                        # min stacked-via pitch for dual std-cell power-rails
                                        # on first and third routing layers.
                                        # (string, default="")
-earlyClockFlow {true|false}            # Enable early clock flow (bool, default=false)
-earlyPBAMode {none|high}               # Specify early PBA mode 
                                        # (enums={none high}, default=none)
-expressRoute {true|false}              # With "-flowEffort express", should routing-stage be
                                        # forced. (bool, default=false)
-flowEffort {express|standard|extreme}  # Specify flow effort level
                                        # (enums={express standard extreme}, default=standard)
-idealHoldFixing {true|false}           # Enable ideal hold fixing flow (bool, default=false)
-ignore_followpin_vias {true|false}     # if true, ignore followpin vias during detailed
                                        # placement, optimization and routing.
                                        # (bool, default=false)
-merge_trim_shapes <{{layers <layer_name_list> gap <floating> max_merge_num <int> masks {mask_num ...}} ...}>
                                        # Specify the setting for trim shapes merge. layers,
                                        # specify the trim layer list which need merge trim
                                        # shapes. gap, the trim shapes when end to end gap is
                                        # less the value. max_trim_num, specify the max trim
                                        # shapes number are merged. masks, specify the trim
                                        # shapes color need to be merged. (string, default="")
-node {N22|N12|N10|N7|N7Plus|N6|N5|N5PlusPlus|N4|N3|N3E|N2|N2X|S11|S10|S8|S7|S5|S4|S3|S2|G7|G5|ICF|I7|I5|P1222|P1276|P1277|P1278|P1278x|P1280|20A|18A|C12|C7|unspecified}
                                        # set design tech node (enums={N22 N12 N10 N7 N7Plus N6 N5 N5PlusPlus N4 N3 N3E N2 N2X S11 S10 S8 S7 S5 S4 S3 S2 G7 G5 ICF I7 I5 P1222 P1276 P1277 P1278 P1278x P1280 20A 18A C12 C7 unspecified}, default=unspecified)
-optimizationDensityScreenMargin <double>
                                        # Increase a margin on top of original density screen
                                        # for optimization (float, default=0.1, min=0, max=1)
-pessimisticMode {true|false}           # Enable pessimistic mode
                                        # (enums={true false}, default=false)
-powerEffort {none|low|high}            # Specify power effort level
                                        # (enums={none low high}, default=none)
-process <integer>                      # Process technology
                                        # (int, default=90, min=2, max=250)
-slackWeighting {unityWeighting|viewBasedWeighting}
                                        # Specify slack weighting to be used in
                                        # implementation flow
                                        # (enums={unityWeighting viewBasedWeighting}, default=unityWeighting)
-topRoutingLayer <layer>                # Specifies the highest LEF layer name or layer
                                        # number for global and detail routing. Layer number
                                        # is from the LEF layer sequence. For example, 2 is
                                        # equivalent to the second routing layer defined in
                                        # LEF. (string, default="")
-trim_grid_group <group_name>           # Specifies the GROUP name of which set of trim metal
                                        # grid to be used for placement and routing. See the
                                        # LEF documentation on the TRIMMETALTRACK keyword for
                                        # more details. (string, default="")
<CMD> setDesignMode -node g22

Usage: setDesignMode [-help] [-reset] [-addPhysicalCell {hier|flat}]
                     [-backsideBottomRoutingLayer <layer>] [-backsideTopRoutingLayer <layer>]
                     [-bottomRoutingLayer <layer>] [-compressedPGDB {true|false}]
                     [-congEffort {low|medium|high|auto}]
                     [-dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>]
                     [-earlyClockFlow {true|false}] [-earlyPBAMode {none|high}]
                     [-expressRoute {true|false}] [-flowEffort {express|standard|extreme}]
                     [-idealHoldFixing {true|false}] [-ignore_followpin_vias {true|false}]
                     [-merge_trim_shapes <{{layers <layer_name_list> gap <floating> max_merge_num <int> masks {mask_num ...}} ...}>]
                     [-node {N22|N12|N10|N7|N7Plus|N6|N5|N5PlusPlus|N4|N3|N3E|N2|N2X|S11|S10|S8|S7|S5|S4|S3|S2|G7|G5|ICF|I7|I5|P1222|P1276|P1277|P1278|P1278x|P1280|20A|18A|C12|C7|unspecified}]
                     [-optimizationDensityScreenMargin <double>]
                     [-pessimisticMode {true|false}] [-powerEffort {none|low|high}]
                     [-process <integer>]
                     [-slackWeighting {unityWeighting|viewBasedWeighting}]
                     [-topRoutingLayer <layer>] [-trim_grid_group <group_name>]

**ERROR: (IMPTCM-23):	"g22" is not a valid enum for "-node", the allowed values are {N22 N12 N10 N7 N7Plus N6 N5 N5PlusPlus N4 N3 N3E N2 N2X S11 S10 S8 S7 S5 S4 S3 S2 G7 G5 ICF I7 I5 P1222 P1276 P1277 P1278 P1278x P1280 20A 18A C12 C7 unspecified}.

<CMD> addDeCapCellCandidates */UD*_DCAP_V7_7
**ERROR: (IMPDC-2205):	Cannot find cell */UD*_DCAP_V7_7. Check whether the name is correct.

<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_V7_7
**ERROR: (IMPDC-2206):	No capacitance value is specified for cell UDB116SVT24_DCAP_V7_7.

invalid command name "set_cell_edge_spacing"
<CMD> specifyCellEdgeSpacing FILL FILL -spacing 0.6

Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]

**ERROR: (IMPTCM-3):	"-spacing" is not a valid float value for the 3th argument.

<CMD> specifyCellEdgeSpacing FILL FILL spacing 0.6

Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]

**ERROR: (IMPTCM-3):	"spacing" is not a valid float value for the 3th argument.

<CMD> specifyCellEdgeSpacing FILL FILL -spacing 0.6

Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]

**ERROR: (IMPTCM-3):	"-spacing" is not a valid float value for the 3th argument.

<CMD> specifyCellEdgeSpacing FILL FILL -spacing 1

Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]

**ERROR: (IMPTCM-3):	"-spacing" is not a valid float value for the 3th argument.

<CMD> specifyCellEdgeSpacing -help

Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]

-help                             # Prints out the command usage
<type1>                           # specify edge type1 for edge spacing (string, required)
<type2>                           # specify edge type2 for edge spacing (string, required)
<spacing>                         # specify edge spacing between type1 and type2
                                  # (float, required)
-exceptAbutted                    # allow type1 and type2 abutted (bool, optional)
-exceptNonFillerInBetween         # edge spacing is only for adjacent instances
                                  # (bool, optional)
-forbiddenSpacing                 # forbid type1 and type2 w/ the space (bool, optional)
-reset                            # reset the cell edge spacing to LEF (bool, optional)


<CMD> specifyCellEdgeSpacing FILL FILL 0.6
<CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -right -left -group FILL

Usage: specifyCellEdgeType [-help] {-left <string> | -right <string> | -top <string> | -bottom <string> | -reset } [{-left <string> | -right <string>} [-cellRow <integer>]] [{-left <string> | -right <string>} [-half {top | bottom}]] [{-top <string> | -bottom <string>} [-range {x y}]] [{-cell <string>} [-reset ]]

**ERROR: (IMPTCM-48):	"-group" is not a legal option for command "specifyCellEdgeType". Either the current option or an option prior to it is not specified correctly.

<CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -right -left FILL

Usage: specifyCellEdgeType [-help] {-left <string> | -right <string> | -top <string> | -bottom <string> | -reset } [{-left <string> | -right <string>} [-cellRow <integer>]] [{-left <string> | -right <string>} [-half {top | bottom}]] [{-top <string> | -bottom <string>} [-range {x y}]] [{-cell <string>} [-reset ]]

**ERROR: (IMPTCM-48):	"FILL" is not a legal option for command "specifyCellEdgeType". Either the current option or an option prior to it is not specified correctly.

<CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -right FILL -left FILL
**ERROR: (IMPTCM-67):	Option -left and -right are mutually exclusive. Check if more than one options that are mutually exclusive were given or if an invalid option was given.

<CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -right FILL
<CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -left FILL
<CMD> report_cell_edge_type UDB116SVT24_FILL1

Usage: report_cell_edge_type [-help] [-cell <string>] [-file <string>]

**ERROR: (IMPTCM-48):	"UDB116SVT24_FILL1" is not a legal option for command "report_cell_edge_type". Either the current option or an option prior to it is not specified correctly.

<CMD> report_cell_edge_type -cell UDB116SVT24_FILL1
cell name                    edge type                              type name              cellrow             half-row            range low                     range high
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UDB116SVT24_FILL1                 left                                   FILL                  All                    -                    -                              -
UDB116SVT24_FILL1                right                                   FILL                  All                    -                    -                              -
UDB116SVT24_FILL1                 left           SC6P75T_116CPP_CSC_ECO_FILL1                  All                    -                    -                              -
UDB116SVT24_FILL1                right           SC6P75T_116CPP_CSC_ECO_FILL1                  All                    -                    -                              -
<CMD> report_cell_edge_type -cell UDB116SVT24_FSDPSBQM8SS_V2Y4_4
cell name                                 edge type                          type name              cellrow             half-row            range low                     range high
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UDB116SVT24_FSDPSBQM8SS_V2Y4_4                right            SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
UDB116SVT24_FSDPSBQM8SS_V2Y4_4                 left            SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
UDB116SVT24_FSDPSBQM8SS_V2Y4_4                right           SC6P75T_116CPP_CSC_DRAIN                  All                    -                    -                              -
UDB116SVT24_FSDPSBQM8SS_V2Y4_4                 left           SC6P75T_116CPP_CSC_DRAIN                  All                    -                    -                              -
<CMD> report_cell_edge_type -cell UDB116SVT24_TIEDIN_1
cell name                       edge type                         type name              cellrow             half-row            range low                     range high
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UDB116SVT24_TIEDIN_1               bottom                                CP                    -                    -                 0.93                           1.28
UDB116SVT24_TIEDIN_1                  top                                CP                    -                    -                 0.93                           1.28
UDB116SVT24_TIEDIN_1               bottom                              NOCP                    -                    -                 0.35                           0.93
UDB116SVT24_TIEDIN_1                  top                              NOCP                    -                    -                 0.35                           0.93
UDB116SVT24_TIEDIN_1               bottom                                CP                    -                    -                 0.00                           0.35
UDB116SVT24_TIEDIN_1                  top                                CP                    -                    -                 0.00                           0.35
UDB116SVT24_TIEDIN_1                right           SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
UDB116SVT24_TIEDIN_1                 left           SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
<CMD> report_cell_edge_type -cell UDB116SVT24_INV1
**ERROR: (IMPSP-9051):	Cell 'UDB116SVT24_INV1' is not found.

Usage: report_cell_edge_type [-help] [-cell <string>] [-file <string>]

-help              # Prints out the command usage
-cell <string>     # specify cell name to report edge type(s). (string, optional)
-file <string>     # specify the file name to dump cell edge type(s). (string, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'report_cell_edge_type'.
Type 'man IMPSYC-194' for more detail.

<CMD> report_cell_edge_type -cell UDB116SVT24_INV_1
cell name                    edge type                          type name              cellrow             half-row            range low                     range high
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UDB116SVT24_INV_1                right            SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
UDB116SVT24_INV_1                 left            SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
UDB116SVT24_INV_1                right           SC6P75T_116CPP_CSC_DRAIN                  All                    -                    -                              -
<CMD> setPlaceMode -place_detail_context_aware_legal required
<CMD> setPlaceMode -place_detail_legalization_inst_gap 1
<CMD> setPlaceMode -place_detail_use_diffusion_transition_fill true

*** Memory Usage v#2 (Current mem = 44035.660M, initial mem = 820.863M) ***
*** Message Summary: 1674 warning(s), 14 error(s)

--- Ending "Innovus" (totcpu=4:59:22, real=15:42:26, mem=44035.7M) ---
