
Glove Black Pill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fe34  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  0800ffd8  0800ffd8  0001ffd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010550  08010550  000302dc  2**0
                  CONTENTS
  4 .ARM          00000008  08010550  08010550  00020550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010558  08010558  000302dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010558  08010558  00020558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801055c  0801055c  0002055c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  08010560  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f04  200002dc  0801083c  000302dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021e0  0801083c  000321e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b268  00000000  00000000  0003030c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043cb  00000000  00000000  0004b574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  0004f940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001298  00000000  00000000  00050d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bd91  00000000  00000000  00052028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d890  00000000  00000000  0006ddb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c643  00000000  00000000  0008b649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00127c8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064f8  00000000  00000000  00127cdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002dc 	.word	0x200002dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ffbc 	.word	0x0800ffbc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002e0 	.word	0x200002e0
 80001dc:	0800ffbc 	.word	0x0800ffbc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f62:	463b      	mov	r3, r7
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f6e:	4b4a      	ldr	r3, [pc, #296]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000f70:	4a4a      	ldr	r2, [pc, #296]	; (800109c <MX_ADC1_Init+0x140>)
 8000f72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000f74:	4b48      	ldr	r3, [pc, #288]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f7a:	4b47      	ldr	r3, [pc, #284]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f80:	4b45      	ldr	r3, [pc, #276]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f86:	4b44      	ldr	r3, [pc, #272]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f8c:	4b42      	ldr	r3, [pc, #264]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f94:	4b40      	ldr	r3, [pc, #256]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f9a:	4b3f      	ldr	r3, [pc, #252]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000f9c:	4a40      	ldr	r2, [pc, #256]	; (80010a0 <MX_ADC1_Init+0x144>)
 8000f9e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fa0:	4b3d      	ldr	r3, [pc, #244]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 7;
 8000fa6:	4b3c      	ldr	r3, [pc, #240]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000fa8:	2207      	movs	r2, #7
 8000faa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fac:	4b3a      	ldr	r3, [pc, #232]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fb4:	4b38      	ldr	r3, [pc, #224]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fba:	4837      	ldr	r0, [pc, #220]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000fbc:	f001 f8e4 	bl	8002188 <HAL_ADC_Init>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000fc6:	f000 fe2f 	bl	8001c28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000fca:	2309      	movs	r3, #9
 8000fcc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4619      	mov	r1, r3
 8000fda:	482f      	ldr	r0, [pc, #188]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000fdc:	f001 fb40 	bl	8002660 <HAL_ADC_ConfigChannel>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000fe6:	f000 fe1f 	bl	8001c28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000fea:	2308      	movs	r3, #8
 8000fec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff2:	463b      	mov	r3, r7
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4828      	ldr	r0, [pc, #160]	; (8001098 <MX_ADC1_Init+0x13c>)
 8000ff8:	f001 fb32 	bl	8002660 <HAL_ADC_ConfigChannel>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001002:	f000 fe11 	bl	8001c28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001006:	2307      	movs	r3, #7
 8001008:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800100a:	2303      	movs	r3, #3
 800100c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800100e:	463b      	mov	r3, r7
 8001010:	4619      	mov	r1, r3
 8001012:	4821      	ldr	r0, [pc, #132]	; (8001098 <MX_ADC1_Init+0x13c>)
 8001014:	f001 fb24 	bl	8002660 <HAL_ADC_ConfigChannel>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800101e:	f000 fe03 	bl	8001c28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001022:	2306      	movs	r3, #6
 8001024:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001026:	2304      	movs	r3, #4
 8001028:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800102a:	463b      	mov	r3, r7
 800102c:	4619      	mov	r1, r3
 800102e:	481a      	ldr	r0, [pc, #104]	; (8001098 <MX_ADC1_Init+0x13c>)
 8001030:	f001 fb16 	bl	8002660 <HAL_ADC_ConfigChannel>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800103a:	f000 fdf5 	bl	8001c28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800103e:	2305      	movs	r3, #5
 8001040:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001042:	2305      	movs	r3, #5
 8001044:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001046:	463b      	mov	r3, r7
 8001048:	4619      	mov	r1, r3
 800104a:	4813      	ldr	r0, [pc, #76]	; (8001098 <MX_ADC1_Init+0x13c>)
 800104c:	f001 fb08 	bl	8002660 <HAL_ADC_ConfigChannel>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001056:	f000 fde7 	bl	8001c28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 6;
 800105a:	2306      	movs	r3, #6
 800105c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800105e:	463b      	mov	r3, r7
 8001060:	4619      	mov	r1, r3
 8001062:	480d      	ldr	r0, [pc, #52]	; (8001098 <MX_ADC1_Init+0x13c>)
 8001064:	f001 fafc 	bl	8002660 <HAL_ADC_ConfigChannel>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800106e:	f000 fddb 	bl	8001c28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 7;
 8001072:	2307      	movs	r3, #7
 8001074:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107a:	463b      	mov	r3, r7
 800107c:	4619      	mov	r1, r3
 800107e:	4806      	ldr	r0, [pc, #24]	; (8001098 <MX_ADC1_Init+0x13c>)
 8001080:	f001 faee 	bl	8002660 <HAL_ADC_ConfigChannel>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800108a:	f000 fdcd 	bl	8001c28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800108e:	bf00      	nop
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200002f8 	.word	0x200002f8
 800109c:	40012000 	.word	0x40012000
 80010a0:	0f000001 	.word	0x0f000001

080010a4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08a      	sub	sp, #40	; 0x28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a40      	ldr	r2, [pc, #256]	; (80011c4 <HAL_ADC_MspInit+0x120>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d179      	bne.n	80011ba <HAL_ADC_MspInit+0x116>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	613b      	str	r3, [r7, #16]
 80010ca:	4b3f      	ldr	r3, [pc, #252]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 80010cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ce:	4a3e      	ldr	r2, [pc, #248]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 80010d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d4:	6453      	str	r3, [r2, #68]	; 0x44
 80010d6:	4b3c      	ldr	r3, [pc, #240]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	4b38      	ldr	r3, [pc, #224]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	4a37      	ldr	r2, [pc, #220]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6313      	str	r3, [r2, #48]	; 0x30
 80010f2:	4b35      	ldr	r3, [pc, #212]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	4b31      	ldr	r3, [pc, #196]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a30      	ldr	r2, [pc, #192]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 8001108:	f043 0302 	orr.w	r3, r3, #2
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b2e      	ldr	r3, [pc, #184]	; (80011c8 <HAL_ADC_MspInit+0x124>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800111a:	23e0      	movs	r3, #224	; 0xe0
 800111c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800111e:	2303      	movs	r3, #3
 8001120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001126:	f107 0314 	add.w	r3, r7, #20
 800112a:	4619      	mov	r1, r3
 800112c:	4827      	ldr	r0, [pc, #156]	; (80011cc <HAL_ADC_MspInit+0x128>)
 800112e:	f002 fa0f 	bl	8003550 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001132:	2303      	movs	r3, #3
 8001134:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001136:	2303      	movs	r3, #3
 8001138:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	4619      	mov	r1, r3
 8001144:	4822      	ldr	r0, [pc, #136]	; (80011d0 <HAL_ADC_MspInit+0x12c>)
 8001146:	f002 fa03 	bl	8003550 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800114a:	4b22      	ldr	r3, [pc, #136]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 800114c:	4a22      	ldr	r2, [pc, #136]	; (80011d8 <HAL_ADC_MspInit+0x134>)
 800114e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001150:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 8001152:	2200      	movs	r2, #0
 8001154:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001156:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800115c:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001162:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 8001164:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001168:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800116a:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 800116c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001170:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 8001174:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001178:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800117a:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 800117c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001180:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001182:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 8001184:	2200      	movs	r2, #0
 8001186:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 800118a:	2200      	movs	r2, #0
 800118c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800118e:	4811      	ldr	r0, [pc, #68]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 8001190:	f001 fe32 	bl	8002df8 <HAL_DMA_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800119a:	f000 fd45 	bl	8001c28 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a0c      	ldr	r2, [pc, #48]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 80011a2:	639a      	str	r2, [r3, #56]	; 0x38
 80011a4:	4a0b      	ldr	r2, [pc, #44]	; (80011d4 <HAL_ADC_MspInit+0x130>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2100      	movs	r1, #0
 80011ae:	2012      	movs	r0, #18
 80011b0:	f001 fdeb 	bl	8002d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80011b4:	2012      	movs	r0, #18
 80011b6:	f001 fe04 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011ba:	bf00      	nop
 80011bc:	3728      	adds	r7, #40	; 0x28
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40012000 	.word	0x40012000
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40020400 	.word	0x40020400
 80011d4:	20000340 	.word	0x20000340
 80011d8:	40026410 	.word	0x40026410

080011dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	4b17      	ldr	r3, [pc, #92]	; (8001244 <MX_DMA_Init+0x68>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	4a16      	ldr	r2, [pc, #88]	; (8001244 <MX_DMA_Init+0x68>)
 80011ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011f0:	6313      	str	r3, [r2, #48]	; 0x30
 80011f2:	4b14      	ldr	r3, [pc, #80]	; (8001244 <MX_DMA_Init+0x68>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	4b10      	ldr	r3, [pc, #64]	; (8001244 <MX_DMA_Init+0x68>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <MX_DMA_Init+0x68>)
 8001208:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800120c:	6313      	str	r3, [r2, #48]	; 0x30
 800120e:	4b0d      	ldr	r3, [pc, #52]	; (8001244 <MX_DMA_Init+0x68>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001216:	603b      	str	r3, [r7, #0]
 8001218:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	200b      	movs	r0, #11
 8001220:	f001 fdb3 	bl	8002d8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001224:	200b      	movs	r0, #11
 8001226:	f001 fdcc 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2100      	movs	r1, #0
 800122e:	2038      	movs	r0, #56	; 0x38
 8001230:	f001 fdab 	bl	8002d8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001234:	2038      	movs	r0, #56	; 0x38
 8001236:	f001 fdc4 	bl	8002dc2 <HAL_NVIC_EnableIRQ>

}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800

08001248 <flex_assign_raw_values_to_fingers>:
#include "flex.h"

void flex_assign_raw_values_to_fingers(uint16_t *data_buffer, FlexHandRaw *handStructure)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
    handStructure->thumb = data_buffer[ORDER_THUMB];
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	891a      	ldrh	r2, [r3, #8]
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	801a      	strh	r2, [r3, #0]
    handStructure->index = data_buffer[ORDER_INDEX];
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	885a      	ldrh	r2, [r3, #2]
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	805a      	strh	r2, [r3, #2]
    handStructure->middle = data_buffer[ORDER_MIDDLE];
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	889a      	ldrh	r2, [r3, #4]
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	809a      	strh	r2, [r3, #4]
    handStructure->ring = data_buffer[ORDER_RING];
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	88da      	ldrh	r2, [r3, #6]
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	80da      	strh	r2, [r3, #6]
    handStructure->pinky = data_buffer[ORDER_PINKY];
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	881a      	ldrh	r2, [r3, #0]
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	811a      	strh	r2, [r3, #8]
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b088      	sub	sp, #32
 800128c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128e:	f107 030c 	add.w	r3, r7, #12
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	4b2c      	ldr	r3, [pc, #176]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a2b      	ldr	r2, [pc, #172]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b29      	ldr	r3, [pc, #164]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	4b25      	ldr	r3, [pc, #148]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a24      	ldr	r2, [pc, #144]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b22      	ldr	r3, [pc, #136]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	603b      	str	r3, [r7, #0]
 80012da:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a1d      	ldr	r2, [pc, #116]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b1b      	ldr	r3, [pc, #108]	; (8001354 <MX_GPIO_Init+0xcc>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	603b      	str	r3, [r7, #0]
 80012f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80012f2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80012f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80012f8:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80012fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fe:	2301      	movs	r3, #1
 8001300:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001302:	f107 030c 	add.w	r3, r7, #12
 8001306:	4619      	mov	r1, r3
 8001308:	4813      	ldr	r0, [pc, #76]	; (8001358 <MX_GPIO_Init+0xd0>)
 800130a:	f002 f921 	bl	8003550 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_5;
 800130e:	f244 0320 	movw	r3, #16416	; 0x4020
 8001312:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001314:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001318:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131e:	f107 030c 	add.w	r3, r7, #12
 8001322:	4619      	mov	r1, r3
 8001324:	480c      	ldr	r0, [pc, #48]	; (8001358 <MX_GPIO_Init+0xd0>)
 8001326:	f002 f913 	bl	8003550 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2100      	movs	r1, #0
 800132e:	2017      	movs	r0, #23
 8001330:	f001 fd2b 	bl	8002d8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001334:	2017      	movs	r0, #23
 8001336:	f001 fd44 	bl	8002dc2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	2028      	movs	r0, #40	; 0x28
 8001340:	f001 fd23 	bl	8002d8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001344:	2028      	movs	r0, #40	; 0x28
 8001346:	f001 fd3c 	bl	8002dc2 <HAL_NVIC_EnableIRQ>

}
 800134a:	bf00      	nop
 800134c:	3720      	adds	r7, #32
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800
 8001358:	40020400 	.word	0x40020400

0800135c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001360:	4b12      	ldr	r3, [pc, #72]	; (80013ac <MX_I2C1_Init+0x50>)
 8001362:	4a13      	ldr	r2, [pc, #76]	; (80013b0 <MX_I2C1_Init+0x54>)
 8001364:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <MX_I2C1_Init+0x50>)
 8001368:	4a12      	ldr	r2, [pc, #72]	; (80013b4 <MX_I2C1_Init+0x58>)
 800136a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800136c:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <MX_I2C1_Init+0x50>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001372:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <MX_I2C1_Init+0x50>)
 8001374:	2200      	movs	r2, #0
 8001376:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001378:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <MX_I2C1_Init+0x50>)
 800137a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800137e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001380:	4b0a      	ldr	r3, [pc, #40]	; (80013ac <MX_I2C1_Init+0x50>)
 8001382:	2200      	movs	r2, #0
 8001384:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001386:	4b09      	ldr	r3, [pc, #36]	; (80013ac <MX_I2C1_Init+0x50>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800138c:	4b07      	ldr	r3, [pc, #28]	; (80013ac <MX_I2C1_Init+0x50>)
 800138e:	2200      	movs	r2, #0
 8001390:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <MX_I2C1_Init+0x50>)
 8001394:	2200      	movs	r2, #0
 8001396:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001398:	4804      	ldr	r0, [pc, #16]	; (80013ac <MX_I2C1_Init+0x50>)
 800139a:	f002 fa8d 	bl	80038b8 <HAL_I2C_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013a4:	f000 fc40 	bl	8001c28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	200003a0 	.word	0x200003a0
 80013b0:	40005400 	.word	0x40005400
 80013b4:	00061a80 	.word	0x00061a80

080013b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	; 0x28
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a38      	ldr	r2, [pc, #224]	; (80014b8 <HAL_I2C_MspInit+0x100>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d169      	bne.n	80014ae <HAL_I2C_MspInit+0xf6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	4b37      	ldr	r3, [pc, #220]	; (80014bc <HAL_I2C_MspInit+0x104>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	4a36      	ldr	r2, [pc, #216]	; (80014bc <HAL_I2C_MspInit+0x104>)
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ea:	4b34      	ldr	r3, [pc, #208]	; (80014bc <HAL_I2C_MspInit+0x104>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	613b      	str	r3, [r7, #16]
 80013f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013f6:	23c0      	movs	r3, #192	; 0xc0
 80013f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013fa:	2312      	movs	r3, #18
 80013fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001406:	2304      	movs	r3, #4
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	4619      	mov	r1, r3
 8001410:	482b      	ldr	r0, [pc, #172]	; (80014c0 <HAL_I2C_MspInit+0x108>)
 8001412:	f002 f89d 	bl	8003550 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	60fb      	str	r3, [r7, #12]
 800141a:	4b28      	ldr	r3, [pc, #160]	; (80014bc <HAL_I2C_MspInit+0x104>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	4a27      	ldr	r2, [pc, #156]	; (80014bc <HAL_I2C_MspInit+0x104>)
 8001420:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001424:	6413      	str	r3, [r2, #64]	; 0x40
 8001426:	4b25      	ldr	r3, [pc, #148]	; (80014bc <HAL_I2C_MspInit+0x104>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001432:	4b24      	ldr	r3, [pc, #144]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 8001434:	4a24      	ldr	r2, [pc, #144]	; (80014c8 <HAL_I2C_MspInit+0x110>)
 8001436:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001438:	4b22      	ldr	r3, [pc, #136]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 800143a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800143e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001440:	4b20      	ldr	r3, [pc, #128]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001446:	4b1f      	ldr	r3, [pc, #124]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 8001448:	2200      	movs	r2, #0
 800144a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800144c:	4b1d      	ldr	r3, [pc, #116]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 800144e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001452:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001454:	4b1b      	ldr	r3, [pc, #108]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 8001456:	2200      	movs	r2, #0
 8001458:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800145a:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 800145c:	2200      	movs	r2, #0
 800145e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001460:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 8001462:	2200      	movs	r2, #0
 8001464:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001466:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800146c:	4b15      	ldr	r3, [pc, #84]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 800146e:	2200      	movs	r2, #0
 8001470:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001472:	4814      	ldr	r0, [pc, #80]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 8001474:	f001 fcc0 	bl	8002df8 <HAL_DMA_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 800147e:	f000 fbd3 	bl	8001c28 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a0f      	ldr	r2, [pc, #60]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 8001486:	639a      	str	r2, [r3, #56]	; 0x38
 8001488:	4a0e      	ldr	r2, [pc, #56]	; (80014c4 <HAL_I2C_MspInit+0x10c>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	201f      	movs	r0, #31
 8001494:	f001 fc79 	bl	8002d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001498:	201f      	movs	r0, #31
 800149a:	f001 fc92 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	2100      	movs	r1, #0
 80014a2:	2020      	movs	r0, #32
 80014a4:	f001 fc71 	bl	8002d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80014a8:	2020      	movs	r0, #32
 80014aa:	f001 fc8a 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014ae:	bf00      	nop
 80014b0:	3728      	adds	r7, #40	; 0x28
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40005400 	.word	0x40005400
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40020400 	.word	0x40020400
 80014c4:	200003f4 	.word	0x200003f4
 80014c8:	40026010 	.word	0x40026010

080014cc <MPU6050_DMA_mode_init>:
uint8_t acc_sens = 16384.0;
float current_angle = 0.0;
char msg2[128];

uint8_t MPU6050_DMA_mode_init(I2C_HandleTypeDef *I2Cx)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af04      	add	r7, sp, #16
 80014d2:	6078      	str	r0, [r7, #4]
    I2C_HandleTypeDef *i2c = I2Cx;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	60fb      	str	r3, [r7, #12]
    uint8_t counter = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	75fb      	strb	r3, [r7, #23]
    uint8_t check;
    uint8_t Data;
    
    for(int i = 0; i < 5; i++){
 80014dc:	2300      	movs	r3, #0
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	e02e      	b.n	8001540 <MPU6050_DMA_mode_init+0x74>
        HAL_Delay(1000);
 80014e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014e6:	f000 fe2b 	bl	8002140 <HAL_Delay>
        HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDRESS, MPU6050_RA_WHO_AM_I, 1, &check, 1, 10);
 80014ea:	230a      	movs	r3, #10
 80014ec:	9302      	str	r3, [sp, #8]
 80014ee:	2301      	movs	r3, #1
 80014f0:	9301      	str	r3, [sp, #4]
 80014f2:	f107 030b 	add.w	r3, r7, #11
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	2301      	movs	r3, #1
 80014fa:	2275      	movs	r2, #117	; 0x75
 80014fc:	21d0      	movs	r1, #208	; 0xd0
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f002 fc18 	bl	8003d34 <HAL_I2C_Mem_Read>

        if(check == 104)
 8001504:	7afb      	ldrb	r3, [r7, #11]
 8001506:	2b68      	cmp	r3, #104	; 0x68
 8001508:	d105      	bne.n	8001516 <MPU6050_DMA_mode_init+0x4a>
        {
            counter++;
 800150a:	7dfb      	ldrb	r3, [r7, #23]
 800150c:	3301      	adds	r3, #1
 800150e:	75fb      	strb	r3, [r7, #23]
            if(counter >= 2)
 8001510:	7dfb      	ldrb	r3, [r7, #23]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d818      	bhi.n	8001548 <MPU6050_DMA_mode_init+0x7c>
            {
                break;
            }
        }
        sprintf(msg2, "WHO_AM_I check: %d \n\r", check);
 8001516:	7afb      	ldrb	r3, [r7, #11]
 8001518:	461a      	mov	r2, r3
 800151a:	494a      	ldr	r1, [pc, #296]	; (8001644 <MPU6050_DMA_mode_init+0x178>)
 800151c:	484a      	ldr	r0, [pc, #296]	; (8001648 <MPU6050_DMA_mode_init+0x17c>)
 800151e:	f00c f85b 	bl	800d5d8 <siprintf>
        CDC_Transmit_FS((uint8_t *)msg2, strlen(msg2));
 8001522:	4849      	ldr	r0, [pc, #292]	; (8001648 <MPU6050_DMA_mode_init+0x17c>)
 8001524:	f7fe fe5c 	bl	80001e0 <strlen>
 8001528:	4603      	mov	r3, r0
 800152a:	4619      	mov	r1, r3
 800152c:	4846      	ldr	r0, [pc, #280]	; (8001648 <MPU6050_DMA_mode_init+0x17c>)
 800152e:	f00a ff65 	bl	800c3fc <CDC_Transmit_FS>
        HAL_Delay(1000);
 8001532:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001536:	f000 fe03 	bl	8002140 <HAL_Delay>
    for(int i = 0; i < 5; i++){
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	3301      	adds	r3, #1
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	2b04      	cmp	r3, #4
 8001544:	ddcd      	ble.n	80014e2 <MPU6050_DMA_mode_init+0x16>
 8001546:	e000      	b.n	800154a <MPU6050_DMA_mode_init+0x7e>
                break;
 8001548:	bf00      	nop
    }

    Data = MPU6050_CLOCK_PLL_ZGYRO;
 800154a:	2303      	movs	r3, #3
 800154c:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, &Data, 1, i2c_timeout);//PLL with Z axis gyroscope reference
 800154e:	2364      	movs	r3, #100	; 0x64
 8001550:	9302      	str	r3, [sp, #8]
 8001552:	2301      	movs	r3, #1
 8001554:	9301      	str	r3, [sp, #4]
 8001556:	f107 030a 	add.w	r3, r7, #10
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	2301      	movs	r3, #1
 800155e:	226b      	movs	r2, #107	; 0x6b
 8001560:	21d0      	movs	r1, #208	; 0xd0
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f002 faec 	bl	8003b40 <HAL_I2C_Mem_Write>

    Data = 0x05;
 8001568:	2305      	movs	r3, #5
 800156a:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_RA_CONFIG, 1, &Data, 1, i2c_timeout);        //DLPF_CFG = 1: Fs=1khz; bandwidth=42hz 
 800156c:	2364      	movs	r3, #100	; 0x64
 800156e:	9302      	str	r3, [sp, #8]
 8001570:	2301      	movs	r3, #1
 8001572:	9301      	str	r3, [sp, #4]
 8001574:	f107 030a 	add.w	r3, r7, #10
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	2301      	movs	r3, #1
 800157c:	221a      	movs	r2, #26
 800157e:	21d0      	movs	r1, #208	; 0xd0
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f002 fadd 	bl	8003b40 <HAL_I2C_Mem_Write>

    Data = 0x13;
 8001586:	2313      	movs	r3, #19
 8001588:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_RA_SMPLRT_DIV, 1, &Data, 1, i2c_timeout);    //50Hz sample rate
 800158a:	2364      	movs	r3, #100	; 0x64
 800158c:	9302      	str	r3, [sp, #8]
 800158e:	2301      	movs	r3, #1
 8001590:	9301      	str	r3, [sp, #4]
 8001592:	f107 030a 	add.w	r3, r7, #10
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2301      	movs	r3, #1
 800159a:	2219      	movs	r2, #25
 800159c:	21d0      	movs	r1, #208	; 0xd0
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f002 face 	bl	8003b40 <HAL_I2C_Mem_Write>

    Data = MPU6050_GYRO_FS_250;
 80015a4:	2300      	movs	r3, #0
 80015a6:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_RA_GYRO_CONFIG, 1, &Data, 1, i2c_timeout);    //Gyro full scale setting
 80015a8:	2364      	movs	r3, #100	; 0x64
 80015aa:	9302      	str	r3, [sp, #8]
 80015ac:	2301      	movs	r3, #1
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	f107 030a 	add.w	r3, r7, #10
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	2301      	movs	r3, #1
 80015b8:	221b      	movs	r2, #27
 80015ba:	21d0      	movs	r1, #208	; 0xd0
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f002 fabf 	bl	8003b40 <HAL_I2C_Mem_Write>

    Data = MPU6050_ACCEL_FS_2;
 80015c2:	2300      	movs	r3, #0
 80015c4:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, &Data, 1, i2c_timeout);    //Accel full scale setting
 80015c6:	2364      	movs	r3, #100	; 0x64
 80015c8:	9302      	str	r3, [sp, #8]
 80015ca:	2301      	movs	r3, #1
 80015cc:	9301      	str	r3, [sp, #4]
 80015ce:	f107 030a 	add.w	r3, r7, #10
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	2301      	movs	r3, #1
 80015d6:	221c      	movs	r2, #28
 80015d8:	21d0      	movs	r1, #208	; 0xd0
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f002 fab0 	bl	8003b40 <HAL_I2C_Mem_Write>

    // Data = 1<<4;
    Data = 0x30;
 80015e0:	2330      	movs	r3, #48	; 0x30
 80015e2:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 1, &Data , 1, i2c_timeout);        //interrupt status bits are cleared on any read operation
 80015e4:	2364      	movs	r3, #100	; 0x64
 80015e6:	9302      	str	r3, [sp, #8]
 80015e8:	2301      	movs	r3, #1
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	f107 030a 	add.w	r3, r7, #10
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2301      	movs	r3, #1
 80015f4:	2237      	movs	r2, #55	; 0x37
 80015f6:	21d0      	movs	r1, #208	; 0xd0
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f002 faa1 	bl	8003b40 <HAL_I2C_Mem_Write>

    Data = 1<<0;
 80015fe:	2301      	movs	r3, #1
 8001600:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &Data, 1, i2c_timeout);        //interupt occurs when data is ready. The interupt routine is in the receiver.c file.   
 8001602:	2364      	movs	r3, #100	; 0x64
 8001604:	9302      	str	r3, [sp, #8]
 8001606:	2301      	movs	r3, #1
 8001608:	9301      	str	r3, [sp, #4]
 800160a:	f107 030a 	add.w	r3, r7, #10
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	2301      	movs	r3, #1
 8001612:	2238      	movs	r2, #56	; 0x38
 8001614:	21d0      	movs	r1, #208	; 0xd0
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f002 fa92 	bl	8003b40 <HAL_I2C_Mem_Write>

    Data = 0x07;
 800161c:	2307      	movs	r3, #7
 800161e:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDRESS, MPU6050_RA_SIGNAL_PATH_RESET, 1, &Data, 1, i2c_timeout);//reset gyro and accel sensor  
 8001620:	2364      	movs	r3, #100	; 0x64
 8001622:	9302      	str	r3, [sp, #8]
 8001624:	2301      	movs	r3, #1
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	f107 030a 	add.w	r3, r7, #10
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	2301      	movs	r3, #1
 8001630:	2268      	movs	r2, #104	; 0x68
 8001632:	21d0      	movs	r1, #208	; 0xd0
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f002 fa83 	bl	8003b40 <HAL_I2C_Mem_Write>
}
 800163a:	bf00      	nop
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	0800ffd8 	.word	0x0800ffd8
 8001648:	20000454 	.word	0x20000454

0800164c <MPU6050_DMA_read_all_data>:
{
    HAL_I2C_Mem_Read_DMA(I2Cx, MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, data_buffer, 6);
}

void MPU6050_DMA_read_all_data(I2C_HandleTypeDef *I2Cx, uint8_t *data_buffer)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af02      	add	r7, sp, #8
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Read_DMA(I2Cx, MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, data_buffer, 14);
 8001656:	230e      	movs	r3, #14
 8001658:	9301      	str	r3, [sp, #4]
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	2301      	movs	r3, #1
 8001660:	223b      	movs	r2, #59	; 0x3b
 8001662:	21d0      	movs	r1, #208	; 0xd0
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f002 fd8b 	bl	8004180 <HAL_I2C_Mem_Read_DMA>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	0000      	movs	r0, r0
 8001674:	0000      	movs	r0, r0
	...

08001678 <MPU6050_process_6_axis_data_and_calculate_angles>:
    // imuStruct->accel_angle = -atan2(imuStruct->accelerometer.z, -imuStruct->accelerometer.x) * (180/M_PI);
    // imuStruct->gyro_angle = imuStruct->gyroscope.y / 131.0;  
}

void MPU6050_process_6_axis_data_and_calculate_angles(uint8_t *data_buffer, ImuData *imuStruct)
{
 8001678:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800167c:	b086      	sub	sp, #24
 800167e:	af04      	add	r7, sp, #16
 8001680:	6078      	str	r0, [r7, #4]
 8001682:	6039      	str	r1, [r7, #0]

    imuStruct->accelerometer_raw.x = (int16_t)(data_buffer[0] << 8 | data_buffer[1]);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	021b      	lsls	r3, r3, #8
 800168a:	b21a      	sxth	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3301      	adds	r3, #1
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	b21b      	sxth	r3, r3
 8001694:	4313      	orrs	r3, r2
 8001696:	b21a      	sxth	r2, r3
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	801a      	strh	r2, [r3, #0]
    imuStruct->accelerometer_raw.y= (int16_t)(data_buffer[2] << 8 | data_buffer[3]);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3302      	adds	r3, #2
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	021b      	lsls	r3, r3, #8
 80016a4:	b21a      	sxth	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	3303      	adds	r3, #3
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	4313      	orrs	r3, r2
 80016b0:	b21a      	sxth	r2, r3
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	805a      	strh	r2, [r3, #2]
    imuStruct->accelerometer_raw.z= (int16_t)(data_buffer[4] << 8 | data_buffer[5]);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3304      	adds	r3, #4
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	021b      	lsls	r3, r3, #8
 80016be:	b21a      	sxth	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3305      	adds	r3, #5
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	b21b      	sxth	r3, r3
 80016c8:	4313      	orrs	r3, r2
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	809a      	strh	r2, [r3, #4]

    imuStruct->gyroscope_raw.x = (int16_t)(data_buffer[8] << 8 | data_buffer[9]);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3308      	adds	r3, #8
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	b21a      	sxth	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3309      	adds	r3, #9
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	80da      	strh	r2, [r3, #6]
    imuStruct->gyroscope_raw.y = (int16_t)(data_buffer[10] << 8 | data_buffer[11]);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	330a      	adds	r3, #10
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	021b      	lsls	r3, r3, #8
 80016f2:	b21a      	sxth	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	330b      	adds	r3, #11
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	b21b      	sxth	r3, r3
 80016fc:	4313      	orrs	r3, r2
 80016fe:	b21a      	sxth	r2, r3
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	811a      	strh	r2, [r3, #8]
    imuStruct->gyroscope_raw.z = (int16_t)(data_buffer[12] << 8 | data_buffer[13]);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	330c      	adds	r3, #12
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	021b      	lsls	r3, r3, #8
 800170c:	b21a      	sxth	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	330d      	adds	r3, #13
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b21b      	sxth	r3, r3
 8001716:	4313      	orrs	r3, r2
 8001718:	b21a      	sxth	r2, r3
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	815a      	strh	r2, [r3, #10]

    imuStruct->accelerometer_scaled.x = (float)imuStruct->accelerometer_raw.x / acc_sens;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	b21b      	sxth	r3, r3
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800172c:	4b98      	ldr	r3, [pc, #608]	; (8001990 <MPU6050_process_6_axis_data_and_calculate_angles+0x318>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	ee07 3a90 	vmov	s15, r3
 8001734:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001740:	ee17 3a90 	vmov	r3, s15
 8001744:	b21a      	sxth	r2, r3
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	819a      	strh	r2, [r3, #12]
	imuStruct->accelerometer_scaled.y = (float)imuStruct->accelerometer_raw.y / acc_sens;
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	885b      	ldrh	r3, [r3, #2]
 800174e:	b21b      	sxth	r3, r3
 8001750:	ee07 3a90 	vmov	s15, r3
 8001754:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001758:	4b8d      	ldr	r3, [pc, #564]	; (8001990 <MPU6050_process_6_axis_data_and_calculate_angles+0x318>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	ee07 3a90 	vmov	s15, r3
 8001760:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001764:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001768:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800176c:	ee17 3a90 	vmov	r3, s15
 8001770:	b21a      	sxth	r2, r3
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	81da      	strh	r2, [r3, #14]
	imuStruct->accelerometer_scaled.z = (float)imuStruct->accelerometer_raw.z / acc_sens;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	889b      	ldrh	r3, [r3, #4]
 800177a:	b21b      	sxth	r3, r3
 800177c:	ee07 3a90 	vmov	s15, r3
 8001780:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001784:	4b82      	ldr	r3, [pc, #520]	; (8001990 <MPU6050_process_6_axis_data_and_calculate_angles+0x318>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	ee07 3a90 	vmov	s15, r3
 800178c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001790:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001794:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001798:	ee17 3a90 	vmov	r3, s15
 800179c:	b21a      	sxth	r2, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	821a      	strh	r2, [r3, #16]

    imuStruct->gyroscope_scaled.x = (float)imuStruct->gyroscope_raw.x / gyro_sens;
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	88db      	ldrh	r3, [r3, #6]
 80017a6:	b21b      	sxth	r3, r3
 80017a8:	ee07 3a90 	vmov	s15, r3
 80017ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017b0:	4b78      	ldr	r3, [pc, #480]	; (8001994 <MPU6050_process_6_axis_data_and_calculate_angles+0x31c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	ee07 3a90 	vmov	s15, r3
 80017b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017c4:	ee17 3a90 	vmov	r3, s15
 80017c8:	b21a      	sxth	r2, r3
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	825a      	strh	r2, [r3, #18]
    imuStruct->gyroscope_scaled.y = (float)imuStruct->gyroscope_raw.y / gyro_sens;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	891b      	ldrh	r3, [r3, #8]
 80017d2:	b21b      	sxth	r3, r3
 80017d4:	ee07 3a90 	vmov	s15, r3
 80017d8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017dc:	4b6d      	ldr	r3, [pc, #436]	; (8001994 <MPU6050_process_6_axis_data_and_calculate_angles+0x31c>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017f0:	ee17 3a90 	vmov	r3, s15
 80017f4:	b21a      	sxth	r2, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	829a      	strh	r2, [r3, #20]
    imuStruct->gyroscope_scaled.z = (float)imuStruct->gyroscope_raw.z / gyro_sens;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	895b      	ldrh	r3, [r3, #10]
 80017fe:	b21b      	sxth	r3, r3
 8001800:	ee07 3a90 	vmov	s15, r3
 8001804:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001808:	4b62      	ldr	r3, [pc, #392]	; (8001994 <MPU6050_process_6_axis_data_and_calculate_angles+0x31c>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	ee07 3a90 	vmov	s15, r3
 8001810:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001814:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001818:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800181c:	ee17 3a90 	vmov	r3, s15
 8001820:	b21a      	sxth	r2, r3
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	82da      	strh	r2, [r3, #22]

    imuStruct->roll_acc = -atan2(imuStruct->accelerometer_scaled.x, imuStruct->accelerometer_scaled.z) * 180.0/M_PI;
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	899b      	ldrh	r3, [r3, #12]
 800182a:	b21b      	sxth	r3, r3
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fe81 	bl	8000534 <__aeabi_i2d>
 8001832:	4680      	mov	r8, r0
 8001834:	4689      	mov	r9, r1
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	8a1b      	ldrh	r3, [r3, #16]
 800183a:	b21b      	sxth	r3, r3
 800183c:	4618      	mov	r0, r3
 800183e:	f7fe fe79 	bl	8000534 <__aeabi_i2d>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	ec43 2b11 	vmov	d1, r2, r3
 800184a:	ec49 8b10 	vmov	d0, r8, r9
 800184e:	f00e f93b 	bl	800fac8 <atan2>
 8001852:	ec53 2b10 	vmov	r2, r3, d0
 8001856:	4614      	mov	r4, r2
 8001858:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	4b4d      	ldr	r3, [pc, #308]	; (8001998 <MPU6050_process_6_axis_data_and_calculate_angles+0x320>)
 8001862:	4620      	mov	r0, r4
 8001864:	4629      	mov	r1, r5
 8001866:	f7fe fecf 	bl	8000608 <__aeabi_dmul>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	a345      	add	r3, pc, #276	; (adr r3, 8001988 <MPU6050_process_6_axis_data_and_calculate_angles+0x310>)
 8001874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001878:	f7fe fff0 	bl	800085c <__aeabi_ddiv>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f7ff f998 	bl	8000bb8 <__aeabi_d2f>
 8001888:	4602      	mov	r2, r0
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	61da      	str	r2, [r3, #28]
    imuStruct->roll_gyro = imuStruct->gyroscope_scaled.y;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	8a9b      	ldrh	r3, [r3, #20]
 8001892:	b21b      	sxth	r3, r3
 8001894:	ee07 3a90 	vmov	s15, r3
 8001898:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    imuStruct->roll_complementary = alpha * (imuStruct->roll_complementary + imuStruct->roll_gyro * sampling_time_sec) + (1.0 - alpha) * imuStruct->roll_acc;
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80018ae:	4b3b      	ldr	r3, [pc, #236]	; (800199c <MPU6050_process_6_axis_data_and_calculate_angles+0x324>)
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018bc:	4b38      	ldr	r3, [pc, #224]	; (80019a0 <MPU6050_process_6_axis_data_and_calculate_angles+0x328>)
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c6:	ee17 0a90 	vmov	r0, s15
 80018ca:	f7fe fe45 	bl	8000558 <__aeabi_f2d>
 80018ce:	4604      	mov	r4, r0
 80018d0:	460d      	mov	r5, r1
 80018d2:	4b33      	ldr	r3, [pc, #204]	; (80019a0 <MPU6050_process_6_axis_data_and_calculate_angles+0x328>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fe3e 	bl	8000558 <__aeabi_f2d>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	f04f 0000 	mov.w	r0, #0
 80018e4:	492f      	ldr	r1, [pc, #188]	; (80019a4 <MPU6050_process_6_axis_data_and_calculate_angles+0x32c>)
 80018e6:	f7fe fcd7 	bl	8000298 <__aeabi_dsub>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	4690      	mov	r8, r2
 80018f0:	4699      	mov	r9, r3
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe2e 	bl	8000558 <__aeabi_f2d>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	4640      	mov	r0, r8
 8001902:	4649      	mov	r1, r9
 8001904:	f7fe fe80 	bl	8000608 <__aeabi_dmul>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4620      	mov	r0, r4
 800190e:	4629      	mov	r1, r5
 8001910:	f7fe fcc4 	bl	800029c <__adddf3>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	4610      	mov	r0, r2
 800191a:	4619      	mov	r1, r3
 800191c:	f7ff f94c 	bl	8000bb8 <__aeabi_d2f>
 8001920:	4602      	mov	r2, r0
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	635a      	str	r2, [r3, #52]	; 0x34
    
    
    if(debug == 2)
 8001926:	4b20      	ldr	r3, [pc, #128]	; (80019a8 <MPU6050_process_6_axis_data_and_calculate_angles+0x330>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b02      	cmp	r3, #2
 800192c:	d127      	bne.n	800197e <MPU6050_process_6_axis_data_and_calculate_angles+0x306>
    {
        sprintf(msg2, "0:=%d, 1:=%d 2:=%d, 3:=%d, 4:=%d 5:=%d\n\r", data_buffer[0], data_buffer[1],data_buffer[2],data_buffer[3],data_buffer[4],data_buffer[5]);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	461c      	mov	r4, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3301      	adds	r3, #1
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	461d      	mov	r5, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3302      	adds	r3, #2
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	461a      	mov	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3303      	adds	r3, #3
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	4619      	mov	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3304      	adds	r3, #4
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3305      	adds	r3, #5
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	9303      	str	r3, [sp, #12]
 800195c:	9002      	str	r0, [sp, #8]
 800195e:	9101      	str	r1, [sp, #4]
 8001960:	9200      	str	r2, [sp, #0]
 8001962:	462b      	mov	r3, r5
 8001964:	4622      	mov	r2, r4
 8001966:	4911      	ldr	r1, [pc, #68]	; (80019ac <MPU6050_process_6_axis_data_and_calculate_angles+0x334>)
 8001968:	4811      	ldr	r0, [pc, #68]	; (80019b0 <MPU6050_process_6_axis_data_and_calculate_angles+0x338>)
 800196a:	f00b fe35 	bl	800d5d8 <siprintf>
        CDC_Transmit_FS((uint8_t *)msg2, strlen(msg2));
 800196e:	4810      	ldr	r0, [pc, #64]	; (80019b0 <MPU6050_process_6_axis_data_and_calculate_angles+0x338>)
 8001970:	f7fe fc36 	bl	80001e0 <strlen>
 8001974:	4603      	mov	r3, r0
 8001976:	4619      	mov	r1, r3
 8001978:	480d      	ldr	r0, [pc, #52]	; (80019b0 <MPU6050_process_6_axis_data_and_calculate_angles+0x338>)
 800197a:	f00a fd3f 	bl	800c3fc <CDC_Transmit_FS>
    }

 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001988:	54442d18 	.word	0x54442d18
 800198c:	400921fb 	.word	0x400921fb
 8001990:	2000000d 	.word	0x2000000d
 8001994:	2000000c 	.word	0x2000000c
 8001998:	40668000 	.word	0x40668000
 800199c:	20000000 	.word	0x20000000
 80019a0:	20000008 	.word	0x20000008
 80019a4:	3ff00000 	.word	0x3ff00000
 80019a8:	20000004 	.word	0x20000004
 80019ac:	0801004c 	.word	0x0801004c
 80019b0:	20000454 	.word	0x20000454

080019b4 <main>:
void SystemClock_Config(void);
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c);
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);

int main(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  HAL_Init();
 80019b8:	f000 fb50 	bl	800205c <HAL_Init>
  SystemClock_Config();
 80019bc:	f000 f8cc 	bl	8001b58 <SystemClock_Config>
  MX_GPIO_Init();
 80019c0:	f7ff fc62 	bl	8001288 <MX_GPIO_Init>
  MX_DMA_Init();
 80019c4:	f7ff fc0a 	bl	80011dc <MX_DMA_Init>
  MX_ADC1_Init();
 80019c8:	f7ff fac8 	bl	8000f5c <MX_ADC1_Init>
  MX_I2C1_Init();
 80019cc:	f7ff fcc6 	bl	800135c <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 80019d0:	f00a fc56 	bl	800c280 <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 80019d4:	f000 faa6 	bl	8001f24 <MX_USART1_UART_Init>
  MPU6050_DMA_mode_init(&hi2c1);
 80019d8:	480f      	ldr	r0, [pc, #60]	; (8001a18 <main+0x64>)
 80019da:	f7ff fd77 	bl	80014cc <MPU6050_DMA_mode_init>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_value, 7);
 80019de:	2207      	movs	r2, #7
 80019e0:	490e      	ldr	r1, [pc, #56]	; (8001a1c <main+0x68>)
 80019e2:	480f      	ldr	r0, [pc, #60]	; (8001a20 <main+0x6c>)
 80019e4:	f000 fd24 	bl	8002430 <HAL_ADC_Start_DMA>

  while (1)
  {
    // HAL_Delay(250);
    
    sprintf(msg, "1:=%f\n\r", imu_sensor_data.roll_complementary);
 80019e8:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <main+0x70>)
 80019ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fdb3 	bl	8000558 <__aeabi_f2d>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	490c      	ldr	r1, [pc, #48]	; (8001a28 <main+0x74>)
 80019f8:	480c      	ldr	r0, [pc, #48]	; (8001a2c <main+0x78>)
 80019fa:	f00b fded 	bl	800d5d8 <siprintf>
    CDC_Transmit_FS((uint8_t *)msg, strlen(msg));
 80019fe:	480b      	ldr	r0, [pc, #44]	; (8001a2c <main+0x78>)
 8001a00:	f7fe fbee 	bl	80001e0 <strlen>
 8001a04:	4603      	mov	r3, r0
 8001a06:	4619      	mov	r1, r3
 8001a08:	4808      	ldr	r0, [pc, #32]	; (8001a2c <main+0x78>)
 8001a0a:	f00a fcf7 	bl	800c3fc <CDC_Transmit_FS>

    HAL_Delay(250);
 8001a0e:	20fa      	movs	r0, #250	; 0xfa
 8001a10:	f000 fb96 	bl	8002140 <HAL_Delay>
  {
 8001a14:	e7e8      	b.n	80019e8 <main+0x34>
 8001a16:	bf00      	nop
 8001a18:	200003a0 	.word	0x200003a0
 8001a1c:	20000518 	.word	0x20000518
 8001a20:	200002f8 	.word	0x200002f8
 8001a24:	20000524 	.word	0x20000524
 8001a28:	08010078 	.word	0x08010078
 8001a2c:	200004d4 	.word	0x200004d4

08001a30 <SysTick_Handler>:
    // recognise_gesture_and_send_by_CDC(&imu_sensor_data, &hand);
  }
}

void SysTick_Handler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8001a34:	f000 fb64 	bl	8002100 <HAL_IncTick>
  tick++;
 8001a38:	4b08      	ldr	r3, [pc, #32]	; (8001a5c <SysTick_Handler+0x2c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	4a07      	ldr	r2, [pc, #28]	; (8001a5c <SysTick_Handler+0x2c>)
 8001a40:	6013      	str	r3, [r2, #0]

  // sprintf(msg, "1:=%u, 2:%u\n\r", hand.pinky, hand.index);
  // CDC_Transmit_FS((uint8_t *)msg, strlen(msg));

  if(tick >= 20)
 8001a42:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <SysTick_Handler+0x2c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2b13      	cmp	r3, #19
 8001a48:	d906      	bls.n	8001a58 <SysTick_Handler+0x28>
  {
    flex_assign_raw_values_to_fingers(&adc_value, &hand);
 8001a4a:	4905      	ldr	r1, [pc, #20]	; (8001a60 <SysTick_Handler+0x30>)
 8001a4c:	4805      	ldr	r0, [pc, #20]	; (8001a64 <SysTick_Handler+0x34>)
 8001a4e:	f7ff fbfb 	bl	8001248 <flex_assign_raw_values_to_fingers>

    tick = 0;
 8001a52:	4b02      	ldr	r3, [pc, #8]	; (8001a5c <SysTick_Handler+0x2c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
  }
}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	2000056c 	.word	0x2000056c
 8001a60:	2000055c 	.word	0x2000055c
 8001a64:	20000518 	.word	0x20000518

08001a68 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  MPU6050_process_6_axis_data_and_calculate_angles(&MPU6050_buff, &imu_sensor_data);
 8001a70:	4903      	ldr	r1, [pc, #12]	; (8001a80 <HAL_I2C_MemRxCpltCallback+0x18>)
 8001a72:	4804      	ldr	r0, [pc, #16]	; (8001a84 <HAL_I2C_MemRxCpltCallback+0x1c>)
 8001a74:	f7ff fe00 	bl	8001678 <MPU6050_process_6_axis_data_and_calculate_angles>
}
 8001a78:	bf00      	nop
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20000524 	.word	0x20000524
 8001a84:	20000508 	.word	0x20000508

08001a88 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_5)
 8001a92:	88fb      	ldrh	r3, [r7, #6]
 8001a94:	2b20      	cmp	r3, #32
 8001a96:	d103      	bne.n	8001aa0 <HAL_GPIO_EXTI_Callback+0x18>
  {
    MPU6050_DMA_read_all_data(&hi2c1, &MPU6050_buff);
 8001a98:	4926      	ldr	r1, [pc, #152]	; (8001b34 <HAL_GPIO_EXTI_Callback+0xac>)
 8001a9a:	4827      	ldr	r0, [pc, #156]	; (8001b38 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001a9c:	f7ff fdd6 	bl	800164c <MPU6050_DMA_read_all_data>
  }

  if (GPIO_Pin == GPIO_PIN_12) 
 8001aa0:	88fb      	ldrh	r3, [r7, #6]
 8001aa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001aa6:	d140      	bne.n	8001b2a <HAL_GPIO_EXTI_Callback+0xa2>
  {
    uint32_t current_time = HAL_GetTick();
 8001aa8:	f000 fb3e 	bl	8002128 <HAL_GetTick>
 8001aac:	6178      	str	r0, [r7, #20]
    last_debounce_time = 0;
 8001aae:	4b23      	ldr	r3, [pc, #140]	; (8001b3c <HAL_GPIO_EXTI_Callback+0xb4>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]

    GPIO_PinState current_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8001ab4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ab8:	4821      	ldr	r0, [pc, #132]	; (8001b40 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001aba:	f001 fecd 	bl	8003858 <HAL_GPIO_ReadPin>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	74fb      	strb	r3, [r7, #19]

    if (GPIO_Pin == GPIO_PIN_12) 
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ac8:	d12f      	bne.n	8001b2a <HAL_GPIO_EXTI_Callback+0xa2>
    {
      uint32_t current_time = HAL_GetTick();
 8001aca:	f000 fb2d 	bl	8002128 <HAL_GetTick>
 8001ace:	60f8      	str	r0, [r7, #12]
      static uint32_t last_debounce_time = 0;
      static GPIO_PinState last_state = GPIO_PIN_SET;

      GPIO_PinState current_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8001ad0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ad4:	481a      	ldr	r0, [pc, #104]	; (8001b40 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001ad6:	f001 febf 	bl	8003858 <HAL_GPIO_ReadPin>
 8001ada:	4603      	mov	r3, r0
 8001adc:	72fb      	strb	r3, [r7, #11]

      if ((current_time - last_debounce_time) > debounce_delay && current_state != last_state) 
 8001ade:	4b19      	ldr	r3, [pc, #100]	; (8001b44 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2232      	movs	r2, #50	; 0x32
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d91e      	bls.n	8001b2a <HAL_GPIO_EXTI_Callback+0xa2>
 8001aec:	4b16      	ldr	r3, [pc, #88]	; (8001b48 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	7afa      	ldrb	r2, [r7, #11]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d019      	beq.n	8001b2a <HAL_GPIO_EXTI_Callback+0xa2>
      {
          last_debounce_time = current_time;
 8001af6:	4a13      	ldr	r2, [pc, #76]	; (8001b44 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	6013      	str	r3, [r2, #0]
          last_state = current_state;
 8001afc:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001afe:	7afb      	ldrb	r3, [r7, #11]
 8001b00:	7013      	strb	r3, [r2, #0]

          if (current_state == GPIO_PIN_SET)
 8001b02:	7afb      	ldrb	r3, [r7, #11]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d104      	bne.n	8001b12 <HAL_GPIO_EXTI_Callback+0x8a>
          {
              sprintf(msg, "12:=gora\n\r");
 8001b08:	4910      	ldr	r1, [pc, #64]	; (8001b4c <HAL_GPIO_EXTI_Callback+0xc4>)
 8001b0a:	4811      	ldr	r0, [pc, #68]	; (8001b50 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001b0c:	f00b fd64 	bl	800d5d8 <siprintf>
 8001b10:	e003      	b.n	8001b1a <HAL_GPIO_EXTI_Callback+0x92>
          }
          else
          {
              sprintf(msg, "12:=dol\n\r");
 8001b12:	4910      	ldr	r1, [pc, #64]	; (8001b54 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001b14:	480e      	ldr	r0, [pc, #56]	; (8001b50 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001b16:	f00b fd5f 	bl	800d5d8 <siprintf>
          }

          CDC_Transmit_FS((uint8_t *)msg, strlen(msg));
 8001b1a:	480d      	ldr	r0, [pc, #52]	; (8001b50 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001b1c:	f7fe fb60 	bl	80001e0 <strlen>
 8001b20:	4603      	mov	r3, r0
 8001b22:	4619      	mov	r1, r3
 8001b24:	480a      	ldr	r0, [pc, #40]	; (8001b50 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001b26:	f00a fc69 	bl	800c3fc <CDC_Transmit_FS>
      }
    }
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	3718      	adds	r7, #24
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000508 	.word	0x20000508
 8001b38:	200003a0 	.word	0x200003a0
 8001b3c:	20000570 	.word	0x20000570
 8001b40:	40020400 	.word	0x40020400
 8001b44:	20000574 	.word	0x20000574
 8001b48:	2000000e 	.word	0x2000000e
 8001b4c:	08010080 	.word	0x08010080
 8001b50:	200004d4 	.word	0x200004d4
 8001b54:	0801008c 	.word	0x0801008c

08001b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b094      	sub	sp, #80	; 0x50
 8001b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b5e:	f107 0320 	add.w	r3, r7, #32
 8001b62:	2230      	movs	r2, #48	; 0x30
 8001b64:	2100      	movs	r1, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	f00b f8c4 	bl	800ccf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b6c:	f107 030c 	add.w	r3, r7, #12
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	4b27      	ldr	r3, [pc, #156]	; (8001c20 <SystemClock_Config+0xc8>)
 8001b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b84:	4a26      	ldr	r2, [pc, #152]	; (8001c20 <SystemClock_Config+0xc8>)
 8001b86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b8a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8c:	4b24      	ldr	r3, [pc, #144]	; (8001c20 <SystemClock_Config+0xc8>)
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b98:	2300      	movs	r3, #0
 8001b9a:	607b      	str	r3, [r7, #4]
 8001b9c:	4b21      	ldr	r3, [pc, #132]	; (8001c24 <SystemClock_Config+0xcc>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a20      	ldr	r2, [pc, #128]	; (8001c24 <SystemClock_Config+0xcc>)
 8001ba2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	4b1e      	ldr	r3, [pc, #120]	; (8001c24 <SystemClock_Config+0xcc>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001bc8:	2319      	movs	r3, #25
 8001bca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001bcc:	2390      	movs	r3, #144	; 0x90
 8001bce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bd8:	f107 0320 	add.w	r3, r7, #32
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f006 f81f 	bl	8007c20 <HAL_RCC_OscConfig>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001be8:	f000 f81e 	bl	8001c28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bec:	230f      	movs	r3, #15
 8001bee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bfc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c02:	f107 030c 	add.w	r3, r7, #12
 8001c06:	2102      	movs	r1, #2
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f006 fa81 	bl	8008110 <HAL_RCC_ClockConfig>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001c14:	f000 f808 	bl	8001c28 <Error_Handler>
  }
}
 8001c18:	bf00      	nop
 8001c1a:	3750      	adds	r7, #80	; 0x50
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40007000 	.word	0x40007000

08001c28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c2c:	b672      	cpsid	i
}
 8001c2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c30:	e7fe      	b.n	8001c30 <Error_Handler+0x8>
	...

08001c34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	4b10      	ldr	r3, [pc, #64]	; (8001c80 <HAL_MspInit+0x4c>)
 8001c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c42:	4a0f      	ldr	r2, [pc, #60]	; (8001c80 <HAL_MspInit+0x4c>)
 8001c44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c48:	6453      	str	r3, [r2, #68]	; 0x44
 8001c4a:	4b0d      	ldr	r3, [pc, #52]	; (8001c80 <HAL_MspInit+0x4c>)
 8001c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	603b      	str	r3, [r7, #0]
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <HAL_MspInit+0x4c>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	4a08      	ldr	r2, [pc, #32]	; (8001c80 <HAL_MspInit+0x4c>)
 8001c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c64:	6413      	str	r3, [r2, #64]	; 0x40
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_MspInit+0x4c>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6e:	603b      	str	r3, [r7, #0]
 8001c70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800

08001c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <NMI_Handler+0x4>

08001c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c8e:	e7fe      	b.n	8001c8e <HardFault_Handler+0x4>

08001c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c94:	e7fe      	b.n	8001c94 <MemManage_Handler+0x4>

08001c96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c9a:	e7fe      	b.n	8001c9a <BusFault_Handler+0x4>

08001c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ca0:	e7fe      	b.n	8001ca0 <UsageFault_Handler+0x4>

08001ca2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001cd0:	4802      	ldr	r0, [pc, #8]	; (8001cdc <DMA1_Stream0_IRQHandler+0x10>)
 8001cd2:	f001 f9b9 	bl	8003048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200003f4 	.word	0x200003f4

08001ce0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ce4:	4802      	ldr	r0, [pc, #8]	; (8001cf0 <ADC_IRQHandler+0x10>)
 8001ce6:	f000 fa92 	bl	800220e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200002f8 	.word	0x200002f8

08001cf4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001cf8:	2020      	movs	r0, #32
 8001cfa:	f001 fdc5 	bl	8003888 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
	...

08001d04 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d08:	4802      	ldr	r0, [pc, #8]	; (8001d14 <I2C1_EV_IRQHandler+0x10>)
 8001d0a:	f002 fbcd 	bl	80044a8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	200003a0 	.word	0x200003a0

08001d18 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001d1c:	4802      	ldr	r0, [pc, #8]	; (8001d28 <I2C1_ER_IRQHandler+0x10>)
 8001d1e:	f002 fd34 	bl	800478a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	200003a0 	.word	0x200003a0

08001d2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001d30:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001d34:	f001 fda8 	bl	8003888 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001d38:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d3c:	f001 fda4 	bl	8003888 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001d40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001d44:	f001 fda0 	bl	8003888 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d50:	4802      	ldr	r0, [pc, #8]	; (8001d5c <DMA2_Stream0_IRQHandler+0x10>)
 8001d52:	f001 f979 	bl	8003048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000340 	.word	0x20000340

08001d60 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001d64:	4802      	ldr	r0, [pc, #8]	; (8001d70 <OTG_FS_IRQHandler+0x10>)
 8001d66:	f004 fe2d 	bl	80069c4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20001aa4 	.word	0x20001aa4

08001d74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return 1;
 8001d78:	2301      	movs	r3, #1
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <_kill>:

int _kill(int pid, int sig)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d8e:	f00a ff87 	bl	800cca0 <__errno>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2216      	movs	r2, #22
 8001d96:	601a      	str	r2, [r3, #0]
  return -1;
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <_exit>:

void _exit (int status)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dac:	f04f 31ff 	mov.w	r1, #4294967295
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff ffe7 	bl	8001d84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001db6:	e7fe      	b.n	8001db6 <_exit+0x12>

08001db8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	e00a      	b.n	8001de0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dca:	f3af 8000 	nop.w
 8001dce:	4601      	mov	r1, r0
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	1c5a      	adds	r2, r3, #1
 8001dd4:	60ba      	str	r2, [r7, #8]
 8001dd6:	b2ca      	uxtb	r2, r1
 8001dd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dbf0      	blt.n	8001dca <_read+0x12>
  }

  return len;
 8001de8:	687b      	ldr	r3, [r7, #4]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3718      	adds	r7, #24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b086      	sub	sp, #24
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	e009      	b.n	8001e18 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	60ba      	str	r2, [r7, #8]
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	3301      	adds	r3, #1
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	dbf1      	blt.n	8001e04 <_write+0x12>
  }
  return len;
 8001e20:	687b      	ldr	r3, [r7, #4]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <_close>:

int _close(int file)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
 8001e4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e52:	605a      	str	r2, [r3, #4]
  return 0;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <_isatty>:

int _isatty(int file)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e6a:	2301      	movs	r3, #1
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3714      	adds	r7, #20
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
	...

08001e94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e9c:	4a14      	ldr	r2, [pc, #80]	; (8001ef0 <_sbrk+0x5c>)
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <_sbrk+0x60>)
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ea8:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <_sbrk+0x64>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d102      	bne.n	8001eb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <_sbrk+0x64>)
 8001eb2:	4a12      	ldr	r2, [pc, #72]	; (8001efc <_sbrk+0x68>)
 8001eb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eb6:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <_sbrk+0x64>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d207      	bcs.n	8001ed4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ec4:	f00a feec 	bl	800cca0 <__errno>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	220c      	movs	r2, #12
 8001ecc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ece:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed2:	e009      	b.n	8001ee8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ed4:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <_sbrk+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eda:	4b07      	ldr	r3, [pc, #28]	; (8001ef8 <_sbrk+0x64>)
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	4a05      	ldr	r2, [pc, #20]	; (8001ef8 <_sbrk+0x64>)
 8001ee4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20020000 	.word	0x20020000
 8001ef4:	00000400 	.word	0x00000400
 8001ef8:	20000578 	.word	0x20000578
 8001efc:	200021e0 	.word	0x200021e0

08001f00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <SystemInit+0x20>)
 8001f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f0a:	4a05      	ldr	r2, [pc, #20]	; (8001f20 <SystemInit+0x20>)
 8001f0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f28:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f2a:	4a12      	ldr	r2, [pc, #72]	; (8001f74 <MX_USART1_UART_Init+0x50>)
 8001f2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f2e:	4b10      	ldr	r3, [pc, #64]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f36:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f42:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f5a:	4805      	ldr	r0, [pc, #20]	; (8001f70 <MX_USART1_UART_Init+0x4c>)
 8001f5c:	f006 fab8 	bl	80084d0 <HAL_UART_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f66:	f7ff fe5f 	bl	8001c28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	2000057c 	.word	0x2000057c
 8001f74:	40011000 	.word	0x40011000

08001f78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a19      	ldr	r2, [pc, #100]	; (8001ffc <HAL_UART_MspInit+0x84>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d12c      	bne.n	8001ff4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	4b18      	ldr	r3, [pc, #96]	; (8002000 <HAL_UART_MspInit+0x88>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa2:	4a17      	ldr	r2, [pc, #92]	; (8002000 <HAL_UART_MspInit+0x88>)
 8001fa4:	f043 0310 	orr.w	r3, r3, #16
 8001fa8:	6453      	str	r3, [r2, #68]	; 0x44
 8001faa:	4b15      	ldr	r3, [pc, #84]	; (8002000 <HAL_UART_MspInit+0x88>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fae:	f003 0310 	and.w	r3, r3, #16
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	4b11      	ldr	r3, [pc, #68]	; (8002000 <HAL_UART_MspInit+0x88>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	4a10      	ldr	r2, [pc, #64]	; (8002000 <HAL_UART_MspInit+0x88>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc6:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <HAL_UART_MspInit+0x88>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001fd2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fe4:	2307      	movs	r3, #7
 8001fe6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	4619      	mov	r1, r3
 8001fee:	4805      	ldr	r0, [pc, #20]	; (8002004 <HAL_UART_MspInit+0x8c>)
 8001ff0:	f001 faae 	bl	8003550 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	3728      	adds	r7, #40	; 0x28
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40011000 	.word	0x40011000
 8002000:	40023800 	.word	0x40023800
 8002004:	40020000 	.word	0x40020000

08002008 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002008:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002040 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800200c:	480d      	ldr	r0, [pc, #52]	; (8002044 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800200e:	490e      	ldr	r1, [pc, #56]	; (8002048 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002010:	4a0e      	ldr	r2, [pc, #56]	; (800204c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002014:	e002      	b.n	800201c <LoopCopyDataInit>

08002016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800201a:	3304      	adds	r3, #4

0800201c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800201c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800201e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002020:	d3f9      	bcc.n	8002016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002022:	4a0b      	ldr	r2, [pc, #44]	; (8002050 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002024:	4c0b      	ldr	r4, [pc, #44]	; (8002054 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002028:	e001      	b.n	800202e <LoopFillZerobss>

0800202a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800202a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800202c:	3204      	adds	r2, #4

0800202e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800202e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002030:	d3fb      	bcc.n	800202a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002032:	f7ff ff65 	bl	8001f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002036:	f00a fe39 	bl	800ccac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800203a:	f7ff fcbb 	bl	80019b4 <main>
  bx  lr    
 800203e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002048:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 800204c:	08010560 	.word	0x08010560
  ldr r2, =_sbss
 8002050:	200002dc 	.word	0x200002dc
  ldr r4, =_ebss
 8002054:	200021e0 	.word	0x200021e0

08002058 <DMA1_Stream1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002058:	e7fe      	b.n	8002058 <DMA1_Stream1_IRQHandler>
	...

0800205c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002060:	4b0e      	ldr	r3, [pc, #56]	; (800209c <HAL_Init+0x40>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a0d      	ldr	r2, [pc, #52]	; (800209c <HAL_Init+0x40>)
 8002066:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800206a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800206c:	4b0b      	ldr	r3, [pc, #44]	; (800209c <HAL_Init+0x40>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a0a      	ldr	r2, [pc, #40]	; (800209c <HAL_Init+0x40>)
 8002072:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002076:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002078:	4b08      	ldr	r3, [pc, #32]	; (800209c <HAL_Init+0x40>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a07      	ldr	r2, [pc, #28]	; (800209c <HAL_Init+0x40>)
 800207e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002082:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002084:	2003      	movs	r0, #3
 8002086:	f000 fe75 	bl	8002d74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208a:	200f      	movs	r0, #15
 800208c:	f000 f808 	bl	80020a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002090:	f7ff fdd0 	bl	8001c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023c00 	.word	0x40023c00

080020a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020a8:	4b12      	ldr	r3, [pc, #72]	; (80020f4 <HAL_InitTick+0x54>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_InitTick+0x58>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	4619      	mov	r1, r3
 80020b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 fe8d 	bl	8002dde <HAL_SYSTICK_Config>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e00e      	b.n	80020ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b0f      	cmp	r3, #15
 80020d2:	d80a      	bhi.n	80020ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d4:	2200      	movs	r2, #0
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295
 80020dc:	f000 fe55 	bl	8002d8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e0:	4a06      	ldr	r2, [pc, #24]	; (80020fc <HAL_InitTick+0x5c>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
 80020e8:	e000      	b.n	80020ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000010 	.word	0x20000010
 80020f8:	20000018 	.word	0x20000018
 80020fc:	20000014 	.word	0x20000014

08002100 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <HAL_IncTick+0x20>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	4b06      	ldr	r3, [pc, #24]	; (8002124 <HAL_IncTick+0x24>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4413      	add	r3, r2
 8002110:	4a04      	ldr	r2, [pc, #16]	; (8002124 <HAL_IncTick+0x24>)
 8002112:	6013      	str	r3, [r2, #0]
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	20000018 	.word	0x20000018
 8002124:	200005c0 	.word	0x200005c0

08002128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return uwTick;
 800212c:	4b03      	ldr	r3, [pc, #12]	; (800213c <HAL_GetTick+0x14>)
 800212e:	681b      	ldr	r3, [r3, #0]
}
 8002130:	4618      	mov	r0, r3
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	200005c0 	.word	0x200005c0

08002140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002148:	f7ff ffee 	bl	8002128 <HAL_GetTick>
 800214c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002158:	d005      	beq.n	8002166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800215a:	4b0a      	ldr	r3, [pc, #40]	; (8002184 <HAL_Delay+0x44>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4413      	add	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002166:	bf00      	nop
 8002168:	f7ff ffde 	bl	8002128 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	429a      	cmp	r2, r3
 8002176:	d8f7      	bhi.n	8002168 <HAL_Delay+0x28>
  {
  }
}
 8002178:	bf00      	nop
 800217a:	bf00      	nop
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000018 	.word	0x20000018

08002188 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002190:	2300      	movs	r3, #0
 8002192:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e033      	b.n	8002206 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d109      	bne.n	80021ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7fe ff7c 	bl	80010a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d118      	bne.n	80021f8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021ce:	f023 0302 	bic.w	r3, r3, #2
 80021d2:	f043 0202 	orr.w	r2, r3, #2
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 fb72 	bl	80028c4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f023 0303 	bic.w	r3, r3, #3
 80021ee:	f043 0201 	orr.w	r2, r3, #1
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	641a      	str	r2, [r3, #64]	; 0x40
 80021f6:	e001      	b.n	80021fc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002204:	7bfb      	ldrb	r3, [r7, #15]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b086      	sub	sp, #24
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	2300      	movs	r3, #0
 800221c:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	f003 0320 	and.w	r3, r3, #32
 800223c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d049      	beq.n	80022d8 <HAL_ADC_IRQHandler+0xca>
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d046      	beq.n	80022d8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	f003 0310 	and.w	r3, r3, #16
 8002252:	2b00      	cmp	r3, #0
 8002254:	d105      	bne.n	8002262 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d12b      	bne.n	80022c8 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002274:	2b00      	cmp	r3, #0
 8002276:	d127      	bne.n	80022c8 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002282:	2b00      	cmp	r3, #0
 8002284:	d006      	beq.n	8002294 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002290:	2b00      	cmp	r3, #0
 8002292:	d119      	bne.n	80022c8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0220 	bic.w	r2, r2, #32
 80022a2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d105      	bne.n	80022c8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	f043 0201 	orr.w	r2, r3, #1
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f000 f9a1 	bl	8002610 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f06f 0212 	mvn.w	r2, #18
 80022d6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f003 0304 	and.w	r3, r3, #4
 80022de:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022e6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d057      	beq.n	800239e <HAL_ADC_IRQHandler+0x190>
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d054      	beq.n	800239e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d105      	bne.n	800230c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002304:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d139      	bne.n	800238e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002320:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002324:	2b00      	cmp	r3, #0
 8002326:	d006      	beq.n	8002336 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002332:	2b00      	cmp	r3, #0
 8002334:	d12b      	bne.n	800238e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002340:	2b00      	cmp	r3, #0
 8002342:	d124      	bne.n	800238e <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800234e:	2b00      	cmp	r3, #0
 8002350:	d11d      	bne.n	800238e <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002356:	2b00      	cmp	r3, #0
 8002358:	d119      	bne.n	800238e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002368:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800237e:	2b00      	cmp	r3, #0
 8002380:	d105      	bne.n	800238e <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f043 0201 	orr.w	r2, r3, #1
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fc16 	bl	8002bc0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f06f 020c 	mvn.w	r2, #12
 800239c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ac:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d017      	beq.n	80023e4 <HAL_ADC_IRQHandler+0x1d6>
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d014      	beq.n	80023e4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d10d      	bne.n	80023e4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 f92f 	bl	8002638 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f06f 0201 	mvn.w	r2, #1
 80023e2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f003 0320 	and.w	r3, r3, #32
 80023ea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80023f2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d015      	beq.n	8002426 <HAL_ADC_IRQHandler+0x218>
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d012      	beq.n	8002426 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002404:	f043 0202 	orr.w	r2, r3, #2
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f06f 0220 	mvn.w	r2, #32
 8002414:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f918 	bl	800264c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f06f 0220 	mvn.w	r2, #32
 8002424:	601a      	str	r2, [r3, #0]
  }
}
 8002426:	bf00      	nop
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
	...

08002430 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800243c:	2300      	movs	r3, #0
 800243e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002446:	2b01      	cmp	r3, #1
 8002448:	d101      	bne.n	800244e <HAL_ADC_Start_DMA+0x1e>
 800244a:	2302      	movs	r3, #2
 800244c:	e0ce      	b.n	80025ec <HAL_ADC_Start_DMA+0x1bc>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b01      	cmp	r3, #1
 8002462:	d018      	beq.n	8002496 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689a      	ldr	r2, [r3, #8]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002474:	4b5f      	ldr	r3, [pc, #380]	; (80025f4 <HAL_ADC_Start_DMA+0x1c4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a5f      	ldr	r2, [pc, #380]	; (80025f8 <HAL_ADC_Start_DMA+0x1c8>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	0c9a      	lsrs	r2, r3, #18
 8002480:	4613      	mov	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	4413      	add	r3, r2
 8002486:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002488:	e002      	b.n	8002490 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	3b01      	subs	r3, #1
 800248e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f9      	bne.n	800248a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024a4:	d107      	bne.n	80024b6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	f040 8086 	bne.w	80025d2 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80024ce:	f023 0301 	bic.w	r3, r3, #1
 80024d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d007      	beq.n	80024f8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002500:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002504:	d106      	bne.n	8002514 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250a:	f023 0206 	bic.w	r2, r3, #6
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	645a      	str	r2, [r3, #68]	; 0x44
 8002512:	e002      	b.n	800251a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002522:	4b36      	ldr	r3, [pc, #216]	; (80025fc <HAL_ADC_Start_DMA+0x1cc>)
 8002524:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800252a:	4a35      	ldr	r2, [pc, #212]	; (8002600 <HAL_ADC_Start_DMA+0x1d0>)
 800252c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002532:	4a34      	ldr	r2, [pc, #208]	; (8002604 <HAL_ADC_Start_DMA+0x1d4>)
 8002534:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800253a:	4a33      	ldr	r2, [pc, #204]	; (8002608 <HAL_ADC_Start_DMA+0x1d8>)
 800253c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002546:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002556:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002566:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	334c      	adds	r3, #76	; 0x4c
 8002572:	4619      	mov	r1, r3
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f000 fcec 	bl	8002f54 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 031f 	and.w	r3, r3, #31
 8002584:	2b00      	cmp	r3, #0
 8002586:	d10f      	bne.n	80025a8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d129      	bne.n	80025ea <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025a4:	609a      	str	r2, [r3, #8]
 80025a6:	e020      	b.n	80025ea <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a17      	ldr	r2, [pc, #92]	; (800260c <HAL_ADC_Start_DMA+0x1dc>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d11b      	bne.n	80025ea <HAL_ADC_Start_DMA+0x1ba>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d114      	bne.n	80025ea <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	e00b      	b.n	80025ea <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	f043 0210 	orr.w	r2, r3, #16
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e2:	f043 0201 	orr.w	r2, r3, #1
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20000010 	.word	0x20000010
 80025f8:	431bde83 	.word	0x431bde83
 80025fc:	40012300 	.word	0x40012300
 8002600:	08002abd 	.word	0x08002abd
 8002604:	08002b77 	.word	0x08002b77
 8002608:	08002b93 	.word	0x08002b93
 800260c:	40012000 	.word	0x40012000

08002610 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800266a:	2300      	movs	r3, #0
 800266c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1c>
 8002678:	2302      	movs	r3, #2
 800267a:	e113      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x244>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2b09      	cmp	r3, #9
 800268a:	d925      	bls.n	80026d8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68d9      	ldr	r1, [r3, #12]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	b29b      	uxth	r3, r3
 8002698:	461a      	mov	r2, r3
 800269a:	4613      	mov	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	4413      	add	r3, r2
 80026a0:	3b1e      	subs	r3, #30
 80026a2:	2207      	movs	r2, #7
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43da      	mvns	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	400a      	ands	r2, r1
 80026b0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68d9      	ldr	r1, [r3, #12]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	4618      	mov	r0, r3
 80026c4:	4603      	mov	r3, r0
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4403      	add	r3, r0
 80026ca:	3b1e      	subs	r3, #30
 80026cc:	409a      	lsls	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	60da      	str	r2, [r3, #12]
 80026d6:	e022      	b.n	800271e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6919      	ldr	r1, [r3, #16]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	461a      	mov	r2, r3
 80026e6:	4613      	mov	r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	4413      	add	r3, r2
 80026ec:	2207      	movs	r2, #7
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43da      	mvns	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	400a      	ands	r2, r1
 80026fa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6919      	ldr	r1, [r3, #16]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	b29b      	uxth	r3, r3
 800270c:	4618      	mov	r0, r3
 800270e:	4603      	mov	r3, r0
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	4403      	add	r3, r0
 8002714:	409a      	lsls	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	2b06      	cmp	r3, #6
 8002724:	d824      	bhi.n	8002770 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4413      	add	r3, r2
 8002736:	3b05      	subs	r3, #5
 8002738:	221f      	movs	r2, #31
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43da      	mvns	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	400a      	ands	r2, r1
 8002746:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	b29b      	uxth	r3, r3
 8002754:	4618      	mov	r0, r3
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	3b05      	subs	r3, #5
 8002762:	fa00 f203 	lsl.w	r2, r0, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	635a      	str	r2, [r3, #52]	; 0x34
 800276e:	e04c      	b.n	800280a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	2b0c      	cmp	r3, #12
 8002776:	d824      	bhi.n	80027c2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	4613      	mov	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4413      	add	r3, r2
 8002788:	3b23      	subs	r3, #35	; 0x23
 800278a:	221f      	movs	r2, #31
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43da      	mvns	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	400a      	ands	r2, r1
 8002798:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	4618      	mov	r0, r3
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	4613      	mov	r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	3b23      	subs	r3, #35	; 0x23
 80027b4:	fa00 f203 	lsl.w	r2, r0, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	430a      	orrs	r2, r1
 80027be:	631a      	str	r2, [r3, #48]	; 0x30
 80027c0:	e023      	b.n	800280a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	4613      	mov	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	3b41      	subs	r3, #65	; 0x41
 80027d4:	221f      	movs	r2, #31
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	43da      	mvns	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	400a      	ands	r2, r1
 80027e2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	4618      	mov	r0, r3
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	4613      	mov	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	3b41      	subs	r3, #65	; 0x41
 80027fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	430a      	orrs	r2, r1
 8002808:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800280a:	4b29      	ldr	r3, [pc, #164]	; (80028b0 <HAL_ADC_ConfigChannel+0x250>)
 800280c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a28      	ldr	r2, [pc, #160]	; (80028b4 <HAL_ADC_ConfigChannel+0x254>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d10f      	bne.n	8002838 <HAL_ADC_ConfigChannel+0x1d8>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2b12      	cmp	r3, #18
 800281e:	d10b      	bne.n	8002838 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a1d      	ldr	r2, [pc, #116]	; (80028b4 <HAL_ADC_ConfigChannel+0x254>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d12b      	bne.n	800289a <HAL_ADC_ConfigChannel+0x23a>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a1c      	ldr	r2, [pc, #112]	; (80028b8 <HAL_ADC_ConfigChannel+0x258>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d003      	beq.n	8002854 <HAL_ADC_ConfigChannel+0x1f4>
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2b11      	cmp	r3, #17
 8002852:	d122      	bne.n	800289a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a11      	ldr	r2, [pc, #68]	; (80028b8 <HAL_ADC_ConfigChannel+0x258>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d111      	bne.n	800289a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002876:	4b11      	ldr	r3, [pc, #68]	; (80028bc <HAL_ADC_ConfigChannel+0x25c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a11      	ldr	r2, [pc, #68]	; (80028c0 <HAL_ADC_ConfigChannel+0x260>)
 800287c:	fba2 2303 	umull	r2, r3, r2, r3
 8002880:	0c9a      	lsrs	r2, r3, #18
 8002882:	4613      	mov	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800288c:	e002      	b.n	8002894 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	3b01      	subs	r3, #1
 8002892:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1f9      	bne.n	800288e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	40012300 	.word	0x40012300
 80028b4:	40012000 	.word	0x40012000
 80028b8:	10000012 	.word	0x10000012
 80028bc:	20000010 	.word	0x20000010
 80028c0:	431bde83 	.word	0x431bde83

080028c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028cc:	4b79      	ldr	r3, [pc, #484]	; (8002ab4 <ADC_Init+0x1f0>)
 80028ce:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	431a      	orrs	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	021a      	lsls	r2, r3, #8
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	430a      	orrs	r2, r1
 800290c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800291c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	6859      	ldr	r1, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	430a      	orrs	r2, r1
 800292e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800293e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6899      	ldr	r1, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002956:	4a58      	ldr	r2, [pc, #352]	; (8002ab8 <ADC_Init+0x1f4>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d022      	beq.n	80029a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689a      	ldr	r2, [r3, #8]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800296a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6899      	ldr	r1, [r3, #8]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	430a      	orrs	r2, r1
 800297c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800298c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6899      	ldr	r1, [r3, #8]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	430a      	orrs	r2, r1
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	e00f      	b.n	80029c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 0202 	bic.w	r2, r2, #2
 80029d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6899      	ldr	r1, [r3, #8]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	7e1b      	ldrb	r3, [r3, #24]
 80029dc:	005a      	lsls	r2, r3, #1
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d01b      	beq.n	8002a28 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029fe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a0e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6859      	ldr	r1, [r3, #4]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	035a      	lsls	r2, r3, #13
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	e007      	b.n	8002a38 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a36:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a46:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69db      	ldr	r3, [r3, #28]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	051a      	lsls	r2, r3, #20
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	6899      	ldr	r1, [r3, #8]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a7a:	025a      	lsls	r2, r3, #9
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	430a      	orrs	r2, r1
 8002a82:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689a      	ldr	r2, [r3, #8]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6899      	ldr	r1, [r3, #8]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	029a      	lsls	r2, r3, #10
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	609a      	str	r2, [r3, #8]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	40012300 	.word	0x40012300
 8002ab8:	0f000001 	.word	0x0f000001

08002abc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ace:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d13c      	bne.n	8002b50 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d12b      	bne.n	8002b48 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d127      	bne.n	8002b48 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d006      	beq.n	8002b14 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d119      	bne.n	8002b48 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 0220 	bic.w	r2, r2, #32
 8002b22:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d105      	bne.n	8002b48 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	f043 0201 	orr.w	r2, r3, #1
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f7ff fd61 	bl	8002610 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b4e:	e00e      	b.n	8002b6e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	f003 0310 	and.w	r3, r3, #16
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f7ff fd75 	bl	800264c <HAL_ADC_ErrorCallback>
}
 8002b62:	e004      	b.n	8002b6e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	4798      	blx	r3
}
 8002b6e:	bf00      	nop
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b084      	sub	sp, #16
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b82:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f7ff fd4d 	bl	8002624 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b084      	sub	sp, #16
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2240      	movs	r2, #64	; 0x40
 8002ba4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002baa:	f043 0204 	orr.w	r2, r3, #4
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f7ff fd4a 	bl	800264c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bb8:	bf00      	nop
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be4:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <__NVIC_SetPriorityGrouping+0x44>)
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c06:	4a04      	ldr	r2, [pc, #16]	; (8002c18 <__NVIC_SetPriorityGrouping+0x44>)
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	60d3      	str	r3, [r2, #12]
}
 8002c0c:	bf00      	nop
 8002c0e:	3714      	adds	r7, #20
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr
 8002c18:	e000ed00 	.word	0xe000ed00

08002c1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c20:	4b04      	ldr	r3, [pc, #16]	; (8002c34 <__NVIC_GetPriorityGrouping+0x18>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	0a1b      	lsrs	r3, r3, #8
 8002c26:	f003 0307 	and.w	r3, r3, #7
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	e000ed00 	.word	0xe000ed00

08002c38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	4603      	mov	r3, r0
 8002c40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	db0b      	blt.n	8002c62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	f003 021f 	and.w	r2, r3, #31
 8002c50:	4907      	ldr	r1, [pc, #28]	; (8002c70 <__NVIC_EnableIRQ+0x38>)
 8002c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	2001      	movs	r0, #1
 8002c5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	e000e100 	.word	0xe000e100

08002c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	6039      	str	r1, [r7, #0]
 8002c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	db0a      	blt.n	8002c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	490c      	ldr	r1, [pc, #48]	; (8002cc0 <__NVIC_SetPriority+0x4c>)
 8002c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c92:	0112      	lsls	r2, r2, #4
 8002c94:	b2d2      	uxtb	r2, r2
 8002c96:	440b      	add	r3, r1
 8002c98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c9c:	e00a      	b.n	8002cb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	4908      	ldr	r1, [pc, #32]	; (8002cc4 <__NVIC_SetPriority+0x50>)
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	3b04      	subs	r3, #4
 8002cac:	0112      	lsls	r2, r2, #4
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	761a      	strb	r2, [r3, #24]
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	e000e100 	.word	0xe000e100
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b089      	sub	sp, #36	; 0x24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f1c3 0307 	rsb	r3, r3, #7
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	bf28      	it	cs
 8002ce6:	2304      	movcs	r3, #4
 8002ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	3304      	adds	r3, #4
 8002cee:	2b06      	cmp	r3, #6
 8002cf0:	d902      	bls.n	8002cf8 <NVIC_EncodePriority+0x30>
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	3b03      	subs	r3, #3
 8002cf6:	e000      	b.n	8002cfa <NVIC_EncodePriority+0x32>
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43da      	mvns	r2, r3
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d10:	f04f 31ff 	mov.w	r1, #4294967295
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1a:	43d9      	mvns	r1, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d20:	4313      	orrs	r3, r2
         );
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3724      	adds	r7, #36	; 0x24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
	...

08002d30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d40:	d301      	bcc.n	8002d46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d42:	2301      	movs	r3, #1
 8002d44:	e00f      	b.n	8002d66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d46:	4a0a      	ldr	r2, [pc, #40]	; (8002d70 <SysTick_Config+0x40>)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d4e:	210f      	movs	r1, #15
 8002d50:	f04f 30ff 	mov.w	r0, #4294967295
 8002d54:	f7ff ff8e 	bl	8002c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d58:	4b05      	ldr	r3, [pc, #20]	; (8002d70 <SysTick_Config+0x40>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d5e:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <SysTick_Config+0x40>)
 8002d60:	2207      	movs	r2, #7
 8002d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	e000e010 	.word	0xe000e010

08002d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f7ff ff29 	bl	8002bd4 <__NVIC_SetPriorityGrouping>
}
 8002d82:	bf00      	nop
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b086      	sub	sp, #24
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	4603      	mov	r3, r0
 8002d92:	60b9      	str	r1, [r7, #8]
 8002d94:	607a      	str	r2, [r7, #4]
 8002d96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d9c:	f7ff ff3e 	bl	8002c1c <__NVIC_GetPriorityGrouping>
 8002da0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	68b9      	ldr	r1, [r7, #8]
 8002da6:	6978      	ldr	r0, [r7, #20]
 8002da8:	f7ff ff8e 	bl	8002cc8 <NVIC_EncodePriority>
 8002dac:	4602      	mov	r2, r0
 8002dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002db2:	4611      	mov	r1, r2
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff ff5d 	bl	8002c74 <__NVIC_SetPriority>
}
 8002dba:	bf00      	nop
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	4603      	mov	r3, r0
 8002dca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff ff31 	bl	8002c38 <__NVIC_EnableIRQ>
}
 8002dd6:	bf00      	nop
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b082      	sub	sp, #8
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7ff ffa2 	bl	8002d30 <SysTick_Config>
 8002dec:	4603      	mov	r3, r0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e04:	f7ff f990 	bl	8002128 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e099      	b.n	8002f48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2202      	movs	r2, #2
 8002e18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 0201 	bic.w	r2, r2, #1
 8002e32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e34:	e00f      	b.n	8002e56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e36:	f7ff f977 	bl	8002128 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b05      	cmp	r3, #5
 8002e42:	d908      	bls.n	8002e56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2220      	movs	r2, #32
 8002e48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e078      	b.n	8002f48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1e8      	bne.n	8002e36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e6c:	697a      	ldr	r2, [r7, #20]
 8002e6e:	4b38      	ldr	r3, [pc, #224]	; (8002f50 <HAL_DMA_Init+0x158>)
 8002e70:	4013      	ands	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	2b04      	cmp	r3, #4
 8002eae:	d107      	bne.n	8002ec0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	f023 0307 	bic.w	r3, r3, #7
 8002ed6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d117      	bne.n	8002f1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00e      	beq.n	8002f1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 faab 	bl	8003458 <DMA_CheckFifoParam>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2240      	movs	r2, #64	; 0x40
 8002f0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f16:	2301      	movs	r3, #1
 8002f18:	e016      	b.n	8002f48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fa62 	bl	80033ec <DMA_CalcBaseAndBitshift>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f30:	223f      	movs	r2, #63	; 0x3f
 8002f32:	409a      	lsls	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	f010803f 	.word	0xf010803f

08002f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f62:	2300      	movs	r3, #0
 8002f64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d101      	bne.n	8002f7a <HAL_DMA_Start_IT+0x26>
 8002f76:	2302      	movs	r3, #2
 8002f78:	e040      	b.n	8002ffc <HAL_DMA_Start_IT+0xa8>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d12f      	bne.n	8002fee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2202      	movs	r2, #2
 8002f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	68b9      	ldr	r1, [r7, #8]
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f000 f9f4 	bl	8003390 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fac:	223f      	movs	r2, #63	; 0x3f
 8002fae:	409a      	lsls	r2, r3
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0216 	orr.w	r2, r2, #22
 8002fc2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0208 	orr.w	r2, r2, #8
 8002fda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f042 0201 	orr.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	e005      	b.n	8002ffa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d004      	beq.n	8003022 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2280      	movs	r2, #128	; 0x80
 800301c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e00c      	b.n	800303c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2205      	movs	r2, #5
 8003026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0201 	bic.w	r2, r2, #1
 8003038:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003054:	4b8e      	ldr	r3, [pc, #568]	; (8003290 <HAL_DMA_IRQHandler+0x248>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a8e      	ldr	r2, [pc, #568]	; (8003294 <HAL_DMA_IRQHandler+0x24c>)
 800305a:	fba2 2303 	umull	r2, r3, r2, r3
 800305e:	0a9b      	lsrs	r3, r3, #10
 8003060:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003066:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003072:	2208      	movs	r2, #8
 8003074:	409a      	lsls	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4013      	ands	r3, r2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d01a      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	d013      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0204 	bic.w	r2, r2, #4
 800309a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a0:	2208      	movs	r2, #8
 80030a2:	409a      	lsls	r2, r3
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ac:	f043 0201 	orr.w	r2, r3, #1
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b8:	2201      	movs	r2, #1
 80030ba:	409a      	lsls	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4013      	ands	r3, r2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d012      	beq.n	80030ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00b      	beq.n	80030ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d6:	2201      	movs	r2, #1
 80030d8:	409a      	lsls	r2, r3
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e2:	f043 0202 	orr.w	r2, r3, #2
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ee:	2204      	movs	r2, #4
 80030f0:	409a      	lsls	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	4013      	ands	r3, r2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d012      	beq.n	8003120 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00b      	beq.n	8003120 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800310c:	2204      	movs	r2, #4
 800310e:	409a      	lsls	r2, r3
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003118:	f043 0204 	orr.w	r2, r3, #4
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003124:	2210      	movs	r2, #16
 8003126:	409a      	lsls	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	4013      	ands	r3, r2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d043      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0308 	and.w	r3, r3, #8
 800313a:	2b00      	cmp	r3, #0
 800313c:	d03c      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003142:	2210      	movs	r2, #16
 8003144:	409a      	lsls	r2, r3
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d018      	beq.n	800318a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d108      	bne.n	8003178 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	2b00      	cmp	r3, #0
 800316c:	d024      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	4798      	blx	r3
 8003176:	e01f      	b.n	80031b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800317c:	2b00      	cmp	r3, #0
 800317e:	d01b      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	4798      	blx	r3
 8003188:	e016      	b.n	80031b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003194:	2b00      	cmp	r3, #0
 8003196:	d107      	bne.n	80031a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0208 	bic.w	r2, r2, #8
 80031a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031bc:	2220      	movs	r2, #32
 80031be:	409a      	lsls	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 808f 	beq.w	80032e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0310 	and.w	r3, r3, #16
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f000 8087 	beq.w	80032e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031de:	2220      	movs	r2, #32
 80031e0:	409a      	lsls	r2, r3
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b05      	cmp	r3, #5
 80031f0:	d136      	bne.n	8003260 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 0216 	bic.w	r2, r2, #22
 8003200:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	695a      	ldr	r2, [r3, #20]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003210:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	2b00      	cmp	r3, #0
 8003218:	d103      	bne.n	8003222 <HAL_DMA_IRQHandler+0x1da>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800321e:	2b00      	cmp	r3, #0
 8003220:	d007      	beq.n	8003232 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 0208 	bic.w	r2, r2, #8
 8003230:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003236:	223f      	movs	r2, #63	; 0x3f
 8003238:	409a      	lsls	r2, r3
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003252:	2b00      	cmp	r3, #0
 8003254:	d07e      	beq.n	8003354 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	4798      	blx	r3
        }
        return;
 800325e:	e079      	b.n	8003354 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d01d      	beq.n	80032aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10d      	bne.n	8003298 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003280:	2b00      	cmp	r3, #0
 8003282:	d031      	beq.n	80032e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	4798      	blx	r3
 800328c:	e02c      	b.n	80032e8 <HAL_DMA_IRQHandler+0x2a0>
 800328e:	bf00      	nop
 8003290:	20000010 	.word	0x20000010
 8003294:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329c:	2b00      	cmp	r3, #0
 800329e:	d023      	beq.n	80032e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	4798      	blx	r3
 80032a8:	e01e      	b.n	80032e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10f      	bne.n	80032d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 0210 	bic.w	r2, r2, #16
 80032c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d003      	beq.n	80032e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d032      	beq.n	8003356 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d022      	beq.n	8003342 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2205      	movs	r2, #5
 8003300:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 0201 	bic.w	r2, r2, #1
 8003312:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	3301      	adds	r3, #1
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	429a      	cmp	r2, r3
 800331e:	d307      	bcc.n	8003330 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1f2      	bne.n	8003314 <HAL_DMA_IRQHandler+0x2cc>
 800332e:	e000      	b.n	8003332 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003330:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003346:	2b00      	cmp	r3, #0
 8003348:	d005      	beq.n	8003356 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	4798      	blx	r3
 8003352:	e000      	b.n	8003356 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003354:	bf00      	nop
    }
  }
}
 8003356:	3718      	adds	r7, #24
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800336a:	b2db      	uxtb	r3, r3
}
 800336c:	4618      	mov	r0, r3
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003384:	4618      	mov	r0, r3
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
 800339c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80033ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b40      	cmp	r3, #64	; 0x40
 80033bc:	d108      	bne.n	80033d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80033ce:	e007      	b.n	80033e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	60da      	str	r2, [r3, #12]
}
 80033e0:	bf00      	nop
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	3b10      	subs	r3, #16
 80033fc:	4a14      	ldr	r2, [pc, #80]	; (8003450 <DMA_CalcBaseAndBitshift+0x64>)
 80033fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003402:	091b      	lsrs	r3, r3, #4
 8003404:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003406:	4a13      	ldr	r2, [pc, #76]	; (8003454 <DMA_CalcBaseAndBitshift+0x68>)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	4413      	add	r3, r2
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2b03      	cmp	r3, #3
 8003418:	d909      	bls.n	800342e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003422:	f023 0303 	bic.w	r3, r3, #3
 8003426:	1d1a      	adds	r2, r3, #4
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	659a      	str	r2, [r3, #88]	; 0x58
 800342c:	e007      	b.n	800343e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003436:	f023 0303 	bic.w	r3, r3, #3
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003442:	4618      	mov	r0, r3
 8003444:	3714      	adds	r7, #20
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	aaaaaaab 	.word	0xaaaaaaab
 8003454:	080100f8 	.word	0x080100f8

08003458 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003468:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d11f      	bne.n	80034b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2b03      	cmp	r3, #3
 8003476:	d856      	bhi.n	8003526 <DMA_CheckFifoParam+0xce>
 8003478:	a201      	add	r2, pc, #4	; (adr r2, 8003480 <DMA_CheckFifoParam+0x28>)
 800347a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800347e:	bf00      	nop
 8003480:	08003491 	.word	0x08003491
 8003484:	080034a3 	.word	0x080034a3
 8003488:	08003491 	.word	0x08003491
 800348c:	08003527 	.word	0x08003527
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003494:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d046      	beq.n	800352a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034a0:	e043      	b.n	800352a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034aa:	d140      	bne.n	800352e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034b0:	e03d      	b.n	800352e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034ba:	d121      	bne.n	8003500 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	2b03      	cmp	r3, #3
 80034c0:	d837      	bhi.n	8003532 <DMA_CheckFifoParam+0xda>
 80034c2:	a201      	add	r2, pc, #4	; (adr r2, 80034c8 <DMA_CheckFifoParam+0x70>)
 80034c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c8:	080034d9 	.word	0x080034d9
 80034cc:	080034df 	.word	0x080034df
 80034d0:	080034d9 	.word	0x080034d9
 80034d4:	080034f1 	.word	0x080034f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	73fb      	strb	r3, [r7, #15]
      break;
 80034dc:	e030      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d025      	beq.n	8003536 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034ee:	e022      	b.n	8003536 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034f8:	d11f      	bne.n	800353a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034fe:	e01c      	b.n	800353a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	2b02      	cmp	r3, #2
 8003504:	d903      	bls.n	800350e <DMA_CheckFifoParam+0xb6>
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	2b03      	cmp	r3, #3
 800350a:	d003      	beq.n	8003514 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800350c:	e018      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	73fb      	strb	r3, [r7, #15]
      break;
 8003512:	e015      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003518:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00e      	beq.n	800353e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	73fb      	strb	r3, [r7, #15]
      break;
 8003524:	e00b      	b.n	800353e <DMA_CheckFifoParam+0xe6>
      break;
 8003526:	bf00      	nop
 8003528:	e00a      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
      break;
 800352a:	bf00      	nop
 800352c:	e008      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
      break;
 800352e:	bf00      	nop
 8003530:	e006      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
      break;
 8003532:	bf00      	nop
 8003534:	e004      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
      break;
 8003536:	bf00      	nop
 8003538:	e002      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
      break;   
 800353a:	bf00      	nop
 800353c:	e000      	b.n	8003540 <DMA_CheckFifoParam+0xe8>
      break;
 800353e:	bf00      	nop
    }
  } 
  
  return status; 
 8003540:	7bfb      	ldrb	r3, [r7, #15]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3714      	adds	r7, #20
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop

08003550 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003550:	b480      	push	{r7}
 8003552:	b089      	sub	sp, #36	; 0x24
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800355e:	2300      	movs	r3, #0
 8003560:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003562:	2300      	movs	r3, #0
 8003564:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003566:	2300      	movs	r3, #0
 8003568:	61fb      	str	r3, [r7, #28]
 800356a:	e159      	b.n	8003820 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800356c:	2201      	movs	r2, #1
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	4013      	ands	r3, r2
 800357e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	429a      	cmp	r2, r3
 8003586:	f040 8148 	bne.w	800381a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f003 0303 	and.w	r3, r3, #3
 8003592:	2b01      	cmp	r3, #1
 8003594:	d005      	beq.n	80035a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d130      	bne.n	8003604 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	2203      	movs	r2, #3
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	68da      	ldr	r2, [r3, #12]
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035d8:	2201      	movs	r2, #1
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	43db      	mvns	r3, r3
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	4013      	ands	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	091b      	lsrs	r3, r3, #4
 80035ee:	f003 0201 	and.w	r2, r3, #1
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f003 0303 	and.w	r3, r3, #3
 800360c:	2b03      	cmp	r3, #3
 800360e:	d017      	beq.n	8003640 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	2203      	movs	r2, #3
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	4313      	orrs	r3, r2
 8003638:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f003 0303 	and.w	r3, r3, #3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d123      	bne.n	8003694 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	08da      	lsrs	r2, r3, #3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3208      	adds	r2, #8
 8003654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003658:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	220f      	movs	r2, #15
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	43db      	mvns	r3, r3
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	4013      	ands	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	691a      	ldr	r2, [r3, #16]
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	4313      	orrs	r3, r2
 8003684:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	08da      	lsrs	r2, r3, #3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3208      	adds	r2, #8
 800368e:	69b9      	ldr	r1, [r7, #24]
 8003690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	2203      	movs	r2, #3
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	43db      	mvns	r3, r3
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	4013      	ands	r3, r2
 80036aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f003 0203 	and.w	r2, r3, #3
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	4313      	orrs	r3, r2
 80036c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 80a2 	beq.w	800381a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036d6:	2300      	movs	r3, #0
 80036d8:	60fb      	str	r3, [r7, #12]
 80036da:	4b57      	ldr	r3, [pc, #348]	; (8003838 <HAL_GPIO_Init+0x2e8>)
 80036dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036de:	4a56      	ldr	r2, [pc, #344]	; (8003838 <HAL_GPIO_Init+0x2e8>)
 80036e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036e4:	6453      	str	r3, [r2, #68]	; 0x44
 80036e6:	4b54      	ldr	r3, [pc, #336]	; (8003838 <HAL_GPIO_Init+0x2e8>)
 80036e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ee:	60fb      	str	r3, [r7, #12]
 80036f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036f2:	4a52      	ldr	r2, [pc, #328]	; (800383c <HAL_GPIO_Init+0x2ec>)
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	089b      	lsrs	r3, r3, #2
 80036f8:	3302      	adds	r3, #2
 80036fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	f003 0303 	and.w	r3, r3, #3
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	220f      	movs	r2, #15
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	43db      	mvns	r3, r3
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	4013      	ands	r3, r2
 8003714:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a49      	ldr	r2, [pc, #292]	; (8003840 <HAL_GPIO_Init+0x2f0>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d019      	beq.n	8003752 <HAL_GPIO_Init+0x202>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a48      	ldr	r2, [pc, #288]	; (8003844 <HAL_GPIO_Init+0x2f4>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d013      	beq.n	800374e <HAL_GPIO_Init+0x1fe>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a47      	ldr	r2, [pc, #284]	; (8003848 <HAL_GPIO_Init+0x2f8>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d00d      	beq.n	800374a <HAL_GPIO_Init+0x1fa>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a46      	ldr	r2, [pc, #280]	; (800384c <HAL_GPIO_Init+0x2fc>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d007      	beq.n	8003746 <HAL_GPIO_Init+0x1f6>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a45      	ldr	r2, [pc, #276]	; (8003850 <HAL_GPIO_Init+0x300>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d101      	bne.n	8003742 <HAL_GPIO_Init+0x1f2>
 800373e:	2304      	movs	r3, #4
 8003740:	e008      	b.n	8003754 <HAL_GPIO_Init+0x204>
 8003742:	2307      	movs	r3, #7
 8003744:	e006      	b.n	8003754 <HAL_GPIO_Init+0x204>
 8003746:	2303      	movs	r3, #3
 8003748:	e004      	b.n	8003754 <HAL_GPIO_Init+0x204>
 800374a:	2302      	movs	r3, #2
 800374c:	e002      	b.n	8003754 <HAL_GPIO_Init+0x204>
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <HAL_GPIO_Init+0x204>
 8003752:	2300      	movs	r3, #0
 8003754:	69fa      	ldr	r2, [r7, #28]
 8003756:	f002 0203 	and.w	r2, r2, #3
 800375a:	0092      	lsls	r2, r2, #2
 800375c:	4093      	lsls	r3, r2
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	4313      	orrs	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003764:	4935      	ldr	r1, [pc, #212]	; (800383c <HAL_GPIO_Init+0x2ec>)
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	089b      	lsrs	r3, r3, #2
 800376a:	3302      	adds	r3, #2
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003772:	4b38      	ldr	r3, [pc, #224]	; (8003854 <HAL_GPIO_Init+0x304>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	43db      	mvns	r3, r3
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	4013      	ands	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d003      	beq.n	8003796 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	4313      	orrs	r3, r2
 8003794:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003796:	4a2f      	ldr	r2, [pc, #188]	; (8003854 <HAL_GPIO_Init+0x304>)
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800379c:	4b2d      	ldr	r3, [pc, #180]	; (8003854 <HAL_GPIO_Init+0x304>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	43db      	mvns	r3, r3
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	4013      	ands	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d003      	beq.n	80037c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	4313      	orrs	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037c0:	4a24      	ldr	r2, [pc, #144]	; (8003854 <HAL_GPIO_Init+0x304>)
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037c6:	4b23      	ldr	r3, [pc, #140]	; (8003854 <HAL_GPIO_Init+0x304>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	43db      	mvns	r3, r3
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	4013      	ands	r3, r2
 80037d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037ea:	4a1a      	ldr	r2, [pc, #104]	; (8003854 <HAL_GPIO_Init+0x304>)
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037f0:	4b18      	ldr	r3, [pc, #96]	; (8003854 <HAL_GPIO_Init+0x304>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	43db      	mvns	r3, r3
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	4013      	ands	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d003      	beq.n	8003814 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4313      	orrs	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003814:	4a0f      	ldr	r2, [pc, #60]	; (8003854 <HAL_GPIO_Init+0x304>)
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3301      	adds	r3, #1
 800381e:	61fb      	str	r3, [r7, #28]
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	2b0f      	cmp	r3, #15
 8003824:	f67f aea2 	bls.w	800356c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003828:	bf00      	nop
 800382a:	bf00      	nop
 800382c:	3724      	adds	r7, #36	; 0x24
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	40023800 	.word	0x40023800
 800383c:	40013800 	.word	0x40013800
 8003840:	40020000 	.word	0x40020000
 8003844:	40020400 	.word	0x40020400
 8003848:	40020800 	.word	0x40020800
 800384c:	40020c00 	.word	0x40020c00
 8003850:	40021000 	.word	0x40021000
 8003854:	40013c00 	.word	0x40013c00

08003858 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	460b      	mov	r3, r1
 8003862:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691a      	ldr	r2, [r3, #16]
 8003868:	887b      	ldrh	r3, [r7, #2]
 800386a:	4013      	ands	r3, r2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003870:	2301      	movs	r3, #1
 8003872:	73fb      	strb	r3, [r7, #15]
 8003874:	e001      	b.n	800387a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003876:	2300      	movs	r3, #0
 8003878:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800387a:	7bfb      	ldrb	r3, [r7, #15]
}
 800387c:	4618      	mov	r0, r3
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	4603      	mov	r3, r0
 8003890:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003892:	4b08      	ldr	r3, [pc, #32]	; (80038b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003894:	695a      	ldr	r2, [r3, #20]
 8003896:	88fb      	ldrh	r3, [r7, #6]
 8003898:	4013      	ands	r3, r2
 800389a:	2b00      	cmp	r3, #0
 800389c:	d006      	beq.n	80038ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800389e:	4a05      	ldr	r2, [pc, #20]	; (80038b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038a0:	88fb      	ldrh	r3, [r7, #6]
 80038a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038a4:	88fb      	ldrh	r3, [r7, #6]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7fe f8ee 	bl	8001a88 <HAL_GPIO_EXTI_Callback>
  }
}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	40013c00 	.word	0x40013c00

080038b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e12b      	b.n	8003b22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d106      	bne.n	80038e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7fd fd6a 	bl	80013b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2224      	movs	r2, #36	; 0x24
 80038e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0201 	bic.w	r2, r2, #1
 80038fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800390a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800391a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800391c:	f004 fdb0 	bl	8008480 <HAL_RCC_GetPCLK1Freq>
 8003920:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	4a81      	ldr	r2, [pc, #516]	; (8003b2c <HAL_I2C_Init+0x274>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d807      	bhi.n	800393c <HAL_I2C_Init+0x84>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4a80      	ldr	r2, [pc, #512]	; (8003b30 <HAL_I2C_Init+0x278>)
 8003930:	4293      	cmp	r3, r2
 8003932:	bf94      	ite	ls
 8003934:	2301      	movls	r3, #1
 8003936:	2300      	movhi	r3, #0
 8003938:	b2db      	uxtb	r3, r3
 800393a:	e006      	b.n	800394a <HAL_I2C_Init+0x92>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	4a7d      	ldr	r2, [pc, #500]	; (8003b34 <HAL_I2C_Init+0x27c>)
 8003940:	4293      	cmp	r3, r2
 8003942:	bf94      	ite	ls
 8003944:	2301      	movls	r3, #1
 8003946:	2300      	movhi	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e0e7      	b.n	8003b22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	4a78      	ldr	r2, [pc, #480]	; (8003b38 <HAL_I2C_Init+0x280>)
 8003956:	fba2 2303 	umull	r2, r3, r2, r3
 800395a:	0c9b      	lsrs	r3, r3, #18
 800395c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	430a      	orrs	r2, r1
 8003970:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	4a6a      	ldr	r2, [pc, #424]	; (8003b2c <HAL_I2C_Init+0x274>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d802      	bhi.n	800398c <HAL_I2C_Init+0xd4>
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	3301      	adds	r3, #1
 800398a:	e009      	b.n	80039a0 <HAL_I2C_Init+0xe8>
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003992:	fb02 f303 	mul.w	r3, r2, r3
 8003996:	4a69      	ldr	r2, [pc, #420]	; (8003b3c <HAL_I2C_Init+0x284>)
 8003998:	fba2 2303 	umull	r2, r3, r2, r3
 800399c:	099b      	lsrs	r3, r3, #6
 800399e:	3301      	adds	r3, #1
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6812      	ldr	r2, [r2, #0]
 80039a4:	430b      	orrs	r3, r1
 80039a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	69db      	ldr	r3, [r3, #28]
 80039ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80039b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	495c      	ldr	r1, [pc, #368]	; (8003b2c <HAL_I2C_Init+0x274>)
 80039bc:	428b      	cmp	r3, r1
 80039be:	d819      	bhi.n	80039f4 <HAL_I2C_Init+0x13c>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	1e59      	subs	r1, r3, #1
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80039ce:	1c59      	adds	r1, r3, #1
 80039d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80039d4:	400b      	ands	r3, r1
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00a      	beq.n	80039f0 <HAL_I2C_Init+0x138>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	1e59      	subs	r1, r3, #1
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80039e8:	3301      	adds	r3, #1
 80039ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039ee:	e051      	b.n	8003a94 <HAL_I2C_Init+0x1dc>
 80039f0:	2304      	movs	r3, #4
 80039f2:	e04f      	b.n	8003a94 <HAL_I2C_Init+0x1dc>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d111      	bne.n	8003a20 <HAL_I2C_Init+0x168>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1e58      	subs	r0, r3, #1
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6859      	ldr	r1, [r3, #4]
 8003a04:	460b      	mov	r3, r1
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	440b      	add	r3, r1
 8003a0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a0e:	3301      	adds	r3, #1
 8003a10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	bf0c      	ite	eq
 8003a18:	2301      	moveq	r3, #1
 8003a1a:	2300      	movne	r3, #0
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	e012      	b.n	8003a46 <HAL_I2C_Init+0x18e>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	1e58      	subs	r0, r3, #1
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6859      	ldr	r1, [r3, #4]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	440b      	add	r3, r1
 8003a2e:	0099      	lsls	r1, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a36:	3301      	adds	r3, #1
 8003a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	bf0c      	ite	eq
 8003a40:	2301      	moveq	r3, #1
 8003a42:	2300      	movne	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_I2C_Init+0x196>
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e022      	b.n	8003a94 <HAL_I2C_Init+0x1dc>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10e      	bne.n	8003a74 <HAL_I2C_Init+0x1bc>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	1e58      	subs	r0, r3, #1
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6859      	ldr	r1, [r3, #4]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	440b      	add	r3, r1
 8003a64:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a68:	3301      	adds	r3, #1
 8003a6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a72:	e00f      	b.n	8003a94 <HAL_I2C_Init+0x1dc>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	1e58      	subs	r0, r3, #1
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6859      	ldr	r1, [r3, #4]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	440b      	add	r3, r1
 8003a82:	0099      	lsls	r1, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a94:	6879      	ldr	r1, [r7, #4]
 8003a96:	6809      	ldr	r1, [r1, #0]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69da      	ldr	r2, [r3, #28]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003ac2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	6911      	ldr	r1, [r2, #16]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	68d2      	ldr	r2, [r2, #12]
 8003ace:	4311      	orrs	r1, r2
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6812      	ldr	r2, [r2, #0]
 8003ad4:	430b      	orrs	r3, r1
 8003ad6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	695a      	ldr	r2, [r3, #20]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f042 0201 	orr.w	r2, r2, #1
 8003b02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	000186a0 	.word	0x000186a0
 8003b30:	001e847f 	.word	0x001e847f
 8003b34:	003d08ff 	.word	0x003d08ff
 8003b38:	431bde83 	.word	0x431bde83
 8003b3c:	10624dd3 	.word	0x10624dd3

08003b40 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af02      	add	r7, sp, #8
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	4608      	mov	r0, r1
 8003b4a:	4611      	mov	r1, r2
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	4603      	mov	r3, r0
 8003b50:	817b      	strh	r3, [r7, #10]
 8003b52:	460b      	mov	r3, r1
 8003b54:	813b      	strh	r3, [r7, #8]
 8003b56:	4613      	mov	r3, r2
 8003b58:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b5a:	f7fe fae5 	bl	8002128 <HAL_GetTick>
 8003b5e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b20      	cmp	r3, #32
 8003b6a:	f040 80d9 	bne.w	8003d20 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	2319      	movs	r3, #25
 8003b74:	2201      	movs	r2, #1
 8003b76:	496d      	ldr	r1, [pc, #436]	; (8003d2c <HAL_I2C_Mem_Write+0x1ec>)
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f002 fba9 	bl	80062d0 <I2C_WaitOnFlagUntilTimeout>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003b84:	2302      	movs	r3, #2
 8003b86:	e0cc      	b.n	8003d22 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d101      	bne.n	8003b96 <HAL_I2C_Mem_Write+0x56>
 8003b92:	2302      	movs	r3, #2
 8003b94:	e0c5      	b.n	8003d22 <HAL_I2C_Mem_Write+0x1e2>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d007      	beq.n	8003bbc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f042 0201 	orr.w	r2, r2, #1
 8003bba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2221      	movs	r2, #33	; 0x21
 8003bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2240      	movs	r2, #64	; 0x40
 8003bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6a3a      	ldr	r2, [r7, #32]
 8003be6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003bec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4a4d      	ldr	r2, [pc, #308]	; (8003d30 <HAL_I2C_Mem_Write+0x1f0>)
 8003bfc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bfe:	88f8      	ldrh	r0, [r7, #6]
 8003c00:	893a      	ldrh	r2, [r7, #8]
 8003c02:	8979      	ldrh	r1, [r7, #10]
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	9301      	str	r3, [sp, #4]
 8003c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0a:	9300      	str	r3, [sp, #0]
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f002 f826 	bl	8005c60 <I2C_RequestMemoryWrite>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d052      	beq.n	8003cc0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e081      	b.n	8003d22 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f002 fc2a 	bl	800647c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00d      	beq.n	8003c4a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d107      	bne.n	8003c46 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e06b      	b.n	8003d22 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4e:	781a      	ldrb	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	1c5a      	adds	r2, r3, #1
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c64:	3b01      	subs	r3, #1
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	3b01      	subs	r3, #1
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d11b      	bne.n	8003cc0 <HAL_I2C_Mem_Write+0x180>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d017      	beq.n	8003cc0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c94:	781a      	ldrb	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1aa      	bne.n	8003c1e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f002 fc16 	bl	80064fe <I2C_WaitOnBTFFlagUntilTimeout>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00d      	beq.n	8003cf4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d107      	bne.n	8003cf0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e016      	b.n	8003d22 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	e000      	b.n	8003d22 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003d20:	2302      	movs	r3, #2
  }
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3718      	adds	r7, #24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	00100002 	.word	0x00100002
 8003d30:	ffff0000 	.word	0xffff0000

08003d34 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08c      	sub	sp, #48	; 0x30
 8003d38:	af02      	add	r7, sp, #8
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	4608      	mov	r0, r1
 8003d3e:	4611      	mov	r1, r2
 8003d40:	461a      	mov	r2, r3
 8003d42:	4603      	mov	r3, r0
 8003d44:	817b      	strh	r3, [r7, #10]
 8003d46:	460b      	mov	r3, r1
 8003d48:	813b      	strh	r3, [r7, #8]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d4e:	f7fe f9eb 	bl	8002128 <HAL_GetTick>
 8003d52:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	2b20      	cmp	r3, #32
 8003d5e:	f040 8208 	bne.w	8004172 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	2319      	movs	r3, #25
 8003d68:	2201      	movs	r2, #1
 8003d6a:	497b      	ldr	r1, [pc, #492]	; (8003f58 <HAL_I2C_Mem_Read+0x224>)
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f002 faaf 	bl	80062d0 <I2C_WaitOnFlagUntilTimeout>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003d78:	2302      	movs	r3, #2
 8003d7a:	e1fb      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <HAL_I2C_Mem_Read+0x56>
 8003d86:	2302      	movs	r3, #2
 8003d88:	e1f4      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d007      	beq.n	8003db0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 0201 	orr.w	r2, r2, #1
 8003dae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dbe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2222      	movs	r2, #34	; 0x22
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2240      	movs	r2, #64	; 0x40
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dda:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003de0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4a5b      	ldr	r2, [pc, #364]	; (8003f5c <HAL_I2C_Mem_Read+0x228>)
 8003df0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003df2:	88f8      	ldrh	r0, [r7, #6]
 8003df4:	893a      	ldrh	r2, [r7, #8]
 8003df6:	8979      	ldrh	r1, [r7, #10]
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfa:	9301      	str	r3, [sp, #4]
 8003dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	4603      	mov	r3, r0
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f001 ffc2 	bl	8005d8c <I2C_RequestMemoryRead>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e1b0      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d113      	bne.n	8003e42 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	623b      	str	r3, [r7, #32]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	623b      	str	r3, [r7, #32]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	699b      	ldr	r3, [r3, #24]
 8003e2c:	623b      	str	r3, [r7, #32]
 8003e2e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e3e:	601a      	str	r2, [r3, #0]
 8003e40:	e184      	b.n	800414c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d11b      	bne.n	8003e82 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61fb      	str	r3, [r7, #28]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	61fb      	str	r3, [r7, #28]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	61fb      	str	r3, [r7, #28]
 8003e6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	e164      	b.n	800414c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d11b      	bne.n	8003ec2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e98:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ea8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eaa:	2300      	movs	r3, #0
 8003eac:	61bb      	str	r3, [r7, #24]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	61bb      	str	r3, [r7, #24]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	699b      	ldr	r3, [r3, #24]
 8003ebc:	61bb      	str	r3, [r7, #24]
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	e144      	b.n	800414c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	617b      	str	r3, [r7, #20]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	699b      	ldr	r3, [r3, #24]
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003ed8:	e138      	b.n	800414c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ede:	2b03      	cmp	r3, #3
 8003ee0:	f200 80f1 	bhi.w	80040c6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d123      	bne.n	8003f34 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f002 fb77 	bl	80065e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e139      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	691a      	ldr	r2, [r3, #16]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	b29a      	uxth	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f32:	e10b      	b.n	800414c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d14e      	bne.n	8003fda <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f42:	2200      	movs	r2, #0
 8003f44:	4906      	ldr	r1, [pc, #24]	; (8003f60 <HAL_I2C_Mem_Read+0x22c>)
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f002 f9c2 	bl	80062d0 <I2C_WaitOnFlagUntilTimeout>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d008      	beq.n	8003f64 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e10e      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
 8003f56:	bf00      	nop
 8003f58:	00100002 	.word	0x00100002
 8003f5c:	ffff0000 	.word	0xffff0000
 8003f60:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	691a      	ldr	r2, [r3, #16]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7e:	b2d2      	uxtb	r2, r2
 8003f80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f86:	1c5a      	adds	r2, r3, #1
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f90:	3b01      	subs	r3, #1
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb0:	b2d2      	uxtb	r2, r2
 8003fb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb8:	1c5a      	adds	r2, r3, #1
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003fd8:	e0b8      	b.n	800414c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	4966      	ldr	r1, [pc, #408]	; (800417c <HAL_I2C_Mem_Read+0x448>)
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f002 f973 	bl	80062d0 <I2C_WaitOnFlagUntilTimeout>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d001      	beq.n	8003ff4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0bf      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004002:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	691a      	ldr	r2, [r3, #16]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800403c:	2200      	movs	r2, #0
 800403e:	494f      	ldr	r1, [pc, #316]	; (800417c <HAL_I2C_Mem_Read+0x448>)
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f002 f945 	bl	80062d0 <I2C_WaitOnFlagUntilTimeout>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e091      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800405e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	691a      	ldr	r2, [r3, #16]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	b2d2      	uxtb	r2, r2
 800406c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004072:	1c5a      	adds	r2, r3, #1
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800407c:	3b01      	subs	r3, #1
 800407e:	b29a      	uxth	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004088:	b29b      	uxth	r3, r3
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	691a      	ldr	r2, [r3, #16]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	1c5a      	adds	r2, r3, #1
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ae:	3b01      	subs	r3, #1
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	3b01      	subs	r3, #1
 80040be:	b29a      	uxth	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80040c4:	e042      	b.n	800414c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f002 fa8a 	bl	80065e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e04c      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	691a      	ldr	r2, [r3, #16]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e4:	b2d2      	uxtb	r2, r2
 80040e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ec:	1c5a      	adds	r2, r3, #1
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040f6:	3b01      	subs	r3, #1
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004102:	b29b      	uxth	r3, r3
 8004104:	3b01      	subs	r3, #1
 8004106:	b29a      	uxth	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	f003 0304 	and.w	r3, r3, #4
 8004116:	2b04      	cmp	r3, #4
 8004118:	d118      	bne.n	800414c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	691a      	ldr	r2, [r3, #16]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	b2d2      	uxtb	r2, r2
 8004126:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004136:	3b01      	subs	r3, #1
 8004138:	b29a      	uxth	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004142:	b29b      	uxth	r3, r3
 8004144:	3b01      	subs	r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004150:	2b00      	cmp	r3, #0
 8004152:	f47f aec2 	bne.w	8003eda <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2220      	movs	r2, #32
 800415a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800416e:	2300      	movs	r3, #0
 8004170:	e000      	b.n	8004174 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004172:	2302      	movs	r3, #2
  }
}
 8004174:	4618      	mov	r0, r3
 8004176:	3728      	adds	r7, #40	; 0x28
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	00010004 	.word	0x00010004

08004180 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b08c      	sub	sp, #48	; 0x30
 8004184:	af02      	add	r7, sp, #8
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	4608      	mov	r0, r1
 800418a:	4611      	mov	r1, r2
 800418c:	461a      	mov	r2, r3
 800418e:	4603      	mov	r3, r0
 8004190:	817b      	strh	r3, [r7, #10]
 8004192:	460b      	mov	r3, r1
 8004194:	813b      	strh	r3, [r7, #8]
 8004196:	4613      	mov	r3, r2
 8004198:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800419a:	f7fd ffc5 	bl	8002128 <HAL_GetTick>
 800419e:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b20      	cmp	r3, #32
 80041ae:	f040 8176 	bne.w	800449e <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80041b2:	4b95      	ldr	r3, [pc, #596]	; (8004408 <HAL_I2C_Mem_Read_DMA+0x288>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	08db      	lsrs	r3, r3, #3
 80041b8:	4a94      	ldr	r2, [pc, #592]	; (800440c <HAL_I2C_Mem_Read_DMA+0x28c>)
 80041ba:	fba2 2303 	umull	r2, r3, r2, r3
 80041be:	0a1a      	lsrs	r2, r3, #8
 80041c0:	4613      	mov	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4413      	add	r3, r2
 80041c6:	009a      	lsls	r2, r3, #2
 80041c8:	4413      	add	r3, r2
 80041ca:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	3b01      	subs	r3, #1
 80041d0:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d116      	bne.n	8004206 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2220      	movs	r2, #32
 80041e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f2:	f043 0220 	orr.w	r2, r3, #32
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e14c      	b.n	80044a0 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b02      	cmp	r3, #2
 8004212:	d0db      	beq.n	80041cc <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_I2C_Mem_Read_DMA+0xa2>
 800421e:	2302      	movs	r3, #2
 8004220:	e13e      	b.n	80044a0 <HAL_I2C_Mem_Read_DMA+0x320>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b01      	cmp	r3, #1
 8004236:	d007      	beq.n	8004248 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0201 	orr.w	r2, r2, #1
 8004246:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004256:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2222      	movs	r2, #34	; 0x22
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2240      	movs	r2, #64	; 0x40
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004272:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004278:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	4a62      	ldr	r2, [pc, #392]	; (8004410 <HAL_I2C_Mem_Read_DMA+0x290>)
 8004288:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800428a:	897a      	ldrh	r2, [r7, #10]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8004290:	893a      	ldrh	r2, [r7, #8]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004296:	88fa      	ldrh	r2, [r7, #6]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f000 80cc 	beq.w	8004444 <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d02d      	beq.n	8004310 <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b8:	4a56      	ldr	r2, [pc, #344]	; (8004414 <HAL_I2C_Mem_Read_DMA+0x294>)
 80042ba:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c0:	4a55      	ldr	r2, [pc, #340]	; (8004418 <HAL_I2C_Mem_Read_DMA+0x298>)
 80042c2:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c8:	2200      	movs	r2, #0
 80042ca:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d0:	2200      	movs	r2, #0
 80042d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d8:	2200      	movs	r2, #0
 80042da:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e0:	2200      	movs	r2, #0
 80042e2:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	3310      	adds	r3, #16
 80042ee:	4619      	mov	r1, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	461a      	mov	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042fa:	f7fe fe2b 	bl	8002f54 <HAL_DMA_Start_IT>
 80042fe:	4603      	mov	r3, r0
 8004300:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004304:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004308:	2b00      	cmp	r3, #0
 800430a:	f040 8087 	bne.w	800441c <HAL_I2C_Mem_Read_DMA+0x29c>
 800430e:	e013      	b.n	8004338 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004324:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e0b3      	b.n	80044a0 <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004338:	88f8      	ldrh	r0, [r7, #6]
 800433a:	893a      	ldrh	r2, [r7, #8]
 800433c:	8979      	ldrh	r1, [r7, #10]
 800433e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004340:	9301      	str	r3, [sp, #4]
 8004342:	2323      	movs	r3, #35	; 0x23
 8004344:	9300      	str	r3, [sp, #0]
 8004346:	4603      	mov	r3, r0
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f001 fd1f 	bl	8005d8c <I2C_RequestMemoryRead>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d023      	beq.n	800439c <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004358:	4618      	mov	r0, r3
 800435a:	f7fe fe53 	bl	8003004 <HAL_DMA_Abort_IT>
 800435e:	4603      	mov	r3, r0
 8004360:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004368:	2200      	movs	r2, #0
 800436a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800437a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0201 	bic.w	r2, r2, #1
 8004396:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e081      	b.n	80044a0 <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d108      	bne.n	80043b6 <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	e007      	b.n	80043c6 <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80043c4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043c6:	2300      	movs	r3, #0
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	61bb      	str	r3, [r7, #24]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	61bb      	str	r3, [r7, #24]
 80043da:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043f2:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004402:	605a      	str	r2, [r3, #4]
 8004404:	e049      	b.n	800449a <HAL_I2C_Mem_Read_DMA+0x31a>
 8004406:	bf00      	nop
 8004408:	20000010 	.word	0x20000010
 800440c:	14f8b589 	.word	0x14f8b589
 8004410:	ffff0000 	.word	0xffff0000
 8004414:	08005f5d 	.word	0x08005f5d
 8004418:	08006107 	.word	0x08006107
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2220      	movs	r2, #32
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004430:	f043 0210 	orr.w	r2, r3, #16
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e02d      	b.n	80044a0 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004444:	88f8      	ldrh	r0, [r7, #6]
 8004446:	893a      	ldrh	r2, [r7, #8]
 8004448:	8979      	ldrh	r1, [r7, #10]
 800444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444c:	9301      	str	r3, [sp, #4]
 800444e:	2323      	movs	r3, #35	; 0x23
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	4603      	mov	r3, r0
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f001 fc99 	bl	8005d8c <I2C_RequestMemoryRead>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e01d      	b.n	80044a0 <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004464:	2300      	movs	r3, #0
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	617b      	str	r3, [r7, #20]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	617b      	str	r3, [r7, #20]
 8004478:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004488:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2220      	movs	r2, #32
 800448e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 800449a:	2300      	movs	r3, #0
 800449c:	e000      	b.n	80044a0 <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 800449e:	2302      	movs	r3, #2
  }
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3728      	adds	r7, #40	; 0x28
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b088      	sub	sp, #32
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044c8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80044d2:	7bfb      	ldrb	r3, [r7, #15]
 80044d4:	2b10      	cmp	r3, #16
 80044d6:	d003      	beq.n	80044e0 <HAL_I2C_EV_IRQHandler+0x38>
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
 80044da:	2b40      	cmp	r3, #64	; 0x40
 80044dc:	f040 80c1 	bne.w	8004662 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10d      	bne.n	8004516 <HAL_I2C_EV_IRQHandler+0x6e>
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004500:	d003      	beq.n	800450a <HAL_I2C_EV_IRQHandler+0x62>
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004508:	d101      	bne.n	800450e <HAL_I2C_EV_IRQHandler+0x66>
 800450a:	2301      	movs	r3, #1
 800450c:	e000      	b.n	8004510 <HAL_I2C_EV_IRQHandler+0x68>
 800450e:	2300      	movs	r3, #0
 8004510:	2b01      	cmp	r3, #1
 8004512:	f000 8132 	beq.w	800477a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00c      	beq.n	800453a <HAL_I2C_EV_IRQHandler+0x92>
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	0a5b      	lsrs	r3, r3, #9
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	d006      	beq.n	800453a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f002 f8de 	bl	80066ee <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 fd79 	bl	800502a <I2C_Master_SB>
 8004538:	e092      	b.n	8004660 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	08db      	lsrs	r3, r3, #3
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d009      	beq.n	800455a <HAL_I2C_EV_IRQHandler+0xb2>
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	0a5b      	lsrs	r3, r3, #9
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 fdef 	bl	8005136 <I2C_Master_ADD10>
 8004558:	e082      	b.n	8004660 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	085b      	lsrs	r3, r3, #1
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b00      	cmp	r3, #0
 8004564:	d009      	beq.n	800457a <HAL_I2C_EV_IRQHandler+0xd2>
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	0a5b      	lsrs	r3, r3, #9
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 fe09 	bl	800518a <I2C_Master_ADDR>
 8004578:	e072      	b.n	8004660 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	089b      	lsrs	r3, r3, #2
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	2b00      	cmp	r3, #0
 8004584:	d03b      	beq.n	80045fe <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004590:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004594:	f000 80f3 	beq.w	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	09db      	lsrs	r3, r3, #7
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00f      	beq.n	80045c4 <HAL_I2C_EV_IRQHandler+0x11c>
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	0a9b      	lsrs	r3, r3, #10
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d009      	beq.n	80045c4 <HAL_I2C_EV_IRQHandler+0x11c>
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	089b      	lsrs	r3, r3, #2
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d103      	bne.n	80045c4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 f9e9 	bl	8004994 <I2C_MasterTransmit_TXE>
 80045c2:	e04d      	b.n	8004660 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	089b      	lsrs	r3, r3, #2
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f000 80d6 	beq.w	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	0a5b      	lsrs	r3, r3, #9
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 80cf 	beq.w	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80045e0:	7bbb      	ldrb	r3, [r7, #14]
 80045e2:	2b21      	cmp	r3, #33	; 0x21
 80045e4:	d103      	bne.n	80045ee <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fa70 	bl	8004acc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045ec:	e0c7      	b.n	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80045ee:	7bfb      	ldrb	r3, [r7, #15]
 80045f0:	2b40      	cmp	r3, #64	; 0x40
 80045f2:	f040 80c4 	bne.w	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fade 	bl	8004bb8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045fc:	e0bf      	b.n	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004608:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800460c:	f000 80b7 	beq.w	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	099b      	lsrs	r3, r3, #6
 8004614:	f003 0301 	and.w	r3, r3, #1
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00f      	beq.n	800463c <HAL_I2C_EV_IRQHandler+0x194>
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	0a9b      	lsrs	r3, r3, #10
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b00      	cmp	r3, #0
 8004626:	d009      	beq.n	800463c <HAL_I2C_EV_IRQHandler+0x194>
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	089b      	lsrs	r3, r3, #2
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d103      	bne.n	800463c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 fb53 	bl	8004ce0 <I2C_MasterReceive_RXNE>
 800463a:	e011      	b.n	8004660 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	089b      	lsrs	r3, r3, #2
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 809a 	beq.w	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	0a5b      	lsrs	r3, r3, #9
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	f000 8093 	beq.w	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 fbfc 	bl	8004e56 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800465e:	e08e      	b.n	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004660:	e08d      	b.n	800477e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004666:	2b00      	cmp	r3, #0
 8004668:	d004      	beq.n	8004674 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	61fb      	str	r3, [r7, #28]
 8004672:	e007      	b.n	8004684 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	085b      	lsrs	r3, r3, #1
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d012      	beq.n	80046b6 <HAL_I2C_EV_IRQHandler+0x20e>
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	0a5b      	lsrs	r3, r3, #9
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00c      	beq.n	80046b6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d003      	beq.n	80046ac <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80046ac:	69b9      	ldr	r1, [r7, #24]
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 ffba 	bl	8005628 <I2C_Slave_ADDR>
 80046b4:	e066      	b.n	8004784 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	091b      	lsrs	r3, r3, #4
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d009      	beq.n	80046d6 <HAL_I2C_EV_IRQHandler+0x22e>
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	0a5b      	lsrs	r3, r3, #9
 80046c6:	f003 0301 	and.w	r3, r3, #1
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 fff4 	bl	80056bc <I2C_Slave_STOPF>
 80046d4:	e056      	b.n	8004784 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80046d6:	7bbb      	ldrb	r3, [r7, #14]
 80046d8:	2b21      	cmp	r3, #33	; 0x21
 80046da:	d002      	beq.n	80046e2 <HAL_I2C_EV_IRQHandler+0x23a>
 80046dc:	7bbb      	ldrb	r3, [r7, #14]
 80046de:	2b29      	cmp	r3, #41	; 0x29
 80046e0:	d125      	bne.n	800472e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	09db      	lsrs	r3, r3, #7
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00f      	beq.n	800470e <HAL_I2C_EV_IRQHandler+0x266>
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	0a9b      	lsrs	r3, r3, #10
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d009      	beq.n	800470e <HAL_I2C_EV_IRQHandler+0x266>
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	089b      	lsrs	r3, r3, #2
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d103      	bne.n	800470e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fed0 	bl	80054ac <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800470c:	e039      	b.n	8004782 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	089b      	lsrs	r3, r3, #2
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d033      	beq.n	8004782 <HAL_I2C_EV_IRQHandler+0x2da>
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	0a5b      	lsrs	r3, r3, #9
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d02d      	beq.n	8004782 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fefd 	bl	8005526 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800472c:	e029      	b.n	8004782 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	099b      	lsrs	r3, r3, #6
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00f      	beq.n	800475a <HAL_I2C_EV_IRQHandler+0x2b2>
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	0a9b      	lsrs	r3, r3, #10
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d009      	beq.n	800475a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	089b      	lsrs	r3, r3, #2
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b00      	cmp	r3, #0
 8004750:	d103      	bne.n	800475a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 ff08 	bl	8005568 <I2C_SlaveReceive_RXNE>
 8004758:	e014      	b.n	8004784 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	089b      	lsrs	r3, r3, #2
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00e      	beq.n	8004784 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	0a5b      	lsrs	r3, r3, #9
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d008      	beq.n	8004784 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 ff36 	bl	80055e4 <I2C_SlaveReceive_BTF>
 8004778:	e004      	b.n	8004784 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800477a:	bf00      	nop
 800477c:	e002      	b.n	8004784 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800477e:	bf00      	nop
 8004780:	e000      	b.n	8004784 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004782:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004784:	3720      	adds	r7, #32
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b08a      	sub	sp, #40	; 0x28
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	695b      	ldr	r3, [r3, #20]
 8004798:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80047a2:	2300      	movs	r3, #0
 80047a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047ac:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	0a1b      	lsrs	r3, r3, #8
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00e      	beq.n	80047d8 <HAL_I2C_ER_IRQHandler+0x4e>
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	0a1b      	lsrs	r3, r3, #8
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d008      	beq.n	80047d8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80047c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c8:	f043 0301 	orr.w	r3, r3, #1
 80047cc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80047d6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	0a5b      	lsrs	r3, r3, #9
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00e      	beq.n	8004802 <HAL_I2C_ER_IRQHandler+0x78>
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	0a1b      	lsrs	r3, r3, #8
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d008      	beq.n	8004802 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	f043 0302 	orr.w	r3, r3, #2
 80047f6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004800:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004802:	6a3b      	ldr	r3, [r7, #32]
 8004804:	0a9b      	lsrs	r3, r3, #10
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d03f      	beq.n	800488e <HAL_I2C_ER_IRQHandler+0x104>
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	0a1b      	lsrs	r3, r3, #8
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	d039      	beq.n	800488e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800481a:	7efb      	ldrb	r3, [r7, #27]
 800481c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004822:	b29b      	uxth	r3, r3
 8004824:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800482c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004832:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004834:	7ebb      	ldrb	r3, [r7, #26]
 8004836:	2b20      	cmp	r3, #32
 8004838:	d112      	bne.n	8004860 <HAL_I2C_ER_IRQHandler+0xd6>
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10f      	bne.n	8004860 <HAL_I2C_ER_IRQHandler+0xd6>
 8004840:	7cfb      	ldrb	r3, [r7, #19]
 8004842:	2b21      	cmp	r3, #33	; 0x21
 8004844:	d008      	beq.n	8004858 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004846:	7cfb      	ldrb	r3, [r7, #19]
 8004848:	2b29      	cmp	r3, #41	; 0x29
 800484a:	d005      	beq.n	8004858 <HAL_I2C_ER_IRQHandler+0xce>
 800484c:	7cfb      	ldrb	r3, [r7, #19]
 800484e:	2b28      	cmp	r3, #40	; 0x28
 8004850:	d106      	bne.n	8004860 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2b21      	cmp	r3, #33	; 0x21
 8004856:	d103      	bne.n	8004860 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f001 f85f 	bl	800591c <I2C_Slave_AF>
 800485e:	e016      	b.n	800488e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004868:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	f043 0304 	orr.w	r3, r3, #4
 8004870:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004872:	7efb      	ldrb	r3, [r7, #27]
 8004874:	2b10      	cmp	r3, #16
 8004876:	d002      	beq.n	800487e <HAL_I2C_ER_IRQHandler+0xf4>
 8004878:	7efb      	ldrb	r3, [r7, #27]
 800487a:	2b40      	cmp	r3, #64	; 0x40
 800487c:	d107      	bne.n	800488e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800488c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800488e:	6a3b      	ldr	r3, [r7, #32]
 8004890:	0adb      	lsrs	r3, r3, #11
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00e      	beq.n	80048b8 <HAL_I2C_ER_IRQHandler+0x12e>
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	0a1b      	lsrs	r3, r3, #8
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d008      	beq.n	80048b8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80048a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a8:	f043 0308 	orr.w	r3, r3, #8
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80048b6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80048b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d008      	beq.n	80048d0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c4:	431a      	orrs	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f001 f896 	bl	80059fc <I2C_ITError>
  }
}
 80048d0:	bf00      	nop
 80048d2:	3728      	adds	r7, #40	; 0x28
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800491c:	bf00      	nop
 800491e:	370c      	adds	r7, #12
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	460b      	mov	r3, r1
 8004932:	70fb      	strb	r3, [r7, #3]
 8004934:	4613      	mov	r3, r2
 8004936:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049a2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049aa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d150      	bne.n	8004a5c <I2C_MasterTransmit_TXE+0xc8>
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	2b21      	cmp	r3, #33	; 0x21
 80049be:	d14d      	bne.n	8004a5c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	2b08      	cmp	r3, #8
 80049c4:	d01d      	beq.n	8004a02 <I2C_MasterTransmit_TXE+0x6e>
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b20      	cmp	r3, #32
 80049ca:	d01a      	beq.n	8004a02 <I2C_MasterTransmit_TXE+0x6e>
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80049d2:	d016      	beq.n	8004a02 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80049e2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2211      	movs	r2, #17
 80049e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2220      	movs	r2, #32
 80049f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7ff ff6c 	bl	80048d8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a00:	e060      	b.n	8004ac4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a10:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a20:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b40      	cmp	r3, #64	; 0x40
 8004a3a:	d107      	bne.n	8004a4c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f7ff ff87 	bl	8004958 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a4a:	e03b      	b.n	8004ac4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f7ff ff3f 	bl	80048d8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a5a:	e033      	b.n	8004ac4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
 8004a5e:	2b21      	cmp	r3, #33	; 0x21
 8004a60:	d005      	beq.n	8004a6e <I2C_MasterTransmit_TXE+0xda>
 8004a62:	7bbb      	ldrb	r3, [r7, #14]
 8004a64:	2b40      	cmp	r3, #64	; 0x40
 8004a66:	d12d      	bne.n	8004ac4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004a68:	7bfb      	ldrb	r3, [r7, #15]
 8004a6a:	2b22      	cmp	r3, #34	; 0x22
 8004a6c:	d12a      	bne.n	8004ac4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d108      	bne.n	8004a8a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685a      	ldr	r2, [r3, #4]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a86:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004a88:	e01c      	b.n	8004ac4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b40      	cmp	r3, #64	; 0x40
 8004a94:	d103      	bne.n	8004a9e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f88e 	bl	8004bb8 <I2C_MemoryTransmit_TXE_BTF>
}
 8004a9c:	e012      	b.n	8004ac4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	781a      	ldrb	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aae:	1c5a      	adds	r2, r3, #1
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	3b01      	subs	r3, #1
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004ac2:	e7ff      	b.n	8004ac4 <I2C_MasterTransmit_TXE+0x130>
 8004ac4:	bf00      	nop
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b21      	cmp	r3, #33	; 0x21
 8004ae4:	d164      	bne.n	8004bb0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d012      	beq.n	8004b16 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af4:	781a      	ldrb	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	1c5a      	adds	r2, r3, #1
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004b14:	e04c      	b.n	8004bb0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d01d      	beq.n	8004b58 <I2C_MasterTransmit_BTF+0x8c>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2b20      	cmp	r3, #32
 8004b20:	d01a      	beq.n	8004b58 <I2C_MasterTransmit_BTF+0x8c>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b28:	d016      	beq.n	8004b58 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b38:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2211      	movs	r2, #17
 8004b3e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff fec1 	bl	80048d8 <HAL_I2C_MasterTxCpltCallback>
}
 8004b56:	e02b      	b.n	8004bb0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b66:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b76:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2220      	movs	r2, #32
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b40      	cmp	r3, #64	; 0x40
 8004b90:	d107      	bne.n	8004ba2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f7ff fedc 	bl	8004958 <HAL_I2C_MemTxCpltCallback>
}
 8004ba0:	e006      	b.n	8004bb0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7ff fe94 	bl	80048d8 <HAL_I2C_MasterTxCpltCallback>
}
 8004bb0:	bf00      	nop
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bc6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d11d      	bne.n	8004c0c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d10b      	bne.n	8004bf0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bdc:	b2da      	uxtb	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004be8:	1c9a      	adds	r2, r3, #2
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004bee:	e073      	b.n	8004cd8 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	121b      	asrs	r3, r3, #8
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c04:	1c5a      	adds	r2, r3, #1
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004c0a:	e065      	b.n	8004cd8 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d10b      	bne.n	8004c2c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c18:	b2da      	uxtb	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c24:	1c5a      	adds	r2, r3, #1
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004c2a:	e055      	b.n	8004cd8 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d151      	bne.n	8004cd8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
 8004c36:	2b22      	cmp	r3, #34	; 0x22
 8004c38:	d10d      	bne.n	8004c56 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c48:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004c54:	e040      	b.n	8004cd8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d015      	beq.n	8004c8c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004c60:	7bfb      	ldrb	r3, [r7, #15]
 8004c62:	2b21      	cmp	r3, #33	; 0x21
 8004c64:	d112      	bne.n	8004c8c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6a:	781a      	ldrb	r2, [r3, #0]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	1c5a      	adds	r2, r3, #1
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	3b01      	subs	r3, #1
 8004c84:	b29a      	uxth	r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004c8a:	e025      	b.n	8004cd8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d120      	bne.n	8004cd8 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	2b21      	cmp	r3, #33	; 0x21
 8004c9a:	d11d      	bne.n	8004cd8 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004caa:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cba:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7ff fe40 	bl	8004958 <HAL_I2C_MemTxCpltCallback>
}
 8004cd8:	bf00      	nop
 8004cda:	3710      	adds	r7, #16
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	2b22      	cmp	r3, #34	; 0x22
 8004cf2:	f040 80ac 	bne.w	8004e4e <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b03      	cmp	r3, #3
 8004d02:	d921      	bls.n	8004d48 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	691a      	ldr	r2, [r3, #16]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d16:	1c5a      	adds	r2, r3, #1
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	3b01      	subs	r3, #1
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	2b03      	cmp	r3, #3
 8004d32:	f040 808c 	bne.w	8004e4e <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685a      	ldr	r2, [r3, #4]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d44:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004d46:	e082      	b.n	8004e4e <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d075      	beq.n	8004e3c <I2C_MasterReceive_RXNE+0x15c>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d002      	beq.n	8004d5c <I2C_MasterReceive_RXNE+0x7c>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d16f      	bne.n	8004e3c <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f001 fc0f 	bl	8006580 <I2C_WaitOnSTOPRequestThroughIT>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d142      	bne.n	8004dee <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d76:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	685a      	ldr	r2, [r3, #4]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d86:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	691a      	ldr	r2, [r3, #16]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9a:	1c5a      	adds	r2, r3, #1
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	3b01      	subs	r3, #1
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2220      	movs	r2, #32
 8004db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b40      	cmp	r3, #64	; 0x40
 8004dc0:	d10a      	bne.n	8004dd8 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f7fc fe49 	bl	8001a68 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004dd6:	e03a      	b.n	8004e4e <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2212      	movs	r2, #18
 8004de4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f7ff fd80 	bl	80048ec <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004dec:	e02f      	b.n	8004e4e <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004dfc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	691a      	ldr	r2, [r3, #16]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e08:	b2d2      	uxtb	r2, r2
 8004e0a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e10:	1c5a      	adds	r2, r3, #1
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2220      	movs	r2, #32
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f7ff fd99 	bl	800496c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004e3a:	e008      	b.n	8004e4e <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e4a:	605a      	str	r2, [r3, #4]
}
 8004e4c:	e7ff      	b.n	8004e4e <I2C_MasterReceive_RXNE+0x16e>
 8004e4e:	bf00      	nop
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b084      	sub	sp, #16
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e62:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d11b      	bne.n	8004ea6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e7c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	691a      	ldr	r2, [r3, #16]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e88:	b2d2      	uxtb	r2, r2
 8004e8a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e90:	1c5a      	adds	r2, r3, #1
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	b29a      	uxth	r2, r3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004ea4:	e0bd      	b.n	8005022 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	2b03      	cmp	r3, #3
 8004eae:	d129      	bne.n	8004f04 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ebe:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d00a      	beq.n	8004edc <I2C_MasterReceive_BTF+0x86>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d007      	beq.n	8004edc <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eda:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691a      	ldr	r2, [r3, #16]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	b2d2      	uxtb	r2, r2
 8004ee8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	1c5a      	adds	r2, r3, #1
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	3b01      	subs	r3, #1
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004f02:	e08e      	b.n	8005022 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d176      	bne.n	8004ffc <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d002      	beq.n	8004f1a <I2C_MasterReceive_BTF+0xc4>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2b10      	cmp	r3, #16
 8004f18:	d108      	bne.n	8004f2c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	e019      	b.n	8004f60 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	d002      	beq.n	8004f38 <I2C_MasterReceive_BTF+0xe2>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d108      	bne.n	8004f4a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f46:	601a      	str	r2, [r3, #0]
 8004f48:	e00a      	b.n	8004f60 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2b10      	cmp	r3, #16
 8004f4e:	d007      	beq.n	8004f60 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f5e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	691a      	ldr	r2, [r3, #16]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6a:	b2d2      	uxtb	r2, r2
 8004f6c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	1c5a      	adds	r2, r3, #1
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	691a      	ldr	r2, [r3, #16]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f90:	b2d2      	uxtb	r2, r2
 8004f92:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004fba:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	2b40      	cmp	r3, #64	; 0x40
 8004fce:	d10a      	bne.n	8004fe6 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f7fc fd42 	bl	8001a68 <HAL_I2C_MemRxCpltCallback>
}
 8004fe4:	e01d      	b.n	8005022 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2212      	movs	r2, #18
 8004ff2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f7ff fc79 	bl	80048ec <HAL_I2C_MasterRxCpltCallback>
}
 8004ffa:	e012      	b.n	8005022 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	691a      	ldr	r2, [r3, #16]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005006:	b2d2      	uxtb	r2, r2
 8005008:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500e:	1c5a      	adds	r2, r3, #1
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005022:	bf00      	nop
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b40      	cmp	r3, #64	; 0x40
 800503c:	d117      	bne.n	800506e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005042:	2b00      	cmp	r3, #0
 8005044:	d109      	bne.n	800505a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504a:	b2db      	uxtb	r3, r3
 800504c:	461a      	mov	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005056:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005058:	e067      	b.n	800512a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505e:	b2db      	uxtb	r3, r3
 8005060:	f043 0301 	orr.w	r3, r3, #1
 8005064:	b2da      	uxtb	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	611a      	str	r2, [r3, #16]
}
 800506c:	e05d      	b.n	800512a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005076:	d133      	bne.n	80050e0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800507e:	b2db      	uxtb	r3, r3
 8005080:	2b21      	cmp	r3, #33	; 0x21
 8005082:	d109      	bne.n	8005098 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005088:	b2db      	uxtb	r3, r3
 800508a:	461a      	mov	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005094:	611a      	str	r2, [r3, #16]
 8005096:	e008      	b.n	80050aa <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509c:	b2db      	uxtb	r3, r3
 800509e:	f043 0301 	orr.w	r3, r3, #1
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d004      	beq.n	80050bc <I2C_Master_SB+0x92>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d108      	bne.n	80050ce <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d032      	beq.n	800512a <I2C_Master_SB+0x100>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d02d      	beq.n	800512a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050dc:	605a      	str	r2, [r3, #4]
}
 80050de:	e024      	b.n	800512a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d10e      	bne.n	8005106 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	11db      	asrs	r3, r3, #7
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	f003 0306 	and.w	r3, r3, #6
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	f063 030f 	orn	r3, r3, #15
 80050fc:	b2da      	uxtb	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	611a      	str	r2, [r3, #16]
}
 8005104:	e011      	b.n	800512a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800510a:	2b01      	cmp	r3, #1
 800510c:	d10d      	bne.n	800512a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005112:	b29b      	uxth	r3, r3
 8005114:	11db      	asrs	r3, r3, #7
 8005116:	b2db      	uxtb	r3, r3
 8005118:	f003 0306 	and.w	r3, r3, #6
 800511c:	b2db      	uxtb	r3, r3
 800511e:	f063 030e 	orn	r3, r3, #14
 8005122:	b2da      	uxtb	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	611a      	str	r2, [r3, #16]
}
 800512a:	bf00      	nop
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005136:	b480      	push	{r7}
 8005138:	b083      	sub	sp, #12
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005142:	b2da      	uxtb	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800514e:	2b00      	cmp	r3, #0
 8005150:	d004      	beq.n	800515c <I2C_Master_ADD10+0x26>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005158:	2b00      	cmp	r3, #0
 800515a:	d108      	bne.n	800516e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00c      	beq.n	800517e <I2C_Master_ADD10+0x48>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516a:	2b00      	cmp	r3, #0
 800516c:	d007      	beq.n	800517e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800517c:	605a      	str	r2, [r3, #4]
  }
}
 800517e:	bf00      	nop
 8005180:	370c      	adds	r7, #12
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800518a:	b480      	push	{r7}
 800518c:	b091      	sub	sp, #68	; 0x44
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005198:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b22      	cmp	r3, #34	; 0x22
 80051b2:	f040 8169 	bne.w	8005488 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10f      	bne.n	80051de <I2C_Master_ADDR+0x54>
 80051be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80051c2:	2b40      	cmp	r3, #64	; 0x40
 80051c4:	d10b      	bne.n	80051de <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051c6:	2300      	movs	r3, #0
 80051c8:	633b      	str	r3, [r7, #48]	; 0x30
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	633b      	str	r3, [r7, #48]	; 0x30
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	633b      	str	r3, [r7, #48]	; 0x30
 80051da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051dc:	e160      	b.n	80054a0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d11d      	bne.n	8005222 <I2C_Master_ADDR+0x98>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80051ee:	d118      	bne.n	8005222 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051f0:	2300      	movs	r3, #0
 80051f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005204:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005214:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	651a      	str	r2, [r3, #80]	; 0x50
 8005220:	e13e      	b.n	80054a0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005226:	b29b      	uxth	r3, r3
 8005228:	2b00      	cmp	r3, #0
 800522a:	d113      	bne.n	8005254 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800522c:	2300      	movs	r3, #0
 800522e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	695b      	ldr	r3, [r3, #20]
 8005236:	62bb      	str	r3, [r7, #40]	; 0x28
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005240:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	e115      	b.n	8005480 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005258:	b29b      	uxth	r3, r3
 800525a:	2b01      	cmp	r3, #1
 800525c:	f040 808a 	bne.w	8005374 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005262:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005266:	d137      	bne.n	80052d8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005276:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005282:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005286:	d113      	bne.n	80052b0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005296:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005298:	2300      	movs	r3, #0
 800529a:	627b      	str	r3, [r7, #36]	; 0x24
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	627b      	str	r3, [r7, #36]	; 0x24
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	627b      	str	r3, [r7, #36]	; 0x24
 80052ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ae:	e0e7      	b.n	8005480 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052b0:	2300      	movs	r3, #0
 80052b2:	623b      	str	r3, [r7, #32]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	623b      	str	r3, [r7, #32]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	623b      	str	r3, [r7, #32]
 80052c4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	e0d3      	b.n	8005480 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80052d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052da:	2b08      	cmp	r3, #8
 80052dc:	d02e      	beq.n	800533c <I2C_Master_ADDR+0x1b2>
 80052de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e0:	2b20      	cmp	r3, #32
 80052e2:	d02b      	beq.n	800533c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80052e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e6:	2b12      	cmp	r3, #18
 80052e8:	d102      	bne.n	80052f0 <I2C_Master_ADDR+0x166>
 80052ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d125      	bne.n	800533c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80052f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f2:	2b04      	cmp	r3, #4
 80052f4:	d00e      	beq.n	8005314 <I2C_Master_ADDR+0x18a>
 80052f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d00b      	beq.n	8005314 <I2C_Master_ADDR+0x18a>
 80052fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fe:	2b10      	cmp	r3, #16
 8005300:	d008      	beq.n	8005314 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	e007      	b.n	8005324 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005322:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005324:	2300      	movs	r3, #0
 8005326:	61fb      	str	r3, [r7, #28]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	61fb      	str	r3, [r7, #28]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	61fb      	str	r3, [r7, #28]
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	e0a1      	b.n	8005480 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800534a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800534c:	2300      	movs	r3, #0
 800534e:	61bb      	str	r3, [r7, #24]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	695b      	ldr	r3, [r3, #20]
 8005356:	61bb      	str	r3, [r7, #24]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	61bb      	str	r3, [r7, #24]
 8005360:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005370:	601a      	str	r2, [r3, #0]
 8005372:	e085      	b.n	8005480 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005378:	b29b      	uxth	r3, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d14d      	bne.n	800541a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800537e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005380:	2b04      	cmp	r3, #4
 8005382:	d016      	beq.n	80053b2 <I2C_Master_ADDR+0x228>
 8005384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005386:	2b02      	cmp	r3, #2
 8005388:	d013      	beq.n	80053b2 <I2C_Master_ADDR+0x228>
 800538a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800538c:	2b10      	cmp	r3, #16
 800538e:	d010      	beq.n	80053b2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800539e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053ae:	601a      	str	r2, [r3, #0]
 80053b0:	e007      	b.n	80053c2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053c0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053d0:	d117      	bne.n	8005402 <I2C_Master_ADDR+0x278>
 80053d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053d8:	d00b      	beq.n	80053f2 <I2C_Master_ADDR+0x268>
 80053da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d008      	beq.n	80053f2 <I2C_Master_ADDR+0x268>
 80053e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d005      	beq.n	80053f2 <I2C_Master_ADDR+0x268>
 80053e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e8:	2b10      	cmp	r3, #16
 80053ea:	d002      	beq.n	80053f2 <I2C_Master_ADDR+0x268>
 80053ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053ee:	2b20      	cmp	r3, #32
 80053f0:	d107      	bne.n	8005402 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005400:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	695b      	ldr	r3, [r3, #20]
 800540c:	617b      	str	r3, [r7, #20]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	617b      	str	r3, [r7, #20]
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	e032      	b.n	8005480 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005428:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005434:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005438:	d117      	bne.n	800546a <I2C_Master_ADDR+0x2e0>
 800543a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800543c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005440:	d00b      	beq.n	800545a <I2C_Master_ADDR+0x2d0>
 8005442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005444:	2b01      	cmp	r3, #1
 8005446:	d008      	beq.n	800545a <I2C_Master_ADDR+0x2d0>
 8005448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800544a:	2b08      	cmp	r3, #8
 800544c:	d005      	beq.n	800545a <I2C_Master_ADDR+0x2d0>
 800544e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005450:	2b10      	cmp	r3, #16
 8005452:	d002      	beq.n	800545a <I2C_Master_ADDR+0x2d0>
 8005454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005456:	2b20      	cmp	r3, #32
 8005458:	d107      	bne.n	800546a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005468:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800546a:	2300      	movs	r3, #0
 800546c:	613b      	str	r3, [r7, #16]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	613b      	str	r3, [r7, #16]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	613b      	str	r3, [r7, #16]
 800547e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005486:	e00b      	b.n	80054a0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005488:	2300      	movs	r3, #0
 800548a:	60fb      	str	r3, [r7, #12]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	60fb      	str	r3, [r7, #12]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	60fb      	str	r3, [r7, #12]
 800549c:	68fb      	ldr	r3, [r7, #12]
}
 800549e:	e7ff      	b.n	80054a0 <I2C_Master_ADDR+0x316>
 80054a0:	bf00      	nop
 80054a2:	3744      	adds	r7, #68	; 0x44
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ba:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d02b      	beq.n	800551e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ca:	781a      	ldrb	r2, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d6:	1c5a      	adds	r2, r3, #1
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d114      	bne.n	800551e <I2C_SlaveTransmit_TXE+0x72>
 80054f4:	7bfb      	ldrb	r3, [r7, #15]
 80054f6:	2b29      	cmp	r3, #41	; 0x29
 80054f8:	d111      	bne.n	800551e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005508:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2221      	movs	r2, #33	; 0x21
 800550e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2228      	movs	r2, #40	; 0x28
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7ff f9f1 	bl	8004900 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800551e:	bf00      	nop
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005526:	b480      	push	{r7}
 8005528:	b083      	sub	sp, #12
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005532:	b29b      	uxth	r3, r3
 8005534:	2b00      	cmp	r3, #0
 8005536:	d011      	beq.n	800555c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553c:	781a      	ldrb	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	1c5a      	adds	r2, r3, #1
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005552:	b29b      	uxth	r3, r3
 8005554:	3b01      	subs	r3, #1
 8005556:	b29a      	uxth	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005576:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800557c:	b29b      	uxth	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d02c      	beq.n	80055dc <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	691a      	ldr	r2, [r3, #16]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	b2d2      	uxtb	r2, r2
 800558e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005594:	1c5a      	adds	r2, r3, #1
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559e:	b29b      	uxth	r3, r3
 80055a0:	3b01      	subs	r3, #1
 80055a2:	b29a      	uxth	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d114      	bne.n	80055dc <I2C_SlaveReceive_RXNE+0x74>
 80055b2:	7bfb      	ldrb	r3, [r7, #15]
 80055b4:	2b2a      	cmp	r3, #42	; 0x2a
 80055b6:	d111      	bne.n	80055dc <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055c6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2222      	movs	r2, #34	; 0x22
 80055cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2228      	movs	r2, #40	; 0x28
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff f99c 	bl	8004914 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80055dc:	bf00      	nop
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d012      	beq.n	800561c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	691a      	ldr	r2, [r3, #16]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	1c5a      	adds	r2, r3, #1
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005612:	b29b      	uxth	r3, r3
 8005614:	3b01      	subs	r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800561c:	bf00      	nop
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005632:	2300      	movs	r3, #0
 8005634:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800563c:	b2db      	uxtb	r3, r3
 800563e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005642:	2b28      	cmp	r3, #40	; 0x28
 8005644:	d127      	bne.n	8005696 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005654:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	089b      	lsrs	r3, r3, #2
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005662:	2301      	movs	r3, #1
 8005664:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	09db      	lsrs	r3, r3, #7
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	2b00      	cmp	r3, #0
 8005670:	d103      	bne.n	800567a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	81bb      	strh	r3, [r7, #12]
 8005678:	e002      	b.n	8005680 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005688:	89ba      	ldrh	r2, [r7, #12]
 800568a:	7bfb      	ldrb	r3, [r7, #15]
 800568c:	4619      	mov	r1, r3
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7ff f94a 	bl	8004928 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005694:	e00e      	b.n	80056b4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005696:	2300      	movs	r3, #0
 8005698:	60bb      	str	r3, [r7, #8]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	695b      	ldr	r3, [r3, #20]
 80056a0:	60bb      	str	r3, [r7, #8]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	60bb      	str	r3, [r7, #8]
 80056aa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80056b4:	bf00      	nop
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ca:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056da:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80056dc:	2300      	movs	r3, #0
 80056de:	60bb      	str	r3, [r7, #8]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	60bb      	str	r3, [r7, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0201 	orr.w	r2, r2, #1
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005708:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005718:	d172      	bne.n	8005800 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800571a:	7bfb      	ldrb	r3, [r7, #15]
 800571c:	2b22      	cmp	r3, #34	; 0x22
 800571e:	d002      	beq.n	8005726 <I2C_Slave_STOPF+0x6a>
 8005720:	7bfb      	ldrb	r3, [r7, #15]
 8005722:	2b2a      	cmp	r3, #42	; 0x2a
 8005724:	d135      	bne.n	8005792 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	b29a      	uxth	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005738:	b29b      	uxth	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d005      	beq.n	800574a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	f043 0204 	orr.w	r2, r3, #4
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005758:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575e:	4618      	mov	r0, r3
 8005760:	f7fd fdfc 	bl	800335c <HAL_DMA_GetState>
 8005764:	4603      	mov	r3, r0
 8005766:	2b01      	cmp	r3, #1
 8005768:	d049      	beq.n	80057fe <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576e:	4a69      	ldr	r2, [pc, #420]	; (8005914 <I2C_Slave_STOPF+0x258>)
 8005770:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005776:	4618      	mov	r0, r3
 8005778:	f7fd fc44 	bl	8003004 <HAL_DMA_Abort_IT>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d03d      	beq.n	80057fe <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005786:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800578c:	4610      	mov	r0, r2
 800578e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005790:	e035      	b.n	80057fe <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	b29a      	uxth	r2, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d005      	beq.n	80057b6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ae:	f043 0204 	orr.w	r2, r3, #4
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7fd fdc6 	bl	800335c <HAL_DMA_GetState>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d014      	beq.n	8005800 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057da:	4a4e      	ldr	r2, [pc, #312]	; (8005914 <I2C_Slave_STOPF+0x258>)
 80057dc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fd fc0e 	bl	8003004 <HAL_DMA_Abort_IT>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d008      	beq.n	8005800 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80057f8:	4610      	mov	r0, r2
 80057fa:	4798      	blx	r3
 80057fc:	e000      	b.n	8005800 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057fe:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d03e      	beq.n	8005888 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	f003 0304 	and.w	r3, r3, #4
 8005814:	2b04      	cmp	r3, #4
 8005816:	d112      	bne.n	800583e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	691a      	ldr	r2, [r3, #16]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582a:	1c5a      	adds	r2, r3, #1
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005834:	b29b      	uxth	r3, r3
 8005836:	3b01      	subs	r3, #1
 8005838:	b29a      	uxth	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005848:	2b40      	cmp	r3, #64	; 0x40
 800584a:	d112      	bne.n	8005872 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	691a      	ldr	r2, [r3, #16]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005856:	b2d2      	uxtb	r2, r2
 8005858:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585e:	1c5a      	adds	r2, r3, #1
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005876:	b29b      	uxth	r3, r3
 8005878:	2b00      	cmp	r3, #0
 800587a:	d005      	beq.n	8005888 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005880:	f043 0204 	orr.w	r2, r3, #4
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 f8b3 	bl	80059fc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005896:	e039      	b.n	800590c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	2b2a      	cmp	r3, #42	; 0x2a
 800589c:	d109      	bne.n	80058b2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2228      	movs	r2, #40	; 0x28
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7ff f831 	bl	8004914 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b28      	cmp	r3, #40	; 0x28
 80058bc:	d111      	bne.n	80058e2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a15      	ldr	r2, [pc, #84]	; (8005918 <I2C_Slave_STOPF+0x25c>)
 80058c2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2220      	movs	r2, #32
 80058ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f7ff f832 	bl	8004944 <HAL_I2C_ListenCpltCallback>
}
 80058e0:	e014      	b.n	800590c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e6:	2b22      	cmp	r3, #34	; 0x22
 80058e8:	d002      	beq.n	80058f0 <I2C_Slave_STOPF+0x234>
 80058ea:	7bfb      	ldrb	r3, [r7, #15]
 80058ec:	2b22      	cmp	r3, #34	; 0x22
 80058ee:	d10d      	bne.n	800590c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2220      	movs	r2, #32
 80058fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f7ff f804 	bl	8004914 <HAL_I2C_SlaveRxCpltCallback>
}
 800590c:	bf00      	nop
 800590e:	3710      	adds	r7, #16
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	08006181 	.word	0x08006181
 8005918:	ffff0000 	.word	0xffff0000

0800591c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800592a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005930:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	2b08      	cmp	r3, #8
 8005936:	d002      	beq.n	800593e <I2C_Slave_AF+0x22>
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	2b20      	cmp	r3, #32
 800593c:	d129      	bne.n	8005992 <I2C_Slave_AF+0x76>
 800593e:	7bfb      	ldrb	r3, [r7, #15]
 8005940:	2b28      	cmp	r3, #40	; 0x28
 8005942:	d126      	bne.n	8005992 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	4a2c      	ldr	r2, [pc, #176]	; (80059f8 <I2C_Slave_AF+0xdc>)
 8005948:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005958:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005962:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005972:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2220      	movs	r2, #32
 800597e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7fe ffda 	bl	8004944 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005990:	e02e      	b.n	80059f0 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005992:	7bfb      	ldrb	r3, [r7, #15]
 8005994:	2b21      	cmp	r3, #33	; 0x21
 8005996:	d126      	bne.n	80059e6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a17      	ldr	r2, [pc, #92]	; (80059f8 <I2C_Slave_AF+0xdc>)
 800599c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2221      	movs	r2, #33	; 0x21
 80059a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2220      	movs	r2, #32
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80059c2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059cc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059dc:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f7fe ff8e 	bl	8004900 <HAL_I2C_SlaveTxCpltCallback>
}
 80059e4:	e004      	b.n	80059f0 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059ee:	615a      	str	r2, [r3, #20]
}
 80059f0:	bf00      	nop
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	ffff0000 	.word	0xffff0000

080059fc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a0a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a12:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005a14:	7bbb      	ldrb	r3, [r7, #14]
 8005a16:	2b10      	cmp	r3, #16
 8005a18:	d002      	beq.n	8005a20 <I2C_ITError+0x24>
 8005a1a:	7bbb      	ldrb	r3, [r7, #14]
 8005a1c:	2b40      	cmp	r3, #64	; 0x40
 8005a1e:	d10a      	bne.n	8005a36 <I2C_ITError+0x3a>
 8005a20:	7bfb      	ldrb	r3, [r7, #15]
 8005a22:	2b22      	cmp	r3, #34	; 0x22
 8005a24:	d107      	bne.n	8005a36 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a34:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a36:	7bfb      	ldrb	r3, [r7, #15]
 8005a38:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005a3c:	2b28      	cmp	r3, #40	; 0x28
 8005a3e:	d107      	bne.n	8005a50 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2228      	movs	r2, #40	; 0x28
 8005a4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005a4e:	e015      	b.n	8005a7c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a5e:	d00a      	beq.n	8005a76 <I2C_ITError+0x7a>
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
 8005a62:	2b60      	cmp	r3, #96	; 0x60
 8005a64:	d007      	beq.n	8005a76 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a8a:	d162      	bne.n	8005b52 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	685a      	ldr	r2, [r3, #4]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a9a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d020      	beq.n	8005aec <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aae:	4a6a      	ldr	r2, [pc, #424]	; (8005c58 <I2C_ITError+0x25c>)
 8005ab0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7fd faa4 	bl	8003004 <HAL_DMA_Abort_IT>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f000 8089 	beq.w	8005bd6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0201 	bic.w	r2, r2, #1
 8005ad2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ae6:	4610      	mov	r0, r2
 8005ae8:	4798      	blx	r3
 8005aea:	e074      	b.n	8005bd6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af0:	4a59      	ldr	r2, [pc, #356]	; (8005c58 <I2C_ITError+0x25c>)
 8005af2:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7fd fa83 	bl	8003004 <HAL_DMA_Abort_IT>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d068      	beq.n	8005bd6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b0e:	2b40      	cmp	r3, #64	; 0x40
 8005b10:	d10b      	bne.n	8005b2a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	691a      	ldr	r2, [r3, #16]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1c:	b2d2      	uxtb	r2, r2
 8005b1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f022 0201 	bic.w	r2, r2, #1
 8005b38:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b4c:	4610      	mov	r0, r2
 8005b4e:	4798      	blx	r3
 8005b50:	e041      	b.n	8005bd6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b60      	cmp	r3, #96	; 0x60
 8005b5c:	d125      	bne.n	8005baa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2220      	movs	r2, #32
 8005b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b76:	2b40      	cmp	r3, #64	; 0x40
 8005b78:	d10b      	bne.n	8005b92 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	691a      	ldr	r2, [r3, #16]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b84:	b2d2      	uxtb	r2, r2
 8005b86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8c:	1c5a      	adds	r2, r3, #1
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f022 0201 	bic.w	r2, r2, #1
 8005ba0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f7fe feec 	bl	8004980 <HAL_I2C_AbortCpltCallback>
 8005ba8:	e015      	b.n	8005bd6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bb4:	2b40      	cmp	r3, #64	; 0x40
 8005bb6:	d10b      	bne.n	8005bd0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	691a      	ldr	r2, [r3, #16]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc2:	b2d2      	uxtb	r2, r2
 8005bc4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bca:	1c5a      	adds	r2, r3, #1
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f7fe fecb 	bl	800496c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bda:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d10e      	bne.n	8005c04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d109      	bne.n	8005c04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d104      	bne.n	8005c04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d007      	beq.n	8005c14 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c12:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c20:	f003 0304 	and.w	r3, r3, #4
 8005c24:	2b04      	cmp	r3, #4
 8005c26:	d113      	bne.n	8005c50 <I2C_ITError+0x254>
 8005c28:	7bfb      	ldrb	r3, [r7, #15]
 8005c2a:	2b28      	cmp	r3, #40	; 0x28
 8005c2c:	d110      	bne.n	8005c50 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a0a      	ldr	r2, [pc, #40]	; (8005c5c <I2C_ITError+0x260>)
 8005c32:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2220      	movs	r2, #32
 8005c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f7fe fe7a 	bl	8004944 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005c50:	bf00      	nop
 8005c52:	3710      	adds	r7, #16
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	08006181 	.word	0x08006181
 8005c5c:	ffff0000 	.word	0xffff0000

08005c60 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b088      	sub	sp, #32
 8005c64:	af02      	add	r7, sp, #8
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	4608      	mov	r0, r1
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4603      	mov	r3, r0
 8005c70:	817b      	strh	r3, [r7, #10]
 8005c72:	460b      	mov	r3, r1
 8005c74:	813b      	strh	r3, [r7, #8]
 8005c76:	4613      	mov	r3, r2
 8005c78:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8c:	9300      	str	r3, [sp, #0]
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 fb1a 	bl	80062d0 <I2C_WaitOnFlagUntilTimeout>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00d      	beq.n	8005cbe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cb0:	d103      	bne.n	8005cba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cb8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e05f      	b.n	8005d7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cbe:	897b      	ldrh	r3, [r7, #10]
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ccc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd0:	6a3a      	ldr	r2, [r7, #32]
 8005cd2:	492d      	ldr	r1, [pc, #180]	; (8005d88 <I2C_RequestMemoryWrite+0x128>)
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 fb52 	bl	800637e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d001      	beq.n	8005ce4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e04c      	b.n	8005d7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	617b      	str	r3, [r7, #20]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	617b      	str	r3, [r7, #20]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	617b      	str	r3, [r7, #20]
 8005cf8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cfc:	6a39      	ldr	r1, [r7, #32]
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 fbbc 	bl	800647c <I2C_WaitOnTXEFlagUntilTimeout>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00d      	beq.n	8005d26 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0e:	2b04      	cmp	r3, #4
 8005d10:	d107      	bne.n	8005d22 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d20:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e02b      	b.n	8005d7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d26:	88fb      	ldrh	r3, [r7, #6]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d105      	bne.n	8005d38 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d2c:	893b      	ldrh	r3, [r7, #8]
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	611a      	str	r2, [r3, #16]
 8005d36:	e021      	b.n	8005d7c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d38:	893b      	ldrh	r3, [r7, #8]
 8005d3a:	0a1b      	lsrs	r3, r3, #8
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d48:	6a39      	ldr	r1, [r7, #32]
 8005d4a:	68f8      	ldr	r0, [r7, #12]
 8005d4c:	f000 fb96 	bl	800647c <I2C_WaitOnTXEFlagUntilTimeout>
 8005d50:	4603      	mov	r3, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00d      	beq.n	8005d72 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5a:	2b04      	cmp	r3, #4
 8005d5c:	d107      	bne.n	8005d6e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d6c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e005      	b.n	8005d7e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d72:	893b      	ldrh	r3, [r7, #8]
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3718      	adds	r7, #24
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	00010002 	.word	0x00010002

08005d8c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b088      	sub	sp, #32
 8005d90:	af02      	add	r7, sp, #8
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	4608      	mov	r0, r1
 8005d96:	4611      	mov	r1, r2
 8005d98:	461a      	mov	r2, r3
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	817b      	strh	r3, [r7, #10]
 8005d9e:	460b      	mov	r3, r1
 8005da0:	813b      	strh	r3, [r7, #8]
 8005da2:	4613      	mov	r3, r2
 8005da4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005db4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc8:	9300      	str	r3, [sp, #0]
 8005dca:	6a3b      	ldr	r3, [r7, #32]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f000 fa7c 	bl	80062d0 <I2C_WaitOnFlagUntilTimeout>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00d      	beq.n	8005dfa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005de8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dec:	d103      	bne.n	8005df6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005df4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e0aa      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005dfa:	897b      	ldrh	r3, [r7, #10]
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	461a      	mov	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0c:	6a3a      	ldr	r2, [r7, #32]
 8005e0e:	4952      	ldr	r1, [pc, #328]	; (8005f58 <I2C_RequestMemoryRead+0x1cc>)
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	f000 fab4 	bl	800637e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d001      	beq.n	8005e20 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e097      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e20:	2300      	movs	r3, #0
 8005e22:	617b      	str	r3, [r7, #20]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	617b      	str	r3, [r7, #20]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	617b      	str	r3, [r7, #20]
 8005e34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e38:	6a39      	ldr	r1, [r7, #32]
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 fb1e 	bl	800647c <I2C_WaitOnTXEFlagUntilTimeout>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00d      	beq.n	8005e62 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	2b04      	cmp	r3, #4
 8005e4c:	d107      	bne.n	8005e5e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e076      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e62:	88fb      	ldrh	r3, [r7, #6]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d105      	bne.n	8005e74 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e68:	893b      	ldrh	r3, [r7, #8]
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	611a      	str	r2, [r3, #16]
 8005e72:	e021      	b.n	8005eb8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e74:	893b      	ldrh	r3, [r7, #8]
 8005e76:	0a1b      	lsrs	r3, r3, #8
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	b2da      	uxtb	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e84:	6a39      	ldr	r1, [r7, #32]
 8005e86:	68f8      	ldr	r0, [r7, #12]
 8005e88:	f000 faf8 	bl	800647c <I2C_WaitOnTXEFlagUntilTimeout>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00d      	beq.n	8005eae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	2b04      	cmp	r3, #4
 8005e98:	d107      	bne.n	8005eaa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ea8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e050      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005eae:	893b      	ldrh	r3, [r7, #8]
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eba:	6a39      	ldr	r1, [r7, #32]
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 fadd 	bl	800647c <I2C_WaitOnTXEFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00d      	beq.n	8005ee4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ecc:	2b04      	cmp	r3, #4
 8005ece:	d107      	bne.n	8005ee0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ede:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e035      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ef2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef6:	9300      	str	r3, [sp, #0]
 8005ef8:	6a3b      	ldr	r3, [r7, #32]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 f9e5 	bl	80062d0 <I2C_WaitOnFlagUntilTimeout>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d00d      	beq.n	8005f28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f1a:	d103      	bne.n	8005f24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e013      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f28:	897b      	ldrh	r3, [r7, #10]
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	f043 0301 	orr.w	r3, r3, #1
 8005f30:	b2da      	uxtb	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3a:	6a3a      	ldr	r2, [r7, #32]
 8005f3c:	4906      	ldr	r1, [pc, #24]	; (8005f58 <I2C_RequestMemoryRead+0x1cc>)
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f000 fa1d 	bl	800637e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e000      	b.n	8005f50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	00010002 	.word	0x00010002

08005f5c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b086      	sub	sp, #24
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f68:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f70:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f78:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005f8e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fac:	2200      	movs	r2, #0
 8005fae:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005fb0:	7cfb      	ldrb	r3, [r7, #19]
 8005fb2:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005fb6:	2b21      	cmp	r3, #33	; 0x21
 8005fb8:	d007      	beq.n	8005fca <I2C_DMAXferCplt+0x6e>
 8005fba:	7cfb      	ldrb	r3, [r7, #19]
 8005fbc:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8005fc0:	2b22      	cmp	r3, #34	; 0x22
 8005fc2:	d131      	bne.n	8006028 <I2C_DMAXferCplt+0xcc>
 8005fc4:	7cbb      	ldrb	r3, [r7, #18]
 8005fc6:	2b20      	cmp	r3, #32
 8005fc8:	d12e      	bne.n	8006028 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fd8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005fe0:	7cfb      	ldrb	r3, [r7, #19]
 8005fe2:	2b29      	cmp	r3, #41	; 0x29
 8005fe4:	d10a      	bne.n	8005ffc <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	2221      	movs	r2, #33	; 0x21
 8005fea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	2228      	movs	r2, #40	; 0x28
 8005ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005ff4:	6978      	ldr	r0, [r7, #20]
 8005ff6:	f7fe fc83 	bl	8004900 <HAL_I2C_SlaveTxCpltCallback>
 8005ffa:	e00c      	b.n	8006016 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005ffc:	7cfb      	ldrb	r3, [r7, #19]
 8005ffe:	2b2a      	cmp	r3, #42	; 0x2a
 8006000:	d109      	bne.n	8006016 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	2222      	movs	r2, #34	; 0x22
 8006006:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	2228      	movs	r2, #40	; 0x28
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006010:	6978      	ldr	r0, [r7, #20]
 8006012:	f7fe fc7f 	bl	8004914 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8006024:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006026:	e06a      	b.n	80060fe <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b00      	cmp	r3, #0
 8006032:	d064      	beq.n	80060fe <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006038:	b29b      	uxth	r3, r3
 800603a:	2b01      	cmp	r3, #1
 800603c:	d107      	bne.n	800604e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800604c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	685a      	ldr	r2, [r3, #4]
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800605c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006064:	d009      	beq.n	800607a <I2C_DMAXferCplt+0x11e>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b08      	cmp	r3, #8
 800606a:	d006      	beq.n	800607a <I2C_DMAXferCplt+0x11e>
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006072:	d002      	beq.n	800607a <I2C_DMAXferCplt+0x11e>
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2b20      	cmp	r3, #32
 8006078:	d107      	bne.n	800608a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006088:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	685a      	ldr	r2, [r3, #4]
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006098:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060a8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	2200      	movs	r2, #0
 80060ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d003      	beq.n	80060c0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80060b8:	6978      	ldr	r0, [r7, #20]
 80060ba:	f7fe fc57 	bl	800496c <HAL_I2C_ErrorCallback>
}
 80060be:	e01e      	b.n	80060fe <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	2b40      	cmp	r3, #64	; 0x40
 80060d2:	d10a      	bne.n	80060ea <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80060dc:	697b      	ldr	r3, [r7, #20]
 80060de:	2200      	movs	r2, #0
 80060e0:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80060e2:	6978      	ldr	r0, [r7, #20]
 80060e4:	f7fb fcc0 	bl	8001a68 <HAL_I2C_MemRxCpltCallback>
}
 80060e8:	e009      	b.n	80060fe <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	2212      	movs	r2, #18
 80060f6:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80060f8:	6978      	ldr	r0, [r7, #20]
 80060fa:	f7fe fbf7 	bl	80048ec <HAL_I2C_MasterRxCpltCallback>
}
 80060fe:	bf00      	nop
 8006100:	3718      	adds	r7, #24
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}

08006106 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8006106:	b580      	push	{r7, lr}
 8006108:	b084      	sub	sp, #16
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006112:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006118:	2b00      	cmp	r3, #0
 800611a:	d003      	beq.n	8006124 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006120:	2200      	movs	r2, #0
 8006122:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006128:	2b00      	cmp	r3, #0
 800612a:	d003      	beq.n	8006134 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006130:	2200      	movs	r2, #0
 8006132:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7fd f91f 	bl	8003378 <HAL_DMA_GetError>
 800613a:	4603      	mov	r3, r0
 800613c:	2b02      	cmp	r3, #2
 800613e:	d01b      	beq.n	8006178 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800614e:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2220      	movs	r2, #32
 800615a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800616a:	f043 0210 	orr.w	r2, r3, #16
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006172:	68f8      	ldr	r0, [r7, #12]
 8006174:	f7fe fbfa 	bl	800496c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006178:	bf00      	nop
 800617a:	3710      	adds	r7, #16
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b086      	sub	sp, #24
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006188:	2300      	movs	r3, #0
 800618a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006190:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006198:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800619a:	4b4b      	ldr	r3, [pc, #300]	; (80062c8 <I2C_DMAAbort+0x148>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	08db      	lsrs	r3, r3, #3
 80061a0:	4a4a      	ldr	r2, [pc, #296]	; (80062cc <I2C_DMAAbort+0x14c>)
 80061a2:	fba2 2303 	umull	r2, r3, r2, r3
 80061a6:	0a1a      	lsrs	r2, r3, #8
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	00da      	lsls	r2, r3, #3
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d106      	bne.n	80061c8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061be:	f043 0220 	orr.w	r2, r3, #32
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80061c6:	e00a      	b.n	80061de <I2C_DMAAbort+0x5e>
    }
    count--;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	3b01      	subs	r3, #1
 80061cc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061dc:	d0ea      	beq.n	80061b4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d003      	beq.n	80061ee <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ea:	2200      	movs	r2, #0
 80061ec:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d003      	beq.n	80061fe <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061fa:	2200      	movs	r2, #0
 80061fc:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800620c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	2200      	movs	r2, #0
 8006212:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006220:	2200      	movs	r2, #0
 8006222:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006228:	2b00      	cmp	r3, #0
 800622a:	d003      	beq.n	8006234 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006230:	2200      	movs	r2, #0
 8006232:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 0201 	bic.w	r2, r2, #1
 8006242:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b60      	cmp	r3, #96	; 0x60
 800624e:	d10e      	bne.n	800626e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	2220      	movs	r2, #32
 8006254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	2200      	movs	r2, #0
 8006264:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006266:	6978      	ldr	r0, [r7, #20]
 8006268:	f7fe fb8a 	bl	8004980 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800626c:	e027      	b.n	80062be <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800626e:	7cfb      	ldrb	r3, [r7, #19]
 8006270:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006274:	2b28      	cmp	r3, #40	; 0x28
 8006276:	d117      	bne.n	80062a8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f042 0201 	orr.w	r2, r2, #1
 8006286:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006296:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	2200      	movs	r2, #0
 800629c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	2228      	movs	r2, #40	; 0x28
 80062a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80062a6:	e007      	b.n	80062b8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	2220      	movs	r2, #32
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80062b8:	6978      	ldr	r0, [r7, #20]
 80062ba:	f7fe fb57 	bl	800496c <HAL_I2C_ErrorCallback>
}
 80062be:	bf00      	nop
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	20000010 	.word	0x20000010
 80062cc:	14f8b589 	.word	0x14f8b589

080062d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	603b      	str	r3, [r7, #0]
 80062dc:	4613      	mov	r3, r2
 80062de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062e0:	e025      	b.n	800632e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e8:	d021      	beq.n	800632e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ea:	f7fb ff1d 	bl	8002128 <HAL_GetTick>
 80062ee:	4602      	mov	r2, r0
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	683a      	ldr	r2, [r7, #0]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d302      	bcc.n	8006300 <I2C_WaitOnFlagUntilTimeout+0x30>
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d116      	bne.n	800632e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2220      	movs	r2, #32
 800630a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631a:	f043 0220 	orr.w	r2, r3, #32
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e023      	b.n	8006376 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	0c1b      	lsrs	r3, r3, #16
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b01      	cmp	r3, #1
 8006336:	d10d      	bne.n	8006354 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	43da      	mvns	r2, r3
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	4013      	ands	r3, r2
 8006344:	b29b      	uxth	r3, r3
 8006346:	2b00      	cmp	r3, #0
 8006348:	bf0c      	ite	eq
 800634a:	2301      	moveq	r3, #1
 800634c:	2300      	movne	r3, #0
 800634e:	b2db      	uxtb	r3, r3
 8006350:	461a      	mov	r2, r3
 8006352:	e00c      	b.n	800636e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	699b      	ldr	r3, [r3, #24]
 800635a:	43da      	mvns	r2, r3
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	4013      	ands	r3, r2
 8006360:	b29b      	uxth	r3, r3
 8006362:	2b00      	cmp	r3, #0
 8006364:	bf0c      	ite	eq
 8006366:	2301      	moveq	r3, #1
 8006368:	2300      	movne	r3, #0
 800636a:	b2db      	uxtb	r3, r3
 800636c:	461a      	mov	r2, r3
 800636e:	79fb      	ldrb	r3, [r7, #7]
 8006370:	429a      	cmp	r2, r3
 8006372:	d0b6      	beq.n	80062e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}

0800637e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800637e:	b580      	push	{r7, lr}
 8006380:	b084      	sub	sp, #16
 8006382:	af00      	add	r7, sp, #0
 8006384:	60f8      	str	r0, [r7, #12]
 8006386:	60b9      	str	r1, [r7, #8]
 8006388:	607a      	str	r2, [r7, #4]
 800638a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800638c:	e051      	b.n	8006432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	695b      	ldr	r3, [r3, #20]
 8006394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006398:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800639c:	d123      	bne.n	80063e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063ac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80063b6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2220      	movs	r2, #32
 80063c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d2:	f043 0204 	orr.w	r2, r3, #4
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e046      	b.n	8006474 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ec:	d021      	beq.n	8006432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063ee:	f7fb fe9b 	bl	8002128 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d302      	bcc.n	8006404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d116      	bne.n	8006432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2220      	movs	r2, #32
 800640e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641e:	f043 0220 	orr.w	r2, r3, #32
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e020      	b.n	8006474 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	0c1b      	lsrs	r3, r3, #16
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b01      	cmp	r3, #1
 800643a:	d10c      	bne.n	8006456 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	695b      	ldr	r3, [r3, #20]
 8006442:	43da      	mvns	r2, r3
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	4013      	ands	r3, r2
 8006448:	b29b      	uxth	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	bf14      	ite	ne
 800644e:	2301      	movne	r3, #1
 8006450:	2300      	moveq	r3, #0
 8006452:	b2db      	uxtb	r3, r3
 8006454:	e00b      	b.n	800646e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	43da      	mvns	r2, r3
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	4013      	ands	r3, r2
 8006462:	b29b      	uxth	r3, r3
 8006464:	2b00      	cmp	r3, #0
 8006466:	bf14      	ite	ne
 8006468:	2301      	movne	r3, #1
 800646a:	2300      	moveq	r3, #0
 800646c:	b2db      	uxtb	r3, r3
 800646e:	2b00      	cmp	r3, #0
 8006470:	d18d      	bne.n	800638e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006488:	e02d      	b.n	80064e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800648a:	68f8      	ldr	r0, [r7, #12]
 800648c:	f000 f900 	bl	8006690 <I2C_IsAcknowledgeFailed>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e02d      	b.n	80064f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064a0:	d021      	beq.n	80064e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064a2:	f7fb fe41 	bl	8002128 <HAL_GetTick>
 80064a6:	4602      	mov	r2, r0
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d302      	bcc.n	80064b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d116      	bne.n	80064e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2220      	movs	r2, #32
 80064c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d2:	f043 0220 	orr.w	r2, r3, #32
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e007      	b.n	80064f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f0:	2b80      	cmp	r3, #128	; 0x80
 80064f2:	d1ca      	bne.n	800648a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3710      	adds	r7, #16
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b084      	sub	sp, #16
 8006502:	af00      	add	r7, sp, #0
 8006504:	60f8      	str	r0, [r7, #12]
 8006506:	60b9      	str	r1, [r7, #8]
 8006508:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800650a:	e02d      	b.n	8006568 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f000 f8bf 	bl	8006690 <I2C_IsAcknowledgeFailed>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e02d      	b.n	8006578 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006522:	d021      	beq.n	8006568 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006524:	f7fb fe00 	bl	8002128 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	68ba      	ldr	r2, [r7, #8]
 8006530:	429a      	cmp	r2, r3
 8006532:	d302      	bcc.n	800653a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d116      	bne.n	8006568 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2200      	movs	r2, #0
 800653e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2220      	movs	r2, #32
 8006544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006554:	f043 0220 	orr.w	r2, r3, #32
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e007      	b.n	8006578 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	f003 0304 	and.w	r3, r3, #4
 8006572:	2b04      	cmp	r3, #4
 8006574:	d1ca      	bne.n	800650c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	3710      	adds	r7, #16
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}

08006580 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006588:	2300      	movs	r3, #0
 800658a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800658c:	4b13      	ldr	r3, [pc, #76]	; (80065dc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	08db      	lsrs	r3, r3, #3
 8006592:	4a13      	ldr	r2, [pc, #76]	; (80065e0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006594:	fba2 2303 	umull	r2, r3, r2, r3
 8006598:	0a1a      	lsrs	r2, r3, #8
 800659a:	4613      	mov	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	4413      	add	r3, r2
 80065a0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	3b01      	subs	r3, #1
 80065a6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d107      	bne.n	80065be <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b2:	f043 0220 	orr.w	r2, r3, #32
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e008      	b.n	80065d0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065cc:	d0e9      	beq.n	80065a2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80065ce:	2300      	movs	r3, #0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3714      	adds	r7, #20
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr
 80065dc:	20000010 	.word	0x20000010
 80065e0:	14f8b589 	.word	0x14f8b589

080065e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065f0:	e042      	b.n	8006678 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	695b      	ldr	r3, [r3, #20]
 80065f8:	f003 0310 	and.w	r3, r3, #16
 80065fc:	2b10      	cmp	r3, #16
 80065fe:	d119      	bne.n	8006634 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f06f 0210 	mvn.w	r2, #16
 8006608:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2220      	movs	r2, #32
 8006614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e029      	b.n	8006688 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006634:	f7fb fd78 	bl	8002128 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	68ba      	ldr	r2, [r7, #8]
 8006640:	429a      	cmp	r2, r3
 8006642:	d302      	bcc.n	800664a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d116      	bne.n	8006678 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2200      	movs	r2, #0
 800664e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2220      	movs	r2, #32
 8006654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2200      	movs	r2, #0
 800665c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006664:	f043 0220 	orr.w	r2, r3, #32
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e007      	b.n	8006688 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006682:	2b40      	cmp	r3, #64	; 0x40
 8006684:	d1b5      	bne.n	80065f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	695b      	ldr	r3, [r3, #20]
 800669e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066a6:	d11b      	bne.n	80066e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2220      	movs	r2, #32
 80066bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066cc:	f043 0204 	orr.w	r2, r3, #4
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e000      	b.n	80066e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	370c      	adds	r7, #12
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b083      	sub	sp, #12
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066fa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80066fe:	d103      	bne.n	8006708 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006706:	e007      	b.n	8006718 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006710:	d102      	bne.n	8006718 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2208      	movs	r2, #8
 8006716:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006726:	b08f      	sub	sp, #60	; 0x3c
 8006728:	af0a      	add	r7, sp, #40	; 0x28
 800672a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d101      	bne.n	8006736 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e10f      	b.n	8006956 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8006742:	b2db      	uxtb	r3, r3
 8006744:	2b00      	cmp	r3, #0
 8006746:	d106      	bne.n	8006756 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f005 ff9b 	bl	800c68c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2203      	movs	r2, #3
 800675a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006766:	2b00      	cmp	r3, #0
 8006768:	d102      	bne.n	8006770 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4618      	mov	r0, r3
 8006776:	f002 fa82 	bl	8008c7e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	603b      	str	r3, [r7, #0]
 8006780:	687e      	ldr	r6, [r7, #4]
 8006782:	466d      	mov	r5, sp
 8006784:	f106 0410 	add.w	r4, r6, #16
 8006788:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800678a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800678c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800678e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006790:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006794:	e885 0003 	stmia.w	r5, {r0, r1}
 8006798:	1d33      	adds	r3, r6, #4
 800679a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800679c:	6838      	ldr	r0, [r7, #0]
 800679e:	f002 f959 	bl	8008a54 <USB_CoreInit>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d005      	beq.n	80067b4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2202      	movs	r2, #2
 80067ac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e0d0      	b.n	8006956 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2100      	movs	r1, #0
 80067ba:	4618      	mov	r0, r3
 80067bc:	f002 fa70 	bl	8008ca0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067c0:	2300      	movs	r3, #0
 80067c2:	73fb      	strb	r3, [r7, #15]
 80067c4:	e04a      	b.n	800685c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80067c6:	7bfa      	ldrb	r2, [r7, #15]
 80067c8:	6879      	ldr	r1, [r7, #4]
 80067ca:	4613      	mov	r3, r2
 80067cc:	00db      	lsls	r3, r3, #3
 80067ce:	4413      	add	r3, r2
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	440b      	add	r3, r1
 80067d4:	333d      	adds	r3, #61	; 0x3d
 80067d6:	2201      	movs	r2, #1
 80067d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80067da:	7bfa      	ldrb	r2, [r7, #15]
 80067dc:	6879      	ldr	r1, [r7, #4]
 80067de:	4613      	mov	r3, r2
 80067e0:	00db      	lsls	r3, r3, #3
 80067e2:	4413      	add	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	440b      	add	r3, r1
 80067e8:	333c      	adds	r3, #60	; 0x3c
 80067ea:	7bfa      	ldrb	r2, [r7, #15]
 80067ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80067ee:	7bfa      	ldrb	r2, [r7, #15]
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
 80067f2:	b298      	uxth	r0, r3
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	4613      	mov	r3, r2
 80067f8:	00db      	lsls	r3, r3, #3
 80067fa:	4413      	add	r3, r2
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	440b      	add	r3, r1
 8006800:	3344      	adds	r3, #68	; 0x44
 8006802:	4602      	mov	r2, r0
 8006804:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006806:	7bfa      	ldrb	r2, [r7, #15]
 8006808:	6879      	ldr	r1, [r7, #4]
 800680a:	4613      	mov	r3, r2
 800680c:	00db      	lsls	r3, r3, #3
 800680e:	4413      	add	r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	440b      	add	r3, r1
 8006814:	3340      	adds	r3, #64	; 0x40
 8006816:	2200      	movs	r2, #0
 8006818:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800681a:	7bfa      	ldrb	r2, [r7, #15]
 800681c:	6879      	ldr	r1, [r7, #4]
 800681e:	4613      	mov	r3, r2
 8006820:	00db      	lsls	r3, r3, #3
 8006822:	4413      	add	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	440b      	add	r3, r1
 8006828:	3348      	adds	r3, #72	; 0x48
 800682a:	2200      	movs	r2, #0
 800682c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800682e:	7bfa      	ldrb	r2, [r7, #15]
 8006830:	6879      	ldr	r1, [r7, #4]
 8006832:	4613      	mov	r3, r2
 8006834:	00db      	lsls	r3, r3, #3
 8006836:	4413      	add	r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	440b      	add	r3, r1
 800683c:	334c      	adds	r3, #76	; 0x4c
 800683e:	2200      	movs	r2, #0
 8006840:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006842:	7bfa      	ldrb	r2, [r7, #15]
 8006844:	6879      	ldr	r1, [r7, #4]
 8006846:	4613      	mov	r3, r2
 8006848:	00db      	lsls	r3, r3, #3
 800684a:	4413      	add	r3, r2
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	440b      	add	r3, r1
 8006850:	3354      	adds	r3, #84	; 0x54
 8006852:	2200      	movs	r2, #0
 8006854:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006856:	7bfb      	ldrb	r3, [r7, #15]
 8006858:	3301      	adds	r3, #1
 800685a:	73fb      	strb	r3, [r7, #15]
 800685c:	7bfa      	ldrb	r2, [r7, #15]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	429a      	cmp	r2, r3
 8006864:	d3af      	bcc.n	80067c6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006866:	2300      	movs	r3, #0
 8006868:	73fb      	strb	r3, [r7, #15]
 800686a:	e044      	b.n	80068f6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800686c:	7bfa      	ldrb	r2, [r7, #15]
 800686e:	6879      	ldr	r1, [r7, #4]
 8006870:	4613      	mov	r3, r2
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	4413      	add	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	440b      	add	r3, r1
 800687a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800687e:	2200      	movs	r2, #0
 8006880:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006882:	7bfa      	ldrb	r2, [r7, #15]
 8006884:	6879      	ldr	r1, [r7, #4]
 8006886:	4613      	mov	r3, r2
 8006888:	00db      	lsls	r3, r3, #3
 800688a:	4413      	add	r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	440b      	add	r3, r1
 8006890:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8006894:	7bfa      	ldrb	r2, [r7, #15]
 8006896:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006898:	7bfa      	ldrb	r2, [r7, #15]
 800689a:	6879      	ldr	r1, [r7, #4]
 800689c:	4613      	mov	r3, r2
 800689e:	00db      	lsls	r3, r3, #3
 80068a0:	4413      	add	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	440b      	add	r3, r1
 80068a6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80068aa:	2200      	movs	r2, #0
 80068ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80068ae:	7bfa      	ldrb	r2, [r7, #15]
 80068b0:	6879      	ldr	r1, [r7, #4]
 80068b2:	4613      	mov	r3, r2
 80068b4:	00db      	lsls	r3, r3, #3
 80068b6:	4413      	add	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	440b      	add	r3, r1
 80068bc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80068c0:	2200      	movs	r2, #0
 80068c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80068c4:	7bfa      	ldrb	r2, [r7, #15]
 80068c6:	6879      	ldr	r1, [r7, #4]
 80068c8:	4613      	mov	r3, r2
 80068ca:	00db      	lsls	r3, r3, #3
 80068cc:	4413      	add	r3, r2
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	440b      	add	r3, r1
 80068d2:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80068d6:	2200      	movs	r2, #0
 80068d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80068da:	7bfa      	ldrb	r2, [r7, #15]
 80068dc:	6879      	ldr	r1, [r7, #4]
 80068de:	4613      	mov	r3, r2
 80068e0:	00db      	lsls	r3, r3, #3
 80068e2:	4413      	add	r3, r2
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	440b      	add	r3, r1
 80068e8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80068ec:	2200      	movs	r2, #0
 80068ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80068f0:	7bfb      	ldrb	r3, [r7, #15]
 80068f2:	3301      	adds	r3, #1
 80068f4:	73fb      	strb	r3, [r7, #15]
 80068f6:	7bfa      	ldrb	r2, [r7, #15]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d3b5      	bcc.n	800686c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	603b      	str	r3, [r7, #0]
 8006906:	687e      	ldr	r6, [r7, #4]
 8006908:	466d      	mov	r5, sp
 800690a:	f106 0410 	add.w	r4, r6, #16
 800690e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006910:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006912:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006914:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006916:	e894 0003 	ldmia.w	r4, {r0, r1}
 800691a:	e885 0003 	stmia.w	r5, {r0, r1}
 800691e:	1d33      	adds	r3, r6, #4
 8006920:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006922:	6838      	ldr	r0, [r7, #0]
 8006924:	f002 fa08 	bl	8008d38 <USB_DevInit>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	d005      	beq.n	800693a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2202      	movs	r2, #2
 8006932:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e00d      	b.n	8006956 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4618      	mov	r0, r3
 8006950:	f003 fb57 	bl	800a002 <USB_DevDisconnect>

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3714      	adds	r7, #20
 800695a:	46bd      	mov	sp, r7
 800695c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800695e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b084      	sub	sp, #16
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006972:	2b01      	cmp	r3, #1
 8006974:	d101      	bne.n	800697a <HAL_PCD_Start+0x1c>
 8006976:	2302      	movs	r3, #2
 8006978:	e020      	b.n	80069bc <HAL_PCD_Start+0x5e>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006986:	2b01      	cmp	r3, #1
 8006988:	d109      	bne.n	800699e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800698e:	2b01      	cmp	r3, #1
 8006990:	d005      	beq.n	800699e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006996:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4618      	mov	r0, r3
 80069a4:	f002 f95a 	bl	8008c5c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4618      	mov	r0, r3
 80069ae:	f003 fb07 	bl	8009fc0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3710      	adds	r7, #16
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80069c4:	b590      	push	{r4, r7, lr}
 80069c6:	b08d      	sub	sp, #52	; 0x34
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069d2:	6a3b      	ldr	r3, [r7, #32]
 80069d4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4618      	mov	r0, r3
 80069dc:	f003 fbc5 	bl	800a16a <USB_GetMode>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f040 848a 	bne.w	80072fc <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4618      	mov	r0, r3
 80069ee:	f003 fb29 	bl	800a044 <USB_ReadInterrupts>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 8480 	beq.w	80072fa <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	0a1b      	lsrs	r3, r3, #8
 8006a04:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f003 fb16 	bl	800a044 <USB_ReadInterrupts>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	f003 0302 	and.w	r3, r3, #2
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d107      	bne.n	8006a32 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	695a      	ldr	r2, [r3, #20]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f002 0202 	and.w	r2, r2, #2
 8006a30:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4618      	mov	r0, r3
 8006a38:	f003 fb04 	bl	800a044 <USB_ReadInterrupts>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	f003 0310 	and.w	r3, r3, #16
 8006a42:	2b10      	cmp	r3, #16
 8006a44:	d161      	bne.n	8006b0a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	699a      	ldr	r2, [r3, #24]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f022 0210 	bic.w	r2, r2, #16
 8006a54:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006a56:	6a3b      	ldr	r3, [r7, #32]
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	f003 020f 	and.w	r2, r3, #15
 8006a62:	4613      	mov	r3, r2
 8006a64:	00db      	lsls	r3, r3, #3
 8006a66:	4413      	add	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	4413      	add	r3, r2
 8006a72:	3304      	adds	r3, #4
 8006a74:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	0c5b      	lsrs	r3, r3, #17
 8006a7a:	f003 030f 	and.w	r3, r3, #15
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d124      	bne.n	8006acc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006a82:	69ba      	ldr	r2, [r7, #24]
 8006a84:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006a88:	4013      	ands	r3, r2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d035      	beq.n	8006afa <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	091b      	lsrs	r3, r3, #4
 8006a96:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006a98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	6a38      	ldr	r0, [r7, #32]
 8006aa2:	f003 f93b 	bl	8009d1c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	691a      	ldr	r2, [r3, #16]
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	091b      	lsrs	r3, r3, #4
 8006aae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ab2:	441a      	add	r2, r3
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	6a1a      	ldr	r2, [r3, #32]
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	091b      	lsrs	r3, r3, #4
 8006ac0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ac4:	441a      	add	r2, r3
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	621a      	str	r2, [r3, #32]
 8006aca:	e016      	b.n	8006afa <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006acc:	69bb      	ldr	r3, [r7, #24]
 8006ace:	0c5b      	lsrs	r3, r3, #17
 8006ad0:	f003 030f 	and.w	r3, r3, #15
 8006ad4:	2b06      	cmp	r3, #6
 8006ad6:	d110      	bne.n	8006afa <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006ade:	2208      	movs	r2, #8
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	6a38      	ldr	r0, [r7, #32]
 8006ae4:	f003 f91a 	bl	8009d1c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	6a1a      	ldr	r2, [r3, #32]
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	091b      	lsrs	r3, r3, #4
 8006af0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006af4:	441a      	add	r2, r3
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	699a      	ldr	r2, [r3, #24]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f042 0210 	orr.w	r2, r2, #16
 8006b08:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f003 fa98 	bl	800a044 <USB_ReadInterrupts>
 8006b14:	4603      	mov	r3, r0
 8006b16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006b1a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006b1e:	f040 80a7 	bne.w	8006c70 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006b22:	2300      	movs	r3, #0
 8006b24:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f003 fa9d 	bl	800a06a <USB_ReadDevAllOutEpInterrupt>
 8006b30:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006b32:	e099      	b.n	8006c68 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f000 808e 	beq.w	8006c5c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b46:	b2d2      	uxtb	r2, r2
 8006b48:	4611      	mov	r1, r2
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f003 fac1 	bl	800a0d2 <USB_ReadDevOutEPInterrupt>
 8006b50:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	f003 0301 	and.w	r3, r3, #1
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00c      	beq.n	8006b76 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5e:	015a      	lsls	r2, r3, #5
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	4413      	add	r3, r2
 8006b64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b68:	461a      	mov	r2, r3
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006b6e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fec3 	bl	80078fc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	f003 0308 	and.w	r3, r3, #8
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d00c      	beq.n	8006b9a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b82:	015a      	lsls	r2, r3, #5
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	4413      	add	r3, r2
 8006b88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	2308      	movs	r3, #8
 8006b90:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006b92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 ff99 	bl	8007acc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	f003 0310 	and.w	r3, r3, #16
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d008      	beq.n	8006bb6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	015a      	lsls	r2, r3, #5
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	4413      	add	r3, r2
 8006bac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	2310      	movs	r3, #16
 8006bb4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	f003 0302 	and.w	r3, r3, #2
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d030      	beq.n	8006c22 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006bc0:	6a3b      	ldr	r3, [r7, #32]
 8006bc2:	695b      	ldr	r3, [r3, #20]
 8006bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bc8:	2b80      	cmp	r3, #128	; 0x80
 8006bca:	d109      	bne.n	8006be0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	69fa      	ldr	r2, [r7, #28]
 8006bd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006bda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006bde:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006be2:	4613      	mov	r3, r2
 8006be4:	00db      	lsls	r3, r3, #3
 8006be6:	4413      	add	r3, r2
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	3304      	adds	r3, #4
 8006bf4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	78db      	ldrb	r3, [r3, #3]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d108      	bne.n	8006c10 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	2200      	movs	r2, #0
 8006c02:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	4619      	mov	r1, r3
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f005 fe3a 	bl	800c884 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	015a      	lsls	r2, r3, #5
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	4413      	add	r3, r2
 8006c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	2302      	movs	r3, #2
 8006c20:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	f003 0320 	and.w	r3, r3, #32
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d008      	beq.n	8006c3e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2e:	015a      	lsls	r2, r3, #5
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c38:	461a      	mov	r2, r3
 8006c3a:	2320      	movs	r3, #32
 8006c3c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d009      	beq.n	8006c5c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	015a      	lsls	r2, r3, #5
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	4413      	add	r3, r2
 8006c50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c54:	461a      	mov	r2, r3
 8006c56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006c5a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5e:	3301      	adds	r3, #1
 8006c60:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c64:	085b      	lsrs	r3, r3, #1
 8006c66:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f47f af62 	bne.w	8006b34 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4618      	mov	r0, r3
 8006c76:	f003 f9e5 	bl	800a044 <USB_ReadInterrupts>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c80:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006c84:	f040 80db 	bne.w	8006e3e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f003 fa06 	bl	800a09e <USB_ReadDevAllInEpInterrupt>
 8006c92:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006c94:	2300      	movs	r3, #0
 8006c96:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006c98:	e0cd      	b.n	8006e36 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c9c:	f003 0301 	and.w	r3, r3, #1
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f000 80c2 	beq.w	8006e2a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cac:	b2d2      	uxtb	r2, r2
 8006cae:	4611      	mov	r1, r2
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f003 fa2c 	bl	800a10e <USB_ReadDevInEPInterrupt>
 8006cb6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d057      	beq.n	8006d72 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc4:	f003 030f 	and.w	r3, r3, #15
 8006cc8:	2201      	movs	r2, #1
 8006cca:	fa02 f303 	lsl.w	r3, r2, r3
 8006cce:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	43db      	mvns	r3, r3
 8006cdc:	69f9      	ldr	r1, [r7, #28]
 8006cde:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce8:	015a      	lsls	r2, r3, #5
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	4413      	add	r3, r2
 8006cee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d132      	bne.n	8006d66 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006d00:	6879      	ldr	r1, [r7, #4]
 8006d02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d04:	4613      	mov	r3, r2
 8006d06:	00db      	lsls	r3, r3, #3
 8006d08:	4413      	add	r3, r2
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	440b      	add	r3, r1
 8006d0e:	334c      	adds	r3, #76	; 0x4c
 8006d10:	6819      	ldr	r1, [r3, #0]
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d16:	4613      	mov	r3, r2
 8006d18:	00db      	lsls	r3, r3, #3
 8006d1a:	4413      	add	r3, r2
 8006d1c:	009b      	lsls	r3, r3, #2
 8006d1e:	4403      	add	r3, r0
 8006d20:	3348      	adds	r3, #72	; 0x48
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4419      	add	r1, r3
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	00db      	lsls	r3, r3, #3
 8006d2e:	4413      	add	r3, r2
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4403      	add	r3, r0
 8006d34:	334c      	adds	r3, #76	; 0x4c
 8006d36:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d113      	bne.n	8006d66 <HAL_PCD_IRQHandler+0x3a2>
 8006d3e:	6879      	ldr	r1, [r7, #4]
 8006d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d42:	4613      	mov	r3, r2
 8006d44:	00db      	lsls	r3, r3, #3
 8006d46:	4413      	add	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	440b      	add	r3, r1
 8006d4c:	3354      	adds	r3, #84	; 0x54
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d108      	bne.n	8006d66 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6818      	ldr	r0, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006d5e:	461a      	mov	r2, r3
 8006d60:	2101      	movs	r1, #1
 8006d62:	f003 fa33 	bl	800a1cc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f005 fd0e 	bl	800c78e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f003 0308 	and.w	r3, r3, #8
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d008      	beq.n	8006d8e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d7e:	015a      	lsls	r2, r3, #5
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d88:	461a      	mov	r2, r3
 8006d8a:	2308      	movs	r3, #8
 8006d8c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d008      	beq.n	8006daa <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	015a      	lsls	r2, r3, #5
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	4413      	add	r3, r2
 8006da0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006da4:	461a      	mov	r2, r3
 8006da6:	2310      	movs	r3, #16
 8006da8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	2340      	movs	r3, #64	; 0x40
 8006dc4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	f003 0302 	and.w	r3, r3, #2
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d023      	beq.n	8006e18 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006dd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006dd2:	6a38      	ldr	r0, [r7, #32]
 8006dd4:	f002 f914 	bl	8009000 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dda:	4613      	mov	r3, r2
 8006ddc:	00db      	lsls	r3, r3, #3
 8006dde:	4413      	add	r3, r2
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	3338      	adds	r3, #56	; 0x38
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	4413      	add	r3, r2
 8006de8:	3304      	adds	r3, #4
 8006dea:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	78db      	ldrb	r3, [r3, #3]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d108      	bne.n	8006e06 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	2200      	movs	r2, #0
 8006df8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	4619      	mov	r1, r3
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f005 fd51 	bl	800c8a8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e08:	015a      	lsls	r2, r3, #5
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	4413      	add	r3, r2
 8006e0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e12:	461a      	mov	r2, r3
 8006e14:	2302      	movs	r3, #2
 8006e16:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d003      	beq.n	8006e2a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006e22:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 fcdb 	bl	80077e0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e32:	085b      	lsrs	r3, r3, #1
 8006e34:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	f47f af2e 	bne.w	8006c9a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4618      	mov	r0, r3
 8006e44:	f003 f8fe 	bl	800a044 <USB_ReadInterrupts>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e4e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e52:	d122      	bne.n	8006e9a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	69fa      	ldr	r2, [r7, #28]
 8006e5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e62:	f023 0301 	bic.w	r3, r3, #1
 8006e66:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d108      	bne.n	8006e84 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fec3 	bl	8007c08 <HAL_PCDEx_LPM_Callback>
 8006e82:	e002      	b.n	8006e8a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f005 fcef 	bl	800c868 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	695a      	ldr	r2, [r3, #20]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006e98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f003 f8d0 	bl	800a044 <USB_ReadInterrupts>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006eaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006eae:	d112      	bne.n	8006ed6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f003 0301 	and.w	r3, r3, #1
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d102      	bne.n	8006ec6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f005 fcab 	bl	800c81c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	695a      	ldr	r2, [r3, #20]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006ed4:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f003 f8b2 	bl	800a044 <USB_ReadInterrupts>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ee6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eea:	f040 80b7 	bne.w	800705c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	69fa      	ldr	r2, [r7, #28]
 8006ef8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006efc:	f023 0301 	bic.w	r3, r3, #1
 8006f00:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2110      	movs	r1, #16
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f002 f879 	bl	8009000 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f0e:	2300      	movs	r3, #0
 8006f10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f12:	e046      	b.n	8006fa2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f16:	015a      	lsls	r2, r3, #5
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	4413      	add	r3, r2
 8006f1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f20:	461a      	mov	r2, r3
 8006f22:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006f26:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f2a:	015a      	lsls	r2, r3, #5
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	4413      	add	r3, r2
 8006f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f38:	0151      	lsls	r1, r2, #5
 8006f3a:	69fa      	ldr	r2, [r7, #28]
 8006f3c:	440a      	add	r2, r1
 8006f3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f46:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f4a:	015a      	lsls	r2, r3, #5
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	4413      	add	r3, r2
 8006f50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f54:	461a      	mov	r2, r3
 8006f56:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006f5a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f6c:	0151      	lsls	r1, r2, #5
 8006f6e:	69fa      	ldr	r2, [r7, #28]
 8006f70:	440a      	add	r2, r1
 8006f72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f76:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f7a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f7e:	015a      	lsls	r2, r3, #5
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	4413      	add	r3, r2
 8006f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f8c:	0151      	lsls	r1, r2, #5
 8006f8e:	69fa      	ldr	r2, [r7, #28]
 8006f90:	440a      	add	r2, r1
 8006f92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f96:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006f9a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d3b3      	bcc.n	8006f14 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fb2:	69db      	ldr	r3, [r3, #28]
 8006fb4:	69fa      	ldr	r2, [r7, #28]
 8006fb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fba:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006fbe:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d016      	beq.n	8006ff6 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006fc8:	69fb      	ldr	r3, [r7, #28]
 8006fca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fd2:	69fa      	ldr	r2, [r7, #28]
 8006fd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fd8:	f043 030b 	orr.w	r3, r3, #11
 8006fdc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe8:	69fa      	ldr	r2, [r7, #28]
 8006fea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fee:	f043 030b 	orr.w	r3, r3, #11
 8006ff2:	6453      	str	r3, [r2, #68]	; 0x44
 8006ff4:	e015      	b.n	8007022 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006ff6:	69fb      	ldr	r3, [r7, #28]
 8006ff8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	69fa      	ldr	r2, [r7, #28]
 8007000:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007004:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007008:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800700c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	69fa      	ldr	r2, [r7, #28]
 8007018:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800701c:	f043 030b 	orr.w	r3, r3, #11
 8007020:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	69fa      	ldr	r2, [r7, #28]
 800702c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007030:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007034:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6818      	ldr	r0, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007046:	461a      	mov	r2, r3
 8007048:	f003 f8c0 	bl	800a1cc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	695a      	ldr	r2, [r3, #20]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800705a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4618      	mov	r0, r3
 8007062:	f002 ffef 	bl	800a044 <USB_ReadInterrupts>
 8007066:	4603      	mov	r3, r0
 8007068:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800706c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007070:	d124      	bne.n	80070bc <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4618      	mov	r0, r3
 8007078:	f003 f885 	bl	800a186 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4618      	mov	r0, r3
 8007082:	f002 f83a 	bl	80090fa <USB_GetDevSpeed>
 8007086:	4603      	mov	r3, r0
 8007088:	461a      	mov	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681c      	ldr	r4, [r3, #0]
 8007092:	f001 f9e9 	bl	8008468 <HAL_RCC_GetHCLKFreq>
 8007096:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800709c:	b2db      	uxtb	r3, r3
 800709e:	461a      	mov	r2, r3
 80070a0:	4620      	mov	r0, r4
 80070a2:	f001 fd39 	bl	8008b18 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f005 fb99 	bl	800c7de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	695a      	ldr	r2, [r3, #20]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80070ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4618      	mov	r0, r3
 80070c2:	f002 ffbf 	bl	800a044 <USB_ReadInterrupts>
 80070c6:	4603      	mov	r3, r0
 80070c8:	f003 0308 	and.w	r3, r3, #8
 80070cc:	2b08      	cmp	r3, #8
 80070ce:	d10a      	bne.n	80070e6 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f005 fb76 	bl	800c7c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	695a      	ldr	r2, [r3, #20]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f002 0208 	and.w	r2, r2, #8
 80070e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f002 ffaa 	bl	800a044 <USB_ReadInterrupts>
 80070f0:	4603      	mov	r3, r0
 80070f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070f6:	2b80      	cmp	r3, #128	; 0x80
 80070f8:	d122      	bne.n	8007140 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80070fa:	6a3b      	ldr	r3, [r7, #32]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007102:	6a3b      	ldr	r3, [r7, #32]
 8007104:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007106:	2301      	movs	r3, #1
 8007108:	627b      	str	r3, [r7, #36]	; 0x24
 800710a:	e014      	b.n	8007136 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800710c:	6879      	ldr	r1, [r7, #4]
 800710e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007110:	4613      	mov	r3, r2
 8007112:	00db      	lsls	r3, r3, #3
 8007114:	4413      	add	r3, r2
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	440b      	add	r3, r1
 800711a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	2b01      	cmp	r3, #1
 8007122:	d105      	bne.n	8007130 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007126:	b2db      	uxtb	r3, r3
 8007128:	4619      	mov	r1, r3
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 fb27 	bl	800777e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007132:	3301      	adds	r3, #1
 8007134:	627b      	str	r3, [r7, #36]	; 0x24
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800713c:	429a      	cmp	r2, r3
 800713e:	d3e5      	bcc.n	800710c <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4618      	mov	r0, r3
 8007146:	f002 ff7d 	bl	800a044 <USB_ReadInterrupts>
 800714a:	4603      	mov	r3, r0
 800714c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007150:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007154:	d13b      	bne.n	80071ce <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007156:	2301      	movs	r3, #1
 8007158:	627b      	str	r3, [r7, #36]	; 0x24
 800715a:	e02b      	b.n	80071b4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800715c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715e:	015a      	lsls	r2, r3, #5
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	4413      	add	r3, r2
 8007164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800716c:	6879      	ldr	r1, [r7, #4]
 800716e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007170:	4613      	mov	r3, r2
 8007172:	00db      	lsls	r3, r3, #3
 8007174:	4413      	add	r3, r2
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	440b      	add	r3, r1
 800717a:	3340      	adds	r3, #64	; 0x40
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d115      	bne.n	80071ae <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007182:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007184:	2b00      	cmp	r3, #0
 8007186:	da12      	bge.n	80071ae <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007188:	6879      	ldr	r1, [r7, #4]
 800718a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800718c:	4613      	mov	r3, r2
 800718e:	00db      	lsls	r3, r3, #3
 8007190:	4413      	add	r3, r2
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	440b      	add	r3, r1
 8007196:	333f      	adds	r3, #63	; 0x3f
 8007198:	2201      	movs	r2, #1
 800719a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800719c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	4619      	mov	r1, r3
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 fae8 	bl	800777e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80071ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b0:	3301      	adds	r3, #1
 80071b2:	627b      	str	r3, [r7, #36]	; 0x24
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d3ce      	bcc.n	800715c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	695a      	ldr	r2, [r3, #20]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80071cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4618      	mov	r0, r3
 80071d4:	f002 ff36 	bl	800a044 <USB_ReadInterrupts>
 80071d8:	4603      	mov	r3, r0
 80071da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80071de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80071e2:	d155      	bne.n	8007290 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80071e4:	2301      	movs	r3, #1
 80071e6:	627b      	str	r3, [r7, #36]	; 0x24
 80071e8:	e045      	b.n	8007276 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80071ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ec:	015a      	lsls	r2, r3, #5
 80071ee:	69fb      	ldr	r3, [r7, #28]
 80071f0:	4413      	add	r3, r2
 80071f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80071fa:	6879      	ldr	r1, [r7, #4]
 80071fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071fe:	4613      	mov	r3, r2
 8007200:	00db      	lsls	r3, r3, #3
 8007202:	4413      	add	r3, r2
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	440b      	add	r3, r1
 8007208:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d12e      	bne.n	8007270 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007212:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007214:	2b00      	cmp	r3, #0
 8007216:	da2b      	bge.n	8007270 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8007224:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007228:	429a      	cmp	r2, r3
 800722a:	d121      	bne.n	8007270 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800722c:	6879      	ldr	r1, [r7, #4]
 800722e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007230:	4613      	mov	r3, r2
 8007232:	00db      	lsls	r3, r3, #3
 8007234:	4413      	add	r3, r2
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	440b      	add	r3, r1
 800723a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800723e:	2201      	movs	r2, #1
 8007240:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	699b      	ldr	r3, [r3, #24]
 8007246:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800724a:	6a3b      	ldr	r3, [r7, #32]
 800724c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800724e:	6a3b      	ldr	r3, [r7, #32]
 8007250:	695b      	ldr	r3, [r3, #20]
 8007252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10a      	bne.n	8007270 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	69fa      	ldr	r2, [r7, #28]
 8007264:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007268:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800726c:	6053      	str	r3, [r2, #4]
            break;
 800726e:	e007      	b.n	8007280 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007272:	3301      	adds	r3, #1
 8007274:	627b      	str	r3, [r7, #36]	; 0x24
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800727c:	429a      	cmp	r2, r3
 800727e:	d3b4      	bcc.n	80071ea <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	695a      	ldr	r2, [r3, #20]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800728e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4618      	mov	r0, r3
 8007296:	f002 fed5 	bl	800a044 <USB_ReadInterrupts>
 800729a:	4603      	mov	r3, r0
 800729c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80072a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072a4:	d10a      	bne.n	80072bc <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f005 fb10 	bl	800c8cc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	695a      	ldr	r2, [r3, #20]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80072ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4618      	mov	r0, r3
 80072c2:	f002 febf 	bl	800a044 <USB_ReadInterrupts>
 80072c6:	4603      	mov	r3, r0
 80072c8:	f003 0304 	and.w	r3, r3, #4
 80072cc:	2b04      	cmp	r3, #4
 80072ce:	d115      	bne.n	80072fc <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80072d8:	69bb      	ldr	r3, [r7, #24]
 80072da:	f003 0304 	and.w	r3, r3, #4
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d002      	beq.n	80072e8 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f005 fb00 	bl	800c8e8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	6859      	ldr	r1, [r3, #4]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	69ba      	ldr	r2, [r7, #24]
 80072f4:	430a      	orrs	r2, r1
 80072f6:	605a      	str	r2, [r3, #4]
 80072f8:	e000      	b.n	80072fc <HAL_PCD_IRQHandler+0x938>
      return;
 80072fa:	bf00      	nop
    }
  }
}
 80072fc:	3734      	adds	r7, #52	; 0x34
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd90      	pop	{r4, r7, pc}

08007302 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b082      	sub	sp, #8
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	460b      	mov	r3, r1
 800730c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007314:	2b01      	cmp	r3, #1
 8007316:	d101      	bne.n	800731c <HAL_PCD_SetAddress+0x1a>
 8007318:	2302      	movs	r3, #2
 800731a:	e013      	b.n	8007344 <HAL_PCD_SetAddress+0x42>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	78fa      	ldrb	r2, [r7, #3]
 8007328:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	78fa      	ldrb	r2, [r7, #3]
 8007332:	4611      	mov	r1, r2
 8007334:	4618      	mov	r0, r3
 8007336:	f002 fe1d 	bl	8009f74 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3708      	adds	r7, #8
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	4608      	mov	r0, r1
 8007356:	4611      	mov	r1, r2
 8007358:	461a      	mov	r2, r3
 800735a:	4603      	mov	r3, r0
 800735c:	70fb      	strb	r3, [r7, #3]
 800735e:	460b      	mov	r3, r1
 8007360:	803b      	strh	r3, [r7, #0]
 8007362:	4613      	mov	r3, r2
 8007364:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007366:	2300      	movs	r3, #0
 8007368:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800736a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800736e:	2b00      	cmp	r3, #0
 8007370:	da0f      	bge.n	8007392 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007372:	78fb      	ldrb	r3, [r7, #3]
 8007374:	f003 020f 	and.w	r2, r3, #15
 8007378:	4613      	mov	r3, r2
 800737a:	00db      	lsls	r3, r3, #3
 800737c:	4413      	add	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	3338      	adds	r3, #56	; 0x38
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	4413      	add	r3, r2
 8007386:	3304      	adds	r3, #4
 8007388:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2201      	movs	r2, #1
 800738e:	705a      	strb	r2, [r3, #1]
 8007390:	e00f      	b.n	80073b2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007392:	78fb      	ldrb	r3, [r7, #3]
 8007394:	f003 020f 	and.w	r2, r3, #15
 8007398:	4613      	mov	r3, r2
 800739a:	00db      	lsls	r3, r3, #3
 800739c:	4413      	add	r3, r2
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	4413      	add	r3, r2
 80073a8:	3304      	adds	r3, #4
 80073aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80073b2:	78fb      	ldrb	r3, [r7, #3]
 80073b4:	f003 030f 	and.w	r3, r3, #15
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80073be:	883a      	ldrh	r2, [r7, #0]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	78ba      	ldrb	r2, [r7, #2]
 80073c8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	785b      	ldrb	r3, [r3, #1]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d004      	beq.n	80073dc <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80073dc:	78bb      	ldrb	r3, [r7, #2]
 80073de:	2b02      	cmp	r3, #2
 80073e0:	d102      	bne.n	80073e8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2200      	movs	r2, #0
 80073e6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d101      	bne.n	80073f6 <HAL_PCD_EP_Open+0xaa>
 80073f2:	2302      	movs	r3, #2
 80073f4:	e00e      	b.n	8007414 <HAL_PCD_EP_Open+0xc8>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	68f9      	ldr	r1, [r7, #12]
 8007404:	4618      	mov	r0, r3
 8007406:	f001 fe9d 	bl	8009144 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8007412:	7afb      	ldrb	r3, [r7, #11]
}
 8007414:	4618      	mov	r0, r3
 8007416:	3710      	adds	r7, #16
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}

0800741c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	460b      	mov	r3, r1
 8007426:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007428:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800742c:	2b00      	cmp	r3, #0
 800742e:	da0f      	bge.n	8007450 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007430:	78fb      	ldrb	r3, [r7, #3]
 8007432:	f003 020f 	and.w	r2, r3, #15
 8007436:	4613      	mov	r3, r2
 8007438:	00db      	lsls	r3, r3, #3
 800743a:	4413      	add	r3, r2
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	3338      	adds	r3, #56	; 0x38
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	4413      	add	r3, r2
 8007444:	3304      	adds	r3, #4
 8007446:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2201      	movs	r2, #1
 800744c:	705a      	strb	r2, [r3, #1]
 800744e:	e00f      	b.n	8007470 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007450:	78fb      	ldrb	r3, [r7, #3]
 8007452:	f003 020f 	and.w	r2, r3, #15
 8007456:	4613      	mov	r3, r2
 8007458:	00db      	lsls	r3, r3, #3
 800745a:	4413      	add	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	4413      	add	r3, r2
 8007466:	3304      	adds	r3, #4
 8007468:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007470:	78fb      	ldrb	r3, [r7, #3]
 8007472:	f003 030f 	and.w	r3, r3, #15
 8007476:	b2da      	uxtb	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007482:	2b01      	cmp	r3, #1
 8007484:	d101      	bne.n	800748a <HAL_PCD_EP_Close+0x6e>
 8007486:	2302      	movs	r3, #2
 8007488:	e00e      	b.n	80074a8 <HAL_PCD_EP_Close+0x8c>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2201      	movs	r2, #1
 800748e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68f9      	ldr	r1, [r7, #12]
 8007498:	4618      	mov	r0, r3
 800749a:	f001 fedb 	bl	8009254 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b086      	sub	sp, #24
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	607a      	str	r2, [r7, #4]
 80074ba:	603b      	str	r3, [r7, #0]
 80074bc:	460b      	mov	r3, r1
 80074be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074c0:	7afb      	ldrb	r3, [r7, #11]
 80074c2:	f003 020f 	and.w	r2, r3, #15
 80074c6:	4613      	mov	r3, r2
 80074c8:	00db      	lsls	r3, r3, #3
 80074ca:	4413      	add	r3, r2
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	4413      	add	r3, r2
 80074d6:	3304      	adds	r3, #4
 80074d8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	687a      	ldr	r2, [r7, #4]
 80074de:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	683a      	ldr	r2, [r7, #0]
 80074e4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	2200      	movs	r2, #0
 80074ea:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	2200      	movs	r2, #0
 80074f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80074f2:	7afb      	ldrb	r3, [r7, #11]
 80074f4:	f003 030f 	and.w	r3, r3, #15
 80074f8:	b2da      	uxtb	r2, r3
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	691b      	ldr	r3, [r3, #16]
 8007502:	2b01      	cmp	r3, #1
 8007504:	d102      	bne.n	800750c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800750c:	7afb      	ldrb	r3, [r7, #11]
 800750e:	f003 030f 	and.w	r3, r3, #15
 8007512:	2b00      	cmp	r3, #0
 8007514:	d109      	bne.n	800752a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6818      	ldr	r0, [r3, #0]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	691b      	ldr	r3, [r3, #16]
 800751e:	b2db      	uxtb	r3, r3
 8007520:	461a      	mov	r2, r3
 8007522:	6979      	ldr	r1, [r7, #20]
 8007524:	f002 f9ba 	bl	800989c <USB_EP0StartXfer>
 8007528:	e008      	b.n	800753c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6818      	ldr	r0, [r3, #0]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	b2db      	uxtb	r3, r3
 8007534:	461a      	mov	r2, r3
 8007536:	6979      	ldr	r1, [r7, #20]
 8007538:	f001 ff68 	bl	800940c <USB_EPStartXfer>
  }

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3718      	adds	r7, #24
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}

08007546 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007546:	b480      	push	{r7}
 8007548:	b083      	sub	sp, #12
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
 800754e:	460b      	mov	r3, r1
 8007550:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007552:	78fb      	ldrb	r3, [r7, #3]
 8007554:	f003 020f 	and.w	r2, r3, #15
 8007558:	6879      	ldr	r1, [r7, #4]
 800755a:	4613      	mov	r3, r2
 800755c:	00db      	lsls	r3, r3, #3
 800755e:	4413      	add	r3, r2
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	440b      	add	r3, r1
 8007564:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8007568:	681b      	ldr	r3, [r3, #0]
}
 800756a:	4618      	mov	r0, r3
 800756c:	370c      	adds	r7, #12
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr

08007576 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b086      	sub	sp, #24
 800757a:	af00      	add	r7, sp, #0
 800757c:	60f8      	str	r0, [r7, #12]
 800757e:	607a      	str	r2, [r7, #4]
 8007580:	603b      	str	r3, [r7, #0]
 8007582:	460b      	mov	r3, r1
 8007584:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007586:	7afb      	ldrb	r3, [r7, #11]
 8007588:	f003 020f 	and.w	r2, r3, #15
 800758c:	4613      	mov	r3, r2
 800758e:	00db      	lsls	r3, r3, #3
 8007590:	4413      	add	r3, r2
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	3338      	adds	r3, #56	; 0x38
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	4413      	add	r3, r2
 800759a:	3304      	adds	r3, #4
 800759c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	2200      	movs	r2, #0
 80075ae:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	2201      	movs	r2, #1
 80075b4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80075b6:	7afb      	ldrb	r3, [r7, #11]
 80075b8:	f003 030f 	and.w	r3, r3, #15
 80075bc:	b2da      	uxtb	r2, r3
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d102      	bne.n	80075d0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80075d0:	7afb      	ldrb	r3, [r7, #11]
 80075d2:	f003 030f 	and.w	r3, r3, #15
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d109      	bne.n	80075ee <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6818      	ldr	r0, [r3, #0]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	461a      	mov	r2, r3
 80075e6:	6979      	ldr	r1, [r7, #20]
 80075e8:	f002 f958 	bl	800989c <USB_EP0StartXfer>
 80075ec:	e008      	b.n	8007600 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6818      	ldr	r0, [r3, #0]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	461a      	mov	r2, r3
 80075fa:	6979      	ldr	r1, [r7, #20]
 80075fc:	f001 ff06 	bl	800940c <USB_EPStartXfer>
  }

  return HAL_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3718      	adds	r7, #24
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}

0800760a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800760a:	b580      	push	{r7, lr}
 800760c:	b084      	sub	sp, #16
 800760e:	af00      	add	r7, sp, #0
 8007610:	6078      	str	r0, [r7, #4]
 8007612:	460b      	mov	r3, r1
 8007614:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007616:	78fb      	ldrb	r3, [r7, #3]
 8007618:	f003 020f 	and.w	r2, r3, #15
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	429a      	cmp	r2, r3
 8007622:	d901      	bls.n	8007628 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e050      	b.n	80076ca <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007628:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800762c:	2b00      	cmp	r3, #0
 800762e:	da0f      	bge.n	8007650 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007630:	78fb      	ldrb	r3, [r7, #3]
 8007632:	f003 020f 	and.w	r2, r3, #15
 8007636:	4613      	mov	r3, r2
 8007638:	00db      	lsls	r3, r3, #3
 800763a:	4413      	add	r3, r2
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	3338      	adds	r3, #56	; 0x38
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	4413      	add	r3, r2
 8007644:	3304      	adds	r3, #4
 8007646:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2201      	movs	r2, #1
 800764c:	705a      	strb	r2, [r3, #1]
 800764e:	e00d      	b.n	800766c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007650:	78fa      	ldrb	r2, [r7, #3]
 8007652:	4613      	mov	r3, r2
 8007654:	00db      	lsls	r3, r3, #3
 8007656:	4413      	add	r3, r2
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	4413      	add	r3, r2
 8007662:	3304      	adds	r3, #4
 8007664:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2201      	movs	r2, #1
 8007670:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007672:	78fb      	ldrb	r3, [r7, #3]
 8007674:	f003 030f 	and.w	r3, r3, #15
 8007678:	b2da      	uxtb	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007684:	2b01      	cmp	r3, #1
 8007686:	d101      	bne.n	800768c <HAL_PCD_EP_SetStall+0x82>
 8007688:	2302      	movs	r3, #2
 800768a:	e01e      	b.n	80076ca <HAL_PCD_EP_SetStall+0xc0>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68f9      	ldr	r1, [r7, #12]
 800769a:	4618      	mov	r0, r3
 800769c:	f002 fb96 	bl	8009dcc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80076a0:	78fb      	ldrb	r3, [r7, #3]
 80076a2:	f003 030f 	and.w	r3, r3, #15
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d10a      	bne.n	80076c0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6818      	ldr	r0, [r3, #0]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	b2d9      	uxtb	r1, r3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80076ba:	461a      	mov	r2, r3
 80076bc:	f002 fd86 	bl	800a1cc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b084      	sub	sp, #16
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
 80076da:	460b      	mov	r3, r1
 80076dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80076de:	78fb      	ldrb	r3, [r7, #3]
 80076e0:	f003 020f 	and.w	r2, r3, #15
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d901      	bls.n	80076f0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e042      	b.n	8007776 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80076f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	da0f      	bge.n	8007718 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80076f8:	78fb      	ldrb	r3, [r7, #3]
 80076fa:	f003 020f 	and.w	r2, r3, #15
 80076fe:	4613      	mov	r3, r2
 8007700:	00db      	lsls	r3, r3, #3
 8007702:	4413      	add	r3, r2
 8007704:	009b      	lsls	r3, r3, #2
 8007706:	3338      	adds	r3, #56	; 0x38
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	4413      	add	r3, r2
 800770c:	3304      	adds	r3, #4
 800770e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2201      	movs	r2, #1
 8007714:	705a      	strb	r2, [r3, #1]
 8007716:	e00f      	b.n	8007738 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007718:	78fb      	ldrb	r3, [r7, #3]
 800771a:	f003 020f 	and.w	r2, r3, #15
 800771e:	4613      	mov	r3, r2
 8007720:	00db      	lsls	r3, r3, #3
 8007722:	4413      	add	r3, r2
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	4413      	add	r3, r2
 800772e:	3304      	adds	r3, #4
 8007730:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2200      	movs	r2, #0
 8007736:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2200      	movs	r2, #0
 800773c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800773e:	78fb      	ldrb	r3, [r7, #3]
 8007740:	f003 030f 	and.w	r3, r3, #15
 8007744:	b2da      	uxtb	r2, r3
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007750:	2b01      	cmp	r3, #1
 8007752:	d101      	bne.n	8007758 <HAL_PCD_EP_ClrStall+0x86>
 8007754:	2302      	movs	r3, #2
 8007756:	e00e      	b.n	8007776 <HAL_PCD_EP_ClrStall+0xa4>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68f9      	ldr	r1, [r7, #12]
 8007766:	4618      	mov	r0, r3
 8007768:	f002 fb9e 	bl	8009ea8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}

0800777e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
 8007786:	460b      	mov	r3, r1
 8007788:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800778a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800778e:	2b00      	cmp	r3, #0
 8007790:	da0c      	bge.n	80077ac <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007792:	78fb      	ldrb	r3, [r7, #3]
 8007794:	f003 020f 	and.w	r2, r3, #15
 8007798:	4613      	mov	r3, r2
 800779a:	00db      	lsls	r3, r3, #3
 800779c:	4413      	add	r3, r2
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	3338      	adds	r3, #56	; 0x38
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	4413      	add	r3, r2
 80077a6:	3304      	adds	r3, #4
 80077a8:	60fb      	str	r3, [r7, #12]
 80077aa:	e00c      	b.n	80077c6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80077ac:	78fb      	ldrb	r3, [r7, #3]
 80077ae:	f003 020f 	and.w	r2, r3, #15
 80077b2:	4613      	mov	r3, r2
 80077b4:	00db      	lsls	r3, r3, #3
 80077b6:	4413      	add	r3, r2
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	4413      	add	r3, r2
 80077c2:	3304      	adds	r3, #4
 80077c4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68f9      	ldr	r1, [r7, #12]
 80077cc:	4618      	mov	r0, r3
 80077ce:	f002 f9bd 	bl	8009b4c <USB_EPStopXfer>
 80077d2:	4603      	mov	r3, r0
 80077d4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80077d6:	7afb      	ldrb	r3, [r7, #11]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3710      	adds	r7, #16
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b08a      	sub	sp, #40	; 0x28
 80077e4:	af02      	add	r7, sp, #8
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80077f4:	683a      	ldr	r2, [r7, #0]
 80077f6:	4613      	mov	r3, r2
 80077f8:	00db      	lsls	r3, r3, #3
 80077fa:	4413      	add	r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	3338      	adds	r3, #56	; 0x38
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	4413      	add	r3, r2
 8007804:	3304      	adds	r3, #4
 8007806:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6a1a      	ldr	r2, [r3, #32]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	429a      	cmp	r2, r3
 8007812:	d901      	bls.n	8007818 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	e06c      	b.n	80078f2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	699a      	ldr	r2, [r3, #24]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	6a1b      	ldr	r3, [r3, #32]
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	69fa      	ldr	r2, [r7, #28]
 800782a:	429a      	cmp	r2, r3
 800782c:	d902      	bls.n	8007834 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	3303      	adds	r3, #3
 8007838:	089b      	lsrs	r3, r3, #2
 800783a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800783c:	e02b      	b.n	8007896 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	699a      	ldr	r2, [r3, #24]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	6a1b      	ldr	r3, [r3, #32]
 8007846:	1ad3      	subs	r3, r2, r3
 8007848:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	69fa      	ldr	r2, [r7, #28]
 8007850:	429a      	cmp	r2, r3
 8007852:	d902      	bls.n	800785a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	3303      	adds	r3, #3
 800785e:	089b      	lsrs	r3, r3, #2
 8007860:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6919      	ldr	r1, [r3, #16]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	b2da      	uxtb	r2, r3
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007872:	b2db      	uxtb	r3, r3
 8007874:	9300      	str	r3, [sp, #0]
 8007876:	4603      	mov	r3, r0
 8007878:	6978      	ldr	r0, [r7, #20]
 800787a:	f002 fa11 	bl	8009ca0 <USB_WritePacket>

    ep->xfer_buff  += len;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	691a      	ldr	r2, [r3, #16]
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	441a      	add	r2, r3
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6a1a      	ldr	r2, [r3, #32]
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	441a      	add	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	015a      	lsls	r2, r3, #5
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	4413      	add	r3, r2
 800789e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a2:	699b      	ldr	r3, [r3, #24]
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d809      	bhi.n	80078c0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6a1a      	ldr	r2, [r3, #32]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d203      	bcs.n	80078c0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1be      	bne.n	800783e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	699a      	ldr	r2, [r3, #24]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6a1b      	ldr	r3, [r3, #32]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d811      	bhi.n	80078f0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	f003 030f 	and.w	r3, r3, #15
 80078d2:	2201      	movs	r2, #1
 80078d4:	fa02 f303 	lsl.w	r3, r2, r3
 80078d8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	43db      	mvns	r3, r3
 80078e6:	6939      	ldr	r1, [r7, #16]
 80078e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80078ec:	4013      	ands	r3, r2
 80078ee:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80078f0:	2300      	movs	r3, #0
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3720      	adds	r7, #32
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
	...

080078fc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b088      	sub	sp, #32
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007910:	69fb      	ldr	r3, [r7, #28]
 8007912:	333c      	adds	r3, #60	; 0x3c
 8007914:	3304      	adds	r3, #4
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	015a      	lsls	r2, r3, #5
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	4413      	add	r3, r2
 8007922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d17b      	bne.n	8007a2a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	f003 0308 	and.w	r3, r3, #8
 8007938:	2b00      	cmp	r3, #0
 800793a:	d015      	beq.n	8007968 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	4a61      	ldr	r2, [pc, #388]	; (8007ac4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007940:	4293      	cmp	r3, r2
 8007942:	f240 80b9 	bls.w	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800794c:	2b00      	cmp	r3, #0
 800794e:	f000 80b3 	beq.w	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	015a      	lsls	r2, r3, #5
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	4413      	add	r3, r2
 800795a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800795e:	461a      	mov	r2, r3
 8007960:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007964:	6093      	str	r3, [r2, #8]
 8007966:	e0a7      	b.n	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	f003 0320 	and.w	r3, r3, #32
 800796e:	2b00      	cmp	r3, #0
 8007970:	d009      	beq.n	8007986 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	015a      	lsls	r2, r3, #5
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	4413      	add	r3, r2
 800797a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800797e:	461a      	mov	r2, r3
 8007980:	2320      	movs	r3, #32
 8007982:	6093      	str	r3, [r2, #8]
 8007984:	e098      	b.n	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800798c:	2b00      	cmp	r3, #0
 800798e:	f040 8093 	bne.w	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	4a4b      	ldr	r2, [pc, #300]	; (8007ac4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d90f      	bls.n	80079ba <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00a      	beq.n	80079ba <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	015a      	lsls	r2, r3, #5
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	4413      	add	r3, r2
 80079ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079b0:	461a      	mov	r2, r3
 80079b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079b6:	6093      	str	r3, [r2, #8]
 80079b8:	e07e      	b.n	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80079ba:	683a      	ldr	r2, [r7, #0]
 80079bc:	4613      	mov	r3, r2
 80079be:	00db      	lsls	r3, r3, #3
 80079c0:	4413      	add	r3, r2
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	4413      	add	r3, r2
 80079cc:	3304      	adds	r3, #4
 80079ce:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	69da      	ldr	r2, [r3, #28]
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	0159      	lsls	r1, r3, #5
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	440b      	add	r3, r1
 80079dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079e6:	1ad2      	subs	r2, r2, r3
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d114      	bne.n	8007a1c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d109      	bne.n	8007a0e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6818      	ldr	r0, [r3, #0]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007a04:	461a      	mov	r2, r3
 8007a06:	2101      	movs	r1, #1
 8007a08:	f002 fbe0 	bl	800a1cc <USB_EP0_OutStart>
 8007a0c:	e006      	b.n	8007a1c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	691a      	ldr	r2, [r3, #16]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	6a1b      	ldr	r3, [r3, #32]
 8007a16:	441a      	add	r2, r3
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	4619      	mov	r1, r3
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f004 fe98 	bl	800c758 <HAL_PCD_DataOutStageCallback>
 8007a28:	e046      	b.n	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	4a26      	ldr	r2, [pc, #152]	; (8007ac8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d124      	bne.n	8007a7c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00a      	beq.n	8007a52 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	015a      	lsls	r2, r3, #5
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	4413      	add	r3, r2
 8007a44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a48:	461a      	mov	r2, r3
 8007a4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a4e:	6093      	str	r3, [r2, #8]
 8007a50:	e032      	b.n	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	f003 0320 	and.w	r3, r3, #32
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d008      	beq.n	8007a6e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	015a      	lsls	r2, r3, #5
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	4413      	add	r3, r2
 8007a64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a68:	461a      	mov	r2, r3
 8007a6a:	2320      	movs	r3, #32
 8007a6c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	4619      	mov	r1, r3
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f004 fe6f 	bl	800c758 <HAL_PCD_DataOutStageCallback>
 8007a7a:	e01d      	b.n	8007ab8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d114      	bne.n	8007aac <PCD_EP_OutXfrComplete_int+0x1b0>
 8007a82:	6879      	ldr	r1, [r7, #4]
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	4613      	mov	r3, r2
 8007a88:	00db      	lsls	r3, r3, #3
 8007a8a:	4413      	add	r3, r2
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	440b      	add	r3, r1
 8007a90:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d108      	bne.n	8007aac <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6818      	ldr	r0, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	2100      	movs	r1, #0
 8007aa8:	f002 fb90 	bl	800a1cc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f004 fe50 	bl	800c758 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3720      	adds	r7, #32
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	4f54300a 	.word	0x4f54300a
 8007ac8:	4f54310a 	.word	0x4f54310a

08007acc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b086      	sub	sp, #24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	333c      	adds	r3, #60	; 0x3c
 8007ae4:	3304      	adds	r3, #4
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	015a      	lsls	r2, r3, #5
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	4413      	add	r3, r2
 8007af2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	4a15      	ldr	r2, [pc, #84]	; (8007b54 <PCD_EP_OutSetupPacket_int+0x88>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d90e      	bls.n	8007b20 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d009      	beq.n	8007b20 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	015a      	lsls	r2, r3, #5
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	4413      	add	r3, r2
 8007b14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b18:	461a      	mov	r2, r3
 8007b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b1e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f004 fe07 	bl	800c734 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4a0a      	ldr	r2, [pc, #40]	; (8007b54 <PCD_EP_OutSetupPacket_int+0x88>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d90c      	bls.n	8007b48 <PCD_EP_OutSetupPacket_int+0x7c>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	691b      	ldr	r3, [r3, #16]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d108      	bne.n	8007b48 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6818      	ldr	r0, [r3, #0]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007b40:	461a      	mov	r2, r3
 8007b42:	2101      	movs	r1, #1
 8007b44:	f002 fb42 	bl	800a1cc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007b48:	2300      	movs	r3, #0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3718      	adds	r7, #24
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	4f54300a 	.word	0x4f54300a

08007b58 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	460b      	mov	r3, r1
 8007b62:	70fb      	strb	r3, [r7, #3]
 8007b64:	4613      	mov	r3, r2
 8007b66:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007b70:	78fb      	ldrb	r3, [r7, #3]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d107      	bne.n	8007b86 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007b76:	883b      	ldrh	r3, [r7, #0]
 8007b78:	0419      	lsls	r1, r3, #16
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68ba      	ldr	r2, [r7, #8]
 8007b80:	430a      	orrs	r2, r1
 8007b82:	629a      	str	r2, [r3, #40]	; 0x28
 8007b84:	e028      	b.n	8007bd8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b8c:	0c1b      	lsrs	r3, r3, #16
 8007b8e:	68ba      	ldr	r2, [r7, #8]
 8007b90:	4413      	add	r3, r2
 8007b92:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007b94:	2300      	movs	r3, #0
 8007b96:	73fb      	strb	r3, [r7, #15]
 8007b98:	e00d      	b.n	8007bb6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ba0:	3340      	adds	r3, #64	; 0x40
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	4413      	add	r3, r2
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	0c1b      	lsrs	r3, r3, #16
 8007baa:	68ba      	ldr	r2, [r7, #8]
 8007bac:	4413      	add	r3, r2
 8007bae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007bb0:	7bfb      	ldrb	r3, [r7, #15]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	73fb      	strb	r3, [r7, #15]
 8007bb6:	7bfa      	ldrb	r2, [r7, #15]
 8007bb8:	78fb      	ldrb	r3, [r7, #3]
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d3ec      	bcc.n	8007b9a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007bc0:	883b      	ldrh	r3, [r7, #0]
 8007bc2:	0418      	lsls	r0, r3, #16
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6819      	ldr	r1, [r3, #0]
 8007bc8:	78fb      	ldrb	r3, [r7, #3]
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	68ba      	ldr	r2, [r7, #8]
 8007bce:	4302      	orrs	r2, r0
 8007bd0:	3340      	adds	r3, #64	; 0x40
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	440b      	add	r3, r1
 8007bd6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3714      	adds	r7, #20
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr

08007be6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007be6:	b480      	push	{r7}
 8007be8:	b083      	sub	sp, #12
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
 8007bee:	460b      	mov	r3, r1
 8007bf0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	887a      	ldrh	r2, [r7, #2]
 8007bf8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	460b      	mov	r3, r1
 8007c12:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b086      	sub	sp, #24
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d101      	bne.n	8007c32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e267      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0301 	and.w	r3, r3, #1
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d075      	beq.n	8007d2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007c3e:	4b88      	ldr	r3, [pc, #544]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f003 030c 	and.w	r3, r3, #12
 8007c46:	2b04      	cmp	r3, #4
 8007c48:	d00c      	beq.n	8007c64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c4a:	4b85      	ldr	r3, [pc, #532]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007c52:	2b08      	cmp	r3, #8
 8007c54:	d112      	bne.n	8007c7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c56:	4b82      	ldr	r3, [pc, #520]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c62:	d10b      	bne.n	8007c7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c64:	4b7e      	ldr	r3, [pc, #504]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d05b      	beq.n	8007d28 <HAL_RCC_OscConfig+0x108>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d157      	bne.n	8007d28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e242      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c84:	d106      	bne.n	8007c94 <HAL_RCC_OscConfig+0x74>
 8007c86:	4b76      	ldr	r3, [pc, #472]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a75      	ldr	r2, [pc, #468]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c90:	6013      	str	r3, [r2, #0]
 8007c92:	e01d      	b.n	8007cd0 <HAL_RCC_OscConfig+0xb0>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c9c:	d10c      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x98>
 8007c9e:	4b70      	ldr	r3, [pc, #448]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a6f      	ldr	r2, [pc, #444]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ca8:	6013      	str	r3, [r2, #0]
 8007caa:	4b6d      	ldr	r3, [pc, #436]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a6c      	ldr	r2, [pc, #432]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cb4:	6013      	str	r3, [r2, #0]
 8007cb6:	e00b      	b.n	8007cd0 <HAL_RCC_OscConfig+0xb0>
 8007cb8:	4b69      	ldr	r3, [pc, #420]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a68      	ldr	r2, [pc, #416]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007cbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cc2:	6013      	str	r3, [r2, #0]
 8007cc4:	4b66      	ldr	r3, [pc, #408]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a65      	ldr	r2, [pc, #404]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007cca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007cce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d013      	beq.n	8007d00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cd8:	f7fa fa26 	bl	8002128 <HAL_GetTick>
 8007cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cde:	e008      	b.n	8007cf2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ce0:	f7fa fa22 	bl	8002128 <HAL_GetTick>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	1ad3      	subs	r3, r2, r3
 8007cea:	2b64      	cmp	r3, #100	; 0x64
 8007cec:	d901      	bls.n	8007cf2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007cee:	2303      	movs	r3, #3
 8007cf0:	e207      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cf2:	4b5b      	ldr	r3, [pc, #364]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d0f0      	beq.n	8007ce0 <HAL_RCC_OscConfig+0xc0>
 8007cfe:	e014      	b.n	8007d2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d00:	f7fa fa12 	bl	8002128 <HAL_GetTick>
 8007d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d06:	e008      	b.n	8007d1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d08:	f7fa fa0e 	bl	8002128 <HAL_GetTick>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	1ad3      	subs	r3, r2, r3
 8007d12:	2b64      	cmp	r3, #100	; 0x64
 8007d14:	d901      	bls.n	8007d1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007d16:	2303      	movs	r3, #3
 8007d18:	e1f3      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d1a:	4b51      	ldr	r3, [pc, #324]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1f0      	bne.n	8007d08 <HAL_RCC_OscConfig+0xe8>
 8007d26:	e000      	b.n	8007d2a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 0302 	and.w	r3, r3, #2
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d063      	beq.n	8007dfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007d36:	4b4a      	ldr	r3, [pc, #296]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f003 030c 	and.w	r3, r3, #12
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00b      	beq.n	8007d5a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d42:	4b47      	ldr	r3, [pc, #284]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007d4a:	2b08      	cmp	r3, #8
 8007d4c:	d11c      	bne.n	8007d88 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d4e:	4b44      	ldr	r3, [pc, #272]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d116      	bne.n	8007d88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d5a:	4b41      	ldr	r3, [pc, #260]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f003 0302 	and.w	r3, r3, #2
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d005      	beq.n	8007d72 <HAL_RCC_OscConfig+0x152>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d001      	beq.n	8007d72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e1c7      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d72:	4b3b      	ldr	r3, [pc, #236]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	00db      	lsls	r3, r3, #3
 8007d80:	4937      	ldr	r1, [pc, #220]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d86:	e03a      	b.n	8007dfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d020      	beq.n	8007dd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d90:	4b34      	ldr	r3, [pc, #208]	; (8007e64 <HAL_RCC_OscConfig+0x244>)
 8007d92:	2201      	movs	r2, #1
 8007d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d96:	f7fa f9c7 	bl	8002128 <HAL_GetTick>
 8007d9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d9c:	e008      	b.n	8007db0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d9e:	f7fa f9c3 	bl	8002128 <HAL_GetTick>
 8007da2:	4602      	mov	r2, r0
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	1ad3      	subs	r3, r2, r3
 8007da8:	2b02      	cmp	r3, #2
 8007daa:	d901      	bls.n	8007db0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007dac:	2303      	movs	r3, #3
 8007dae:	e1a8      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007db0:	4b2b      	ldr	r3, [pc, #172]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0302 	and.w	r3, r3, #2
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d0f0      	beq.n	8007d9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007dbc:	4b28      	ldr	r3, [pc, #160]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	00db      	lsls	r3, r3, #3
 8007dca:	4925      	ldr	r1, [pc, #148]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	600b      	str	r3, [r1, #0]
 8007dd0:	e015      	b.n	8007dfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007dd2:	4b24      	ldr	r3, [pc, #144]	; (8007e64 <HAL_RCC_OscConfig+0x244>)
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd8:	f7fa f9a6 	bl	8002128 <HAL_GetTick>
 8007ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007dde:	e008      	b.n	8007df2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007de0:	f7fa f9a2 	bl	8002128 <HAL_GetTick>
 8007de4:	4602      	mov	r2, r0
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	2b02      	cmp	r3, #2
 8007dec:	d901      	bls.n	8007df2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e187      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007df2:	4b1b      	ldr	r3, [pc, #108]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f003 0302 	and.w	r3, r3, #2
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1f0      	bne.n	8007de0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 0308 	and.w	r3, r3, #8
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d036      	beq.n	8007e78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	695b      	ldr	r3, [r3, #20]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d016      	beq.n	8007e40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e12:	4b15      	ldr	r3, [pc, #84]	; (8007e68 <HAL_RCC_OscConfig+0x248>)
 8007e14:	2201      	movs	r2, #1
 8007e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e18:	f7fa f986 	bl	8002128 <HAL_GetTick>
 8007e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e1e:	e008      	b.n	8007e32 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e20:	f7fa f982 	bl	8002128 <HAL_GetTick>
 8007e24:	4602      	mov	r2, r0
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d901      	bls.n	8007e32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007e2e:	2303      	movs	r3, #3
 8007e30:	e167      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e32:	4b0b      	ldr	r3, [pc, #44]	; (8007e60 <HAL_RCC_OscConfig+0x240>)
 8007e34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e36:	f003 0302 	and.w	r3, r3, #2
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d0f0      	beq.n	8007e20 <HAL_RCC_OscConfig+0x200>
 8007e3e:	e01b      	b.n	8007e78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e40:	4b09      	ldr	r3, [pc, #36]	; (8007e68 <HAL_RCC_OscConfig+0x248>)
 8007e42:	2200      	movs	r2, #0
 8007e44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e46:	f7fa f96f 	bl	8002128 <HAL_GetTick>
 8007e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e4c:	e00e      	b.n	8007e6c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e4e:	f7fa f96b 	bl	8002128 <HAL_GetTick>
 8007e52:	4602      	mov	r2, r0
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	1ad3      	subs	r3, r2, r3
 8007e58:	2b02      	cmp	r3, #2
 8007e5a:	d907      	bls.n	8007e6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	e150      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
 8007e60:	40023800 	.word	0x40023800
 8007e64:	42470000 	.word	0x42470000
 8007e68:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e6c:	4b88      	ldr	r3, [pc, #544]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007e6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e70:	f003 0302 	and.w	r3, r3, #2
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1ea      	bne.n	8007e4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f003 0304 	and.w	r3, r3, #4
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 8097 	beq.w	8007fb4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e86:	2300      	movs	r3, #0
 8007e88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e8a:	4b81      	ldr	r3, [pc, #516]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10f      	bne.n	8007eb6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e96:	2300      	movs	r3, #0
 8007e98:	60bb      	str	r3, [r7, #8]
 8007e9a:	4b7d      	ldr	r3, [pc, #500]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e9e:	4a7c      	ldr	r2, [pc, #496]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8007ea6:	4b7a      	ldr	r3, [pc, #488]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007eae:	60bb      	str	r3, [r7, #8]
 8007eb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007eb6:	4b77      	ldr	r3, [pc, #476]	; (8008094 <HAL_RCC_OscConfig+0x474>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d118      	bne.n	8007ef4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ec2:	4b74      	ldr	r3, [pc, #464]	; (8008094 <HAL_RCC_OscConfig+0x474>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a73      	ldr	r2, [pc, #460]	; (8008094 <HAL_RCC_OscConfig+0x474>)
 8007ec8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ecc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ece:	f7fa f92b 	bl	8002128 <HAL_GetTick>
 8007ed2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ed4:	e008      	b.n	8007ee8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ed6:	f7fa f927 	bl	8002128 <HAL_GetTick>
 8007eda:	4602      	mov	r2, r0
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	2b02      	cmp	r3, #2
 8007ee2:	d901      	bls.n	8007ee8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e10c      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ee8:	4b6a      	ldr	r3, [pc, #424]	; (8008094 <HAL_RCC_OscConfig+0x474>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d0f0      	beq.n	8007ed6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d106      	bne.n	8007f0a <HAL_RCC_OscConfig+0x2ea>
 8007efc:	4b64      	ldr	r3, [pc, #400]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f00:	4a63      	ldr	r2, [pc, #396]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f02:	f043 0301 	orr.w	r3, r3, #1
 8007f06:	6713      	str	r3, [r2, #112]	; 0x70
 8007f08:	e01c      	b.n	8007f44 <HAL_RCC_OscConfig+0x324>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	2b05      	cmp	r3, #5
 8007f10:	d10c      	bne.n	8007f2c <HAL_RCC_OscConfig+0x30c>
 8007f12:	4b5f      	ldr	r3, [pc, #380]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f16:	4a5e      	ldr	r2, [pc, #376]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f18:	f043 0304 	orr.w	r3, r3, #4
 8007f1c:	6713      	str	r3, [r2, #112]	; 0x70
 8007f1e:	4b5c      	ldr	r3, [pc, #368]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f22:	4a5b      	ldr	r2, [pc, #364]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f24:	f043 0301 	orr.w	r3, r3, #1
 8007f28:	6713      	str	r3, [r2, #112]	; 0x70
 8007f2a:	e00b      	b.n	8007f44 <HAL_RCC_OscConfig+0x324>
 8007f2c:	4b58      	ldr	r3, [pc, #352]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f30:	4a57      	ldr	r2, [pc, #348]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f32:	f023 0301 	bic.w	r3, r3, #1
 8007f36:	6713      	str	r3, [r2, #112]	; 0x70
 8007f38:	4b55      	ldr	r3, [pc, #340]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f3c:	4a54      	ldr	r2, [pc, #336]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f3e:	f023 0304 	bic.w	r3, r3, #4
 8007f42:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d015      	beq.n	8007f78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f4c:	f7fa f8ec 	bl	8002128 <HAL_GetTick>
 8007f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f52:	e00a      	b.n	8007f6a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f54:	f7fa f8e8 	bl	8002128 <HAL_GetTick>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	1ad3      	subs	r3, r2, r3
 8007f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d901      	bls.n	8007f6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007f66:	2303      	movs	r3, #3
 8007f68:	e0cb      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f6a:	4b49      	ldr	r3, [pc, #292]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f6e:	f003 0302 	and.w	r3, r3, #2
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d0ee      	beq.n	8007f54 <HAL_RCC_OscConfig+0x334>
 8007f76:	e014      	b.n	8007fa2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f78:	f7fa f8d6 	bl	8002128 <HAL_GetTick>
 8007f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f7e:	e00a      	b.n	8007f96 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f80:	f7fa f8d2 	bl	8002128 <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d901      	bls.n	8007f96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e0b5      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f96:	4b3e      	ldr	r3, [pc, #248]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f9a:	f003 0302 	and.w	r3, r3, #2
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1ee      	bne.n	8007f80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007fa2:	7dfb      	ldrb	r3, [r7, #23]
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d105      	bne.n	8007fb4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fa8:	4b39      	ldr	r3, [pc, #228]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fac:	4a38      	ldr	r2, [pc, #224]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007fae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fb2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	699b      	ldr	r3, [r3, #24]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f000 80a1 	beq.w	8008100 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007fbe:	4b34      	ldr	r3, [pc, #208]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	f003 030c 	and.w	r3, r3, #12
 8007fc6:	2b08      	cmp	r3, #8
 8007fc8:	d05c      	beq.n	8008084 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	d141      	bne.n	8008056 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fd2:	4b31      	ldr	r3, [pc, #196]	; (8008098 <HAL_RCC_OscConfig+0x478>)
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007fd8:	f7fa f8a6 	bl	8002128 <HAL_GetTick>
 8007fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fde:	e008      	b.n	8007ff2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fe0:	f7fa f8a2 	bl	8002128 <HAL_GetTick>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	1ad3      	subs	r3, r2, r3
 8007fea:	2b02      	cmp	r3, #2
 8007fec:	d901      	bls.n	8007ff2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007fee:	2303      	movs	r3, #3
 8007ff0:	e087      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ff2:	4b27      	ldr	r3, [pc, #156]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1f0      	bne.n	8007fe0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	69da      	ldr	r2, [r3, #28]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a1b      	ldr	r3, [r3, #32]
 8008006:	431a      	orrs	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800c:	019b      	lsls	r3, r3, #6
 800800e:	431a      	orrs	r2, r3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008014:	085b      	lsrs	r3, r3, #1
 8008016:	3b01      	subs	r3, #1
 8008018:	041b      	lsls	r3, r3, #16
 800801a:	431a      	orrs	r2, r3
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008020:	061b      	lsls	r3, r3, #24
 8008022:	491b      	ldr	r1, [pc, #108]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8008024:	4313      	orrs	r3, r2
 8008026:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008028:	4b1b      	ldr	r3, [pc, #108]	; (8008098 <HAL_RCC_OscConfig+0x478>)
 800802a:	2201      	movs	r2, #1
 800802c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800802e:	f7fa f87b 	bl	8002128 <HAL_GetTick>
 8008032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008034:	e008      	b.n	8008048 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008036:	f7fa f877 	bl	8002128 <HAL_GetTick>
 800803a:	4602      	mov	r2, r0
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	2b02      	cmp	r3, #2
 8008042:	d901      	bls.n	8008048 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008044:	2303      	movs	r3, #3
 8008046:	e05c      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008048:	4b11      	ldr	r3, [pc, #68]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d0f0      	beq.n	8008036 <HAL_RCC_OscConfig+0x416>
 8008054:	e054      	b.n	8008100 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008056:	4b10      	ldr	r3, [pc, #64]	; (8008098 <HAL_RCC_OscConfig+0x478>)
 8008058:	2200      	movs	r2, #0
 800805a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800805c:	f7fa f864 	bl	8002128 <HAL_GetTick>
 8008060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008062:	e008      	b.n	8008076 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008064:	f7fa f860 	bl	8002128 <HAL_GetTick>
 8008068:	4602      	mov	r2, r0
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	1ad3      	subs	r3, r2, r3
 800806e:	2b02      	cmp	r3, #2
 8008070:	d901      	bls.n	8008076 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008072:	2303      	movs	r3, #3
 8008074:	e045      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008076:	4b06      	ldr	r3, [pc, #24]	; (8008090 <HAL_RCC_OscConfig+0x470>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1f0      	bne.n	8008064 <HAL_RCC_OscConfig+0x444>
 8008082:	e03d      	b.n	8008100 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	699b      	ldr	r3, [r3, #24]
 8008088:	2b01      	cmp	r3, #1
 800808a:	d107      	bne.n	800809c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e038      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
 8008090:	40023800 	.word	0x40023800
 8008094:	40007000 	.word	0x40007000
 8008098:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800809c:	4b1b      	ldr	r3, [pc, #108]	; (800810c <HAL_RCC_OscConfig+0x4ec>)
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	699b      	ldr	r3, [r3, #24]
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d028      	beq.n	80080fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d121      	bne.n	80080fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d11a      	bne.n	80080fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80080cc:	4013      	ands	r3, r2
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80080d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d111      	bne.n	80080fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e2:	085b      	lsrs	r3, r3, #1
 80080e4:	3b01      	subs	r3, #1
 80080e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d107      	bne.n	80080fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d001      	beq.n	8008100 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	e000      	b.n	8008102 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	3718      	adds	r7, #24
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	40023800 	.word	0x40023800

08008110 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d101      	bne.n	8008124 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	e0cc      	b.n	80082be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008124:	4b68      	ldr	r3, [pc, #416]	; (80082c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0307 	and.w	r3, r3, #7
 800812c:	683a      	ldr	r2, [r7, #0]
 800812e:	429a      	cmp	r2, r3
 8008130:	d90c      	bls.n	800814c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008132:	4b65      	ldr	r3, [pc, #404]	; (80082c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008134:	683a      	ldr	r2, [r7, #0]
 8008136:	b2d2      	uxtb	r2, r2
 8008138:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800813a:	4b63      	ldr	r3, [pc, #396]	; (80082c8 <HAL_RCC_ClockConfig+0x1b8>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f003 0307 	and.w	r3, r3, #7
 8008142:	683a      	ldr	r2, [r7, #0]
 8008144:	429a      	cmp	r2, r3
 8008146:	d001      	beq.n	800814c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008148:	2301      	movs	r3, #1
 800814a:	e0b8      	b.n	80082be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 0302 	and.w	r3, r3, #2
 8008154:	2b00      	cmp	r3, #0
 8008156:	d020      	beq.n	800819a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0304 	and.w	r3, r3, #4
 8008160:	2b00      	cmp	r3, #0
 8008162:	d005      	beq.n	8008170 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008164:	4b59      	ldr	r3, [pc, #356]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	4a58      	ldr	r2, [pc, #352]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 800816a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800816e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0308 	and.w	r3, r3, #8
 8008178:	2b00      	cmp	r3, #0
 800817a:	d005      	beq.n	8008188 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800817c:	4b53      	ldr	r3, [pc, #332]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	4a52      	ldr	r2, [pc, #328]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 8008182:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008186:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008188:	4b50      	ldr	r3, [pc, #320]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	494d      	ldr	r1, [pc, #308]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 8008196:	4313      	orrs	r3, r2
 8008198:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f003 0301 	and.w	r3, r3, #1
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d044      	beq.n	8008230 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d107      	bne.n	80081be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081ae:	4b47      	ldr	r3, [pc, #284]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d119      	bne.n	80081ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	e07f      	b.n	80082be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d003      	beq.n	80081ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80081ca:	2b03      	cmp	r3, #3
 80081cc:	d107      	bne.n	80081de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081ce:	4b3f      	ldr	r3, [pc, #252]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d109      	bne.n	80081ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	e06f      	b.n	80082be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081de:	4b3b      	ldr	r3, [pc, #236]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d101      	bne.n	80081ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e067      	b.n	80082be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80081ee:	4b37      	ldr	r3, [pc, #220]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	f023 0203 	bic.w	r2, r3, #3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	4934      	ldr	r1, [pc, #208]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 80081fc:	4313      	orrs	r3, r2
 80081fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008200:	f7f9 ff92 	bl	8002128 <HAL_GetTick>
 8008204:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008206:	e00a      	b.n	800821e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008208:	f7f9 ff8e 	bl	8002128 <HAL_GetTick>
 800820c:	4602      	mov	r2, r0
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	1ad3      	subs	r3, r2, r3
 8008212:	f241 3288 	movw	r2, #5000	; 0x1388
 8008216:	4293      	cmp	r3, r2
 8008218:	d901      	bls.n	800821e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800821a:	2303      	movs	r3, #3
 800821c:	e04f      	b.n	80082be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800821e:	4b2b      	ldr	r3, [pc, #172]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	f003 020c 	and.w	r2, r3, #12
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	429a      	cmp	r2, r3
 800822e:	d1eb      	bne.n	8008208 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008230:	4b25      	ldr	r3, [pc, #148]	; (80082c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f003 0307 	and.w	r3, r3, #7
 8008238:	683a      	ldr	r2, [r7, #0]
 800823a:	429a      	cmp	r2, r3
 800823c:	d20c      	bcs.n	8008258 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800823e:	4b22      	ldr	r3, [pc, #136]	; (80082c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008240:	683a      	ldr	r2, [r7, #0]
 8008242:	b2d2      	uxtb	r2, r2
 8008244:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008246:	4b20      	ldr	r3, [pc, #128]	; (80082c8 <HAL_RCC_ClockConfig+0x1b8>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f003 0307 	and.w	r3, r3, #7
 800824e:	683a      	ldr	r2, [r7, #0]
 8008250:	429a      	cmp	r2, r3
 8008252:	d001      	beq.n	8008258 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e032      	b.n	80082be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f003 0304 	and.w	r3, r3, #4
 8008260:	2b00      	cmp	r3, #0
 8008262:	d008      	beq.n	8008276 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008264:	4b19      	ldr	r3, [pc, #100]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	4916      	ldr	r1, [pc, #88]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 8008272:	4313      	orrs	r3, r2
 8008274:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f003 0308 	and.w	r3, r3, #8
 800827e:	2b00      	cmp	r3, #0
 8008280:	d009      	beq.n	8008296 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008282:	4b12      	ldr	r3, [pc, #72]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	00db      	lsls	r3, r3, #3
 8008290:	490e      	ldr	r1, [pc, #56]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 8008292:	4313      	orrs	r3, r2
 8008294:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008296:	f000 f821 	bl	80082dc <HAL_RCC_GetSysClockFreq>
 800829a:	4602      	mov	r2, r0
 800829c:	4b0b      	ldr	r3, [pc, #44]	; (80082cc <HAL_RCC_ClockConfig+0x1bc>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	091b      	lsrs	r3, r3, #4
 80082a2:	f003 030f 	and.w	r3, r3, #15
 80082a6:	490a      	ldr	r1, [pc, #40]	; (80082d0 <HAL_RCC_ClockConfig+0x1c0>)
 80082a8:	5ccb      	ldrb	r3, [r1, r3]
 80082aa:	fa22 f303 	lsr.w	r3, r2, r3
 80082ae:	4a09      	ldr	r2, [pc, #36]	; (80082d4 <HAL_RCC_ClockConfig+0x1c4>)
 80082b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80082b2:	4b09      	ldr	r3, [pc, #36]	; (80082d8 <HAL_RCC_ClockConfig+0x1c8>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7f9 fef2 	bl	80020a0 <HAL_InitTick>

  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	40023c00 	.word	0x40023c00
 80082cc:	40023800 	.word	0x40023800
 80082d0:	080100e0 	.word	0x080100e0
 80082d4:	20000010 	.word	0x20000010
 80082d8:	20000014 	.word	0x20000014

080082dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80082dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082e0:	b090      	sub	sp, #64	; 0x40
 80082e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80082e4:	2300      	movs	r3, #0
 80082e6:	637b      	str	r3, [r7, #52]	; 0x34
 80082e8:	2300      	movs	r3, #0
 80082ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082ec:	2300      	movs	r3, #0
 80082ee:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80082f0:	2300      	movs	r3, #0
 80082f2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082f4:	4b59      	ldr	r3, [pc, #356]	; (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	f003 030c 	and.w	r3, r3, #12
 80082fc:	2b08      	cmp	r3, #8
 80082fe:	d00d      	beq.n	800831c <HAL_RCC_GetSysClockFreq+0x40>
 8008300:	2b08      	cmp	r3, #8
 8008302:	f200 80a1 	bhi.w	8008448 <HAL_RCC_GetSysClockFreq+0x16c>
 8008306:	2b00      	cmp	r3, #0
 8008308:	d002      	beq.n	8008310 <HAL_RCC_GetSysClockFreq+0x34>
 800830a:	2b04      	cmp	r3, #4
 800830c:	d003      	beq.n	8008316 <HAL_RCC_GetSysClockFreq+0x3a>
 800830e:	e09b      	b.n	8008448 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008310:	4b53      	ldr	r3, [pc, #332]	; (8008460 <HAL_RCC_GetSysClockFreq+0x184>)
 8008312:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8008314:	e09b      	b.n	800844e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008316:	4b53      	ldr	r3, [pc, #332]	; (8008464 <HAL_RCC_GetSysClockFreq+0x188>)
 8008318:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800831a:	e098      	b.n	800844e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800831c:	4b4f      	ldr	r3, [pc, #316]	; (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008324:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008326:	4b4d      	ldr	r3, [pc, #308]	; (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800832e:	2b00      	cmp	r3, #0
 8008330:	d028      	beq.n	8008384 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008332:	4b4a      	ldr	r3, [pc, #296]	; (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	099b      	lsrs	r3, r3, #6
 8008338:	2200      	movs	r2, #0
 800833a:	623b      	str	r3, [r7, #32]
 800833c:	627a      	str	r2, [r7, #36]	; 0x24
 800833e:	6a3b      	ldr	r3, [r7, #32]
 8008340:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008344:	2100      	movs	r1, #0
 8008346:	4b47      	ldr	r3, [pc, #284]	; (8008464 <HAL_RCC_GetSysClockFreq+0x188>)
 8008348:	fb03 f201 	mul.w	r2, r3, r1
 800834c:	2300      	movs	r3, #0
 800834e:	fb00 f303 	mul.w	r3, r0, r3
 8008352:	4413      	add	r3, r2
 8008354:	4a43      	ldr	r2, [pc, #268]	; (8008464 <HAL_RCC_GetSysClockFreq+0x188>)
 8008356:	fba0 1202 	umull	r1, r2, r0, r2
 800835a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800835c:	460a      	mov	r2, r1
 800835e:	62ba      	str	r2, [r7, #40]	; 0x28
 8008360:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008362:	4413      	add	r3, r2
 8008364:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008368:	2200      	movs	r2, #0
 800836a:	61bb      	str	r3, [r7, #24]
 800836c:	61fa      	str	r2, [r7, #28]
 800836e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008372:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008376:	f7f8 fc6f 	bl	8000c58 <__aeabi_uldivmod>
 800837a:	4602      	mov	r2, r0
 800837c:	460b      	mov	r3, r1
 800837e:	4613      	mov	r3, r2
 8008380:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008382:	e053      	b.n	800842c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008384:	4b35      	ldr	r3, [pc, #212]	; (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	099b      	lsrs	r3, r3, #6
 800838a:	2200      	movs	r2, #0
 800838c:	613b      	str	r3, [r7, #16]
 800838e:	617a      	str	r2, [r7, #20]
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008396:	f04f 0b00 	mov.w	fp, #0
 800839a:	4652      	mov	r2, sl
 800839c:	465b      	mov	r3, fp
 800839e:	f04f 0000 	mov.w	r0, #0
 80083a2:	f04f 0100 	mov.w	r1, #0
 80083a6:	0159      	lsls	r1, r3, #5
 80083a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80083ac:	0150      	lsls	r0, r2, #5
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	ebb2 080a 	subs.w	r8, r2, sl
 80083b6:	eb63 090b 	sbc.w	r9, r3, fp
 80083ba:	f04f 0200 	mov.w	r2, #0
 80083be:	f04f 0300 	mov.w	r3, #0
 80083c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80083c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80083ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80083ce:	ebb2 0408 	subs.w	r4, r2, r8
 80083d2:	eb63 0509 	sbc.w	r5, r3, r9
 80083d6:	f04f 0200 	mov.w	r2, #0
 80083da:	f04f 0300 	mov.w	r3, #0
 80083de:	00eb      	lsls	r3, r5, #3
 80083e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80083e4:	00e2      	lsls	r2, r4, #3
 80083e6:	4614      	mov	r4, r2
 80083e8:	461d      	mov	r5, r3
 80083ea:	eb14 030a 	adds.w	r3, r4, sl
 80083ee:	603b      	str	r3, [r7, #0]
 80083f0:	eb45 030b 	adc.w	r3, r5, fp
 80083f4:	607b      	str	r3, [r7, #4]
 80083f6:	f04f 0200 	mov.w	r2, #0
 80083fa:	f04f 0300 	mov.w	r3, #0
 80083fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008402:	4629      	mov	r1, r5
 8008404:	028b      	lsls	r3, r1, #10
 8008406:	4621      	mov	r1, r4
 8008408:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800840c:	4621      	mov	r1, r4
 800840e:	028a      	lsls	r2, r1, #10
 8008410:	4610      	mov	r0, r2
 8008412:	4619      	mov	r1, r3
 8008414:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008416:	2200      	movs	r2, #0
 8008418:	60bb      	str	r3, [r7, #8]
 800841a:	60fa      	str	r2, [r7, #12]
 800841c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008420:	f7f8 fc1a 	bl	8000c58 <__aeabi_uldivmod>
 8008424:	4602      	mov	r2, r0
 8008426:	460b      	mov	r3, r1
 8008428:	4613      	mov	r3, r2
 800842a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800842c:	4b0b      	ldr	r3, [pc, #44]	; (800845c <HAL_RCC_GetSysClockFreq+0x180>)
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	0c1b      	lsrs	r3, r3, #16
 8008432:	f003 0303 	and.w	r3, r3, #3
 8008436:	3301      	adds	r3, #1
 8008438:	005b      	lsls	r3, r3, #1
 800843a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800843c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800843e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008440:	fbb2 f3f3 	udiv	r3, r2, r3
 8008444:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008446:	e002      	b.n	800844e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008448:	4b05      	ldr	r3, [pc, #20]	; (8008460 <HAL_RCC_GetSysClockFreq+0x184>)
 800844a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800844c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800844e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8008450:	4618      	mov	r0, r3
 8008452:	3740      	adds	r7, #64	; 0x40
 8008454:	46bd      	mov	sp, r7
 8008456:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800845a:	bf00      	nop
 800845c:	40023800 	.word	0x40023800
 8008460:	00f42400 	.word	0x00f42400
 8008464:	017d7840 	.word	0x017d7840

08008468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008468:	b480      	push	{r7}
 800846a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800846c:	4b03      	ldr	r3, [pc, #12]	; (800847c <HAL_RCC_GetHCLKFreq+0x14>)
 800846e:	681b      	ldr	r3, [r3, #0]
}
 8008470:	4618      	mov	r0, r3
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	20000010 	.word	0x20000010

08008480 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008484:	f7ff fff0 	bl	8008468 <HAL_RCC_GetHCLKFreq>
 8008488:	4602      	mov	r2, r0
 800848a:	4b05      	ldr	r3, [pc, #20]	; (80084a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	0a9b      	lsrs	r3, r3, #10
 8008490:	f003 0307 	and.w	r3, r3, #7
 8008494:	4903      	ldr	r1, [pc, #12]	; (80084a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008496:	5ccb      	ldrb	r3, [r1, r3]
 8008498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800849c:	4618      	mov	r0, r3
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	40023800 	.word	0x40023800
 80084a4:	080100f0 	.word	0x080100f0

080084a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80084ac:	f7ff ffdc 	bl	8008468 <HAL_RCC_GetHCLKFreq>
 80084b0:	4602      	mov	r2, r0
 80084b2:	4b05      	ldr	r3, [pc, #20]	; (80084c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	0b5b      	lsrs	r3, r3, #13
 80084b8:	f003 0307 	and.w	r3, r3, #7
 80084bc:	4903      	ldr	r1, [pc, #12]	; (80084cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80084be:	5ccb      	ldrb	r3, [r1, r3]
 80084c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	40023800 	.word	0x40023800
 80084cc:	080100f0 	.word	0x080100f0

080084d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b082      	sub	sp, #8
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d101      	bne.n	80084e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	e03f      	b.n	8008562 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d106      	bne.n	80084fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f7f9 fd3e 	bl	8001f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2224      	movs	r2, #36	; 0x24
 8008500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	68da      	ldr	r2, [r3, #12]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008512:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 f829 	bl	800856c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	691a      	ldr	r2, [r3, #16]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008528:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	695a      	ldr	r2, [r3, #20]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008538:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68da      	ldr	r2, [r3, #12]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008548:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2220      	movs	r2, #32
 8008554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2220      	movs	r2, #32
 800855c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
	...

0800856c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800856c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008570:	b0c0      	sub	sp, #256	; 0x100
 8008572:	af00      	add	r7, sp, #0
 8008574:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	691b      	ldr	r3, [r3, #16]
 8008580:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008588:	68d9      	ldr	r1, [r3, #12]
 800858a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	ea40 0301 	orr.w	r3, r0, r1
 8008594:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800859a:	689a      	ldr	r2, [r3, #8]
 800859c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	431a      	orrs	r2, r3
 80085a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085a8:	695b      	ldr	r3, [r3, #20]
 80085aa:	431a      	orrs	r2, r3
 80085ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80085b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80085c4:	f021 010c 	bic.w	r1, r1, #12
 80085c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80085d2:	430b      	orrs	r3, r1
 80085d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80085d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	695b      	ldr	r3, [r3, #20]
 80085de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80085e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085e6:	6999      	ldr	r1, [r3, #24]
 80085e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	ea40 0301 	orr.w	r3, r0, r1
 80085f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80085f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	4b8f      	ldr	r3, [pc, #572]	; (8008838 <UART_SetConfig+0x2cc>)
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d005      	beq.n	800860c <UART_SetConfig+0xa0>
 8008600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	4b8d      	ldr	r3, [pc, #564]	; (800883c <UART_SetConfig+0x2d0>)
 8008608:	429a      	cmp	r2, r3
 800860a:	d104      	bne.n	8008616 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800860c:	f7ff ff4c 	bl	80084a8 <HAL_RCC_GetPCLK2Freq>
 8008610:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008614:	e003      	b.n	800861e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008616:	f7ff ff33 	bl	8008480 <HAL_RCC_GetPCLK1Freq>
 800861a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800861e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008622:	69db      	ldr	r3, [r3, #28]
 8008624:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008628:	f040 810c 	bne.w	8008844 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800862c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008630:	2200      	movs	r2, #0
 8008632:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008636:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800863a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800863e:	4622      	mov	r2, r4
 8008640:	462b      	mov	r3, r5
 8008642:	1891      	adds	r1, r2, r2
 8008644:	65b9      	str	r1, [r7, #88]	; 0x58
 8008646:	415b      	adcs	r3, r3
 8008648:	65fb      	str	r3, [r7, #92]	; 0x5c
 800864a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800864e:	4621      	mov	r1, r4
 8008650:	eb12 0801 	adds.w	r8, r2, r1
 8008654:	4629      	mov	r1, r5
 8008656:	eb43 0901 	adc.w	r9, r3, r1
 800865a:	f04f 0200 	mov.w	r2, #0
 800865e:	f04f 0300 	mov.w	r3, #0
 8008662:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008666:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800866a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800866e:	4690      	mov	r8, r2
 8008670:	4699      	mov	r9, r3
 8008672:	4623      	mov	r3, r4
 8008674:	eb18 0303 	adds.w	r3, r8, r3
 8008678:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800867c:	462b      	mov	r3, r5
 800867e:	eb49 0303 	adc.w	r3, r9, r3
 8008682:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008692:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008696:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800869a:	460b      	mov	r3, r1
 800869c:	18db      	adds	r3, r3, r3
 800869e:	653b      	str	r3, [r7, #80]	; 0x50
 80086a0:	4613      	mov	r3, r2
 80086a2:	eb42 0303 	adc.w	r3, r2, r3
 80086a6:	657b      	str	r3, [r7, #84]	; 0x54
 80086a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80086ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80086b0:	f7f8 fad2 	bl	8000c58 <__aeabi_uldivmod>
 80086b4:	4602      	mov	r2, r0
 80086b6:	460b      	mov	r3, r1
 80086b8:	4b61      	ldr	r3, [pc, #388]	; (8008840 <UART_SetConfig+0x2d4>)
 80086ba:	fba3 2302 	umull	r2, r3, r3, r2
 80086be:	095b      	lsrs	r3, r3, #5
 80086c0:	011c      	lsls	r4, r3, #4
 80086c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086c6:	2200      	movs	r2, #0
 80086c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80086cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80086d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80086d4:	4642      	mov	r2, r8
 80086d6:	464b      	mov	r3, r9
 80086d8:	1891      	adds	r1, r2, r2
 80086da:	64b9      	str	r1, [r7, #72]	; 0x48
 80086dc:	415b      	adcs	r3, r3
 80086de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80086e4:	4641      	mov	r1, r8
 80086e6:	eb12 0a01 	adds.w	sl, r2, r1
 80086ea:	4649      	mov	r1, r9
 80086ec:	eb43 0b01 	adc.w	fp, r3, r1
 80086f0:	f04f 0200 	mov.w	r2, #0
 80086f4:	f04f 0300 	mov.w	r3, #0
 80086f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80086fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008700:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008704:	4692      	mov	sl, r2
 8008706:	469b      	mov	fp, r3
 8008708:	4643      	mov	r3, r8
 800870a:	eb1a 0303 	adds.w	r3, sl, r3
 800870e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008712:	464b      	mov	r3, r9
 8008714:	eb4b 0303 	adc.w	r3, fp, r3
 8008718:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800871c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008728:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800872c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008730:	460b      	mov	r3, r1
 8008732:	18db      	adds	r3, r3, r3
 8008734:	643b      	str	r3, [r7, #64]	; 0x40
 8008736:	4613      	mov	r3, r2
 8008738:	eb42 0303 	adc.w	r3, r2, r3
 800873c:	647b      	str	r3, [r7, #68]	; 0x44
 800873e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008742:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008746:	f7f8 fa87 	bl	8000c58 <__aeabi_uldivmod>
 800874a:	4602      	mov	r2, r0
 800874c:	460b      	mov	r3, r1
 800874e:	4611      	mov	r1, r2
 8008750:	4b3b      	ldr	r3, [pc, #236]	; (8008840 <UART_SetConfig+0x2d4>)
 8008752:	fba3 2301 	umull	r2, r3, r3, r1
 8008756:	095b      	lsrs	r3, r3, #5
 8008758:	2264      	movs	r2, #100	; 0x64
 800875a:	fb02 f303 	mul.w	r3, r2, r3
 800875e:	1acb      	subs	r3, r1, r3
 8008760:	00db      	lsls	r3, r3, #3
 8008762:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008766:	4b36      	ldr	r3, [pc, #216]	; (8008840 <UART_SetConfig+0x2d4>)
 8008768:	fba3 2302 	umull	r2, r3, r3, r2
 800876c:	095b      	lsrs	r3, r3, #5
 800876e:	005b      	lsls	r3, r3, #1
 8008770:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008774:	441c      	add	r4, r3
 8008776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800877a:	2200      	movs	r2, #0
 800877c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008780:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008784:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008788:	4642      	mov	r2, r8
 800878a:	464b      	mov	r3, r9
 800878c:	1891      	adds	r1, r2, r2
 800878e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008790:	415b      	adcs	r3, r3
 8008792:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008794:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008798:	4641      	mov	r1, r8
 800879a:	1851      	adds	r1, r2, r1
 800879c:	6339      	str	r1, [r7, #48]	; 0x30
 800879e:	4649      	mov	r1, r9
 80087a0:	414b      	adcs	r3, r1
 80087a2:	637b      	str	r3, [r7, #52]	; 0x34
 80087a4:	f04f 0200 	mov.w	r2, #0
 80087a8:	f04f 0300 	mov.w	r3, #0
 80087ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80087b0:	4659      	mov	r1, fp
 80087b2:	00cb      	lsls	r3, r1, #3
 80087b4:	4651      	mov	r1, sl
 80087b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087ba:	4651      	mov	r1, sl
 80087bc:	00ca      	lsls	r2, r1, #3
 80087be:	4610      	mov	r0, r2
 80087c0:	4619      	mov	r1, r3
 80087c2:	4603      	mov	r3, r0
 80087c4:	4642      	mov	r2, r8
 80087c6:	189b      	adds	r3, r3, r2
 80087c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80087cc:	464b      	mov	r3, r9
 80087ce:	460a      	mov	r2, r1
 80087d0:	eb42 0303 	adc.w	r3, r2, r3
 80087d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80087d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80087e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80087e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80087ec:	460b      	mov	r3, r1
 80087ee:	18db      	adds	r3, r3, r3
 80087f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80087f2:	4613      	mov	r3, r2
 80087f4:	eb42 0303 	adc.w	r3, r2, r3
 80087f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80087fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008802:	f7f8 fa29 	bl	8000c58 <__aeabi_uldivmod>
 8008806:	4602      	mov	r2, r0
 8008808:	460b      	mov	r3, r1
 800880a:	4b0d      	ldr	r3, [pc, #52]	; (8008840 <UART_SetConfig+0x2d4>)
 800880c:	fba3 1302 	umull	r1, r3, r3, r2
 8008810:	095b      	lsrs	r3, r3, #5
 8008812:	2164      	movs	r1, #100	; 0x64
 8008814:	fb01 f303 	mul.w	r3, r1, r3
 8008818:	1ad3      	subs	r3, r2, r3
 800881a:	00db      	lsls	r3, r3, #3
 800881c:	3332      	adds	r3, #50	; 0x32
 800881e:	4a08      	ldr	r2, [pc, #32]	; (8008840 <UART_SetConfig+0x2d4>)
 8008820:	fba2 2303 	umull	r2, r3, r2, r3
 8008824:	095b      	lsrs	r3, r3, #5
 8008826:	f003 0207 	and.w	r2, r3, #7
 800882a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4422      	add	r2, r4
 8008832:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008834:	e105      	b.n	8008a42 <UART_SetConfig+0x4d6>
 8008836:	bf00      	nop
 8008838:	40011000 	.word	0x40011000
 800883c:	40011400 	.word	0x40011400
 8008840:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008848:	2200      	movs	r2, #0
 800884a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800884e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008852:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008856:	4642      	mov	r2, r8
 8008858:	464b      	mov	r3, r9
 800885a:	1891      	adds	r1, r2, r2
 800885c:	6239      	str	r1, [r7, #32]
 800885e:	415b      	adcs	r3, r3
 8008860:	627b      	str	r3, [r7, #36]	; 0x24
 8008862:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008866:	4641      	mov	r1, r8
 8008868:	1854      	adds	r4, r2, r1
 800886a:	4649      	mov	r1, r9
 800886c:	eb43 0501 	adc.w	r5, r3, r1
 8008870:	f04f 0200 	mov.w	r2, #0
 8008874:	f04f 0300 	mov.w	r3, #0
 8008878:	00eb      	lsls	r3, r5, #3
 800887a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800887e:	00e2      	lsls	r2, r4, #3
 8008880:	4614      	mov	r4, r2
 8008882:	461d      	mov	r5, r3
 8008884:	4643      	mov	r3, r8
 8008886:	18e3      	adds	r3, r4, r3
 8008888:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800888c:	464b      	mov	r3, r9
 800888e:	eb45 0303 	adc.w	r3, r5, r3
 8008892:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	2200      	movs	r2, #0
 800889e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80088a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80088a6:	f04f 0200 	mov.w	r2, #0
 80088aa:	f04f 0300 	mov.w	r3, #0
 80088ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80088b2:	4629      	mov	r1, r5
 80088b4:	008b      	lsls	r3, r1, #2
 80088b6:	4621      	mov	r1, r4
 80088b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088bc:	4621      	mov	r1, r4
 80088be:	008a      	lsls	r2, r1, #2
 80088c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80088c4:	f7f8 f9c8 	bl	8000c58 <__aeabi_uldivmod>
 80088c8:	4602      	mov	r2, r0
 80088ca:	460b      	mov	r3, r1
 80088cc:	4b60      	ldr	r3, [pc, #384]	; (8008a50 <UART_SetConfig+0x4e4>)
 80088ce:	fba3 2302 	umull	r2, r3, r3, r2
 80088d2:	095b      	lsrs	r3, r3, #5
 80088d4:	011c      	lsls	r4, r3, #4
 80088d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088da:	2200      	movs	r2, #0
 80088dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80088e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80088e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80088e8:	4642      	mov	r2, r8
 80088ea:	464b      	mov	r3, r9
 80088ec:	1891      	adds	r1, r2, r2
 80088ee:	61b9      	str	r1, [r7, #24]
 80088f0:	415b      	adcs	r3, r3
 80088f2:	61fb      	str	r3, [r7, #28]
 80088f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088f8:	4641      	mov	r1, r8
 80088fa:	1851      	adds	r1, r2, r1
 80088fc:	6139      	str	r1, [r7, #16]
 80088fe:	4649      	mov	r1, r9
 8008900:	414b      	adcs	r3, r1
 8008902:	617b      	str	r3, [r7, #20]
 8008904:	f04f 0200 	mov.w	r2, #0
 8008908:	f04f 0300 	mov.w	r3, #0
 800890c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008910:	4659      	mov	r1, fp
 8008912:	00cb      	lsls	r3, r1, #3
 8008914:	4651      	mov	r1, sl
 8008916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800891a:	4651      	mov	r1, sl
 800891c:	00ca      	lsls	r2, r1, #3
 800891e:	4610      	mov	r0, r2
 8008920:	4619      	mov	r1, r3
 8008922:	4603      	mov	r3, r0
 8008924:	4642      	mov	r2, r8
 8008926:	189b      	adds	r3, r3, r2
 8008928:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800892c:	464b      	mov	r3, r9
 800892e:	460a      	mov	r2, r1
 8008930:	eb42 0303 	adc.w	r3, r2, r3
 8008934:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	67bb      	str	r3, [r7, #120]	; 0x78
 8008942:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008944:	f04f 0200 	mov.w	r2, #0
 8008948:	f04f 0300 	mov.w	r3, #0
 800894c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008950:	4649      	mov	r1, r9
 8008952:	008b      	lsls	r3, r1, #2
 8008954:	4641      	mov	r1, r8
 8008956:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800895a:	4641      	mov	r1, r8
 800895c:	008a      	lsls	r2, r1, #2
 800895e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008962:	f7f8 f979 	bl	8000c58 <__aeabi_uldivmod>
 8008966:	4602      	mov	r2, r0
 8008968:	460b      	mov	r3, r1
 800896a:	4b39      	ldr	r3, [pc, #228]	; (8008a50 <UART_SetConfig+0x4e4>)
 800896c:	fba3 1302 	umull	r1, r3, r3, r2
 8008970:	095b      	lsrs	r3, r3, #5
 8008972:	2164      	movs	r1, #100	; 0x64
 8008974:	fb01 f303 	mul.w	r3, r1, r3
 8008978:	1ad3      	subs	r3, r2, r3
 800897a:	011b      	lsls	r3, r3, #4
 800897c:	3332      	adds	r3, #50	; 0x32
 800897e:	4a34      	ldr	r2, [pc, #208]	; (8008a50 <UART_SetConfig+0x4e4>)
 8008980:	fba2 2303 	umull	r2, r3, r2, r3
 8008984:	095b      	lsrs	r3, r3, #5
 8008986:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800898a:	441c      	add	r4, r3
 800898c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008990:	2200      	movs	r2, #0
 8008992:	673b      	str	r3, [r7, #112]	; 0x70
 8008994:	677a      	str	r2, [r7, #116]	; 0x74
 8008996:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800899a:	4642      	mov	r2, r8
 800899c:	464b      	mov	r3, r9
 800899e:	1891      	adds	r1, r2, r2
 80089a0:	60b9      	str	r1, [r7, #8]
 80089a2:	415b      	adcs	r3, r3
 80089a4:	60fb      	str	r3, [r7, #12]
 80089a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80089aa:	4641      	mov	r1, r8
 80089ac:	1851      	adds	r1, r2, r1
 80089ae:	6039      	str	r1, [r7, #0]
 80089b0:	4649      	mov	r1, r9
 80089b2:	414b      	adcs	r3, r1
 80089b4:	607b      	str	r3, [r7, #4]
 80089b6:	f04f 0200 	mov.w	r2, #0
 80089ba:	f04f 0300 	mov.w	r3, #0
 80089be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80089c2:	4659      	mov	r1, fp
 80089c4:	00cb      	lsls	r3, r1, #3
 80089c6:	4651      	mov	r1, sl
 80089c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80089cc:	4651      	mov	r1, sl
 80089ce:	00ca      	lsls	r2, r1, #3
 80089d0:	4610      	mov	r0, r2
 80089d2:	4619      	mov	r1, r3
 80089d4:	4603      	mov	r3, r0
 80089d6:	4642      	mov	r2, r8
 80089d8:	189b      	adds	r3, r3, r2
 80089da:	66bb      	str	r3, [r7, #104]	; 0x68
 80089dc:	464b      	mov	r3, r9
 80089de:	460a      	mov	r2, r1
 80089e0:	eb42 0303 	adc.w	r3, r2, r3
 80089e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80089e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	2200      	movs	r2, #0
 80089ee:	663b      	str	r3, [r7, #96]	; 0x60
 80089f0:	667a      	str	r2, [r7, #100]	; 0x64
 80089f2:	f04f 0200 	mov.w	r2, #0
 80089f6:	f04f 0300 	mov.w	r3, #0
 80089fa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80089fe:	4649      	mov	r1, r9
 8008a00:	008b      	lsls	r3, r1, #2
 8008a02:	4641      	mov	r1, r8
 8008a04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a08:	4641      	mov	r1, r8
 8008a0a:	008a      	lsls	r2, r1, #2
 8008a0c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008a10:	f7f8 f922 	bl	8000c58 <__aeabi_uldivmod>
 8008a14:	4602      	mov	r2, r0
 8008a16:	460b      	mov	r3, r1
 8008a18:	4b0d      	ldr	r3, [pc, #52]	; (8008a50 <UART_SetConfig+0x4e4>)
 8008a1a:	fba3 1302 	umull	r1, r3, r3, r2
 8008a1e:	095b      	lsrs	r3, r3, #5
 8008a20:	2164      	movs	r1, #100	; 0x64
 8008a22:	fb01 f303 	mul.w	r3, r1, r3
 8008a26:	1ad3      	subs	r3, r2, r3
 8008a28:	011b      	lsls	r3, r3, #4
 8008a2a:	3332      	adds	r3, #50	; 0x32
 8008a2c:	4a08      	ldr	r2, [pc, #32]	; (8008a50 <UART_SetConfig+0x4e4>)
 8008a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8008a32:	095b      	lsrs	r3, r3, #5
 8008a34:	f003 020f 	and.w	r2, r3, #15
 8008a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4422      	add	r2, r4
 8008a40:	609a      	str	r2, [r3, #8]
}
 8008a42:	bf00      	nop
 8008a44:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a4e:	bf00      	nop
 8008a50:	51eb851f 	.word	0x51eb851f

08008a54 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008a54:	b084      	sub	sp, #16
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b084      	sub	sp, #16
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
 8008a5e:	f107 001c 	add.w	r0, r7, #28
 8008a62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d122      	bne.n	8008ab2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a70:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008a80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008a94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d105      	bne.n	8008aa6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f001 fbee 	bl	800a288 <USB_CoreReset>
 8008aac:	4603      	mov	r3, r0
 8008aae:	73fb      	strb	r3, [r7, #15]
 8008ab0:	e01a      	b.n	8008ae8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f001 fbe2 	bl	800a288 <USB_CoreReset>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008ac8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d106      	bne.n	8008adc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	639a      	str	r2, [r3, #56]	; 0x38
 8008ada:	e005      	b.n	8008ae8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d10b      	bne.n	8008b06 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f043 0206 	orr.w	r2, r3, #6
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	f043 0220 	orr.w	r2, r3, #32
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3710      	adds	r7, #16
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b12:	b004      	add	sp, #16
 8008b14:	4770      	bx	lr
	...

08008b18 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b087      	sub	sp, #28
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	60f8      	str	r0, [r7, #12]
 8008b20:	60b9      	str	r1, [r7, #8]
 8008b22:	4613      	mov	r3, r2
 8008b24:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008b26:	79fb      	ldrb	r3, [r7, #7]
 8008b28:	2b02      	cmp	r3, #2
 8008b2a:	d165      	bne.n	8008bf8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	4a41      	ldr	r2, [pc, #260]	; (8008c34 <USB_SetTurnaroundTime+0x11c>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d906      	bls.n	8008b42 <USB_SetTurnaroundTime+0x2a>
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	4a40      	ldr	r2, [pc, #256]	; (8008c38 <USB_SetTurnaroundTime+0x120>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d202      	bcs.n	8008b42 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008b3c:	230f      	movs	r3, #15
 8008b3e:	617b      	str	r3, [r7, #20]
 8008b40:	e062      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	4a3c      	ldr	r2, [pc, #240]	; (8008c38 <USB_SetTurnaroundTime+0x120>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d306      	bcc.n	8008b58 <USB_SetTurnaroundTime+0x40>
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	4a3b      	ldr	r2, [pc, #236]	; (8008c3c <USB_SetTurnaroundTime+0x124>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d202      	bcs.n	8008b58 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008b52:	230e      	movs	r3, #14
 8008b54:	617b      	str	r3, [r7, #20]
 8008b56:	e057      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	4a38      	ldr	r2, [pc, #224]	; (8008c3c <USB_SetTurnaroundTime+0x124>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d306      	bcc.n	8008b6e <USB_SetTurnaroundTime+0x56>
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	4a37      	ldr	r2, [pc, #220]	; (8008c40 <USB_SetTurnaroundTime+0x128>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d202      	bcs.n	8008b6e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008b68:	230d      	movs	r3, #13
 8008b6a:	617b      	str	r3, [r7, #20]
 8008b6c:	e04c      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	4a33      	ldr	r2, [pc, #204]	; (8008c40 <USB_SetTurnaroundTime+0x128>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d306      	bcc.n	8008b84 <USB_SetTurnaroundTime+0x6c>
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	4a32      	ldr	r2, [pc, #200]	; (8008c44 <USB_SetTurnaroundTime+0x12c>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d802      	bhi.n	8008b84 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008b7e:	230c      	movs	r3, #12
 8008b80:	617b      	str	r3, [r7, #20]
 8008b82:	e041      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	4a2f      	ldr	r2, [pc, #188]	; (8008c44 <USB_SetTurnaroundTime+0x12c>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d906      	bls.n	8008b9a <USB_SetTurnaroundTime+0x82>
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	4a2e      	ldr	r2, [pc, #184]	; (8008c48 <USB_SetTurnaroundTime+0x130>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d802      	bhi.n	8008b9a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008b94:	230b      	movs	r3, #11
 8008b96:	617b      	str	r3, [r7, #20]
 8008b98:	e036      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	4a2a      	ldr	r2, [pc, #168]	; (8008c48 <USB_SetTurnaroundTime+0x130>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d906      	bls.n	8008bb0 <USB_SetTurnaroundTime+0x98>
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	4a29      	ldr	r2, [pc, #164]	; (8008c4c <USB_SetTurnaroundTime+0x134>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d802      	bhi.n	8008bb0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008baa:	230a      	movs	r3, #10
 8008bac:	617b      	str	r3, [r7, #20]
 8008bae:	e02b      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	4a26      	ldr	r2, [pc, #152]	; (8008c4c <USB_SetTurnaroundTime+0x134>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d906      	bls.n	8008bc6 <USB_SetTurnaroundTime+0xae>
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	4a25      	ldr	r2, [pc, #148]	; (8008c50 <USB_SetTurnaroundTime+0x138>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d202      	bcs.n	8008bc6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008bc0:	2309      	movs	r3, #9
 8008bc2:	617b      	str	r3, [r7, #20]
 8008bc4:	e020      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	4a21      	ldr	r2, [pc, #132]	; (8008c50 <USB_SetTurnaroundTime+0x138>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d306      	bcc.n	8008bdc <USB_SetTurnaroundTime+0xc4>
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	4a20      	ldr	r2, [pc, #128]	; (8008c54 <USB_SetTurnaroundTime+0x13c>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d802      	bhi.n	8008bdc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008bd6:	2308      	movs	r3, #8
 8008bd8:	617b      	str	r3, [r7, #20]
 8008bda:	e015      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	4a1d      	ldr	r2, [pc, #116]	; (8008c54 <USB_SetTurnaroundTime+0x13c>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d906      	bls.n	8008bf2 <USB_SetTurnaroundTime+0xda>
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	4a1c      	ldr	r2, [pc, #112]	; (8008c58 <USB_SetTurnaroundTime+0x140>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d202      	bcs.n	8008bf2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008bec:	2307      	movs	r3, #7
 8008bee:	617b      	str	r3, [r7, #20]
 8008bf0:	e00a      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008bf2:	2306      	movs	r3, #6
 8008bf4:	617b      	str	r3, [r7, #20]
 8008bf6:	e007      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008bf8:	79fb      	ldrb	r3, [r7, #7]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d102      	bne.n	8008c04 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008bfe:	2309      	movs	r3, #9
 8008c00:	617b      	str	r3, [r7, #20]
 8008c02:	e001      	b.n	8008c08 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008c04:	2309      	movs	r3, #9
 8008c06:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	68db      	ldr	r3, [r3, #12]
 8008c0c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	68da      	ldr	r2, [r3, #12]
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	029b      	lsls	r3, r3, #10
 8008c1c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008c20:	431a      	orrs	r2, r3
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	371c      	adds	r7, #28
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr
 8008c34:	00d8acbf 	.word	0x00d8acbf
 8008c38:	00e4e1c0 	.word	0x00e4e1c0
 8008c3c:	00f42400 	.word	0x00f42400
 8008c40:	01067380 	.word	0x01067380
 8008c44:	011a499f 	.word	0x011a499f
 8008c48:	01312cff 	.word	0x01312cff
 8008c4c:	014ca43f 	.word	0x014ca43f
 8008c50:	016e3600 	.word	0x016e3600
 8008c54:	01a6ab1f 	.word	0x01a6ab1f
 8008c58:	01e84800 	.word	0x01e84800

08008c5c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	689b      	ldr	r3, [r3, #8]
 8008c68:	f043 0201 	orr.w	r2, r3, #1
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	370c      	adds	r7, #12
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr

08008c7e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c7e:	b480      	push	{r7}
 8008c80:	b083      	sub	sp, #12
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	f023 0201 	bic.w	r2, r3, #1
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	370c      	adds	r7, #12
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr

08008ca0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	460b      	mov	r3, r1
 8008caa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008cac:	2300      	movs	r3, #0
 8008cae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008cbc:	78fb      	ldrb	r3, [r7, #3]
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d115      	bne.n	8008cee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	68db      	ldr	r3, [r3, #12]
 8008cc6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008cce:	2001      	movs	r0, #1
 8008cd0:	f7f9 fa36 	bl	8002140 <HAL_Delay>
      ms++;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f001 fa45 	bl	800a16a <USB_GetMode>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d01e      	beq.n	8008d24 <USB_SetCurrentMode+0x84>
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2b31      	cmp	r3, #49	; 0x31
 8008cea:	d9f0      	bls.n	8008cce <USB_SetCurrentMode+0x2e>
 8008cec:	e01a      	b.n	8008d24 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008cee:	78fb      	ldrb	r3, [r7, #3]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d115      	bne.n	8008d20 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008d00:	2001      	movs	r0, #1
 8008d02:	f7f9 fa1d 	bl	8002140 <HAL_Delay>
      ms++;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	3301      	adds	r3, #1
 8008d0a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f001 fa2c 	bl	800a16a <USB_GetMode>
 8008d12:	4603      	mov	r3, r0
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d005      	beq.n	8008d24 <USB_SetCurrentMode+0x84>
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2b31      	cmp	r3, #49	; 0x31
 8008d1c:	d9f0      	bls.n	8008d00 <USB_SetCurrentMode+0x60>
 8008d1e:	e001      	b.n	8008d24 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	e005      	b.n	8008d30 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2b32      	cmp	r3, #50	; 0x32
 8008d28:	d101      	bne.n	8008d2e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e000      	b.n	8008d30 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008d2e:	2300      	movs	r3, #0
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3710      	adds	r7, #16
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d38:	b084      	sub	sp, #16
 8008d3a:	b580      	push	{r7, lr}
 8008d3c:	b086      	sub	sp, #24
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
 8008d42:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008d46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008d52:	2300      	movs	r3, #0
 8008d54:	613b      	str	r3, [r7, #16]
 8008d56:	e009      	b.n	8008d6c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	3340      	adds	r3, #64	; 0x40
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	4413      	add	r3, r2
 8008d62:	2200      	movs	r2, #0
 8008d64:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	3301      	adds	r3, #1
 8008d6a:	613b      	str	r3, [r7, #16]
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	2b0e      	cmp	r3, #14
 8008d70:	d9f2      	bls.n	8008d58 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008d72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d11c      	bne.n	8008db2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d86:	f043 0302 	orr.w	r3, r3, #2
 8008d8a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d90:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d9c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	639a      	str	r2, [r3, #56]	; 0x38
 8008db0:	e00b      	b.n	8008dca <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008db6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dc2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ddc:	4619      	mov	r1, r3
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008de4:	461a      	mov	r2, r3
 8008de6:	680b      	ldr	r3, [r1, #0]
 8008de8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d10c      	bne.n	8008e0a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d104      	bne.n	8008e00 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008df6:	2100      	movs	r1, #0
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f965 	bl	80090c8 <USB_SetDevSpeed>
 8008dfe:	e008      	b.n	8008e12 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008e00:	2101      	movs	r1, #1
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 f960 	bl	80090c8 <USB_SetDevSpeed>
 8008e08:	e003      	b.n	8008e12 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008e0a:	2103      	movs	r1, #3
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 f95b 	bl	80090c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008e12:	2110      	movs	r1, #16
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f000 f8f3 	bl	8009000 <USB_FlushTxFifo>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d001      	beq.n	8008e24 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008e20:	2301      	movs	r3, #1
 8008e22:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f000 f91f 	bl	8009068 <USB_FlushRxFifo>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d001      	beq.n	8008e34 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008e30:	2301      	movs	r3, #1
 8008e32:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e46:	461a      	mov	r2, r3
 8008e48:	2300      	movs	r3, #0
 8008e4a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e52:	461a      	mov	r2, r3
 8008e54:	2300      	movs	r3, #0
 8008e56:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e58:	2300      	movs	r3, #0
 8008e5a:	613b      	str	r3, [r7, #16]
 8008e5c:	e043      	b.n	8008ee6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	015a      	lsls	r2, r3, #5
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	4413      	add	r3, r2
 8008e66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e74:	d118      	bne.n	8008ea8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d10a      	bne.n	8008e92 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	015a      	lsls	r2, r3, #5
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	4413      	add	r3, r2
 8008e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e88:	461a      	mov	r2, r3
 8008e8a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008e8e:	6013      	str	r3, [r2, #0]
 8008e90:	e013      	b.n	8008eba <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	015a      	lsls	r2, r3, #5
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	4413      	add	r3, r2
 8008e9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008ea4:	6013      	str	r3, [r2, #0]
 8008ea6:	e008      	b.n	8008eba <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	015a      	lsls	r2, r3, #5
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	4413      	add	r3, r2
 8008eb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	015a      	lsls	r2, r3, #5
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	4413      	add	r3, r2
 8008ec2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	2300      	movs	r3, #0
 8008eca:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	015a      	lsls	r2, r3, #5
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ed8:	461a      	mov	r2, r3
 8008eda:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ede:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	613b      	str	r3, [r7, #16]
 8008ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	429a      	cmp	r2, r3
 8008eec:	d3b7      	bcc.n	8008e5e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008eee:	2300      	movs	r3, #0
 8008ef0:	613b      	str	r3, [r7, #16]
 8008ef2:	e043      	b.n	8008f7c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	015a      	lsls	r2, r3, #5
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	4413      	add	r3, r2
 8008efc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f0a:	d118      	bne.n	8008f3e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d10a      	bne.n	8008f28 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	015a      	lsls	r2, r3, #5
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	4413      	add	r3, r2
 8008f1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f1e:	461a      	mov	r2, r3
 8008f20:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008f24:	6013      	str	r3, [r2, #0]
 8008f26:	e013      	b.n	8008f50 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	015a      	lsls	r2, r3, #5
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	4413      	add	r3, r2
 8008f30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f34:	461a      	mov	r2, r3
 8008f36:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008f3a:	6013      	str	r3, [r2, #0]
 8008f3c:	e008      	b.n	8008f50 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	015a      	lsls	r2, r3, #5
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	4413      	add	r3, r2
 8008f46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	015a      	lsls	r2, r3, #5
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	4413      	add	r3, r2
 8008f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	2300      	movs	r3, #0
 8008f60:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	015a      	lsls	r2, r3, #5
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	4413      	add	r3, r2
 8008f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f6e:	461a      	mov	r2, r3
 8008f70:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008f74:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	3301      	adds	r3, #1
 8008f7a:	613b      	str	r3, [r7, #16]
 8008f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7e:	693a      	ldr	r2, [r7, #16]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d3b7      	bcc.n	8008ef4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f8a:	691b      	ldr	r3, [r3, #16]
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f96:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008fa4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d105      	bne.n	8008fb8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	699b      	ldr	r3, [r3, #24]
 8008fb0:	f043 0210 	orr.w	r2, r3, #16
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	699a      	ldr	r2, [r3, #24]
 8008fbc:	4b0f      	ldr	r3, [pc, #60]	; (8008ffc <USB_DevInit+0x2c4>)
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008fc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d005      	beq.n	8008fd6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	699b      	ldr	r3, [r3, #24]
 8008fce:	f043 0208 	orr.w	r2, r3, #8
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008fd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d107      	bne.n	8008fec <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	699b      	ldr	r3, [r3, #24]
 8008fe0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008fe4:	f043 0304 	orr.w	r3, r3, #4
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008fec:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3718      	adds	r7, #24
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ff8:	b004      	add	sp, #16
 8008ffa:	4770      	bx	lr
 8008ffc:	803c3800 	.word	0x803c3800

08009000 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800900a:	2300      	movs	r3, #0
 800900c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	3301      	adds	r3, #1
 8009012:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	4a13      	ldr	r2, [pc, #76]	; (8009064 <USB_FlushTxFifo+0x64>)
 8009018:	4293      	cmp	r3, r2
 800901a:	d901      	bls.n	8009020 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800901c:	2303      	movs	r3, #3
 800901e:	e01b      	b.n	8009058 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	691b      	ldr	r3, [r3, #16]
 8009024:	2b00      	cmp	r3, #0
 8009026:	daf2      	bge.n	800900e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009028:	2300      	movs	r3, #0
 800902a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	019b      	lsls	r3, r3, #6
 8009030:	f043 0220 	orr.w	r2, r3, #32
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	3301      	adds	r3, #1
 800903c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	4a08      	ldr	r2, [pc, #32]	; (8009064 <USB_FlushTxFifo+0x64>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d901      	bls.n	800904a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009046:	2303      	movs	r3, #3
 8009048:	e006      	b.n	8009058 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	f003 0320 	and.w	r3, r3, #32
 8009052:	2b20      	cmp	r3, #32
 8009054:	d0f0      	beq.n	8009038 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009056:	2300      	movs	r3, #0
}
 8009058:	4618      	mov	r0, r3
 800905a:	3714      	adds	r7, #20
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr
 8009064:	00030d40 	.word	0x00030d40

08009068 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009070:	2300      	movs	r3, #0
 8009072:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3301      	adds	r3, #1
 8009078:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	4a11      	ldr	r2, [pc, #68]	; (80090c4 <USB_FlushRxFifo+0x5c>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d901      	bls.n	8009086 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009082:	2303      	movs	r3, #3
 8009084:	e018      	b.n	80090b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	691b      	ldr	r3, [r3, #16]
 800908a:	2b00      	cmp	r3, #0
 800908c:	daf2      	bge.n	8009074 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800908e:	2300      	movs	r3, #0
 8009090:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2210      	movs	r2, #16
 8009096:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	3301      	adds	r3, #1
 800909c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	4a08      	ldr	r2, [pc, #32]	; (80090c4 <USB_FlushRxFifo+0x5c>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d901      	bls.n	80090aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80090a6:	2303      	movs	r3, #3
 80090a8:	e006      	b.n	80090b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	691b      	ldr	r3, [r3, #16]
 80090ae:	f003 0310 	and.w	r3, r3, #16
 80090b2:	2b10      	cmp	r3, #16
 80090b4:	d0f0      	beq.n	8009098 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80090b6:	2300      	movs	r3, #0
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3714      	adds	r7, #20
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr
 80090c4:	00030d40 	.word	0x00030d40

080090c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b085      	sub	sp, #20
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	460b      	mov	r3, r1
 80090d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	78fb      	ldrb	r3, [r7, #3]
 80090e2:	68f9      	ldr	r1, [r7, #12]
 80090e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80090e8:	4313      	orrs	r3, r2
 80090ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80090ec:	2300      	movs	r3, #0
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	3714      	adds	r7, #20
 80090f2:	46bd      	mov	sp, r7
 80090f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f8:	4770      	bx	lr

080090fa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80090fa:	b480      	push	{r7}
 80090fc:	b087      	sub	sp, #28
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	f003 0306 	and.w	r3, r3, #6
 8009112:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d102      	bne.n	8009120 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800911a:	2300      	movs	r3, #0
 800911c:	75fb      	strb	r3, [r7, #23]
 800911e:	e00a      	b.n	8009136 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2b02      	cmp	r3, #2
 8009124:	d002      	beq.n	800912c <USB_GetDevSpeed+0x32>
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2b06      	cmp	r3, #6
 800912a:	d102      	bne.n	8009132 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800912c:	2302      	movs	r3, #2
 800912e:	75fb      	strb	r3, [r7, #23]
 8009130:	e001      	b.n	8009136 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009132:	230f      	movs	r3, #15
 8009134:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009136:	7dfb      	ldrb	r3, [r7, #23]
}
 8009138:	4618      	mov	r0, r3
 800913a:	371c      	adds	r7, #28
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009144:	b480      	push	{r7}
 8009146:	b085      	sub	sp, #20
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	781b      	ldrb	r3, [r3, #0]
 8009156:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	785b      	ldrb	r3, [r3, #1]
 800915c:	2b01      	cmp	r3, #1
 800915e:	d13a      	bne.n	80091d6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009166:	69da      	ldr	r2, [r3, #28]
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	781b      	ldrb	r3, [r3, #0]
 800916c:	f003 030f 	and.w	r3, r3, #15
 8009170:	2101      	movs	r1, #1
 8009172:	fa01 f303 	lsl.w	r3, r1, r3
 8009176:	b29b      	uxth	r3, r3
 8009178:	68f9      	ldr	r1, [r7, #12]
 800917a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800917e:	4313      	orrs	r3, r2
 8009180:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	015a      	lsls	r2, r3, #5
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	4413      	add	r3, r2
 800918a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009194:	2b00      	cmp	r3, #0
 8009196:	d155      	bne.n	8009244 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	015a      	lsls	r2, r3, #5
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	4413      	add	r3, r2
 80091a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	791b      	ldrb	r3, [r3, #4]
 80091b2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80091b4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	059b      	lsls	r3, r3, #22
 80091ba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80091bc:	4313      	orrs	r3, r2
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	0151      	lsls	r1, r2, #5
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	440a      	add	r2, r1
 80091c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091d2:	6013      	str	r3, [r2, #0]
 80091d4:	e036      	b.n	8009244 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091dc:	69da      	ldr	r2, [r3, #28]
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	f003 030f 	and.w	r3, r3, #15
 80091e6:	2101      	movs	r1, #1
 80091e8:	fa01 f303 	lsl.w	r3, r1, r3
 80091ec:	041b      	lsls	r3, r3, #16
 80091ee:	68f9      	ldr	r1, [r7, #12]
 80091f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091f4:	4313      	orrs	r3, r2
 80091f6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	015a      	lsls	r2, r3, #5
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	4413      	add	r3, r2
 8009200:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800920a:	2b00      	cmp	r3, #0
 800920c:	d11a      	bne.n	8009244 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	4413      	add	r3, r2
 8009216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	68db      	ldr	r3, [r3, #12]
 8009220:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	791b      	ldrb	r3, [r3, #4]
 8009228:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800922a:	430b      	orrs	r3, r1
 800922c:	4313      	orrs	r3, r2
 800922e:	68ba      	ldr	r2, [r7, #8]
 8009230:	0151      	lsls	r1, r2, #5
 8009232:	68fa      	ldr	r2, [r7, #12]
 8009234:	440a      	add	r2, r1
 8009236:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800923a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800923e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009242:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3714      	adds	r7, #20
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr
	...

08009254 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009254:	b480      	push	{r7}
 8009256:	b085      	sub	sp, #20
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	785b      	ldrb	r3, [r3, #1]
 800926c:	2b01      	cmp	r3, #1
 800926e:	d161      	bne.n	8009334 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	015a      	lsls	r2, r3, #5
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	4413      	add	r3, r2
 8009278:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009282:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009286:	d11f      	bne.n	80092c8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	015a      	lsls	r2, r3, #5
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	4413      	add	r3, r2
 8009290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	68ba      	ldr	r2, [r7, #8]
 8009298:	0151      	lsls	r1, r2, #5
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	440a      	add	r2, r1
 800929e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80092a6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	015a      	lsls	r2, r3, #5
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	4413      	add	r3, r2
 80092b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	68ba      	ldr	r2, [r7, #8]
 80092b8:	0151      	lsls	r1, r2, #5
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	440a      	add	r2, r1
 80092be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80092c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	781b      	ldrb	r3, [r3, #0]
 80092d4:	f003 030f 	and.w	r3, r3, #15
 80092d8:	2101      	movs	r1, #1
 80092da:	fa01 f303 	lsl.w	r3, r1, r3
 80092de:	b29b      	uxth	r3, r3
 80092e0:	43db      	mvns	r3, r3
 80092e2:	68f9      	ldr	r1, [r7, #12]
 80092e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80092e8:	4013      	ands	r3, r2
 80092ea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092f2:	69da      	ldr	r2, [r3, #28]
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	f003 030f 	and.w	r3, r3, #15
 80092fc:	2101      	movs	r1, #1
 80092fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009302:	b29b      	uxth	r3, r3
 8009304:	43db      	mvns	r3, r3
 8009306:	68f9      	ldr	r1, [r7, #12]
 8009308:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800930c:	4013      	ands	r3, r2
 800930e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	015a      	lsls	r2, r3, #5
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	4413      	add	r3, r2
 8009318:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	0159      	lsls	r1, r3, #5
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	440b      	add	r3, r1
 8009326:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800932a:	4619      	mov	r1, r3
 800932c:	4b35      	ldr	r3, [pc, #212]	; (8009404 <USB_DeactivateEndpoint+0x1b0>)
 800932e:	4013      	ands	r3, r2
 8009330:	600b      	str	r3, [r1, #0]
 8009332:	e060      	b.n	80093f6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	015a      	lsls	r2, r3, #5
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	4413      	add	r3, r2
 800933c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009346:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800934a:	d11f      	bne.n	800938c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	015a      	lsls	r2, r3, #5
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	4413      	add	r3, r2
 8009354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	0151      	lsls	r1, r2, #5
 800935e:	68fa      	ldr	r2, [r7, #12]
 8009360:	440a      	add	r2, r1
 8009362:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009366:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800936a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	015a      	lsls	r2, r3, #5
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	4413      	add	r3, r2
 8009374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	68ba      	ldr	r2, [r7, #8]
 800937c:	0151      	lsls	r1, r2, #5
 800937e:	68fa      	ldr	r2, [r7, #12]
 8009380:	440a      	add	r2, r1
 8009382:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009386:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800938a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009392:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	781b      	ldrb	r3, [r3, #0]
 8009398:	f003 030f 	and.w	r3, r3, #15
 800939c:	2101      	movs	r1, #1
 800939e:	fa01 f303 	lsl.w	r3, r1, r3
 80093a2:	041b      	lsls	r3, r3, #16
 80093a4:	43db      	mvns	r3, r3
 80093a6:	68f9      	ldr	r1, [r7, #12]
 80093a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093ac:	4013      	ands	r3, r2
 80093ae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093b6:	69da      	ldr	r2, [r3, #28]
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	f003 030f 	and.w	r3, r3, #15
 80093c0:	2101      	movs	r1, #1
 80093c2:	fa01 f303 	lsl.w	r3, r1, r3
 80093c6:	041b      	lsls	r3, r3, #16
 80093c8:	43db      	mvns	r3, r3
 80093ca:	68f9      	ldr	r1, [r7, #12]
 80093cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093d0:	4013      	ands	r3, r2
 80093d2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	015a      	lsls	r2, r3, #5
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	4413      	add	r3, r2
 80093dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093e0:	681a      	ldr	r2, [r3, #0]
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	0159      	lsls	r1, r3, #5
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	440b      	add	r3, r1
 80093ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093ee:	4619      	mov	r1, r3
 80093f0:	4b05      	ldr	r3, [pc, #20]	; (8009408 <USB_DeactivateEndpoint+0x1b4>)
 80093f2:	4013      	ands	r3, r2
 80093f4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80093f6:	2300      	movs	r3, #0
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	3714      	adds	r7, #20
 80093fc:	46bd      	mov	sp, r7
 80093fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009402:	4770      	bx	lr
 8009404:	ec337800 	.word	0xec337800
 8009408:	eff37800 	.word	0xeff37800

0800940c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b08a      	sub	sp, #40	; 0x28
 8009410:	af02      	add	r7, sp, #8
 8009412:	60f8      	str	r0, [r7, #12]
 8009414:	60b9      	str	r1, [r7, #8]
 8009416:	4613      	mov	r3, r2
 8009418:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	785b      	ldrb	r3, [r3, #1]
 8009428:	2b01      	cmp	r3, #1
 800942a:	f040 815c 	bne.w	80096e6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	699b      	ldr	r3, [r3, #24]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d132      	bne.n	800949c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009436:	69bb      	ldr	r3, [r7, #24]
 8009438:	015a      	lsls	r2, r3, #5
 800943a:	69fb      	ldr	r3, [r7, #28]
 800943c:	4413      	add	r3, r2
 800943e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	69ba      	ldr	r2, [r7, #24]
 8009446:	0151      	lsls	r1, r2, #5
 8009448:	69fa      	ldr	r2, [r7, #28]
 800944a:	440a      	add	r2, r1
 800944c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009450:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009454:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009458:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800945a:	69bb      	ldr	r3, [r7, #24]
 800945c:	015a      	lsls	r2, r3, #5
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	4413      	add	r3, r2
 8009462:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009466:	691b      	ldr	r3, [r3, #16]
 8009468:	69ba      	ldr	r2, [r7, #24]
 800946a:	0151      	lsls	r1, r2, #5
 800946c:	69fa      	ldr	r2, [r7, #28]
 800946e:	440a      	add	r2, r1
 8009470:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009474:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009478:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800947a:	69bb      	ldr	r3, [r7, #24]
 800947c:	015a      	lsls	r2, r3, #5
 800947e:	69fb      	ldr	r3, [r7, #28]
 8009480:	4413      	add	r3, r2
 8009482:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009486:	691b      	ldr	r3, [r3, #16]
 8009488:	69ba      	ldr	r2, [r7, #24]
 800948a:	0151      	lsls	r1, r2, #5
 800948c:	69fa      	ldr	r2, [r7, #28]
 800948e:	440a      	add	r2, r1
 8009490:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009494:	0cdb      	lsrs	r3, r3, #19
 8009496:	04db      	lsls	r3, r3, #19
 8009498:	6113      	str	r3, [r2, #16]
 800949a:	e074      	b.n	8009586 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800949c:	69bb      	ldr	r3, [r7, #24]
 800949e:	015a      	lsls	r2, r3, #5
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	4413      	add	r3, r2
 80094a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	69ba      	ldr	r2, [r7, #24]
 80094ac:	0151      	lsls	r1, r2, #5
 80094ae:	69fa      	ldr	r2, [r7, #28]
 80094b0:	440a      	add	r2, r1
 80094b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094b6:	0cdb      	lsrs	r3, r3, #19
 80094b8:	04db      	lsls	r3, r3, #19
 80094ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80094bc:	69bb      	ldr	r3, [r7, #24]
 80094be:	015a      	lsls	r2, r3, #5
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	4413      	add	r3, r2
 80094c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094c8:	691b      	ldr	r3, [r3, #16]
 80094ca:	69ba      	ldr	r2, [r7, #24]
 80094cc:	0151      	lsls	r1, r2, #5
 80094ce:	69fa      	ldr	r2, [r7, #28]
 80094d0:	440a      	add	r2, r1
 80094d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094d6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80094da:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80094de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80094e0:	69bb      	ldr	r3, [r7, #24]
 80094e2:	015a      	lsls	r2, r3, #5
 80094e4:	69fb      	ldr	r3, [r7, #28]
 80094e6:	4413      	add	r3, r2
 80094e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094ec:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	6999      	ldr	r1, [r3, #24]
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	68db      	ldr	r3, [r3, #12]
 80094f6:	440b      	add	r3, r1
 80094f8:	1e59      	subs	r1, r3, #1
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8009502:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009504:	4b9d      	ldr	r3, [pc, #628]	; (800977c <USB_EPStartXfer+0x370>)
 8009506:	400b      	ands	r3, r1
 8009508:	69b9      	ldr	r1, [r7, #24]
 800950a:	0148      	lsls	r0, r1, #5
 800950c:	69f9      	ldr	r1, [r7, #28]
 800950e:	4401      	add	r1, r0
 8009510:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009514:	4313      	orrs	r3, r2
 8009516:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009518:	69bb      	ldr	r3, [r7, #24]
 800951a:	015a      	lsls	r2, r3, #5
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	4413      	add	r3, r2
 8009520:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009524:	691a      	ldr	r2, [r3, #16]
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	699b      	ldr	r3, [r3, #24]
 800952a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800952e:	69b9      	ldr	r1, [r7, #24]
 8009530:	0148      	lsls	r0, r1, #5
 8009532:	69f9      	ldr	r1, [r7, #28]
 8009534:	4401      	add	r1, r0
 8009536:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800953a:	4313      	orrs	r3, r2
 800953c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	791b      	ldrb	r3, [r3, #4]
 8009542:	2b01      	cmp	r3, #1
 8009544:	d11f      	bne.n	8009586 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	015a      	lsls	r2, r3, #5
 800954a:	69fb      	ldr	r3, [r7, #28]
 800954c:	4413      	add	r3, r2
 800954e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009552:	691b      	ldr	r3, [r3, #16]
 8009554:	69ba      	ldr	r2, [r7, #24]
 8009556:	0151      	lsls	r1, r2, #5
 8009558:	69fa      	ldr	r2, [r7, #28]
 800955a:	440a      	add	r2, r1
 800955c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009560:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009564:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	015a      	lsls	r2, r3, #5
 800956a:	69fb      	ldr	r3, [r7, #28]
 800956c:	4413      	add	r3, r2
 800956e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009572:	691b      	ldr	r3, [r3, #16]
 8009574:	69ba      	ldr	r2, [r7, #24]
 8009576:	0151      	lsls	r1, r2, #5
 8009578:	69fa      	ldr	r2, [r7, #28]
 800957a:	440a      	add	r2, r1
 800957c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009580:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009584:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009586:	79fb      	ldrb	r3, [r7, #7]
 8009588:	2b01      	cmp	r3, #1
 800958a:	d14b      	bne.n	8009624 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	695b      	ldr	r3, [r3, #20]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d009      	beq.n	80095a8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	015a      	lsls	r2, r3, #5
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	4413      	add	r3, r2
 800959c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095a0:	461a      	mov	r2, r3
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	695b      	ldr	r3, [r3, #20]
 80095a6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	791b      	ldrb	r3, [r3, #4]
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d128      	bne.n	8009602 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80095b0:	69fb      	ldr	r3, [r7, #28]
 80095b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d110      	bne.n	80095e2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	015a      	lsls	r2, r3, #5
 80095c4:	69fb      	ldr	r3, [r7, #28]
 80095c6:	4413      	add	r3, r2
 80095c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	69ba      	ldr	r2, [r7, #24]
 80095d0:	0151      	lsls	r1, r2, #5
 80095d2:	69fa      	ldr	r2, [r7, #28]
 80095d4:	440a      	add	r2, r1
 80095d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80095de:	6013      	str	r3, [r2, #0]
 80095e0:	e00f      	b.n	8009602 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80095e2:	69bb      	ldr	r3, [r7, #24]
 80095e4:	015a      	lsls	r2, r3, #5
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	4413      	add	r3, r2
 80095ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	69ba      	ldr	r2, [r7, #24]
 80095f2:	0151      	lsls	r1, r2, #5
 80095f4:	69fa      	ldr	r2, [r7, #28]
 80095f6:	440a      	add	r2, r1
 80095f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009600:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	015a      	lsls	r2, r3, #5
 8009606:	69fb      	ldr	r3, [r7, #28]
 8009608:	4413      	add	r3, r2
 800960a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	69ba      	ldr	r2, [r7, #24]
 8009612:	0151      	lsls	r1, r2, #5
 8009614:	69fa      	ldr	r2, [r7, #28]
 8009616:	440a      	add	r2, r1
 8009618:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800961c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009620:	6013      	str	r3, [r2, #0]
 8009622:	e133      	b.n	800988c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	015a      	lsls	r2, r3, #5
 8009628:	69fb      	ldr	r3, [r7, #28]
 800962a:	4413      	add	r3, r2
 800962c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	69ba      	ldr	r2, [r7, #24]
 8009634:	0151      	lsls	r1, r2, #5
 8009636:	69fa      	ldr	r2, [r7, #28]
 8009638:	440a      	add	r2, r1
 800963a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800963e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009642:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	791b      	ldrb	r3, [r3, #4]
 8009648:	2b01      	cmp	r3, #1
 800964a:	d015      	beq.n	8009678 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	2b00      	cmp	r3, #0
 8009652:	f000 811b 	beq.w	800988c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009656:	69fb      	ldr	r3, [r7, #28]
 8009658:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800965c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	f003 030f 	and.w	r3, r3, #15
 8009666:	2101      	movs	r1, #1
 8009668:	fa01 f303 	lsl.w	r3, r1, r3
 800966c:	69f9      	ldr	r1, [r7, #28]
 800966e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009672:	4313      	orrs	r3, r2
 8009674:	634b      	str	r3, [r1, #52]	; 0x34
 8009676:	e109      	b.n	800988c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009678:	69fb      	ldr	r3, [r7, #28]
 800967a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009684:	2b00      	cmp	r3, #0
 8009686:	d110      	bne.n	80096aa <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009688:	69bb      	ldr	r3, [r7, #24]
 800968a:	015a      	lsls	r2, r3, #5
 800968c:	69fb      	ldr	r3, [r7, #28]
 800968e:	4413      	add	r3, r2
 8009690:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	69ba      	ldr	r2, [r7, #24]
 8009698:	0151      	lsls	r1, r2, #5
 800969a:	69fa      	ldr	r2, [r7, #28]
 800969c:	440a      	add	r2, r1
 800969e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80096a6:	6013      	str	r3, [r2, #0]
 80096a8:	e00f      	b.n	80096ca <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80096aa:	69bb      	ldr	r3, [r7, #24]
 80096ac:	015a      	lsls	r2, r3, #5
 80096ae:	69fb      	ldr	r3, [r7, #28]
 80096b0:	4413      	add	r3, r2
 80096b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	69ba      	ldr	r2, [r7, #24]
 80096ba:	0151      	lsls	r1, r2, #5
 80096bc:	69fa      	ldr	r2, [r7, #28]
 80096be:	440a      	add	r2, r1
 80096c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096c8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	6919      	ldr	r1, [r3, #16]
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	781a      	ldrb	r2, [r3, #0]
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	699b      	ldr	r3, [r3, #24]
 80096d6:	b298      	uxth	r0, r3
 80096d8:	79fb      	ldrb	r3, [r7, #7]
 80096da:	9300      	str	r3, [sp, #0]
 80096dc:	4603      	mov	r3, r0
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f000 fade 	bl	8009ca0 <USB_WritePacket>
 80096e4:	e0d2      	b.n	800988c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	015a      	lsls	r2, r3, #5
 80096ea:	69fb      	ldr	r3, [r7, #28]
 80096ec:	4413      	add	r3, r2
 80096ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096f2:	691b      	ldr	r3, [r3, #16]
 80096f4:	69ba      	ldr	r2, [r7, #24]
 80096f6:	0151      	lsls	r1, r2, #5
 80096f8:	69fa      	ldr	r2, [r7, #28]
 80096fa:	440a      	add	r2, r1
 80096fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009700:	0cdb      	lsrs	r3, r3, #19
 8009702:	04db      	lsls	r3, r3, #19
 8009704:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	015a      	lsls	r2, r3, #5
 800970a:	69fb      	ldr	r3, [r7, #28]
 800970c:	4413      	add	r3, r2
 800970e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009712:	691b      	ldr	r3, [r3, #16]
 8009714:	69ba      	ldr	r2, [r7, #24]
 8009716:	0151      	lsls	r1, r2, #5
 8009718:	69fa      	ldr	r2, [r7, #28]
 800971a:	440a      	add	r2, r1
 800971c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009720:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009724:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009728:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	699b      	ldr	r3, [r3, #24]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d126      	bne.n	8009780 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009732:	69bb      	ldr	r3, [r7, #24]
 8009734:	015a      	lsls	r2, r3, #5
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	4413      	add	r3, r2
 800973a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800973e:	691a      	ldr	r2, [r3, #16]
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	68db      	ldr	r3, [r3, #12]
 8009744:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009748:	69b9      	ldr	r1, [r7, #24]
 800974a:	0148      	lsls	r0, r1, #5
 800974c:	69f9      	ldr	r1, [r7, #28]
 800974e:	4401      	add	r1, r0
 8009750:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009754:	4313      	orrs	r3, r2
 8009756:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009758:	69bb      	ldr	r3, [r7, #24]
 800975a:	015a      	lsls	r2, r3, #5
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	4413      	add	r3, r2
 8009760:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009764:	691b      	ldr	r3, [r3, #16]
 8009766:	69ba      	ldr	r2, [r7, #24]
 8009768:	0151      	lsls	r1, r2, #5
 800976a:	69fa      	ldr	r2, [r7, #28]
 800976c:	440a      	add	r2, r1
 800976e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009772:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009776:	6113      	str	r3, [r2, #16]
 8009778:	e03a      	b.n	80097f0 <USB_EPStartXfer+0x3e4>
 800977a:	bf00      	nop
 800977c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	699a      	ldr	r2, [r3, #24]
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	4413      	add	r3, r2
 800978a:	1e5a      	subs	r2, r3, #1
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	fbb2 f3f3 	udiv	r3, r2, r3
 8009794:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	8afa      	ldrh	r2, [r7, #22]
 800979c:	fb03 f202 	mul.w	r2, r3, r2
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80097a4:	69bb      	ldr	r3, [r7, #24]
 80097a6:	015a      	lsls	r2, r3, #5
 80097a8:	69fb      	ldr	r3, [r7, #28]
 80097aa:	4413      	add	r3, r2
 80097ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097b0:	691a      	ldr	r2, [r3, #16]
 80097b2:	8afb      	ldrh	r3, [r7, #22]
 80097b4:	04d9      	lsls	r1, r3, #19
 80097b6:	4b38      	ldr	r3, [pc, #224]	; (8009898 <USB_EPStartXfer+0x48c>)
 80097b8:	400b      	ands	r3, r1
 80097ba:	69b9      	ldr	r1, [r7, #24]
 80097bc:	0148      	lsls	r0, r1, #5
 80097be:	69f9      	ldr	r1, [r7, #28]
 80097c0:	4401      	add	r1, r0
 80097c2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80097c6:	4313      	orrs	r3, r2
 80097c8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	015a      	lsls	r2, r3, #5
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	4413      	add	r3, r2
 80097d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097d6:	691a      	ldr	r2, [r3, #16]
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	69db      	ldr	r3, [r3, #28]
 80097dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097e0:	69b9      	ldr	r1, [r7, #24]
 80097e2:	0148      	lsls	r0, r1, #5
 80097e4:	69f9      	ldr	r1, [r7, #28]
 80097e6:	4401      	add	r1, r0
 80097e8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80097ec:	4313      	orrs	r3, r2
 80097ee:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80097f0:	79fb      	ldrb	r3, [r7, #7]
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d10d      	bne.n	8009812 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	691b      	ldr	r3, [r3, #16]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d009      	beq.n	8009812 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	6919      	ldr	r1, [r3, #16]
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	015a      	lsls	r2, r3, #5
 8009806:	69fb      	ldr	r3, [r7, #28]
 8009808:	4413      	add	r3, r2
 800980a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800980e:	460a      	mov	r2, r1
 8009810:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	791b      	ldrb	r3, [r3, #4]
 8009816:	2b01      	cmp	r3, #1
 8009818:	d128      	bne.n	800986c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800981a:	69fb      	ldr	r3, [r7, #28]
 800981c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009820:	689b      	ldr	r3, [r3, #8]
 8009822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009826:	2b00      	cmp	r3, #0
 8009828:	d110      	bne.n	800984c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	015a      	lsls	r2, r3, #5
 800982e:	69fb      	ldr	r3, [r7, #28]
 8009830:	4413      	add	r3, r2
 8009832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	69ba      	ldr	r2, [r7, #24]
 800983a:	0151      	lsls	r1, r2, #5
 800983c:	69fa      	ldr	r2, [r7, #28]
 800983e:	440a      	add	r2, r1
 8009840:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009844:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009848:	6013      	str	r3, [r2, #0]
 800984a:	e00f      	b.n	800986c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800984c:	69bb      	ldr	r3, [r7, #24]
 800984e:	015a      	lsls	r2, r3, #5
 8009850:	69fb      	ldr	r3, [r7, #28]
 8009852:	4413      	add	r3, r2
 8009854:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	69ba      	ldr	r2, [r7, #24]
 800985c:	0151      	lsls	r1, r2, #5
 800985e:	69fa      	ldr	r2, [r7, #28]
 8009860:	440a      	add	r2, r1
 8009862:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009866:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800986a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800986c:	69bb      	ldr	r3, [r7, #24]
 800986e:	015a      	lsls	r2, r3, #5
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	4413      	add	r3, r2
 8009874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	69ba      	ldr	r2, [r7, #24]
 800987c:	0151      	lsls	r1, r2, #5
 800987e:	69fa      	ldr	r2, [r7, #28]
 8009880:	440a      	add	r2, r1
 8009882:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009886:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800988a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3720      	adds	r7, #32
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	1ff80000 	.word	0x1ff80000

0800989c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800989c:	b480      	push	{r7}
 800989e:	b087      	sub	sp, #28
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	60f8      	str	r0, [r7, #12]
 80098a4:	60b9      	str	r1, [r7, #8]
 80098a6:	4613      	mov	r3, r2
 80098a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	785b      	ldrb	r3, [r3, #1]
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	f040 80ce 	bne.w	8009a5a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	699b      	ldr	r3, [r3, #24]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d132      	bne.n	800992c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	015a      	lsls	r2, r3, #5
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	4413      	add	r3, r2
 80098ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098d2:	691b      	ldr	r3, [r3, #16]
 80098d4:	693a      	ldr	r2, [r7, #16]
 80098d6:	0151      	lsls	r1, r2, #5
 80098d8:	697a      	ldr	r2, [r7, #20]
 80098da:	440a      	add	r2, r1
 80098dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098e0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80098e4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80098e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	015a      	lsls	r2, r3, #5
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	4413      	add	r3, r2
 80098f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	693a      	ldr	r2, [r7, #16]
 80098fa:	0151      	lsls	r1, r2, #5
 80098fc:	697a      	ldr	r2, [r7, #20]
 80098fe:	440a      	add	r2, r1
 8009900:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009904:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009908:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	015a      	lsls	r2, r3, #5
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	4413      	add	r3, r2
 8009912:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009916:	691b      	ldr	r3, [r3, #16]
 8009918:	693a      	ldr	r2, [r7, #16]
 800991a:	0151      	lsls	r1, r2, #5
 800991c:	697a      	ldr	r2, [r7, #20]
 800991e:	440a      	add	r2, r1
 8009920:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009924:	0cdb      	lsrs	r3, r3, #19
 8009926:	04db      	lsls	r3, r3, #19
 8009928:	6113      	str	r3, [r2, #16]
 800992a:	e04e      	b.n	80099ca <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	015a      	lsls	r2, r3, #5
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	4413      	add	r3, r2
 8009934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009938:	691b      	ldr	r3, [r3, #16]
 800993a:	693a      	ldr	r2, [r7, #16]
 800993c:	0151      	lsls	r1, r2, #5
 800993e:	697a      	ldr	r2, [r7, #20]
 8009940:	440a      	add	r2, r1
 8009942:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009946:	0cdb      	lsrs	r3, r3, #19
 8009948:	04db      	lsls	r3, r3, #19
 800994a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	015a      	lsls	r2, r3, #5
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	4413      	add	r3, r2
 8009954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009958:	691b      	ldr	r3, [r3, #16]
 800995a:	693a      	ldr	r2, [r7, #16]
 800995c:	0151      	lsls	r1, r2, #5
 800995e:	697a      	ldr	r2, [r7, #20]
 8009960:	440a      	add	r2, r1
 8009962:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009966:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800996a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800996e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	699a      	ldr	r2, [r3, #24]
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	68db      	ldr	r3, [r3, #12]
 8009978:	429a      	cmp	r2, r3
 800997a:	d903      	bls.n	8009984 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	68da      	ldr	r2, [r3, #12]
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	015a      	lsls	r2, r3, #5
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	4413      	add	r3, r2
 800998c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009990:	691b      	ldr	r3, [r3, #16]
 8009992:	693a      	ldr	r2, [r7, #16]
 8009994:	0151      	lsls	r1, r2, #5
 8009996:	697a      	ldr	r2, [r7, #20]
 8009998:	440a      	add	r2, r1
 800999a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800999e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80099a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	015a      	lsls	r2, r3, #5
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	4413      	add	r3, r2
 80099ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099b0:	691a      	ldr	r2, [r3, #16]
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099ba:	6939      	ldr	r1, [r7, #16]
 80099bc:	0148      	lsls	r0, r1, #5
 80099be:	6979      	ldr	r1, [r7, #20]
 80099c0:	4401      	add	r1, r0
 80099c2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80099c6:	4313      	orrs	r3, r2
 80099c8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80099ca:	79fb      	ldrb	r3, [r7, #7]
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d11e      	bne.n	8009a0e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	695b      	ldr	r3, [r3, #20]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d009      	beq.n	80099ec <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	015a      	lsls	r2, r3, #5
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	4413      	add	r3, r2
 80099e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099e4:	461a      	mov	r2, r3
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	695b      	ldr	r3, [r3, #20]
 80099ea:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	015a      	lsls	r2, r3, #5
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	4413      	add	r3, r2
 80099f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	693a      	ldr	r2, [r7, #16]
 80099fc:	0151      	lsls	r1, r2, #5
 80099fe:	697a      	ldr	r2, [r7, #20]
 8009a00:	440a      	add	r2, r1
 8009a02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a06:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a0a:	6013      	str	r3, [r2, #0]
 8009a0c:	e097      	b.n	8009b3e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	015a      	lsls	r2, r3, #5
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	4413      	add	r3, r2
 8009a16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	693a      	ldr	r2, [r7, #16]
 8009a1e:	0151      	lsls	r1, r2, #5
 8009a20:	697a      	ldr	r2, [r7, #20]
 8009a22:	440a      	add	r2, r1
 8009a24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a28:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a2c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	699b      	ldr	r3, [r3, #24]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	f000 8083 	beq.w	8009b3e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	781b      	ldrb	r3, [r3, #0]
 8009a44:	f003 030f 	and.w	r3, r3, #15
 8009a48:	2101      	movs	r1, #1
 8009a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8009a4e:	6979      	ldr	r1, [r7, #20]
 8009a50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a54:	4313      	orrs	r3, r2
 8009a56:	634b      	str	r3, [r1, #52]	; 0x34
 8009a58:	e071      	b.n	8009b3e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	015a      	lsls	r2, r3, #5
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	4413      	add	r3, r2
 8009a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	693a      	ldr	r2, [r7, #16]
 8009a6a:	0151      	lsls	r1, r2, #5
 8009a6c:	697a      	ldr	r2, [r7, #20]
 8009a6e:	440a      	add	r2, r1
 8009a70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a74:	0cdb      	lsrs	r3, r3, #19
 8009a76:	04db      	lsls	r3, r3, #19
 8009a78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	015a      	lsls	r2, r3, #5
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	4413      	add	r3, r2
 8009a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a86:	691b      	ldr	r3, [r3, #16]
 8009a88:	693a      	ldr	r2, [r7, #16]
 8009a8a:	0151      	lsls	r1, r2, #5
 8009a8c:	697a      	ldr	r2, [r7, #20]
 8009a8e:	440a      	add	r2, r1
 8009a90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a94:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009a98:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009a9c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	699b      	ldr	r3, [r3, #24]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d003      	beq.n	8009aae <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	68da      	ldr	r2, [r3, #12]
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	68da      	ldr	r2, [r3, #12]
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	015a      	lsls	r2, r3, #5
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	4413      	add	r3, r2
 8009abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	693a      	ldr	r2, [r7, #16]
 8009ac6:	0151      	lsls	r1, r2, #5
 8009ac8:	697a      	ldr	r2, [r7, #20]
 8009aca:	440a      	add	r2, r1
 8009acc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ad0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009ad4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	015a      	lsls	r2, r3, #5
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	4413      	add	r3, r2
 8009ade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ae2:	691a      	ldr	r2, [r3, #16]
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	69db      	ldr	r3, [r3, #28]
 8009ae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009aec:	6939      	ldr	r1, [r7, #16]
 8009aee:	0148      	lsls	r0, r1, #5
 8009af0:	6979      	ldr	r1, [r7, #20]
 8009af2:	4401      	add	r1, r0
 8009af4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009af8:	4313      	orrs	r3, r2
 8009afa:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009afc:	79fb      	ldrb	r3, [r7, #7]
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d10d      	bne.n	8009b1e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	691b      	ldr	r3, [r3, #16]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d009      	beq.n	8009b1e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	6919      	ldr	r1, [r3, #16]
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	015a      	lsls	r2, r3, #5
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	4413      	add	r3, r2
 8009b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b1a:	460a      	mov	r2, r1
 8009b1c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	015a      	lsls	r2, r3, #5
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	4413      	add	r3, r2
 8009b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	693a      	ldr	r2, [r7, #16]
 8009b2e:	0151      	lsls	r1, r2, #5
 8009b30:	697a      	ldr	r2, [r7, #20]
 8009b32:	440a      	add	r2, r1
 8009b34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b38:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b3c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b3e:	2300      	movs	r3, #0
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	371c      	adds	r7, #28
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b087      	sub	sp, #28
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009b56:	2300      	movs	r3, #0
 8009b58:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	785b      	ldrb	r3, [r3, #1]
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d14a      	bne.n	8009c00 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	015a      	lsls	r2, r3, #5
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	4413      	add	r3, r2
 8009b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b82:	f040 8086 	bne.w	8009c92 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	015a      	lsls	r2, r3, #5
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	4413      	add	r3, r2
 8009b90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	683a      	ldr	r2, [r7, #0]
 8009b98:	7812      	ldrb	r2, [r2, #0]
 8009b9a:	0151      	lsls	r1, r2, #5
 8009b9c:	693a      	ldr	r2, [r7, #16]
 8009b9e:	440a      	add	r2, r1
 8009ba0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ba4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009ba8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	781b      	ldrb	r3, [r3, #0]
 8009bae:	015a      	lsls	r2, r3, #5
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	4413      	add	r3, r2
 8009bb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	683a      	ldr	r2, [r7, #0]
 8009bbc:	7812      	ldrb	r2, [r2, #0]
 8009bbe:	0151      	lsls	r1, r2, #5
 8009bc0:	693a      	ldr	r2, [r7, #16]
 8009bc2:	440a      	add	r2, r1
 8009bc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009bcc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f242 7210 	movw	r2, #10000	; 0x2710
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d902      	bls.n	8009be4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009bde:	2301      	movs	r3, #1
 8009be0:	75fb      	strb	r3, [r7, #23]
          break;
 8009be2:	e056      	b.n	8009c92 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	781b      	ldrb	r3, [r3, #0]
 8009be8:	015a      	lsls	r2, r3, #5
 8009bea:	693b      	ldr	r3, [r7, #16]
 8009bec:	4413      	add	r3, r2
 8009bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009bf8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009bfc:	d0e7      	beq.n	8009bce <USB_EPStopXfer+0x82>
 8009bfe:	e048      	b.n	8009c92 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	015a      	lsls	r2, r3, #5
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	4413      	add	r3, r2
 8009c0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c14:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c18:	d13b      	bne.n	8009c92 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	781b      	ldrb	r3, [r3, #0]
 8009c1e:	015a      	lsls	r2, r3, #5
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	4413      	add	r3, r2
 8009c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	683a      	ldr	r2, [r7, #0]
 8009c2c:	7812      	ldrb	r2, [r2, #0]
 8009c2e:	0151      	lsls	r1, r2, #5
 8009c30:	693a      	ldr	r2, [r7, #16]
 8009c32:	440a      	add	r2, r1
 8009c34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c38:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009c3c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	015a      	lsls	r2, r3, #5
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	4413      	add	r3, r2
 8009c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	683a      	ldr	r2, [r7, #0]
 8009c50:	7812      	ldrb	r2, [r2, #0]
 8009c52:	0151      	lsls	r1, r2, #5
 8009c54:	693a      	ldr	r2, [r7, #16]
 8009c56:	440a      	add	r2, r1
 8009c58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009c60:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	3301      	adds	r3, #1
 8009c66:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	f242 7210 	movw	r2, #10000	; 0x2710
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d902      	bls.n	8009c78 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	75fb      	strb	r3, [r7, #23]
          break;
 8009c76:	e00c      	b.n	8009c92 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	015a      	lsls	r2, r3, #5
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	4413      	add	r3, r2
 8009c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c90:	d0e7      	beq.n	8009c62 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	371c      	adds	r7, #28
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr

08009ca0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b089      	sub	sp, #36	; 0x24
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	4611      	mov	r1, r2
 8009cac:	461a      	mov	r2, r3
 8009cae:	460b      	mov	r3, r1
 8009cb0:	71fb      	strb	r3, [r7, #7]
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009cbe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d123      	bne.n	8009d0e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009cc6:	88bb      	ldrh	r3, [r7, #4]
 8009cc8:	3303      	adds	r3, #3
 8009cca:	089b      	lsrs	r3, r3, #2
 8009ccc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009cce:	2300      	movs	r3, #0
 8009cd0:	61bb      	str	r3, [r7, #24]
 8009cd2:	e018      	b.n	8009d06 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009cd4:	79fb      	ldrb	r3, [r7, #7]
 8009cd6:	031a      	lsls	r2, r3, #12
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	4413      	add	r3, r2
 8009cdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	69fb      	ldr	r3, [r7, #28]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009ce8:	69fb      	ldr	r3, [r7, #28]
 8009cea:	3301      	adds	r3, #1
 8009cec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009cee:	69fb      	ldr	r3, [r7, #28]
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009cf4:	69fb      	ldr	r3, [r7, #28]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009cfa:	69fb      	ldr	r3, [r7, #28]
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009d00:	69bb      	ldr	r3, [r7, #24]
 8009d02:	3301      	adds	r3, #1
 8009d04:	61bb      	str	r3, [r7, #24]
 8009d06:	69ba      	ldr	r2, [r7, #24]
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d3e2      	bcc.n	8009cd4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3724      	adds	r7, #36	; 0x24
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b08b      	sub	sp, #44	; 0x2c
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	60f8      	str	r0, [r7, #12]
 8009d24:	60b9      	str	r1, [r7, #8]
 8009d26:	4613      	mov	r3, r2
 8009d28:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009d32:	88fb      	ldrh	r3, [r7, #6]
 8009d34:	089b      	lsrs	r3, r3, #2
 8009d36:	b29b      	uxth	r3, r3
 8009d38:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009d3a:	88fb      	ldrh	r3, [r7, #6]
 8009d3c:	f003 0303 	and.w	r3, r3, #3
 8009d40:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009d42:	2300      	movs	r3, #0
 8009d44:	623b      	str	r3, [r7, #32]
 8009d46:	e014      	b.n	8009d72 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009d48:	69bb      	ldr	r3, [r7, #24]
 8009d4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d52:	601a      	str	r2, [r3, #0]
    pDest++;
 8009d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d56:	3301      	adds	r3, #1
 8009d58:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d62:	3301      	adds	r3, #1
 8009d64:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d68:	3301      	adds	r3, #1
 8009d6a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009d6c:	6a3b      	ldr	r3, [r7, #32]
 8009d6e:	3301      	adds	r3, #1
 8009d70:	623b      	str	r3, [r7, #32]
 8009d72:	6a3a      	ldr	r2, [r7, #32]
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d3e6      	bcc.n	8009d48 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009d7a:	8bfb      	ldrh	r3, [r7, #30]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d01e      	beq.n	8009dbe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009d80:	2300      	movs	r3, #0
 8009d82:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009d84:	69bb      	ldr	r3, [r7, #24]
 8009d86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	f107 0310 	add.w	r3, r7, #16
 8009d90:	6812      	ldr	r2, [r2, #0]
 8009d92:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009d94:	693a      	ldr	r2, [r7, #16]
 8009d96:	6a3b      	ldr	r3, [r7, #32]
 8009d98:	b2db      	uxtb	r3, r3
 8009d9a:	00db      	lsls	r3, r3, #3
 8009d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8009da0:	b2da      	uxtb	r2, r3
 8009da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da4:	701a      	strb	r2, [r3, #0]
      i++;
 8009da6:	6a3b      	ldr	r3, [r7, #32]
 8009da8:	3301      	adds	r3, #1
 8009daa:	623b      	str	r3, [r7, #32]
      pDest++;
 8009dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dae:	3301      	adds	r3, #1
 8009db0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009db2:	8bfb      	ldrh	r3, [r7, #30]
 8009db4:	3b01      	subs	r3, #1
 8009db6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009db8:	8bfb      	ldrh	r3, [r7, #30]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d1ea      	bne.n	8009d94 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	372c      	adds	r7, #44	; 0x2c
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b085      	sub	sp, #20
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	785b      	ldrb	r3, [r3, #1]
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d12c      	bne.n	8009e42 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	015a      	lsls	r2, r3, #5
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	4413      	add	r3, r2
 8009df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	db12      	blt.n	8009e20 <USB_EPSetStall+0x54>
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d00f      	beq.n	8009e20 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	015a      	lsls	r2, r3, #5
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	4413      	add	r3, r2
 8009e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	68ba      	ldr	r2, [r7, #8]
 8009e10:	0151      	lsls	r1, r2, #5
 8009e12:	68fa      	ldr	r2, [r7, #12]
 8009e14:	440a      	add	r2, r1
 8009e16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e1a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e1e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	015a      	lsls	r2, r3, #5
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	4413      	add	r3, r2
 8009e28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	68ba      	ldr	r2, [r7, #8]
 8009e30:	0151      	lsls	r1, r2, #5
 8009e32:	68fa      	ldr	r2, [r7, #12]
 8009e34:	440a      	add	r2, r1
 8009e36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e3e:	6013      	str	r3, [r2, #0]
 8009e40:	e02b      	b.n	8009e9a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	015a      	lsls	r2, r3, #5
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	4413      	add	r3, r2
 8009e4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	db12      	blt.n	8009e7a <USB_EPSetStall+0xae>
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00f      	beq.n	8009e7a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	015a      	lsls	r2, r3, #5
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	4413      	add	r3, r2
 8009e62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68ba      	ldr	r2, [r7, #8]
 8009e6a:	0151      	lsls	r1, r2, #5
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	440a      	add	r2, r1
 8009e70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e74:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e78:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	015a      	lsls	r2, r3, #5
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	4413      	add	r3, r2
 8009e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	68ba      	ldr	r2, [r7, #8]
 8009e8a:	0151      	lsls	r1, r2, #5
 8009e8c:	68fa      	ldr	r2, [r7, #12]
 8009e8e:	440a      	add	r2, r1
 8009e90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e98:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e9a:	2300      	movs	r3, #0
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3714      	adds	r7, #20
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr

08009ea8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
 8009eb0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	785b      	ldrb	r3, [r3, #1]
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d128      	bne.n	8009f16 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	015a      	lsls	r2, r3, #5
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	4413      	add	r3, r2
 8009ecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	68ba      	ldr	r2, [r7, #8]
 8009ed4:	0151      	lsls	r1, r2, #5
 8009ed6:	68fa      	ldr	r2, [r7, #12]
 8009ed8:	440a      	add	r2, r1
 8009eda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ede:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009ee2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	791b      	ldrb	r3, [r3, #4]
 8009ee8:	2b03      	cmp	r3, #3
 8009eea:	d003      	beq.n	8009ef4 <USB_EPClearStall+0x4c>
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	791b      	ldrb	r3, [r3, #4]
 8009ef0:	2b02      	cmp	r3, #2
 8009ef2:	d138      	bne.n	8009f66 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	015a      	lsls	r2, r3, #5
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	4413      	add	r3, r2
 8009efc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	68ba      	ldr	r2, [r7, #8]
 8009f04:	0151      	lsls	r1, r2, #5
 8009f06:	68fa      	ldr	r2, [r7, #12]
 8009f08:	440a      	add	r2, r1
 8009f0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f12:	6013      	str	r3, [r2, #0]
 8009f14:	e027      	b.n	8009f66 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	015a      	lsls	r2, r3, #5
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	4413      	add	r3, r2
 8009f1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	68ba      	ldr	r2, [r7, #8]
 8009f26:	0151      	lsls	r1, r2, #5
 8009f28:	68fa      	ldr	r2, [r7, #12]
 8009f2a:	440a      	add	r2, r1
 8009f2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f30:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f34:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	791b      	ldrb	r3, [r3, #4]
 8009f3a:	2b03      	cmp	r3, #3
 8009f3c:	d003      	beq.n	8009f46 <USB_EPClearStall+0x9e>
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	791b      	ldrb	r3, [r3, #4]
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d10f      	bne.n	8009f66 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	015a      	lsls	r2, r3, #5
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	4413      	add	r3, r2
 8009f4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	68ba      	ldr	r2, [r7, #8]
 8009f56:	0151      	lsls	r1, r2, #5
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	440a      	add	r2, r1
 8009f5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f64:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009f66:	2300      	movs	r3, #0
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	3714      	adds	r7, #20
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b085      	sub	sp, #20
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	68fa      	ldr	r2, [r7, #12]
 8009f8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f92:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009f96:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f9e:	681a      	ldr	r2, [r3, #0]
 8009fa0:	78fb      	ldrb	r3, [r7, #3]
 8009fa2:	011b      	lsls	r3, r3, #4
 8009fa4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009fa8:	68f9      	ldr	r1, [r7, #12]
 8009faa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009fb2:	2300      	movs	r3, #0
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3714      	adds	r7, #20
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b085      	sub	sp, #20
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009fda:	f023 0303 	bic.w	r3, r3, #3
 8009fde:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009fee:	f023 0302 	bic.w	r3, r3, #2
 8009ff2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ff4:	2300      	movs	r3, #0
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3714      	adds	r7, #20
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr

0800a002 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a002:	b480      	push	{r7}
 800a004:	b085      	sub	sp, #20
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a01c:	f023 0303 	bic.w	r3, r3, #3
 800a020:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	68fa      	ldr	r2, [r7, #12]
 800a02c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a030:	f043 0302 	orr.w	r3, r3, #2
 800a034:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a036:	2300      	movs	r3, #0
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3714      	adds	r7, #20
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a044:	b480      	push	{r7}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	695b      	ldr	r3, [r3, #20]
 800a050:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	699b      	ldr	r3, [r3, #24]
 800a056:	68fa      	ldr	r2, [r7, #12]
 800a058:	4013      	ands	r3, r2
 800a05a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a05c:	68fb      	ldr	r3, [r7, #12]
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3714      	adds	r7, #20
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr

0800a06a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a06a:	b480      	push	{r7}
 800a06c:	b085      	sub	sp, #20
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a07c:	699b      	ldr	r3, [r3, #24]
 800a07e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a086:	69db      	ldr	r3, [r3, #28]
 800a088:	68ba      	ldr	r2, [r7, #8]
 800a08a:	4013      	ands	r3, r2
 800a08c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	0c1b      	lsrs	r3, r3, #16
}
 800a092:	4618      	mov	r0, r3
 800a094:	3714      	adds	r7, #20
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr

0800a09e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a09e:	b480      	push	{r7}
 800a0a0:	b085      	sub	sp, #20
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0b0:	699b      	ldr	r3, [r3, #24]
 800a0b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0ba:	69db      	ldr	r3, [r3, #28]
 800a0bc:	68ba      	ldr	r2, [r7, #8]
 800a0be:	4013      	ands	r3, r2
 800a0c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	b29b      	uxth	r3, r3
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3714      	adds	r7, #20
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr

0800a0d2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	b085      	sub	sp, #20
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	460b      	mov	r3, r1
 800a0dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a0e2:	78fb      	ldrb	r3, [r7, #3]
 800a0e4:	015a      	lsls	r2, r3, #5
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	4413      	add	r3, r2
 800a0ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0f8:	695b      	ldr	r3, [r3, #20]
 800a0fa:	68ba      	ldr	r2, [r7, #8]
 800a0fc:	4013      	ands	r3, r2
 800a0fe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a100:	68bb      	ldr	r3, [r7, #8]
}
 800a102:	4618      	mov	r0, r3
 800a104:	3714      	adds	r7, #20
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr

0800a10e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a10e:	b480      	push	{r7}
 800a110:	b087      	sub	sp, #28
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
 800a116:	460b      	mov	r3, r1
 800a118:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a124:	691b      	ldr	r3, [r3, #16]
 800a126:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a12e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a130:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a132:	78fb      	ldrb	r3, [r7, #3]
 800a134:	f003 030f 	and.w	r3, r3, #15
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	fa22 f303 	lsr.w	r3, r2, r3
 800a13e:	01db      	lsls	r3, r3, #7
 800a140:	b2db      	uxtb	r3, r3
 800a142:	693a      	ldr	r2, [r7, #16]
 800a144:	4313      	orrs	r3, r2
 800a146:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a148:	78fb      	ldrb	r3, [r7, #3]
 800a14a:	015a      	lsls	r2, r3, #5
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	4413      	add	r3, r2
 800a150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	693a      	ldr	r2, [r7, #16]
 800a158:	4013      	ands	r3, r2
 800a15a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a15c:	68bb      	ldr	r3, [r7, #8]
}
 800a15e:	4618      	mov	r0, r3
 800a160:	371c      	adds	r7, #28
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr

0800a16a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a16a:	b480      	push	{r7}
 800a16c:	b083      	sub	sp, #12
 800a16e:	af00      	add	r7, sp, #0
 800a170:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	695b      	ldr	r3, [r3, #20]
 800a176:	f003 0301 	and.w	r3, r3, #1
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	370c      	adds	r7, #12
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr

0800a186 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a186:	b480      	push	{r7}
 800a188:	b085      	sub	sp, #20
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	68fa      	ldr	r2, [r7, #12]
 800a19c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1a0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a1a4:	f023 0307 	bic.w	r3, r3, #7
 800a1a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	68fa      	ldr	r2, [r7, #12]
 800a1b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a1b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a1be:	2300      	movs	r3, #0
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3714      	adds	r7, #20
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr

0800a1cc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b087      	sub	sp, #28
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	60f8      	str	r0, [r7, #12]
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	607a      	str	r2, [r7, #4]
 800a1d8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	333c      	adds	r3, #60	; 0x3c
 800a1e2:	3304      	adds	r3, #4
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	4a26      	ldr	r2, [pc, #152]	; (800a284 <USB_EP0_OutStart+0xb8>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d90a      	bls.n	800a206 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a1fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a200:	d101      	bne.n	800a206 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a202:	2300      	movs	r3, #0
 800a204:	e037      	b.n	800a276 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a20c:	461a      	mov	r2, r3
 800a20e:	2300      	movs	r3, #0
 800a210:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a218:	691b      	ldr	r3, [r3, #16]
 800a21a:	697a      	ldr	r2, [r7, #20]
 800a21c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a220:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a224:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a22c:	691b      	ldr	r3, [r3, #16]
 800a22e:	697a      	ldr	r2, [r7, #20]
 800a230:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a234:	f043 0318 	orr.w	r3, r3, #24
 800a238:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	697a      	ldr	r2, [r7, #20]
 800a244:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a248:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a24c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a24e:	7afb      	ldrb	r3, [r7, #11]
 800a250:	2b01      	cmp	r3, #1
 800a252:	d10f      	bne.n	800a274 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a25a:	461a      	mov	r2, r3
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	697a      	ldr	r2, [r7, #20]
 800a26a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a26e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a272:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a274:	2300      	movs	r3, #0
}
 800a276:	4618      	mov	r0, r3
 800a278:	371c      	adds	r7, #28
 800a27a:	46bd      	mov	sp, r7
 800a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a280:	4770      	bx	lr
 800a282:	bf00      	nop
 800a284:	4f54300a 	.word	0x4f54300a

0800a288 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a288:	b480      	push	{r7}
 800a28a:	b085      	sub	sp, #20
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a290:	2300      	movs	r3, #0
 800a292:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	3301      	adds	r3, #1
 800a298:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	4a13      	ldr	r2, [pc, #76]	; (800a2ec <USB_CoreReset+0x64>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d901      	bls.n	800a2a6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a2a2:	2303      	movs	r3, #3
 800a2a4:	e01b      	b.n	800a2de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	691b      	ldr	r3, [r3, #16]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	daf2      	bge.n	800a294 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	691b      	ldr	r3, [r3, #16]
 800a2b6:	f043 0201 	orr.w	r2, r3, #1
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	3301      	adds	r3, #1
 800a2c2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	4a09      	ldr	r2, [pc, #36]	; (800a2ec <USB_CoreReset+0x64>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d901      	bls.n	800a2d0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a2cc:	2303      	movs	r3, #3
 800a2ce:	e006      	b.n	800a2de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	691b      	ldr	r3, [r3, #16]
 800a2d4:	f003 0301 	and.w	r3, r3, #1
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d0f0      	beq.n	800a2be <USB_CoreReset+0x36>

  return HAL_OK;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3714      	adds	r7, #20
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr
 800a2ea:	bf00      	nop
 800a2ec:	00030d40 	.word	0x00030d40

0800a2f0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a2fc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a300:	f002 fc8a 	bl	800cc18 <USBD_static_malloc>
 800a304:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d109      	bne.n	800a320 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	32b0      	adds	r2, #176	; 0xb0
 800a316:	2100      	movs	r1, #0
 800a318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a31c:	2302      	movs	r3, #2
 800a31e:	e0d4      	b.n	800a4ca <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a320:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800a324:	2100      	movs	r1, #0
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f002 fce4 	bl	800ccf4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	32b0      	adds	r2, #176	; 0xb0
 800a336:	68f9      	ldr	r1, [r7, #12]
 800a338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	32b0      	adds	r2, #176	; 0xb0
 800a346:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	7c1b      	ldrb	r3, [r3, #16]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d138      	bne.n	800a3ca <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a358:	4b5e      	ldr	r3, [pc, #376]	; (800a4d4 <USBD_CDC_Init+0x1e4>)
 800a35a:	7819      	ldrb	r1, [r3, #0]
 800a35c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a360:	2202      	movs	r2, #2
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f002 fb35 	bl	800c9d2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a368:	4b5a      	ldr	r3, [pc, #360]	; (800a4d4 <USBD_CDC_Init+0x1e4>)
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	f003 020f 	and.w	r2, r3, #15
 800a370:	6879      	ldr	r1, [r7, #4]
 800a372:	4613      	mov	r3, r2
 800a374:	009b      	lsls	r3, r3, #2
 800a376:	4413      	add	r3, r2
 800a378:	009b      	lsls	r3, r3, #2
 800a37a:	440b      	add	r3, r1
 800a37c:	3324      	adds	r3, #36	; 0x24
 800a37e:	2201      	movs	r2, #1
 800a380:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a382:	4b55      	ldr	r3, [pc, #340]	; (800a4d8 <USBD_CDC_Init+0x1e8>)
 800a384:	7819      	ldrb	r1, [r3, #0]
 800a386:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a38a:	2202      	movs	r2, #2
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f002 fb20 	bl	800c9d2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a392:	4b51      	ldr	r3, [pc, #324]	; (800a4d8 <USBD_CDC_Init+0x1e8>)
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	f003 020f 	and.w	r2, r3, #15
 800a39a:	6879      	ldr	r1, [r7, #4]
 800a39c:	4613      	mov	r3, r2
 800a39e:	009b      	lsls	r3, r3, #2
 800a3a0:	4413      	add	r3, r2
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	440b      	add	r3, r1
 800a3a6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a3ae:	4b4b      	ldr	r3, [pc, #300]	; (800a4dc <USBD_CDC_Init+0x1ec>)
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	f003 020f 	and.w	r2, r3, #15
 800a3b6:	6879      	ldr	r1, [r7, #4]
 800a3b8:	4613      	mov	r3, r2
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	4413      	add	r3, r2
 800a3be:	009b      	lsls	r3, r3, #2
 800a3c0:	440b      	add	r3, r1
 800a3c2:	3326      	adds	r3, #38	; 0x26
 800a3c4:	2210      	movs	r2, #16
 800a3c6:	801a      	strh	r2, [r3, #0]
 800a3c8:	e035      	b.n	800a436 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a3ca:	4b42      	ldr	r3, [pc, #264]	; (800a4d4 <USBD_CDC_Init+0x1e4>)
 800a3cc:	7819      	ldrb	r1, [r3, #0]
 800a3ce:	2340      	movs	r3, #64	; 0x40
 800a3d0:	2202      	movs	r2, #2
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f002 fafd 	bl	800c9d2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a3d8:	4b3e      	ldr	r3, [pc, #248]	; (800a4d4 <USBD_CDC_Init+0x1e4>)
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	f003 020f 	and.w	r2, r3, #15
 800a3e0:	6879      	ldr	r1, [r7, #4]
 800a3e2:	4613      	mov	r3, r2
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	4413      	add	r3, r2
 800a3e8:	009b      	lsls	r3, r3, #2
 800a3ea:	440b      	add	r3, r1
 800a3ec:	3324      	adds	r3, #36	; 0x24
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a3f2:	4b39      	ldr	r3, [pc, #228]	; (800a4d8 <USBD_CDC_Init+0x1e8>)
 800a3f4:	7819      	ldrb	r1, [r3, #0]
 800a3f6:	2340      	movs	r3, #64	; 0x40
 800a3f8:	2202      	movs	r2, #2
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f002 fae9 	bl	800c9d2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a400:	4b35      	ldr	r3, [pc, #212]	; (800a4d8 <USBD_CDC_Init+0x1e8>)
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	f003 020f 	and.w	r2, r3, #15
 800a408:	6879      	ldr	r1, [r7, #4]
 800a40a:	4613      	mov	r3, r2
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	4413      	add	r3, r2
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	440b      	add	r3, r1
 800a414:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a418:	2201      	movs	r2, #1
 800a41a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a41c:	4b2f      	ldr	r3, [pc, #188]	; (800a4dc <USBD_CDC_Init+0x1ec>)
 800a41e:	781b      	ldrb	r3, [r3, #0]
 800a420:	f003 020f 	and.w	r2, r3, #15
 800a424:	6879      	ldr	r1, [r7, #4]
 800a426:	4613      	mov	r3, r2
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	4413      	add	r3, r2
 800a42c:	009b      	lsls	r3, r3, #2
 800a42e:	440b      	add	r3, r1
 800a430:	3326      	adds	r3, #38	; 0x26
 800a432:	2210      	movs	r2, #16
 800a434:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a436:	4b29      	ldr	r3, [pc, #164]	; (800a4dc <USBD_CDC_Init+0x1ec>)
 800a438:	7819      	ldrb	r1, [r3, #0]
 800a43a:	2308      	movs	r3, #8
 800a43c:	2203      	movs	r2, #3
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f002 fac7 	bl	800c9d2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a444:	4b25      	ldr	r3, [pc, #148]	; (800a4dc <USBD_CDC_Init+0x1ec>)
 800a446:	781b      	ldrb	r3, [r3, #0]
 800a448:	f003 020f 	and.w	r2, r3, #15
 800a44c:	6879      	ldr	r1, [r7, #4]
 800a44e:	4613      	mov	r3, r2
 800a450:	009b      	lsls	r3, r3, #2
 800a452:	4413      	add	r3, r2
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	440b      	add	r3, r1
 800a458:	3324      	adds	r3, #36	; 0x24
 800a45a:	2201      	movs	r2, #1
 800a45c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2200      	movs	r2, #0
 800a462:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a46c:	687a      	ldr	r2, [r7, #4]
 800a46e:	33b0      	adds	r3, #176	; 0xb0
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	4413      	add	r3, r2
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2200      	movs	r2, #0
 800a47e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2200      	movs	r2, #0
 800a486:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800a490:	2b00      	cmp	r3, #0
 800a492:	d101      	bne.n	800a498 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a494:	2302      	movs	r3, #2
 800a496:	e018      	b.n	800a4ca <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	7c1b      	ldrb	r3, [r3, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d10a      	bne.n	800a4b6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a4a0:	4b0d      	ldr	r3, [pc, #52]	; (800a4d8 <USBD_CDC_Init+0x1e8>)
 800a4a2:	7819      	ldrb	r1, [r3, #0]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a4aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f002 fb7e 	bl	800cbb0 <USBD_LL_PrepareReceive>
 800a4b4:	e008      	b.n	800a4c8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a4b6:	4b08      	ldr	r3, [pc, #32]	; (800a4d8 <USBD_CDC_Init+0x1e8>)
 800a4b8:	7819      	ldrb	r1, [r3, #0]
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a4c0:	2340      	movs	r3, #64	; 0x40
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f002 fb74 	bl	800cbb0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a4c8:	2300      	movs	r3, #0
}
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	3710      	adds	r7, #16
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bd80      	pop	{r7, pc}
 800a4d2:	bf00      	nop
 800a4d4:	200000a3 	.word	0x200000a3
 800a4d8:	200000a4 	.word	0x200000a4
 800a4dc:	200000a5 	.word	0x200000a5

0800a4e0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a4ec:	4b3a      	ldr	r3, [pc, #232]	; (800a5d8 <USBD_CDC_DeInit+0xf8>)
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f002 fa93 	bl	800ca1e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a4f8:	4b37      	ldr	r3, [pc, #220]	; (800a5d8 <USBD_CDC_DeInit+0xf8>)
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	f003 020f 	and.w	r2, r3, #15
 800a500:	6879      	ldr	r1, [r7, #4]
 800a502:	4613      	mov	r3, r2
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	4413      	add	r3, r2
 800a508:	009b      	lsls	r3, r3, #2
 800a50a:	440b      	add	r3, r1
 800a50c:	3324      	adds	r3, #36	; 0x24
 800a50e:	2200      	movs	r2, #0
 800a510:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a512:	4b32      	ldr	r3, [pc, #200]	; (800a5dc <USBD_CDC_DeInit+0xfc>)
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	4619      	mov	r1, r3
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f002 fa80 	bl	800ca1e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a51e:	4b2f      	ldr	r3, [pc, #188]	; (800a5dc <USBD_CDC_DeInit+0xfc>)
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	f003 020f 	and.w	r2, r3, #15
 800a526:	6879      	ldr	r1, [r7, #4]
 800a528:	4613      	mov	r3, r2
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	4413      	add	r3, r2
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	440b      	add	r3, r1
 800a532:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a536:	2200      	movs	r2, #0
 800a538:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a53a:	4b29      	ldr	r3, [pc, #164]	; (800a5e0 <USBD_CDC_DeInit+0x100>)
 800a53c:	781b      	ldrb	r3, [r3, #0]
 800a53e:	4619      	mov	r1, r3
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f002 fa6c 	bl	800ca1e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a546:	4b26      	ldr	r3, [pc, #152]	; (800a5e0 <USBD_CDC_DeInit+0x100>)
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	f003 020f 	and.w	r2, r3, #15
 800a54e:	6879      	ldr	r1, [r7, #4]
 800a550:	4613      	mov	r3, r2
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	4413      	add	r3, r2
 800a556:	009b      	lsls	r3, r3, #2
 800a558:	440b      	add	r3, r1
 800a55a:	3324      	adds	r3, #36	; 0x24
 800a55c:	2200      	movs	r2, #0
 800a55e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a560:	4b1f      	ldr	r3, [pc, #124]	; (800a5e0 <USBD_CDC_DeInit+0x100>)
 800a562:	781b      	ldrb	r3, [r3, #0]
 800a564:	f003 020f 	and.w	r2, r3, #15
 800a568:	6879      	ldr	r1, [r7, #4]
 800a56a:	4613      	mov	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	4413      	add	r3, r2
 800a570:	009b      	lsls	r3, r3, #2
 800a572:	440b      	add	r3, r1
 800a574:	3326      	adds	r3, #38	; 0x26
 800a576:	2200      	movs	r2, #0
 800a578:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	32b0      	adds	r2, #176	; 0xb0
 800a584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d01f      	beq.n	800a5cc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	33b0      	adds	r3, #176	; 0xb0
 800a596:	009b      	lsls	r3, r3, #2
 800a598:	4413      	add	r3, r2
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	685b      	ldr	r3, [r3, #4]
 800a59e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	32b0      	adds	r2, #176	; 0xb0
 800a5aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f002 fb40 	bl	800cc34 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	32b0      	adds	r2, #176	; 0xb0
 800a5be:	2100      	movs	r1, #0
 800a5c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a5cc:	2300      	movs	r3, #0
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3708      	adds	r7, #8
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	200000a3 	.word	0x200000a3
 800a5dc:	200000a4 	.word	0x200000a4
 800a5e0:	200000a5 	.word	0x200000a5

0800a5e4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b086      	sub	sp, #24
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	32b0      	adds	r2, #176	; 0xb0
 800a5f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5fc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a5fe:	2300      	movs	r3, #0
 800a600:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a602:	2300      	movs	r3, #0
 800a604:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a606:	2300      	movs	r3, #0
 800a608:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d101      	bne.n	800a614 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a610:	2303      	movs	r3, #3
 800a612:	e0bf      	b.n	800a794 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	781b      	ldrb	r3, [r3, #0]
 800a618:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d050      	beq.n	800a6c2 <USBD_CDC_Setup+0xde>
 800a620:	2b20      	cmp	r3, #32
 800a622:	f040 80af 	bne.w	800a784 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	88db      	ldrh	r3, [r3, #6]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d03a      	beq.n	800a6a4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	781b      	ldrb	r3, [r3, #0]
 800a632:	b25b      	sxtb	r3, r3
 800a634:	2b00      	cmp	r3, #0
 800a636:	da1b      	bge.n	800a670 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	33b0      	adds	r3, #176	; 0xb0
 800a642:	009b      	lsls	r3, r3, #2
 800a644:	4413      	add	r3, r2
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	689b      	ldr	r3, [r3, #8]
 800a64a:	683a      	ldr	r2, [r7, #0]
 800a64c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a64e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a650:	683a      	ldr	r2, [r7, #0]
 800a652:	88d2      	ldrh	r2, [r2, #6]
 800a654:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	88db      	ldrh	r3, [r3, #6]
 800a65a:	2b07      	cmp	r3, #7
 800a65c:	bf28      	it	cs
 800a65e:	2307      	movcs	r3, #7
 800a660:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	89fa      	ldrh	r2, [r7, #14]
 800a666:	4619      	mov	r1, r3
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f001 fd89 	bl	800c180 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a66e:	e090      	b.n	800a792 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	785a      	ldrb	r2, [r3, #1]
 800a674:	693b      	ldr	r3, [r7, #16]
 800a676:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	88db      	ldrh	r3, [r3, #6]
 800a67e:	2b3f      	cmp	r3, #63	; 0x3f
 800a680:	d803      	bhi.n	800a68a <USBD_CDC_Setup+0xa6>
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	88db      	ldrh	r3, [r3, #6]
 800a686:	b2da      	uxtb	r2, r3
 800a688:	e000      	b.n	800a68c <USBD_CDC_Setup+0xa8>
 800a68a:	2240      	movs	r2, #64	; 0x40
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a692:	6939      	ldr	r1, [r7, #16]
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800a69a:	461a      	mov	r2, r3
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f001 fd9b 	bl	800c1d8 <USBD_CtlPrepareRx>
      break;
 800a6a2:	e076      	b.n	800a792 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a6aa:	687a      	ldr	r2, [r7, #4]
 800a6ac:	33b0      	adds	r3, #176	; 0xb0
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	4413      	add	r3, r2
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	683a      	ldr	r2, [r7, #0]
 800a6b8:	7850      	ldrb	r0, [r2, #1]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	6839      	ldr	r1, [r7, #0]
 800a6be:	4798      	blx	r3
      break;
 800a6c0:	e067      	b.n	800a792 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	785b      	ldrb	r3, [r3, #1]
 800a6c6:	2b0b      	cmp	r3, #11
 800a6c8:	d851      	bhi.n	800a76e <USBD_CDC_Setup+0x18a>
 800a6ca:	a201      	add	r2, pc, #4	; (adr r2, 800a6d0 <USBD_CDC_Setup+0xec>)
 800a6cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6d0:	0800a701 	.word	0x0800a701
 800a6d4:	0800a77d 	.word	0x0800a77d
 800a6d8:	0800a76f 	.word	0x0800a76f
 800a6dc:	0800a76f 	.word	0x0800a76f
 800a6e0:	0800a76f 	.word	0x0800a76f
 800a6e4:	0800a76f 	.word	0x0800a76f
 800a6e8:	0800a76f 	.word	0x0800a76f
 800a6ec:	0800a76f 	.word	0x0800a76f
 800a6f0:	0800a76f 	.word	0x0800a76f
 800a6f4:	0800a76f 	.word	0x0800a76f
 800a6f8:	0800a72b 	.word	0x0800a72b
 800a6fc:	0800a755 	.word	0x0800a755
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a706:	b2db      	uxtb	r3, r3
 800a708:	2b03      	cmp	r3, #3
 800a70a:	d107      	bne.n	800a71c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a70c:	f107 030a 	add.w	r3, r7, #10
 800a710:	2202      	movs	r2, #2
 800a712:	4619      	mov	r1, r3
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f001 fd33 	bl	800c180 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a71a:	e032      	b.n	800a782 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a71c:	6839      	ldr	r1, [r7, #0]
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f001 fcbd 	bl	800c09e <USBD_CtlError>
            ret = USBD_FAIL;
 800a724:	2303      	movs	r3, #3
 800a726:	75fb      	strb	r3, [r7, #23]
          break;
 800a728:	e02b      	b.n	800a782 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a730:	b2db      	uxtb	r3, r3
 800a732:	2b03      	cmp	r3, #3
 800a734:	d107      	bne.n	800a746 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a736:	f107 030d 	add.w	r3, r7, #13
 800a73a:	2201      	movs	r2, #1
 800a73c:	4619      	mov	r1, r3
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f001 fd1e 	bl	800c180 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a744:	e01d      	b.n	800a782 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a746:	6839      	ldr	r1, [r7, #0]
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f001 fca8 	bl	800c09e <USBD_CtlError>
            ret = USBD_FAIL;
 800a74e:	2303      	movs	r3, #3
 800a750:	75fb      	strb	r3, [r7, #23]
          break;
 800a752:	e016      	b.n	800a782 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	2b03      	cmp	r3, #3
 800a75e:	d00f      	beq.n	800a780 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a760:	6839      	ldr	r1, [r7, #0]
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f001 fc9b 	bl	800c09e <USBD_CtlError>
            ret = USBD_FAIL;
 800a768:	2303      	movs	r3, #3
 800a76a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a76c:	e008      	b.n	800a780 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a76e:	6839      	ldr	r1, [r7, #0]
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f001 fc94 	bl	800c09e <USBD_CtlError>
          ret = USBD_FAIL;
 800a776:	2303      	movs	r3, #3
 800a778:	75fb      	strb	r3, [r7, #23]
          break;
 800a77a:	e002      	b.n	800a782 <USBD_CDC_Setup+0x19e>
          break;
 800a77c:	bf00      	nop
 800a77e:	e008      	b.n	800a792 <USBD_CDC_Setup+0x1ae>
          break;
 800a780:	bf00      	nop
      }
      break;
 800a782:	e006      	b.n	800a792 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a784:	6839      	ldr	r1, [r7, #0]
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f001 fc89 	bl	800c09e <USBD_CtlError>
      ret = USBD_FAIL;
 800a78c:	2303      	movs	r3, #3
 800a78e:	75fb      	strb	r3, [r7, #23]
      break;
 800a790:	bf00      	nop
  }

  return (uint8_t)ret;
 800a792:	7dfb      	ldrb	r3, [r7, #23]
}
 800a794:	4618      	mov	r0, r3
 800a796:	3718      	adds	r7, #24
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	460b      	mov	r3, r1
 800a7a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a7ae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	32b0      	adds	r2, #176	; 0xb0
 800a7ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d101      	bne.n	800a7c6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a7c2:	2303      	movs	r3, #3
 800a7c4:	e065      	b.n	800a892 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	32b0      	adds	r2, #176	; 0xb0
 800a7d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7d4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a7d6:	78fb      	ldrb	r3, [r7, #3]
 800a7d8:	f003 020f 	and.w	r2, r3, #15
 800a7dc:	6879      	ldr	r1, [r7, #4]
 800a7de:	4613      	mov	r3, r2
 800a7e0:	009b      	lsls	r3, r3, #2
 800a7e2:	4413      	add	r3, r2
 800a7e4:	009b      	lsls	r3, r3, #2
 800a7e6:	440b      	add	r3, r1
 800a7e8:	3318      	adds	r3, #24
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d02f      	beq.n	800a850 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a7f0:	78fb      	ldrb	r3, [r7, #3]
 800a7f2:	f003 020f 	and.w	r2, r3, #15
 800a7f6:	6879      	ldr	r1, [r7, #4]
 800a7f8:	4613      	mov	r3, r2
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	4413      	add	r3, r2
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	440b      	add	r3, r1
 800a802:	3318      	adds	r3, #24
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	78fb      	ldrb	r3, [r7, #3]
 800a808:	f003 010f 	and.w	r1, r3, #15
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	460b      	mov	r3, r1
 800a810:	00db      	lsls	r3, r3, #3
 800a812:	440b      	add	r3, r1
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	4403      	add	r3, r0
 800a818:	3348      	adds	r3, #72	; 0x48
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a820:	fb01 f303 	mul.w	r3, r1, r3
 800a824:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a826:	2b00      	cmp	r3, #0
 800a828:	d112      	bne.n	800a850 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a82a:	78fb      	ldrb	r3, [r7, #3]
 800a82c:	f003 020f 	and.w	r2, r3, #15
 800a830:	6879      	ldr	r1, [r7, #4]
 800a832:	4613      	mov	r3, r2
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	4413      	add	r3, r2
 800a838:	009b      	lsls	r3, r3, #2
 800a83a:	440b      	add	r3, r1
 800a83c:	3318      	adds	r3, #24
 800a83e:	2200      	movs	r2, #0
 800a840:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a842:	78f9      	ldrb	r1, [r7, #3]
 800a844:	2300      	movs	r3, #0
 800a846:	2200      	movs	r2, #0
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f002 f990 	bl	800cb6e <USBD_LL_Transmit>
 800a84e:	e01f      	b.n	800a890 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	2200      	movs	r2, #0
 800a854:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a85e:	687a      	ldr	r2, [r7, #4]
 800a860:	33b0      	adds	r3, #176	; 0xb0
 800a862:	009b      	lsls	r3, r3, #2
 800a864:	4413      	add	r3, r2
 800a866:	685b      	ldr	r3, [r3, #4]
 800a868:	691b      	ldr	r3, [r3, #16]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d010      	beq.n	800a890 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a874:	687a      	ldr	r2, [r7, #4]
 800a876:	33b0      	adds	r3, #176	; 0xb0
 800a878:	009b      	lsls	r3, r3, #2
 800a87a:	4413      	add	r3, r2
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	691b      	ldr	r3, [r3, #16]
 800a880:	68ba      	ldr	r2, [r7, #8]
 800a882:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800a886:	68ba      	ldr	r2, [r7, #8]
 800a888:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800a88c:	78fa      	ldrb	r2, [r7, #3]
 800a88e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a890:	2300      	movs	r3, #0
}
 800a892:	4618      	mov	r0, r3
 800a894:	3710      	adds	r7, #16
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}

0800a89a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a89a:	b580      	push	{r7, lr}
 800a89c:	b084      	sub	sp, #16
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	32b0      	adds	r2, #176	; 0xb0
 800a8b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8b4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	32b0      	adds	r2, #176	; 0xb0
 800a8c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d101      	bne.n	800a8cc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a8c8:	2303      	movs	r3, #3
 800a8ca:	e01a      	b.n	800a902 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a8cc:	78fb      	ldrb	r3, [r7, #3]
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f002 f98e 	bl	800cbf2 <USBD_LL_GetRxDataSize>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a8e4:	687a      	ldr	r2, [r7, #4]
 800a8e6:	33b0      	adds	r3, #176	; 0xb0
 800a8e8:	009b      	lsls	r3, r3, #2
 800a8ea:	4413      	add	r3, r2
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	68db      	ldr	r3, [r3, #12]
 800a8f0:	68fa      	ldr	r2, [r7, #12]
 800a8f2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a8f6:	68fa      	ldr	r2, [r7, #12]
 800a8f8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a8fc:	4611      	mov	r1, r2
 800a8fe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a900:	2300      	movs	r3, #0
}
 800a902:	4618      	mov	r0, r3
 800a904:	3710      	adds	r7, #16
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}

0800a90a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a90a:	b580      	push	{r7, lr}
 800a90c:	b084      	sub	sp, #16
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	32b0      	adds	r2, #176	; 0xb0
 800a91c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a920:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d101      	bne.n	800a92c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a928:	2303      	movs	r3, #3
 800a92a:	e025      	b.n	800a978 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a932:	687a      	ldr	r2, [r7, #4]
 800a934:	33b0      	adds	r3, #176	; 0xb0
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	4413      	add	r3, r2
 800a93a:	685b      	ldr	r3, [r3, #4]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d01a      	beq.n	800a976 <USBD_CDC_EP0_RxReady+0x6c>
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a946:	2bff      	cmp	r3, #255	; 0xff
 800a948:	d015      	beq.n	800a976 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a950:	687a      	ldr	r2, [r7, #4]
 800a952:	33b0      	adds	r3, #176	; 0xb0
 800a954:	009b      	lsls	r3, r3, #2
 800a956:	4413      	add	r3, r2
 800a958:	685b      	ldr	r3, [r3, #4]
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	68fa      	ldr	r2, [r7, #12]
 800a95e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800a962:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a964:	68fa      	ldr	r2, [r7, #12]
 800a966:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a96a:	b292      	uxth	r2, r2
 800a96c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	22ff      	movs	r2, #255	; 0xff
 800a972:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a976:	2300      	movs	r3, #0
}
 800a978:	4618      	mov	r0, r3
 800a97a:	3710      	adds	r7, #16
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b086      	sub	sp, #24
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a988:	2182      	movs	r1, #130	; 0x82
 800a98a:	4818      	ldr	r0, [pc, #96]	; (800a9ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a98c:	f000 fd4f 	bl	800b42e <USBD_GetEpDesc>
 800a990:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a992:	2101      	movs	r1, #1
 800a994:	4815      	ldr	r0, [pc, #84]	; (800a9ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a996:	f000 fd4a 	bl	800b42e <USBD_GetEpDesc>
 800a99a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a99c:	2181      	movs	r1, #129	; 0x81
 800a99e:	4813      	ldr	r0, [pc, #76]	; (800a9ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a9a0:	f000 fd45 	bl	800b42e <USBD_GetEpDesc>
 800a9a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d002      	beq.n	800a9b2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	2210      	movs	r2, #16
 800a9b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d006      	beq.n	800a9c6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a9c0:	711a      	strb	r2, [r3, #4]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d006      	beq.n	800a9da <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a9d4:	711a      	strb	r2, [r3, #4]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2243      	movs	r2, #67	; 0x43
 800a9de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a9e0:	4b02      	ldr	r3, [pc, #8]	; (800a9ec <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3718      	adds	r7, #24
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}
 800a9ea:	bf00      	nop
 800a9ec:	20000060 	.word	0x20000060

0800a9f0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b086      	sub	sp, #24
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a9f8:	2182      	movs	r1, #130	; 0x82
 800a9fa:	4818      	ldr	r0, [pc, #96]	; (800aa5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a9fc:	f000 fd17 	bl	800b42e <USBD_GetEpDesc>
 800aa00:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800aa02:	2101      	movs	r1, #1
 800aa04:	4815      	ldr	r0, [pc, #84]	; (800aa5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800aa06:	f000 fd12 	bl	800b42e <USBD_GetEpDesc>
 800aa0a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800aa0c:	2181      	movs	r1, #129	; 0x81
 800aa0e:	4813      	ldr	r0, [pc, #76]	; (800aa5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800aa10:	f000 fd0d 	bl	800b42e <USBD_GetEpDesc>
 800aa14:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d002      	beq.n	800aa22 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	2210      	movs	r2, #16
 800aa20:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d006      	beq.n	800aa36 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	711a      	strb	r2, [r3, #4]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	f042 0202 	orr.w	r2, r2, #2
 800aa34:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d006      	beq.n	800aa4a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	711a      	strb	r2, [r3, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	f042 0202 	orr.w	r2, r2, #2
 800aa48:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2243      	movs	r2, #67	; 0x43
 800aa4e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aa50:	4b02      	ldr	r3, [pc, #8]	; (800aa5c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3718      	adds	r7, #24
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
 800aa5a:	bf00      	nop
 800aa5c:	20000060 	.word	0x20000060

0800aa60 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b086      	sub	sp, #24
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800aa68:	2182      	movs	r1, #130	; 0x82
 800aa6a:	4818      	ldr	r0, [pc, #96]	; (800aacc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa6c:	f000 fcdf 	bl	800b42e <USBD_GetEpDesc>
 800aa70:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800aa72:	2101      	movs	r1, #1
 800aa74:	4815      	ldr	r0, [pc, #84]	; (800aacc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa76:	f000 fcda 	bl	800b42e <USBD_GetEpDesc>
 800aa7a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800aa7c:	2181      	movs	r1, #129	; 0x81
 800aa7e:	4813      	ldr	r0, [pc, #76]	; (800aacc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa80:	f000 fcd5 	bl	800b42e <USBD_GetEpDesc>
 800aa84:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d002      	beq.n	800aa92 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	2210      	movs	r2, #16
 800aa90:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aa92:	693b      	ldr	r3, [r7, #16]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d006      	beq.n	800aaa6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aaa0:	711a      	strb	r2, [r3, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d006      	beq.n	800aaba <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2200      	movs	r2, #0
 800aab0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aab4:	711a      	strb	r2, [r3, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2243      	movs	r2, #67	; 0x43
 800aabe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aac0:	4b02      	ldr	r3, [pc, #8]	; (800aacc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3718      	adds	r7, #24
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	20000060 	.word	0x20000060

0800aad0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	220a      	movs	r2, #10
 800aadc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800aade:	4b03      	ldr	r3, [pc, #12]	; (800aaec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	370c      	adds	r7, #12
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr
 800aaec:	2000001c 	.word	0x2000001c

0800aaf0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b083      	sub	sp, #12
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
 800aaf8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d101      	bne.n	800ab04 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ab00:	2303      	movs	r3, #3
 800ab02:	e009      	b.n	800ab18 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	33b0      	adds	r3, #176	; 0xb0
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	4413      	add	r3, r2
 800ab12:	683a      	ldr	r2, [r7, #0]
 800ab14:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ab16:	2300      	movs	r3, #0
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	370c      	adds	r7, #12
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b087      	sub	sp, #28
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	60f8      	str	r0, [r7, #12]
 800ab2c:	60b9      	str	r1, [r7, #8]
 800ab2e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	32b0      	adds	r2, #176	; 0xb0
 800ab3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab3e:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d101      	bne.n	800ab4a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ab46:	2303      	movs	r3, #3
 800ab48:	e008      	b.n	800ab5c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	68ba      	ldr	r2, [r7, #8]
 800ab4e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800ab5a:	2300      	movs	r3, #0
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	371c      	adds	r7, #28
 800ab60:	46bd      	mov	sp, r7
 800ab62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab66:	4770      	bx	lr

0800ab68 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b085      	sub	sp, #20
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	32b0      	adds	r2, #176	; 0xb0
 800ab7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab80:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d101      	bne.n	800ab8c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ab88:	2303      	movs	r3, #3
 800ab8a:	e004      	b.n	800ab96 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	683a      	ldr	r2, [r7, #0]
 800ab90:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800ab94:	2300      	movs	r3, #0
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3714      	adds	r7, #20
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba0:	4770      	bx	lr
	...

0800aba4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	32b0      	adds	r2, #176	; 0xb0
 800abb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abba:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800abbc:	2301      	movs	r3, #1
 800abbe:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	32b0      	adds	r2, #176	; 0xb0
 800abca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d101      	bne.n	800abd6 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800abd2:	2303      	movs	r3, #3
 800abd4:	e025      	b.n	800ac22 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d11f      	bne.n	800ac20 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	2201      	movs	r2, #1
 800abe4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800abe8:	4b10      	ldr	r3, [pc, #64]	; (800ac2c <USBD_CDC_TransmitPacket+0x88>)
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	f003 020f 	and.w	r2, r3, #15
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	4613      	mov	r3, r2
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	4413      	add	r3, r2
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	4403      	add	r3, r0
 800ac02:	3318      	adds	r3, #24
 800ac04:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800ac06:	4b09      	ldr	r3, [pc, #36]	; (800ac2c <USBD_CDC_TransmitPacket+0x88>)
 800ac08:	7819      	ldrb	r1, [r3, #0]
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f001 ffa9 	bl	800cb6e <USBD_LL_Transmit>

    ret = USBD_OK;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ac20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3710      	adds	r7, #16
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}
 800ac2a:	bf00      	nop
 800ac2c:	200000a3 	.word	0x200000a3

0800ac30 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	32b0      	adds	r2, #176	; 0xb0
 800ac42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac46:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	32b0      	adds	r2, #176	; 0xb0
 800ac52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d101      	bne.n	800ac5e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e018      	b.n	800ac90 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	7c1b      	ldrb	r3, [r3, #16]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d10a      	bne.n	800ac7c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac66:	4b0c      	ldr	r3, [pc, #48]	; (800ac98 <USBD_CDC_ReceivePacket+0x68>)
 800ac68:	7819      	ldrb	r1, [r3, #0]
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ac70:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f001 ff9b 	bl	800cbb0 <USBD_LL_PrepareReceive>
 800ac7a:	e008      	b.n	800ac8e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac7c:	4b06      	ldr	r3, [pc, #24]	; (800ac98 <USBD_CDC_ReceivePacket+0x68>)
 800ac7e:	7819      	ldrb	r1, [r3, #0]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ac86:	2340      	movs	r3, #64	; 0x40
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f001 ff91 	bl	800cbb0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ac8e:	2300      	movs	r3, #0
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3710      	adds	r7, #16
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}
 800ac98:	200000a4 	.word	0x200000a4

0800ac9c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b086      	sub	sp, #24
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	60f8      	str	r0, [r7, #12]
 800aca4:	60b9      	str	r1, [r7, #8]
 800aca6:	4613      	mov	r3, r2
 800aca8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d101      	bne.n	800acb4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800acb0:	2303      	movs	r3, #3
 800acb2:	e01f      	b.n	800acf4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	2200      	movs	r2, #0
 800acb8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2200      	movs	r2, #0
 800acc0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2200      	movs	r2, #0
 800acc8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d003      	beq.n	800acda <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	68ba      	ldr	r2, [r7, #8]
 800acd6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2201      	movs	r2, #1
 800acde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	79fa      	ldrb	r2, [r7, #7]
 800ace6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ace8:	68f8      	ldr	r0, [r7, #12]
 800acea:	f001 fe0b 	bl	800c904 <USBD_LL_Init>
 800acee:	4603      	mov	r3, r0
 800acf0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800acf2:	7dfb      	ldrb	r3, [r7, #23]
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3718      	adds	r7, #24
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b084      	sub	sp, #16
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad06:	2300      	movs	r3, #0
 800ad08:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d101      	bne.n	800ad14 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ad10:	2303      	movs	r3, #3
 800ad12:	e025      	b.n	800ad60 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	683a      	ldr	r2, [r7, #0]
 800ad18:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	32ae      	adds	r2, #174	; 0xae
 800ad26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00f      	beq.n	800ad50 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	32ae      	adds	r2, #174	; 0xae
 800ad3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad40:	f107 020e 	add.w	r2, r7, #14
 800ad44:	4610      	mov	r0, r2
 800ad46:	4798      	blx	r3
 800ad48:	4602      	mov	r2, r0
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800ad56:	1c5a      	adds	r2, r3, #1
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800ad5e:	2300      	movs	r3, #0
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3710      	adds	r7, #16
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b082      	sub	sp, #8
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f001 fe13 	bl	800c99c <USBD_LL_Start>
 800ad76:	4603      	mov	r3, r0
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3708      	adds	r7, #8
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}

0800ad80 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b083      	sub	sp, #12
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ad88:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	370c      	adds	r7, #12
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad94:	4770      	bx	lr

0800ad96 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ad96:	b580      	push	{r7, lr}
 800ad98:	b084      	sub	sp, #16
 800ad9a:	af00      	add	r7, sp, #0
 800ad9c:	6078      	str	r0, [r7, #4]
 800ad9e:	460b      	mov	r3, r1
 800ada0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ada2:	2300      	movs	r3, #0
 800ada4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adac:	2b00      	cmp	r3, #0
 800adae:	d009      	beq.n	800adc4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	78fa      	ldrb	r2, [r7, #3]
 800adba:	4611      	mov	r1, r2
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	4798      	blx	r3
 800adc0:	4603      	mov	r3, r0
 800adc2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800adc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3710      	adds	r7, #16
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}

0800adce <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800adce:	b580      	push	{r7, lr}
 800add0:	b084      	sub	sp, #16
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
 800add6:	460b      	mov	r3, r1
 800add8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800adda:	2300      	movs	r3, #0
 800addc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	78fa      	ldrb	r2, [r7, #3]
 800ade8:	4611      	mov	r1, r2
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	4798      	blx	r3
 800adee:	4603      	mov	r3, r0
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d001      	beq.n	800adf8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800adf4:	2303      	movs	r3, #3
 800adf6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800adf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3710      	adds	r7, #16
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}

0800ae02 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ae02:	b580      	push	{r7, lr}
 800ae04:	b084      	sub	sp, #16
 800ae06:	af00      	add	r7, sp, #0
 800ae08:	6078      	str	r0, [r7, #4]
 800ae0a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ae12:	6839      	ldr	r1, [r7, #0]
 800ae14:	4618      	mov	r0, r3
 800ae16:	f001 f908 	bl	800c02a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2201      	movs	r2, #1
 800ae1e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800ae28:	461a      	mov	r2, r3
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ae36:	f003 031f 	and.w	r3, r3, #31
 800ae3a:	2b02      	cmp	r3, #2
 800ae3c:	d01a      	beq.n	800ae74 <USBD_LL_SetupStage+0x72>
 800ae3e:	2b02      	cmp	r3, #2
 800ae40:	d822      	bhi.n	800ae88 <USBD_LL_SetupStage+0x86>
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d002      	beq.n	800ae4c <USBD_LL_SetupStage+0x4a>
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	d00a      	beq.n	800ae60 <USBD_LL_SetupStage+0x5e>
 800ae4a:	e01d      	b.n	800ae88 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ae52:	4619      	mov	r1, r3
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 fb5f 	bl	800b518 <USBD_StdDevReq>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	73fb      	strb	r3, [r7, #15]
      break;
 800ae5e:	e020      	b.n	800aea2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ae66:	4619      	mov	r1, r3
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f000 fbc7 	bl	800b5fc <USBD_StdItfReq>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	73fb      	strb	r3, [r7, #15]
      break;
 800ae72:	e016      	b.n	800aea2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ae7a:	4619      	mov	r1, r3
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 fc29 	bl	800b6d4 <USBD_StdEPReq>
 800ae82:	4603      	mov	r3, r0
 800ae84:	73fb      	strb	r3, [r7, #15]
      break;
 800ae86:	e00c      	b.n	800aea2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ae8e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ae92:	b2db      	uxtb	r3, r3
 800ae94:	4619      	mov	r1, r3
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f001 fde0 	bl	800ca5c <USBD_LL_StallEP>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	73fb      	strb	r3, [r7, #15]
      break;
 800aea0:	bf00      	nop
  }

  return ret;
 800aea2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3710      	adds	r7, #16
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b086      	sub	sp, #24
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	60f8      	str	r0, [r7, #12]
 800aeb4:	460b      	mov	r3, r1
 800aeb6:	607a      	str	r2, [r7, #4]
 800aeb8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800aeba:	2300      	movs	r3, #0
 800aebc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800aebe:	7afb      	ldrb	r3, [r7, #11]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d16e      	bne.n	800afa2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800aeca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aed2:	2b03      	cmp	r3, #3
 800aed4:	f040 8098 	bne.w	800b008 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	689a      	ldr	r2, [r3, #8]
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	68db      	ldr	r3, [r3, #12]
 800aee0:	429a      	cmp	r2, r3
 800aee2:	d913      	bls.n	800af0c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	689a      	ldr	r2, [r3, #8]
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	68db      	ldr	r3, [r3, #12]
 800aeec:	1ad2      	subs	r2, r2, r3
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	68da      	ldr	r2, [r3, #12]
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	4293      	cmp	r3, r2
 800aefc:	bf28      	it	cs
 800aefe:	4613      	movcs	r3, r2
 800af00:	461a      	mov	r2, r3
 800af02:	6879      	ldr	r1, [r7, #4]
 800af04:	68f8      	ldr	r0, [r7, #12]
 800af06:	f001 f984 	bl	800c212 <USBD_CtlContinueRx>
 800af0a:	e07d      	b.n	800b008 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800af12:	f003 031f 	and.w	r3, r3, #31
 800af16:	2b02      	cmp	r3, #2
 800af18:	d014      	beq.n	800af44 <USBD_LL_DataOutStage+0x98>
 800af1a:	2b02      	cmp	r3, #2
 800af1c:	d81d      	bhi.n	800af5a <USBD_LL_DataOutStage+0xae>
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d002      	beq.n	800af28 <USBD_LL_DataOutStage+0x7c>
 800af22:	2b01      	cmp	r3, #1
 800af24:	d003      	beq.n	800af2e <USBD_LL_DataOutStage+0x82>
 800af26:	e018      	b.n	800af5a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800af28:	2300      	movs	r3, #0
 800af2a:	75bb      	strb	r3, [r7, #22]
            break;
 800af2c:	e018      	b.n	800af60 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800af34:	b2db      	uxtb	r3, r3
 800af36:	4619      	mov	r1, r3
 800af38:	68f8      	ldr	r0, [r7, #12]
 800af3a:	f000 fa5e 	bl	800b3fa <USBD_CoreFindIF>
 800af3e:	4603      	mov	r3, r0
 800af40:	75bb      	strb	r3, [r7, #22]
            break;
 800af42:	e00d      	b.n	800af60 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800af4a:	b2db      	uxtb	r3, r3
 800af4c:	4619      	mov	r1, r3
 800af4e:	68f8      	ldr	r0, [r7, #12]
 800af50:	f000 fa60 	bl	800b414 <USBD_CoreFindEP>
 800af54:	4603      	mov	r3, r0
 800af56:	75bb      	strb	r3, [r7, #22]
            break;
 800af58:	e002      	b.n	800af60 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800af5a:	2300      	movs	r3, #0
 800af5c:	75bb      	strb	r3, [r7, #22]
            break;
 800af5e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800af60:	7dbb      	ldrb	r3, [r7, #22]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d119      	bne.n	800af9a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	2b03      	cmp	r3, #3
 800af70:	d113      	bne.n	800af9a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800af72:	7dba      	ldrb	r2, [r7, #22]
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	32ae      	adds	r2, #174	; 0xae
 800af78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af7c:	691b      	ldr	r3, [r3, #16]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d00b      	beq.n	800af9a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800af82:	7dba      	ldrb	r2, [r7, #22]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800af8a:	7dba      	ldrb	r2, [r7, #22]
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	32ae      	adds	r2, #174	; 0xae
 800af90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800af9a:	68f8      	ldr	r0, [r7, #12]
 800af9c:	f001 f94a 	bl	800c234 <USBD_CtlSendStatus>
 800afa0:	e032      	b.n	800b008 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800afa2:	7afb      	ldrb	r3, [r7, #11]
 800afa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afa8:	b2db      	uxtb	r3, r3
 800afaa:	4619      	mov	r1, r3
 800afac:	68f8      	ldr	r0, [r7, #12]
 800afae:	f000 fa31 	bl	800b414 <USBD_CoreFindEP>
 800afb2:	4603      	mov	r3, r0
 800afb4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800afb6:	7dbb      	ldrb	r3, [r7, #22]
 800afb8:	2bff      	cmp	r3, #255	; 0xff
 800afba:	d025      	beq.n	800b008 <USBD_LL_DataOutStage+0x15c>
 800afbc:	7dbb      	ldrb	r3, [r7, #22]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d122      	bne.n	800b008 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	2b03      	cmp	r3, #3
 800afcc:	d117      	bne.n	800affe <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800afce:	7dba      	ldrb	r2, [r7, #22]
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	32ae      	adds	r2, #174	; 0xae
 800afd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afd8:	699b      	ldr	r3, [r3, #24]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d00f      	beq.n	800affe <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800afde:	7dba      	ldrb	r2, [r7, #22]
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800afe6:	7dba      	ldrb	r2, [r7, #22]
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	32ae      	adds	r2, #174	; 0xae
 800afec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aff0:	699b      	ldr	r3, [r3, #24]
 800aff2:	7afa      	ldrb	r2, [r7, #11]
 800aff4:	4611      	mov	r1, r2
 800aff6:	68f8      	ldr	r0, [r7, #12]
 800aff8:	4798      	blx	r3
 800affa:	4603      	mov	r3, r0
 800affc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800affe:	7dfb      	ldrb	r3, [r7, #23]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d001      	beq.n	800b008 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b004:	7dfb      	ldrb	r3, [r7, #23]
 800b006:	e000      	b.n	800b00a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b008:	2300      	movs	r3, #0
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3718      	adds	r7, #24
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}

0800b012 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b012:	b580      	push	{r7, lr}
 800b014:	b086      	sub	sp, #24
 800b016:	af00      	add	r7, sp, #0
 800b018:	60f8      	str	r0, [r7, #12]
 800b01a:	460b      	mov	r3, r1
 800b01c:	607a      	str	r2, [r7, #4]
 800b01e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b020:	7afb      	ldrb	r3, [r7, #11]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d16f      	bne.n	800b106 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	3314      	adds	r3, #20
 800b02a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b032:	2b02      	cmp	r3, #2
 800b034:	d15a      	bne.n	800b0ec <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	689a      	ldr	r2, [r3, #8]
 800b03a:	693b      	ldr	r3, [r7, #16]
 800b03c:	68db      	ldr	r3, [r3, #12]
 800b03e:	429a      	cmp	r2, r3
 800b040:	d914      	bls.n	800b06c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b042:	693b      	ldr	r3, [r7, #16]
 800b044:	689a      	ldr	r2, [r3, #8]
 800b046:	693b      	ldr	r3, [r7, #16]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	1ad2      	subs	r2, r2, r3
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	689b      	ldr	r3, [r3, #8]
 800b054:	461a      	mov	r2, r3
 800b056:	6879      	ldr	r1, [r7, #4]
 800b058:	68f8      	ldr	r0, [r7, #12]
 800b05a:	f001 f8ac 	bl	800c1b6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b05e:	2300      	movs	r3, #0
 800b060:	2200      	movs	r2, #0
 800b062:	2100      	movs	r1, #0
 800b064:	68f8      	ldr	r0, [r7, #12]
 800b066:	f001 fda3 	bl	800cbb0 <USBD_LL_PrepareReceive>
 800b06a:	e03f      	b.n	800b0ec <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	68da      	ldr	r2, [r3, #12]
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	689b      	ldr	r3, [r3, #8]
 800b074:	429a      	cmp	r2, r3
 800b076:	d11c      	bne.n	800b0b2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	685a      	ldr	r2, [r3, #4]
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b080:	429a      	cmp	r2, r3
 800b082:	d316      	bcc.n	800b0b2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b084:	693b      	ldr	r3, [r7, #16]
 800b086:	685a      	ldr	r2, [r3, #4]
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b08e:	429a      	cmp	r2, r3
 800b090:	d20f      	bcs.n	800b0b2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b092:	2200      	movs	r2, #0
 800b094:	2100      	movs	r1, #0
 800b096:	68f8      	ldr	r0, [r7, #12]
 800b098:	f001 f88d 	bl	800c1b6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	2200      	movs	r2, #0
 800b0a0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	2100      	movs	r1, #0
 800b0aa:	68f8      	ldr	r0, [r7, #12]
 800b0ac:	f001 fd80 	bl	800cbb0 <USBD_LL_PrepareReceive>
 800b0b0:	e01c      	b.n	800b0ec <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0b8:	b2db      	uxtb	r3, r3
 800b0ba:	2b03      	cmp	r3, #3
 800b0bc:	d10f      	bne.n	800b0de <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0c4:	68db      	ldr	r3, [r3, #12]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d009      	beq.n	800b0de <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0d8:	68db      	ldr	r3, [r3, #12]
 800b0da:	68f8      	ldr	r0, [r7, #12]
 800b0dc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0de:	2180      	movs	r1, #128	; 0x80
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f001 fcbb 	bl	800ca5c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b0e6:	68f8      	ldr	r0, [r7, #12]
 800b0e8:	f001 f8b7 	bl	800c25a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d03a      	beq.n	800b16c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b0f6:	68f8      	ldr	r0, [r7, #12]
 800b0f8:	f7ff fe42 	bl	800ad80 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	2200      	movs	r2, #0
 800b100:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b104:	e032      	b.n	800b16c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b106:	7afb      	ldrb	r3, [r7, #11]
 800b108:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b10c:	b2db      	uxtb	r3, r3
 800b10e:	4619      	mov	r1, r3
 800b110:	68f8      	ldr	r0, [r7, #12]
 800b112:	f000 f97f 	bl	800b414 <USBD_CoreFindEP>
 800b116:	4603      	mov	r3, r0
 800b118:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b11a:	7dfb      	ldrb	r3, [r7, #23]
 800b11c:	2bff      	cmp	r3, #255	; 0xff
 800b11e:	d025      	beq.n	800b16c <USBD_LL_DataInStage+0x15a>
 800b120:	7dfb      	ldrb	r3, [r7, #23]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d122      	bne.n	800b16c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b12c:	b2db      	uxtb	r3, r3
 800b12e:	2b03      	cmp	r3, #3
 800b130:	d11c      	bne.n	800b16c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b132:	7dfa      	ldrb	r2, [r7, #23]
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	32ae      	adds	r2, #174	; 0xae
 800b138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b13c:	695b      	ldr	r3, [r3, #20]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d014      	beq.n	800b16c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b142:	7dfa      	ldrb	r2, [r7, #23]
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b14a:	7dfa      	ldrb	r2, [r7, #23]
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	32ae      	adds	r2, #174	; 0xae
 800b150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b154:	695b      	ldr	r3, [r3, #20]
 800b156:	7afa      	ldrb	r2, [r7, #11]
 800b158:	4611      	mov	r1, r2
 800b15a:	68f8      	ldr	r0, [r7, #12]
 800b15c:	4798      	blx	r3
 800b15e:	4603      	mov	r3, r0
 800b160:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b162:	7dbb      	ldrb	r3, [r7, #22]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d001      	beq.n	800b16c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b168:	7dbb      	ldrb	r3, [r7, #22]
 800b16a:	e000      	b.n	800b16e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b16c:	2300      	movs	r3, #0
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3718      	adds	r7, #24
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}

0800b176 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b176:	b580      	push	{r7, lr}
 800b178:	b084      	sub	sp, #16
 800b17a:	af00      	add	r7, sp, #0
 800b17c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b17e:	2300      	movs	r3, #0
 800b180:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2201      	movs	r2, #1
 800b186:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2200      	movs	r2, #0
 800b18e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2200      	movs	r2, #0
 800b196:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2200      	movs	r2, #0
 800b19c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d014      	beq.n	800b1dc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1b8:	685b      	ldr	r3, [r3, #4]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d00e      	beq.n	800b1dc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	687a      	ldr	r2, [r7, #4]
 800b1c8:	6852      	ldr	r2, [r2, #4]
 800b1ca:	b2d2      	uxtb	r2, r2
 800b1cc:	4611      	mov	r1, r2
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	4798      	blx	r3
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d001      	beq.n	800b1dc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b1d8:	2303      	movs	r3, #3
 800b1da:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b1dc:	2340      	movs	r3, #64	; 0x40
 800b1de:	2200      	movs	r2, #0
 800b1e0:	2100      	movs	r1, #0
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f001 fbf5 	bl	800c9d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	2201      	movs	r2, #1
 800b1ec:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2240      	movs	r2, #64	; 0x40
 800b1f4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b1f8:	2340      	movs	r3, #64	; 0x40
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	2180      	movs	r1, #128	; 0x80
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	f001 fbe7 	bl	800c9d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2201      	movs	r2, #1
 800b208:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2240      	movs	r2, #64	; 0x40
 800b20e:	621a      	str	r2, [r3, #32]

  return ret;
 800b210:	7bfb      	ldrb	r3, [r7, #15]
}
 800b212:	4618      	mov	r0, r3
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b21a:	b480      	push	{r7}
 800b21c:	b083      	sub	sp, #12
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
 800b222:	460b      	mov	r3, r1
 800b224:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	78fa      	ldrb	r2, [r7, #3]
 800b22a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b22c:	2300      	movs	r3, #0
}
 800b22e:	4618      	mov	r0, r3
 800b230:	370c      	adds	r7, #12
 800b232:	46bd      	mov	sp, r7
 800b234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b238:	4770      	bx	lr

0800b23a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b23a:	b480      	push	{r7}
 800b23c:	b083      	sub	sp, #12
 800b23e:	af00      	add	r7, sp, #0
 800b240:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b248:	b2da      	uxtb	r2, r3
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2204      	movs	r2, #4
 800b254:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b258:	2300      	movs	r3, #0
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	370c      	adds	r7, #12
 800b25e:	46bd      	mov	sp, r7
 800b260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b264:	4770      	bx	lr

0800b266 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b266:	b480      	push	{r7}
 800b268:	b083      	sub	sp, #12
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b274:	b2db      	uxtb	r3, r3
 800b276:	2b04      	cmp	r3, #4
 800b278:	d106      	bne.n	800b288 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b280:	b2da      	uxtb	r2, r3
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	370c      	adds	r7, #12
 800b28e:	46bd      	mov	sp, r7
 800b290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b294:	4770      	bx	lr

0800b296 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b296:	b580      	push	{r7, lr}
 800b298:	b082      	sub	sp, #8
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	2b03      	cmp	r3, #3
 800b2a8:	d110      	bne.n	800b2cc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d00b      	beq.n	800b2cc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2ba:	69db      	ldr	r3, [r3, #28]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d005      	beq.n	800b2cc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2c6:	69db      	ldr	r3, [r3, #28]
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b2cc:	2300      	movs	r3, #0
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3708      	adds	r7, #8
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b082      	sub	sp, #8
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
 800b2de:	460b      	mov	r3, r1
 800b2e0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	32ae      	adds	r2, #174	; 0xae
 800b2ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d101      	bne.n	800b2f8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b2f4:	2303      	movs	r3, #3
 800b2f6:	e01c      	b.n	800b332 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	2b03      	cmp	r3, #3
 800b302:	d115      	bne.n	800b330 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	32ae      	adds	r2, #174	; 0xae
 800b30e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b312:	6a1b      	ldr	r3, [r3, #32]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d00b      	beq.n	800b330 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	32ae      	adds	r2, #174	; 0xae
 800b322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b326:	6a1b      	ldr	r3, [r3, #32]
 800b328:	78fa      	ldrb	r2, [r7, #3]
 800b32a:	4611      	mov	r1, r2
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b330:	2300      	movs	r3, #0
}
 800b332:	4618      	mov	r0, r3
 800b334:	3708      	adds	r7, #8
 800b336:	46bd      	mov	sp, r7
 800b338:	bd80      	pop	{r7, pc}

0800b33a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b33a:	b580      	push	{r7, lr}
 800b33c:	b082      	sub	sp, #8
 800b33e:	af00      	add	r7, sp, #0
 800b340:	6078      	str	r0, [r7, #4]
 800b342:	460b      	mov	r3, r1
 800b344:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	32ae      	adds	r2, #174	; 0xae
 800b350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d101      	bne.n	800b35c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b358:	2303      	movs	r3, #3
 800b35a:	e01c      	b.n	800b396 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b362:	b2db      	uxtb	r3, r3
 800b364:	2b03      	cmp	r3, #3
 800b366:	d115      	bne.n	800b394 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	32ae      	adds	r2, #174	; 0xae
 800b372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d00b      	beq.n	800b394 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	32ae      	adds	r2, #174	; 0xae
 800b386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b38a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b38c:	78fa      	ldrb	r2, [r7, #3]
 800b38e:	4611      	mov	r1, r2
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b394:	2300      	movs	r3, #0
}
 800b396:	4618      	mov	r0, r3
 800b398:	3708      	adds	r7, #8
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}

0800b39e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b39e:	b480      	push	{r7}
 800b3a0:	b083      	sub	sp, #12
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b3a6:	2300      	movs	r3, #0
}
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	370c      	adds	r7, #12
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b2:	4770      	bx	lr

0800b3b4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b084      	sub	sp, #16
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b3bc:	2300      	movs	r3, #0
 800b3be:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2201      	movs	r2, #1
 800b3c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d00e      	beq.n	800b3f0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	687a      	ldr	r2, [r7, #4]
 800b3dc:	6852      	ldr	r2, [r2, #4]
 800b3de:	b2d2      	uxtb	r2, r2
 800b3e0:	4611      	mov	r1, r2
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	4798      	blx	r3
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d001      	beq.n	800b3f0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b3ec:	2303      	movs	r3, #3
 800b3ee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b3f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3710      	adds	r7, #16
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b3fa:	b480      	push	{r7}
 800b3fc:	b083      	sub	sp, #12
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
 800b402:	460b      	mov	r3, r1
 800b404:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b406:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b408:	4618      	mov	r0, r3
 800b40a:	370c      	adds	r7, #12
 800b40c:	46bd      	mov	sp, r7
 800b40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b412:	4770      	bx	lr

0800b414 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
 800b41c:	460b      	mov	r3, r1
 800b41e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b420:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b422:	4618      	mov	r0, r3
 800b424:	370c      	adds	r7, #12
 800b426:	46bd      	mov	sp, r7
 800b428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42c:	4770      	bx	lr

0800b42e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b42e:	b580      	push	{r7, lr}
 800b430:	b086      	sub	sp, #24
 800b432:	af00      	add	r7, sp, #0
 800b434:	6078      	str	r0, [r7, #4]
 800b436:	460b      	mov	r3, r1
 800b438:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b442:	2300      	movs	r3, #0
 800b444:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	885b      	ldrh	r3, [r3, #2]
 800b44a:	b29a      	uxth	r2, r3
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	b29b      	uxth	r3, r3
 800b452:	429a      	cmp	r2, r3
 800b454:	d920      	bls.n	800b498 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	781b      	ldrb	r3, [r3, #0]
 800b45a:	b29b      	uxth	r3, r3
 800b45c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b45e:	e013      	b.n	800b488 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b460:	f107 030a 	add.w	r3, r7, #10
 800b464:	4619      	mov	r1, r3
 800b466:	6978      	ldr	r0, [r7, #20]
 800b468:	f000 f81b 	bl	800b4a2 <USBD_GetNextDesc>
 800b46c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	785b      	ldrb	r3, [r3, #1]
 800b472:	2b05      	cmp	r3, #5
 800b474:	d108      	bne.n	800b488 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	789b      	ldrb	r3, [r3, #2]
 800b47e:	78fa      	ldrb	r2, [r7, #3]
 800b480:	429a      	cmp	r2, r3
 800b482:	d008      	beq.n	800b496 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b484:	2300      	movs	r3, #0
 800b486:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	885b      	ldrh	r3, [r3, #2]
 800b48c:	b29a      	uxth	r2, r3
 800b48e:	897b      	ldrh	r3, [r7, #10]
 800b490:	429a      	cmp	r2, r3
 800b492:	d8e5      	bhi.n	800b460 <USBD_GetEpDesc+0x32>
 800b494:	e000      	b.n	800b498 <USBD_GetEpDesc+0x6a>
          break;
 800b496:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b498:	693b      	ldr	r3, [r7, #16]
}
 800b49a:	4618      	mov	r0, r3
 800b49c:	3718      	adds	r7, #24
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}

0800b4a2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b4a2:	b480      	push	{r7}
 800b4a4:	b085      	sub	sp, #20
 800b4a6:	af00      	add	r7, sp, #0
 800b4a8:	6078      	str	r0, [r7, #4]
 800b4aa:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	881a      	ldrh	r2, [r3, #0]
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	b29b      	uxth	r3, r3
 800b4ba:	4413      	add	r3, r2
 800b4bc:	b29a      	uxth	r2, r3
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	4413      	add	r3, r2
 800b4cc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b4ce:	68fb      	ldr	r3, [r7, #12]
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3714      	adds	r7, #20
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4da:	4770      	bx	lr

0800b4dc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b4dc:	b480      	push	{r7}
 800b4de:	b087      	sub	sp, #28
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	3301      	adds	r3, #1
 800b4f2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b4f4:	697b      	ldr	r3, [r7, #20]
 800b4f6:	781b      	ldrb	r3, [r3, #0]
 800b4f8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b4fa:	8a3b      	ldrh	r3, [r7, #16]
 800b4fc:	021b      	lsls	r3, r3, #8
 800b4fe:	b21a      	sxth	r2, r3
 800b500:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b504:	4313      	orrs	r3, r2
 800b506:	b21b      	sxth	r3, r3
 800b508:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b50a:	89fb      	ldrh	r3, [r7, #14]
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	371c      	adds	r7, #28
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr

0800b518 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b084      	sub	sp, #16
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
 800b520:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b522:	2300      	movs	r3, #0
 800b524:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	781b      	ldrb	r3, [r3, #0]
 800b52a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b52e:	2b40      	cmp	r3, #64	; 0x40
 800b530:	d005      	beq.n	800b53e <USBD_StdDevReq+0x26>
 800b532:	2b40      	cmp	r3, #64	; 0x40
 800b534:	d857      	bhi.n	800b5e6 <USBD_StdDevReq+0xce>
 800b536:	2b00      	cmp	r3, #0
 800b538:	d00f      	beq.n	800b55a <USBD_StdDevReq+0x42>
 800b53a:	2b20      	cmp	r3, #32
 800b53c:	d153      	bne.n	800b5e6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	32ae      	adds	r2, #174	; 0xae
 800b548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b54c:	689b      	ldr	r3, [r3, #8]
 800b54e:	6839      	ldr	r1, [r7, #0]
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	4798      	blx	r3
 800b554:	4603      	mov	r3, r0
 800b556:	73fb      	strb	r3, [r7, #15]
      break;
 800b558:	e04a      	b.n	800b5f0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	785b      	ldrb	r3, [r3, #1]
 800b55e:	2b09      	cmp	r3, #9
 800b560:	d83b      	bhi.n	800b5da <USBD_StdDevReq+0xc2>
 800b562:	a201      	add	r2, pc, #4	; (adr r2, 800b568 <USBD_StdDevReq+0x50>)
 800b564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b568:	0800b5bd 	.word	0x0800b5bd
 800b56c:	0800b5d1 	.word	0x0800b5d1
 800b570:	0800b5db 	.word	0x0800b5db
 800b574:	0800b5c7 	.word	0x0800b5c7
 800b578:	0800b5db 	.word	0x0800b5db
 800b57c:	0800b59b 	.word	0x0800b59b
 800b580:	0800b591 	.word	0x0800b591
 800b584:	0800b5db 	.word	0x0800b5db
 800b588:	0800b5b3 	.word	0x0800b5b3
 800b58c:	0800b5a5 	.word	0x0800b5a5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b590:	6839      	ldr	r1, [r7, #0]
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f000 fa3c 	bl	800ba10 <USBD_GetDescriptor>
          break;
 800b598:	e024      	b.n	800b5e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b59a:	6839      	ldr	r1, [r7, #0]
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 fba1 	bl	800bce4 <USBD_SetAddress>
          break;
 800b5a2:	e01f      	b.n	800b5e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b5a4:	6839      	ldr	r1, [r7, #0]
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	f000 fbe0 	bl	800bd6c <USBD_SetConfig>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	73fb      	strb	r3, [r7, #15]
          break;
 800b5b0:	e018      	b.n	800b5e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b5b2:	6839      	ldr	r1, [r7, #0]
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 fc83 	bl	800bec0 <USBD_GetConfig>
          break;
 800b5ba:	e013      	b.n	800b5e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b5bc:	6839      	ldr	r1, [r7, #0]
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f000 fcb4 	bl	800bf2c <USBD_GetStatus>
          break;
 800b5c4:	e00e      	b.n	800b5e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b5c6:	6839      	ldr	r1, [r7, #0]
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f000 fce3 	bl	800bf94 <USBD_SetFeature>
          break;
 800b5ce:	e009      	b.n	800b5e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b5d0:	6839      	ldr	r1, [r7, #0]
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 fd07 	bl	800bfe6 <USBD_ClrFeature>
          break;
 800b5d8:	e004      	b.n	800b5e4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b5da:	6839      	ldr	r1, [r7, #0]
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f000 fd5e 	bl	800c09e <USBD_CtlError>
          break;
 800b5e2:	bf00      	nop
      }
      break;
 800b5e4:	e004      	b.n	800b5f0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b5e6:	6839      	ldr	r1, [r7, #0]
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f000 fd58 	bl	800c09e <USBD_CtlError>
      break;
 800b5ee:	bf00      	nop
  }

  return ret;
 800b5f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	3710      	adds	r7, #16
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	bd80      	pop	{r7, pc}
 800b5fa:	bf00      	nop

0800b5fc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b084      	sub	sp, #16
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b606:	2300      	movs	r3, #0
 800b608:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	781b      	ldrb	r3, [r3, #0]
 800b60e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b612:	2b40      	cmp	r3, #64	; 0x40
 800b614:	d005      	beq.n	800b622 <USBD_StdItfReq+0x26>
 800b616:	2b40      	cmp	r3, #64	; 0x40
 800b618:	d852      	bhi.n	800b6c0 <USBD_StdItfReq+0xc4>
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d001      	beq.n	800b622 <USBD_StdItfReq+0x26>
 800b61e:	2b20      	cmp	r3, #32
 800b620:	d14e      	bne.n	800b6c0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b628:	b2db      	uxtb	r3, r3
 800b62a:	3b01      	subs	r3, #1
 800b62c:	2b02      	cmp	r3, #2
 800b62e:	d840      	bhi.n	800b6b2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	889b      	ldrh	r3, [r3, #4]
 800b634:	b2db      	uxtb	r3, r3
 800b636:	2b01      	cmp	r3, #1
 800b638:	d836      	bhi.n	800b6a8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	889b      	ldrh	r3, [r3, #4]
 800b63e:	b2db      	uxtb	r3, r3
 800b640:	4619      	mov	r1, r3
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f7ff fed9 	bl	800b3fa <USBD_CoreFindIF>
 800b648:	4603      	mov	r3, r0
 800b64a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b64c:	7bbb      	ldrb	r3, [r7, #14]
 800b64e:	2bff      	cmp	r3, #255	; 0xff
 800b650:	d01d      	beq.n	800b68e <USBD_StdItfReq+0x92>
 800b652:	7bbb      	ldrb	r3, [r7, #14]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d11a      	bne.n	800b68e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b658:	7bba      	ldrb	r2, [r7, #14]
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	32ae      	adds	r2, #174	; 0xae
 800b65e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b662:	689b      	ldr	r3, [r3, #8]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d00f      	beq.n	800b688 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b668:	7bba      	ldrb	r2, [r7, #14]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b670:	7bba      	ldrb	r2, [r7, #14]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	32ae      	adds	r2, #174	; 0xae
 800b676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b67a:	689b      	ldr	r3, [r3, #8]
 800b67c:	6839      	ldr	r1, [r7, #0]
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	4798      	blx	r3
 800b682:	4603      	mov	r3, r0
 800b684:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b686:	e004      	b.n	800b692 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b688:	2303      	movs	r3, #3
 800b68a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b68c:	e001      	b.n	800b692 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b68e:	2303      	movs	r3, #3
 800b690:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	88db      	ldrh	r3, [r3, #6]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d110      	bne.n	800b6bc <USBD_StdItfReq+0xc0>
 800b69a:	7bfb      	ldrb	r3, [r7, #15]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d10d      	bne.n	800b6bc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b6a0:	6878      	ldr	r0, [r7, #4]
 800b6a2:	f000 fdc7 	bl	800c234 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b6a6:	e009      	b.n	800b6bc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b6a8:	6839      	ldr	r1, [r7, #0]
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f000 fcf7 	bl	800c09e <USBD_CtlError>
          break;
 800b6b0:	e004      	b.n	800b6bc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b6b2:	6839      	ldr	r1, [r7, #0]
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 fcf2 	bl	800c09e <USBD_CtlError>
          break;
 800b6ba:	e000      	b.n	800b6be <USBD_StdItfReq+0xc2>
          break;
 800b6bc:	bf00      	nop
      }
      break;
 800b6be:	e004      	b.n	800b6ca <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b6c0:	6839      	ldr	r1, [r7, #0]
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f000 fceb 	bl	800c09e <USBD_CtlError>
      break;
 800b6c8:	bf00      	nop
  }

  return ret;
 800b6ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3710      	adds	r7, #16
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}

0800b6d4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b084      	sub	sp, #16
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	889b      	ldrh	r3, [r3, #4]
 800b6e6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	781b      	ldrb	r3, [r3, #0]
 800b6ec:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b6f0:	2b40      	cmp	r3, #64	; 0x40
 800b6f2:	d007      	beq.n	800b704 <USBD_StdEPReq+0x30>
 800b6f4:	2b40      	cmp	r3, #64	; 0x40
 800b6f6:	f200 817f 	bhi.w	800b9f8 <USBD_StdEPReq+0x324>
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d02a      	beq.n	800b754 <USBD_StdEPReq+0x80>
 800b6fe:	2b20      	cmp	r3, #32
 800b700:	f040 817a 	bne.w	800b9f8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b704:	7bbb      	ldrb	r3, [r7, #14]
 800b706:	4619      	mov	r1, r3
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f7ff fe83 	bl	800b414 <USBD_CoreFindEP>
 800b70e:	4603      	mov	r3, r0
 800b710:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b712:	7b7b      	ldrb	r3, [r7, #13]
 800b714:	2bff      	cmp	r3, #255	; 0xff
 800b716:	f000 8174 	beq.w	800ba02 <USBD_StdEPReq+0x32e>
 800b71a:	7b7b      	ldrb	r3, [r7, #13]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	f040 8170 	bne.w	800ba02 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b722:	7b7a      	ldrb	r2, [r7, #13]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b72a:	7b7a      	ldrb	r2, [r7, #13]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	32ae      	adds	r2, #174	; 0xae
 800b730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b734:	689b      	ldr	r3, [r3, #8]
 800b736:	2b00      	cmp	r3, #0
 800b738:	f000 8163 	beq.w	800ba02 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b73c:	7b7a      	ldrb	r2, [r7, #13]
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	32ae      	adds	r2, #174	; 0xae
 800b742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	6839      	ldr	r1, [r7, #0]
 800b74a:	6878      	ldr	r0, [r7, #4]
 800b74c:	4798      	blx	r3
 800b74e:	4603      	mov	r3, r0
 800b750:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b752:	e156      	b.n	800ba02 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	785b      	ldrb	r3, [r3, #1]
 800b758:	2b03      	cmp	r3, #3
 800b75a:	d008      	beq.n	800b76e <USBD_StdEPReq+0x9a>
 800b75c:	2b03      	cmp	r3, #3
 800b75e:	f300 8145 	bgt.w	800b9ec <USBD_StdEPReq+0x318>
 800b762:	2b00      	cmp	r3, #0
 800b764:	f000 809b 	beq.w	800b89e <USBD_StdEPReq+0x1ca>
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d03c      	beq.n	800b7e6 <USBD_StdEPReq+0x112>
 800b76c:	e13e      	b.n	800b9ec <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b774:	b2db      	uxtb	r3, r3
 800b776:	2b02      	cmp	r3, #2
 800b778:	d002      	beq.n	800b780 <USBD_StdEPReq+0xac>
 800b77a:	2b03      	cmp	r3, #3
 800b77c:	d016      	beq.n	800b7ac <USBD_StdEPReq+0xd8>
 800b77e:	e02c      	b.n	800b7da <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b780:	7bbb      	ldrb	r3, [r7, #14]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d00d      	beq.n	800b7a2 <USBD_StdEPReq+0xce>
 800b786:	7bbb      	ldrb	r3, [r7, #14]
 800b788:	2b80      	cmp	r3, #128	; 0x80
 800b78a:	d00a      	beq.n	800b7a2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b78c:	7bbb      	ldrb	r3, [r7, #14]
 800b78e:	4619      	mov	r1, r3
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f001 f963 	bl	800ca5c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b796:	2180      	movs	r1, #128	; 0x80
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f001 f95f 	bl	800ca5c <USBD_LL_StallEP>
 800b79e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b7a0:	e020      	b.n	800b7e4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b7a2:	6839      	ldr	r1, [r7, #0]
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f000 fc7a 	bl	800c09e <USBD_CtlError>
              break;
 800b7aa:	e01b      	b.n	800b7e4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	885b      	ldrh	r3, [r3, #2]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d10e      	bne.n	800b7d2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b7b4:	7bbb      	ldrb	r3, [r7, #14]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d00b      	beq.n	800b7d2 <USBD_StdEPReq+0xfe>
 800b7ba:	7bbb      	ldrb	r3, [r7, #14]
 800b7bc:	2b80      	cmp	r3, #128	; 0x80
 800b7be:	d008      	beq.n	800b7d2 <USBD_StdEPReq+0xfe>
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	88db      	ldrh	r3, [r3, #6]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d104      	bne.n	800b7d2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b7c8:	7bbb      	ldrb	r3, [r7, #14]
 800b7ca:	4619      	mov	r1, r3
 800b7cc:	6878      	ldr	r0, [r7, #4]
 800b7ce:	f001 f945 	bl	800ca5c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f000 fd2e 	bl	800c234 <USBD_CtlSendStatus>

              break;
 800b7d8:	e004      	b.n	800b7e4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b7da:	6839      	ldr	r1, [r7, #0]
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f000 fc5e 	bl	800c09e <USBD_CtlError>
              break;
 800b7e2:	bf00      	nop
          }
          break;
 800b7e4:	e107      	b.n	800b9f6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b7ec:	b2db      	uxtb	r3, r3
 800b7ee:	2b02      	cmp	r3, #2
 800b7f0:	d002      	beq.n	800b7f8 <USBD_StdEPReq+0x124>
 800b7f2:	2b03      	cmp	r3, #3
 800b7f4:	d016      	beq.n	800b824 <USBD_StdEPReq+0x150>
 800b7f6:	e04b      	b.n	800b890 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b7f8:	7bbb      	ldrb	r3, [r7, #14]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d00d      	beq.n	800b81a <USBD_StdEPReq+0x146>
 800b7fe:	7bbb      	ldrb	r3, [r7, #14]
 800b800:	2b80      	cmp	r3, #128	; 0x80
 800b802:	d00a      	beq.n	800b81a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b804:	7bbb      	ldrb	r3, [r7, #14]
 800b806:	4619      	mov	r1, r3
 800b808:	6878      	ldr	r0, [r7, #4]
 800b80a:	f001 f927 	bl	800ca5c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b80e:	2180      	movs	r1, #128	; 0x80
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f001 f923 	bl	800ca5c <USBD_LL_StallEP>
 800b816:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b818:	e040      	b.n	800b89c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b81a:	6839      	ldr	r1, [r7, #0]
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f000 fc3e 	bl	800c09e <USBD_CtlError>
              break;
 800b822:	e03b      	b.n	800b89c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	885b      	ldrh	r3, [r3, #2]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d136      	bne.n	800b89a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b82c:	7bbb      	ldrb	r3, [r7, #14]
 800b82e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b832:	2b00      	cmp	r3, #0
 800b834:	d004      	beq.n	800b840 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b836:	7bbb      	ldrb	r3, [r7, #14]
 800b838:	4619      	mov	r1, r3
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	f001 f92d 	bl	800ca9a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f000 fcf7 	bl	800c234 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b846:	7bbb      	ldrb	r3, [r7, #14]
 800b848:	4619      	mov	r1, r3
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f7ff fde2 	bl	800b414 <USBD_CoreFindEP>
 800b850:	4603      	mov	r3, r0
 800b852:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b854:	7b7b      	ldrb	r3, [r7, #13]
 800b856:	2bff      	cmp	r3, #255	; 0xff
 800b858:	d01f      	beq.n	800b89a <USBD_StdEPReq+0x1c6>
 800b85a:	7b7b      	ldrb	r3, [r7, #13]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d11c      	bne.n	800b89a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b860:	7b7a      	ldrb	r2, [r7, #13]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b868:	7b7a      	ldrb	r2, [r7, #13]
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	32ae      	adds	r2, #174	; 0xae
 800b86e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b872:	689b      	ldr	r3, [r3, #8]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d010      	beq.n	800b89a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b878:	7b7a      	ldrb	r2, [r7, #13]
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	32ae      	adds	r2, #174	; 0xae
 800b87e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b882:	689b      	ldr	r3, [r3, #8]
 800b884:	6839      	ldr	r1, [r7, #0]
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	4798      	blx	r3
 800b88a:	4603      	mov	r3, r0
 800b88c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b88e:	e004      	b.n	800b89a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b890:	6839      	ldr	r1, [r7, #0]
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 fc03 	bl	800c09e <USBD_CtlError>
              break;
 800b898:	e000      	b.n	800b89c <USBD_StdEPReq+0x1c8>
              break;
 800b89a:	bf00      	nop
          }
          break;
 800b89c:	e0ab      	b.n	800b9f6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	2b02      	cmp	r3, #2
 800b8a8:	d002      	beq.n	800b8b0 <USBD_StdEPReq+0x1dc>
 800b8aa:	2b03      	cmp	r3, #3
 800b8ac:	d032      	beq.n	800b914 <USBD_StdEPReq+0x240>
 800b8ae:	e097      	b.n	800b9e0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b8b0:	7bbb      	ldrb	r3, [r7, #14]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d007      	beq.n	800b8c6 <USBD_StdEPReq+0x1f2>
 800b8b6:	7bbb      	ldrb	r3, [r7, #14]
 800b8b8:	2b80      	cmp	r3, #128	; 0x80
 800b8ba:	d004      	beq.n	800b8c6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b8bc:	6839      	ldr	r1, [r7, #0]
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f000 fbed 	bl	800c09e <USBD_CtlError>
                break;
 800b8c4:	e091      	b.n	800b9ea <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b8c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	da0b      	bge.n	800b8e6 <USBD_StdEPReq+0x212>
 800b8ce:	7bbb      	ldrb	r3, [r7, #14]
 800b8d0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b8d4:	4613      	mov	r3, r2
 800b8d6:	009b      	lsls	r3, r3, #2
 800b8d8:	4413      	add	r3, r2
 800b8da:	009b      	lsls	r3, r3, #2
 800b8dc:	3310      	adds	r3, #16
 800b8de:	687a      	ldr	r2, [r7, #4]
 800b8e0:	4413      	add	r3, r2
 800b8e2:	3304      	adds	r3, #4
 800b8e4:	e00b      	b.n	800b8fe <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b8e6:	7bbb      	ldrb	r3, [r7, #14]
 800b8e8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b8ec:	4613      	mov	r3, r2
 800b8ee:	009b      	lsls	r3, r3, #2
 800b8f0:	4413      	add	r3, r2
 800b8f2:	009b      	lsls	r3, r3, #2
 800b8f4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b8f8:	687a      	ldr	r2, [r7, #4]
 800b8fa:	4413      	add	r3, r2
 800b8fc:	3304      	adds	r3, #4
 800b8fe:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	2200      	movs	r2, #0
 800b904:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	2202      	movs	r2, #2
 800b90a:	4619      	mov	r1, r3
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	f000 fc37 	bl	800c180 <USBD_CtlSendData>
              break;
 800b912:	e06a      	b.n	800b9ea <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b914:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	da11      	bge.n	800b940 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b91c:	7bbb      	ldrb	r3, [r7, #14]
 800b91e:	f003 020f 	and.w	r2, r3, #15
 800b922:	6879      	ldr	r1, [r7, #4]
 800b924:	4613      	mov	r3, r2
 800b926:	009b      	lsls	r3, r3, #2
 800b928:	4413      	add	r3, r2
 800b92a:	009b      	lsls	r3, r3, #2
 800b92c:	440b      	add	r3, r1
 800b92e:	3324      	adds	r3, #36	; 0x24
 800b930:	881b      	ldrh	r3, [r3, #0]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d117      	bne.n	800b966 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b936:	6839      	ldr	r1, [r7, #0]
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f000 fbb0 	bl	800c09e <USBD_CtlError>
                  break;
 800b93e:	e054      	b.n	800b9ea <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b940:	7bbb      	ldrb	r3, [r7, #14]
 800b942:	f003 020f 	and.w	r2, r3, #15
 800b946:	6879      	ldr	r1, [r7, #4]
 800b948:	4613      	mov	r3, r2
 800b94a:	009b      	lsls	r3, r3, #2
 800b94c:	4413      	add	r3, r2
 800b94e:	009b      	lsls	r3, r3, #2
 800b950:	440b      	add	r3, r1
 800b952:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b956:	881b      	ldrh	r3, [r3, #0]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d104      	bne.n	800b966 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b95c:	6839      	ldr	r1, [r7, #0]
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f000 fb9d 	bl	800c09e <USBD_CtlError>
                  break;
 800b964:	e041      	b.n	800b9ea <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b966:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	da0b      	bge.n	800b986 <USBD_StdEPReq+0x2b2>
 800b96e:	7bbb      	ldrb	r3, [r7, #14]
 800b970:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b974:	4613      	mov	r3, r2
 800b976:	009b      	lsls	r3, r3, #2
 800b978:	4413      	add	r3, r2
 800b97a:	009b      	lsls	r3, r3, #2
 800b97c:	3310      	adds	r3, #16
 800b97e:	687a      	ldr	r2, [r7, #4]
 800b980:	4413      	add	r3, r2
 800b982:	3304      	adds	r3, #4
 800b984:	e00b      	b.n	800b99e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b986:	7bbb      	ldrb	r3, [r7, #14]
 800b988:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b98c:	4613      	mov	r3, r2
 800b98e:	009b      	lsls	r3, r3, #2
 800b990:	4413      	add	r3, r2
 800b992:	009b      	lsls	r3, r3, #2
 800b994:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b998:	687a      	ldr	r2, [r7, #4]
 800b99a:	4413      	add	r3, r2
 800b99c:	3304      	adds	r3, #4
 800b99e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b9a0:	7bbb      	ldrb	r3, [r7, #14]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d002      	beq.n	800b9ac <USBD_StdEPReq+0x2d8>
 800b9a6:	7bbb      	ldrb	r3, [r7, #14]
 800b9a8:	2b80      	cmp	r3, #128	; 0x80
 800b9aa:	d103      	bne.n	800b9b4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	601a      	str	r2, [r3, #0]
 800b9b2:	e00e      	b.n	800b9d2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b9b4:	7bbb      	ldrb	r3, [r7, #14]
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f001 f88d 	bl	800cad8 <USBD_LL_IsStallEP>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d003      	beq.n	800b9cc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	2201      	movs	r2, #1
 800b9c8:	601a      	str	r2, [r3, #0]
 800b9ca:	e002      	b.n	800b9d2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	2202      	movs	r2, #2
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f000 fbd1 	bl	800c180 <USBD_CtlSendData>
              break;
 800b9de:	e004      	b.n	800b9ea <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b9e0:	6839      	ldr	r1, [r7, #0]
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	f000 fb5b 	bl	800c09e <USBD_CtlError>
              break;
 800b9e8:	bf00      	nop
          }
          break;
 800b9ea:	e004      	b.n	800b9f6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b9ec:	6839      	ldr	r1, [r7, #0]
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f000 fb55 	bl	800c09e <USBD_CtlError>
          break;
 800b9f4:	bf00      	nop
      }
      break;
 800b9f6:	e005      	b.n	800ba04 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b9f8:	6839      	ldr	r1, [r7, #0]
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f000 fb4f 	bl	800c09e <USBD_CtlError>
      break;
 800ba00:	e000      	b.n	800ba04 <USBD_StdEPReq+0x330>
      break;
 800ba02:	bf00      	nop
  }

  return ret;
 800ba04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3710      	adds	r7, #16
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
	...

0800ba10 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b084      	sub	sp, #16
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ba1e:	2300      	movs	r3, #0
 800ba20:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ba22:	2300      	movs	r3, #0
 800ba24:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	885b      	ldrh	r3, [r3, #2]
 800ba2a:	0a1b      	lsrs	r3, r3, #8
 800ba2c:	b29b      	uxth	r3, r3
 800ba2e:	3b01      	subs	r3, #1
 800ba30:	2b06      	cmp	r3, #6
 800ba32:	f200 8128 	bhi.w	800bc86 <USBD_GetDescriptor+0x276>
 800ba36:	a201      	add	r2, pc, #4	; (adr r2, 800ba3c <USBD_GetDescriptor+0x2c>)
 800ba38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba3c:	0800ba59 	.word	0x0800ba59
 800ba40:	0800ba71 	.word	0x0800ba71
 800ba44:	0800bab1 	.word	0x0800bab1
 800ba48:	0800bc87 	.word	0x0800bc87
 800ba4c:	0800bc87 	.word	0x0800bc87
 800ba50:	0800bc27 	.word	0x0800bc27
 800ba54:	0800bc53 	.word	0x0800bc53
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	687a      	ldr	r2, [r7, #4]
 800ba62:	7c12      	ldrb	r2, [r2, #16]
 800ba64:	f107 0108 	add.w	r1, r7, #8
 800ba68:	4610      	mov	r0, r2
 800ba6a:	4798      	blx	r3
 800ba6c:	60f8      	str	r0, [r7, #12]
      break;
 800ba6e:	e112      	b.n	800bc96 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	7c1b      	ldrb	r3, [r3, #16]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d10d      	bne.n	800ba94 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba80:	f107 0208 	add.w	r2, r7, #8
 800ba84:	4610      	mov	r0, r2
 800ba86:	4798      	blx	r3
 800ba88:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	3301      	adds	r3, #1
 800ba8e:	2202      	movs	r2, #2
 800ba90:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ba92:	e100      	b.n	800bc96 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba9c:	f107 0208 	add.w	r2, r7, #8
 800baa0:	4610      	mov	r0, r2
 800baa2:	4798      	blx	r3
 800baa4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	3301      	adds	r3, #1
 800baaa:	2202      	movs	r2, #2
 800baac:	701a      	strb	r2, [r3, #0]
      break;
 800baae:	e0f2      	b.n	800bc96 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	885b      	ldrh	r3, [r3, #2]
 800bab4:	b2db      	uxtb	r3, r3
 800bab6:	2b05      	cmp	r3, #5
 800bab8:	f200 80ac 	bhi.w	800bc14 <USBD_GetDescriptor+0x204>
 800babc:	a201      	add	r2, pc, #4	; (adr r2, 800bac4 <USBD_GetDescriptor+0xb4>)
 800babe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bac2:	bf00      	nop
 800bac4:	0800badd 	.word	0x0800badd
 800bac8:	0800bb11 	.word	0x0800bb11
 800bacc:	0800bb45 	.word	0x0800bb45
 800bad0:	0800bb79 	.word	0x0800bb79
 800bad4:	0800bbad 	.word	0x0800bbad
 800bad8:	0800bbe1 	.word	0x0800bbe1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bae2:	685b      	ldr	r3, [r3, #4]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d00b      	beq.n	800bb00 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800baee:	685b      	ldr	r3, [r3, #4]
 800baf0:	687a      	ldr	r2, [r7, #4]
 800baf2:	7c12      	ldrb	r2, [r2, #16]
 800baf4:	f107 0108 	add.w	r1, r7, #8
 800baf8:	4610      	mov	r0, r2
 800bafa:	4798      	blx	r3
 800bafc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bafe:	e091      	b.n	800bc24 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb00:	6839      	ldr	r1, [r7, #0]
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f000 facb 	bl	800c09e <USBD_CtlError>
            err++;
 800bb08:	7afb      	ldrb	r3, [r7, #11]
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	72fb      	strb	r3, [r7, #11]
          break;
 800bb0e:	e089      	b.n	800bc24 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb16:	689b      	ldr	r3, [r3, #8]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d00b      	beq.n	800bb34 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb22:	689b      	ldr	r3, [r3, #8]
 800bb24:	687a      	ldr	r2, [r7, #4]
 800bb26:	7c12      	ldrb	r2, [r2, #16]
 800bb28:	f107 0108 	add.w	r1, r7, #8
 800bb2c:	4610      	mov	r0, r2
 800bb2e:	4798      	blx	r3
 800bb30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb32:	e077      	b.n	800bc24 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb34:	6839      	ldr	r1, [r7, #0]
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f000 fab1 	bl	800c09e <USBD_CtlError>
            err++;
 800bb3c:	7afb      	ldrb	r3, [r7, #11]
 800bb3e:	3301      	adds	r3, #1
 800bb40:	72fb      	strb	r3, [r7, #11]
          break;
 800bb42:	e06f      	b.n	800bc24 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb4a:	68db      	ldr	r3, [r3, #12]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d00b      	beq.n	800bb68 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb56:	68db      	ldr	r3, [r3, #12]
 800bb58:	687a      	ldr	r2, [r7, #4]
 800bb5a:	7c12      	ldrb	r2, [r2, #16]
 800bb5c:	f107 0108 	add.w	r1, r7, #8
 800bb60:	4610      	mov	r0, r2
 800bb62:	4798      	blx	r3
 800bb64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb66:	e05d      	b.n	800bc24 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb68:	6839      	ldr	r1, [r7, #0]
 800bb6a:	6878      	ldr	r0, [r7, #4]
 800bb6c:	f000 fa97 	bl	800c09e <USBD_CtlError>
            err++;
 800bb70:	7afb      	ldrb	r3, [r7, #11]
 800bb72:	3301      	adds	r3, #1
 800bb74:	72fb      	strb	r3, [r7, #11]
          break;
 800bb76:	e055      	b.n	800bc24 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb7e:	691b      	ldr	r3, [r3, #16]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d00b      	beq.n	800bb9c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb8a:	691b      	ldr	r3, [r3, #16]
 800bb8c:	687a      	ldr	r2, [r7, #4]
 800bb8e:	7c12      	ldrb	r2, [r2, #16]
 800bb90:	f107 0108 	add.w	r1, r7, #8
 800bb94:	4610      	mov	r0, r2
 800bb96:	4798      	blx	r3
 800bb98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb9a:	e043      	b.n	800bc24 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb9c:	6839      	ldr	r1, [r7, #0]
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f000 fa7d 	bl	800c09e <USBD_CtlError>
            err++;
 800bba4:	7afb      	ldrb	r3, [r7, #11]
 800bba6:	3301      	adds	r3, #1
 800bba8:	72fb      	strb	r3, [r7, #11]
          break;
 800bbaa:	e03b      	b.n	800bc24 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbb2:	695b      	ldr	r3, [r3, #20]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d00b      	beq.n	800bbd0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbbe:	695b      	ldr	r3, [r3, #20]
 800bbc0:	687a      	ldr	r2, [r7, #4]
 800bbc2:	7c12      	ldrb	r2, [r2, #16]
 800bbc4:	f107 0108 	add.w	r1, r7, #8
 800bbc8:	4610      	mov	r0, r2
 800bbca:	4798      	blx	r3
 800bbcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bbce:	e029      	b.n	800bc24 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bbd0:	6839      	ldr	r1, [r7, #0]
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f000 fa63 	bl	800c09e <USBD_CtlError>
            err++;
 800bbd8:	7afb      	ldrb	r3, [r7, #11]
 800bbda:	3301      	adds	r3, #1
 800bbdc:	72fb      	strb	r3, [r7, #11]
          break;
 800bbde:	e021      	b.n	800bc24 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbe6:	699b      	ldr	r3, [r3, #24]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d00b      	beq.n	800bc04 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbf2:	699b      	ldr	r3, [r3, #24]
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	7c12      	ldrb	r2, [r2, #16]
 800bbf8:	f107 0108 	add.w	r1, r7, #8
 800bbfc:	4610      	mov	r0, r2
 800bbfe:	4798      	blx	r3
 800bc00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc02:	e00f      	b.n	800bc24 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc04:	6839      	ldr	r1, [r7, #0]
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 fa49 	bl	800c09e <USBD_CtlError>
            err++;
 800bc0c:	7afb      	ldrb	r3, [r7, #11]
 800bc0e:	3301      	adds	r3, #1
 800bc10:	72fb      	strb	r3, [r7, #11]
          break;
 800bc12:	e007      	b.n	800bc24 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bc14:	6839      	ldr	r1, [r7, #0]
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f000 fa41 	bl	800c09e <USBD_CtlError>
          err++;
 800bc1c:	7afb      	ldrb	r3, [r7, #11]
 800bc1e:	3301      	adds	r3, #1
 800bc20:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bc22:	bf00      	nop
      }
      break;
 800bc24:	e037      	b.n	800bc96 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	7c1b      	ldrb	r3, [r3, #16]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d109      	bne.n	800bc42 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc36:	f107 0208 	add.w	r2, r7, #8
 800bc3a:	4610      	mov	r0, r2
 800bc3c:	4798      	blx	r3
 800bc3e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc40:	e029      	b.n	800bc96 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bc42:	6839      	ldr	r1, [r7, #0]
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f000 fa2a 	bl	800c09e <USBD_CtlError>
        err++;
 800bc4a:	7afb      	ldrb	r3, [r7, #11]
 800bc4c:	3301      	adds	r3, #1
 800bc4e:	72fb      	strb	r3, [r7, #11]
      break;
 800bc50:	e021      	b.n	800bc96 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	7c1b      	ldrb	r3, [r3, #16]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d10d      	bne.n	800bc76 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc62:	f107 0208 	add.w	r2, r7, #8
 800bc66:	4610      	mov	r0, r2
 800bc68:	4798      	blx	r3
 800bc6a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	3301      	adds	r3, #1
 800bc70:	2207      	movs	r2, #7
 800bc72:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc74:	e00f      	b.n	800bc96 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bc76:	6839      	ldr	r1, [r7, #0]
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f000 fa10 	bl	800c09e <USBD_CtlError>
        err++;
 800bc7e:	7afb      	ldrb	r3, [r7, #11]
 800bc80:	3301      	adds	r3, #1
 800bc82:	72fb      	strb	r3, [r7, #11]
      break;
 800bc84:	e007      	b.n	800bc96 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bc86:	6839      	ldr	r1, [r7, #0]
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f000 fa08 	bl	800c09e <USBD_CtlError>
      err++;
 800bc8e:	7afb      	ldrb	r3, [r7, #11]
 800bc90:	3301      	adds	r3, #1
 800bc92:	72fb      	strb	r3, [r7, #11]
      break;
 800bc94:	bf00      	nop
  }

  if (err != 0U)
 800bc96:	7afb      	ldrb	r3, [r7, #11]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d11e      	bne.n	800bcda <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	88db      	ldrh	r3, [r3, #6]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d016      	beq.n	800bcd2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bca4:	893b      	ldrh	r3, [r7, #8]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d00e      	beq.n	800bcc8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	88da      	ldrh	r2, [r3, #6]
 800bcae:	893b      	ldrh	r3, [r7, #8]
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	bf28      	it	cs
 800bcb4:	4613      	movcs	r3, r2
 800bcb6:	b29b      	uxth	r3, r3
 800bcb8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bcba:	893b      	ldrh	r3, [r7, #8]
 800bcbc:	461a      	mov	r2, r3
 800bcbe:	68f9      	ldr	r1, [r7, #12]
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	f000 fa5d 	bl	800c180 <USBD_CtlSendData>
 800bcc6:	e009      	b.n	800bcdc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bcc8:	6839      	ldr	r1, [r7, #0]
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f000 f9e7 	bl	800c09e <USBD_CtlError>
 800bcd0:	e004      	b.n	800bcdc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f000 faae 	bl	800c234 <USBD_CtlSendStatus>
 800bcd8:	e000      	b.n	800bcdc <USBD_GetDescriptor+0x2cc>
    return;
 800bcda:	bf00      	nop
  }
}
 800bcdc:	3710      	adds	r7, #16
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop

0800bce4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	889b      	ldrh	r3, [r3, #4]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d131      	bne.n	800bd5a <USBD_SetAddress+0x76>
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	88db      	ldrh	r3, [r3, #6]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d12d      	bne.n	800bd5a <USBD_SetAddress+0x76>
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	885b      	ldrh	r3, [r3, #2]
 800bd02:	2b7f      	cmp	r3, #127	; 0x7f
 800bd04:	d829      	bhi.n	800bd5a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	885b      	ldrh	r3, [r3, #2]
 800bd0a:	b2db      	uxtb	r3, r3
 800bd0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd10:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd18:	b2db      	uxtb	r3, r3
 800bd1a:	2b03      	cmp	r3, #3
 800bd1c:	d104      	bne.n	800bd28 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bd1e:	6839      	ldr	r1, [r7, #0]
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f000 f9bc 	bl	800c09e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd26:	e01d      	b.n	800bd64 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	7bfa      	ldrb	r2, [r7, #15]
 800bd2c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bd30:	7bfb      	ldrb	r3, [r7, #15]
 800bd32:	4619      	mov	r1, r3
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	f000 fefb 	bl	800cb30 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f000 fa7a 	bl	800c234 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bd40:	7bfb      	ldrb	r3, [r7, #15]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d004      	beq.n	800bd50 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2202      	movs	r2, #2
 800bd4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd4e:	e009      	b.n	800bd64 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2201      	movs	r2, #1
 800bd54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd58:	e004      	b.n	800bd64 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bd5a:	6839      	ldr	r1, [r7, #0]
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f000 f99e 	bl	800c09e <USBD_CtlError>
  }
}
 800bd62:	bf00      	nop
 800bd64:	bf00      	nop
 800bd66:	3710      	adds	r7, #16
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}

0800bd6c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b084      	sub	sp, #16
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
 800bd74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd76:	2300      	movs	r3, #0
 800bd78:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	885b      	ldrh	r3, [r3, #2]
 800bd7e:	b2da      	uxtb	r2, r3
 800bd80:	4b4e      	ldr	r3, [pc, #312]	; (800bebc <USBD_SetConfig+0x150>)
 800bd82:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bd84:	4b4d      	ldr	r3, [pc, #308]	; (800bebc <USBD_SetConfig+0x150>)
 800bd86:	781b      	ldrb	r3, [r3, #0]
 800bd88:	2b01      	cmp	r3, #1
 800bd8a:	d905      	bls.n	800bd98 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bd8c:	6839      	ldr	r1, [r7, #0]
 800bd8e:	6878      	ldr	r0, [r7, #4]
 800bd90:	f000 f985 	bl	800c09e <USBD_CtlError>
    return USBD_FAIL;
 800bd94:	2303      	movs	r3, #3
 800bd96:	e08c      	b.n	800beb2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd9e:	b2db      	uxtb	r3, r3
 800bda0:	2b02      	cmp	r3, #2
 800bda2:	d002      	beq.n	800bdaa <USBD_SetConfig+0x3e>
 800bda4:	2b03      	cmp	r3, #3
 800bda6:	d029      	beq.n	800bdfc <USBD_SetConfig+0x90>
 800bda8:	e075      	b.n	800be96 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bdaa:	4b44      	ldr	r3, [pc, #272]	; (800bebc <USBD_SetConfig+0x150>)
 800bdac:	781b      	ldrb	r3, [r3, #0]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d020      	beq.n	800bdf4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bdb2:	4b42      	ldr	r3, [pc, #264]	; (800bebc <USBD_SetConfig+0x150>)
 800bdb4:	781b      	ldrb	r3, [r3, #0]
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bdbc:	4b3f      	ldr	r3, [pc, #252]	; (800bebc <USBD_SetConfig+0x150>)
 800bdbe:	781b      	ldrb	r3, [r3, #0]
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f7fe ffe7 	bl	800ad96 <USBD_SetClassConfig>
 800bdc8:	4603      	mov	r3, r0
 800bdca:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bdcc:	7bfb      	ldrb	r3, [r7, #15]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d008      	beq.n	800bde4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bdd2:	6839      	ldr	r1, [r7, #0]
 800bdd4:	6878      	ldr	r0, [r7, #4]
 800bdd6:	f000 f962 	bl	800c09e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2202      	movs	r2, #2
 800bdde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bde2:	e065      	b.n	800beb0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f000 fa25 	bl	800c234 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2203      	movs	r2, #3
 800bdee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800bdf2:	e05d      	b.n	800beb0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bdf4:	6878      	ldr	r0, [r7, #4]
 800bdf6:	f000 fa1d 	bl	800c234 <USBD_CtlSendStatus>
      break;
 800bdfa:	e059      	b.n	800beb0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bdfc:	4b2f      	ldr	r3, [pc, #188]	; (800bebc <USBD_SetConfig+0x150>)
 800bdfe:	781b      	ldrb	r3, [r3, #0]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d112      	bne.n	800be2a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2202      	movs	r2, #2
 800be08:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800be0c:	4b2b      	ldr	r3, [pc, #172]	; (800bebc <USBD_SetConfig+0x150>)
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	461a      	mov	r2, r3
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800be16:	4b29      	ldr	r3, [pc, #164]	; (800bebc <USBD_SetConfig+0x150>)
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	4619      	mov	r1, r3
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f7fe ffd6 	bl	800adce <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f000 fa06 	bl	800c234 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800be28:	e042      	b.n	800beb0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800be2a:	4b24      	ldr	r3, [pc, #144]	; (800bebc <USBD_SetConfig+0x150>)
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	461a      	mov	r2, r3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	685b      	ldr	r3, [r3, #4]
 800be34:	429a      	cmp	r2, r3
 800be36:	d02a      	beq.n	800be8e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	4619      	mov	r1, r3
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f7fe ffc4 	bl	800adce <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800be46:	4b1d      	ldr	r3, [pc, #116]	; (800bebc <USBD_SetConfig+0x150>)
 800be48:	781b      	ldrb	r3, [r3, #0]
 800be4a:	461a      	mov	r2, r3
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800be50:	4b1a      	ldr	r3, [pc, #104]	; (800bebc <USBD_SetConfig+0x150>)
 800be52:	781b      	ldrb	r3, [r3, #0]
 800be54:	4619      	mov	r1, r3
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f7fe ff9d 	bl	800ad96 <USBD_SetClassConfig>
 800be5c:	4603      	mov	r3, r0
 800be5e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800be60:	7bfb      	ldrb	r3, [r7, #15]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d00f      	beq.n	800be86 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800be66:	6839      	ldr	r1, [r7, #0]
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f000 f918 	bl	800c09e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	b2db      	uxtb	r3, r3
 800be74:	4619      	mov	r1, r3
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f7fe ffa9 	bl	800adce <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2202      	movs	r2, #2
 800be80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800be84:	e014      	b.n	800beb0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f000 f9d4 	bl	800c234 <USBD_CtlSendStatus>
      break;
 800be8c:	e010      	b.n	800beb0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f000 f9d0 	bl	800c234 <USBD_CtlSendStatus>
      break;
 800be94:	e00c      	b.n	800beb0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800be96:	6839      	ldr	r1, [r7, #0]
 800be98:	6878      	ldr	r0, [r7, #4]
 800be9a:	f000 f900 	bl	800c09e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800be9e:	4b07      	ldr	r3, [pc, #28]	; (800bebc <USBD_SetConfig+0x150>)
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	4619      	mov	r1, r3
 800bea4:	6878      	ldr	r0, [r7, #4]
 800bea6:	f7fe ff92 	bl	800adce <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800beaa:	2303      	movs	r3, #3
 800beac:	73fb      	strb	r3, [r7, #15]
      break;
 800beae:	bf00      	nop
  }

  return ret;
 800beb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3710      	adds	r7, #16
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	bf00      	nop
 800bebc:	200005c4 	.word	0x200005c4

0800bec0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b082      	sub	sp, #8
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
 800bec8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	88db      	ldrh	r3, [r3, #6]
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d004      	beq.n	800bedc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bed2:	6839      	ldr	r1, [r7, #0]
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f000 f8e2 	bl	800c09e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800beda:	e023      	b.n	800bf24 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bee2:	b2db      	uxtb	r3, r3
 800bee4:	2b02      	cmp	r3, #2
 800bee6:	dc02      	bgt.n	800beee <USBD_GetConfig+0x2e>
 800bee8:	2b00      	cmp	r3, #0
 800beea:	dc03      	bgt.n	800bef4 <USBD_GetConfig+0x34>
 800beec:	e015      	b.n	800bf1a <USBD_GetConfig+0x5a>
 800beee:	2b03      	cmp	r3, #3
 800bef0:	d00b      	beq.n	800bf0a <USBD_GetConfig+0x4a>
 800bef2:	e012      	b.n	800bf1a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2200      	movs	r2, #0
 800bef8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	3308      	adds	r3, #8
 800befe:	2201      	movs	r2, #1
 800bf00:	4619      	mov	r1, r3
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f000 f93c 	bl	800c180 <USBD_CtlSendData>
        break;
 800bf08:	e00c      	b.n	800bf24 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	3304      	adds	r3, #4
 800bf0e:	2201      	movs	r2, #1
 800bf10:	4619      	mov	r1, r3
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f000 f934 	bl	800c180 <USBD_CtlSendData>
        break;
 800bf18:	e004      	b.n	800bf24 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bf1a:	6839      	ldr	r1, [r7, #0]
 800bf1c:	6878      	ldr	r0, [r7, #4]
 800bf1e:	f000 f8be 	bl	800c09e <USBD_CtlError>
        break;
 800bf22:	bf00      	nop
}
 800bf24:	bf00      	nop
 800bf26:	3708      	adds	r7, #8
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bd80      	pop	{r7, pc}

0800bf2c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b082      	sub	sp, #8
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	3b01      	subs	r3, #1
 800bf40:	2b02      	cmp	r3, #2
 800bf42:	d81e      	bhi.n	800bf82 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	88db      	ldrh	r3, [r3, #6]
 800bf48:	2b02      	cmp	r3, #2
 800bf4a:	d004      	beq.n	800bf56 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bf4c:	6839      	ldr	r1, [r7, #0]
 800bf4e:	6878      	ldr	r0, [r7, #4]
 800bf50:	f000 f8a5 	bl	800c09e <USBD_CtlError>
        break;
 800bf54:	e01a      	b.n	800bf8c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2201      	movs	r2, #1
 800bf5a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d005      	beq.n	800bf72 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	f043 0202 	orr.w	r2, r3, #2
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	330c      	adds	r3, #12
 800bf76:	2202      	movs	r2, #2
 800bf78:	4619      	mov	r1, r3
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f000 f900 	bl	800c180 <USBD_CtlSendData>
      break;
 800bf80:	e004      	b.n	800bf8c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bf82:	6839      	ldr	r1, [r7, #0]
 800bf84:	6878      	ldr	r0, [r7, #4]
 800bf86:	f000 f88a 	bl	800c09e <USBD_CtlError>
      break;
 800bf8a:	bf00      	nop
  }
}
 800bf8c:	bf00      	nop
 800bf8e:	3708      	adds	r7, #8
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b082      	sub	sp, #8
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
 800bf9c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bf9e:	683b      	ldr	r3, [r7, #0]
 800bfa0:	885b      	ldrh	r3, [r3, #2]
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d107      	bne.n	800bfb6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f000 f940 	bl	800c234 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bfb4:	e013      	b.n	800bfde <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bfb6:	683b      	ldr	r3, [r7, #0]
 800bfb8:	885b      	ldrh	r3, [r3, #2]
 800bfba:	2b02      	cmp	r3, #2
 800bfbc:	d10b      	bne.n	800bfd6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	889b      	ldrh	r3, [r3, #4]
 800bfc2:	0a1b      	lsrs	r3, r3, #8
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	b2da      	uxtb	r2, r3
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f000 f930 	bl	800c234 <USBD_CtlSendStatus>
}
 800bfd4:	e003      	b.n	800bfde <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bfd6:	6839      	ldr	r1, [r7, #0]
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f000 f860 	bl	800c09e <USBD_CtlError>
}
 800bfde:	bf00      	nop
 800bfe0:	3708      	adds	r7, #8
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}

0800bfe6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfe6:	b580      	push	{r7, lr}
 800bfe8:	b082      	sub	sp, #8
 800bfea:	af00      	add	r7, sp, #0
 800bfec:	6078      	str	r0, [r7, #4]
 800bfee:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	3b01      	subs	r3, #1
 800bffa:	2b02      	cmp	r3, #2
 800bffc:	d80b      	bhi.n	800c016 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	885b      	ldrh	r3, [r3, #2]
 800c002:	2b01      	cmp	r3, #1
 800c004:	d10c      	bne.n	800c020 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	2200      	movs	r2, #0
 800c00a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 f910 	bl	800c234 <USBD_CtlSendStatus>
      }
      break;
 800c014:	e004      	b.n	800c020 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c016:	6839      	ldr	r1, [r7, #0]
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f000 f840 	bl	800c09e <USBD_CtlError>
      break;
 800c01e:	e000      	b.n	800c022 <USBD_ClrFeature+0x3c>
      break;
 800c020:	bf00      	nop
  }
}
 800c022:	bf00      	nop
 800c024:	3708      	adds	r7, #8
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}

0800c02a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c02a:	b580      	push	{r7, lr}
 800c02c:	b084      	sub	sp, #16
 800c02e:	af00      	add	r7, sp, #0
 800c030:	6078      	str	r0, [r7, #4]
 800c032:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	781a      	ldrb	r2, [r3, #0]
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	3301      	adds	r3, #1
 800c044:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	781a      	ldrb	r2, [r3, #0]
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	3301      	adds	r3, #1
 800c052:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c054:	68f8      	ldr	r0, [r7, #12]
 800c056:	f7ff fa41 	bl	800b4dc <SWAPBYTE>
 800c05a:	4603      	mov	r3, r0
 800c05c:	461a      	mov	r2, r3
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	3301      	adds	r3, #1
 800c066:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	3301      	adds	r3, #1
 800c06c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c06e:	68f8      	ldr	r0, [r7, #12]
 800c070:	f7ff fa34 	bl	800b4dc <SWAPBYTE>
 800c074:	4603      	mov	r3, r0
 800c076:	461a      	mov	r2, r3
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	3301      	adds	r3, #1
 800c080:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	3301      	adds	r3, #1
 800c086:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c088:	68f8      	ldr	r0, [r7, #12]
 800c08a:	f7ff fa27 	bl	800b4dc <SWAPBYTE>
 800c08e:	4603      	mov	r3, r0
 800c090:	461a      	mov	r2, r3
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	80da      	strh	r2, [r3, #6]
}
 800c096:	bf00      	nop
 800c098:	3710      	adds	r7, #16
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}

0800c09e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c09e:	b580      	push	{r7, lr}
 800c0a0:	b082      	sub	sp, #8
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
 800c0a6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c0a8:	2180      	movs	r1, #128	; 0x80
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	f000 fcd6 	bl	800ca5c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c0b0:	2100      	movs	r1, #0
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f000 fcd2 	bl	800ca5c <USBD_LL_StallEP>
}
 800c0b8:	bf00      	nop
 800c0ba:	3708      	adds	r7, #8
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	bd80      	pop	{r7, pc}

0800c0c0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b086      	sub	sp, #24
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	60f8      	str	r0, [r7, #12]
 800c0c8:	60b9      	str	r1, [r7, #8]
 800c0ca:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d036      	beq.n	800c144 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c0da:	6938      	ldr	r0, [r7, #16]
 800c0dc:	f000 f836 	bl	800c14c <USBD_GetLen>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	b29b      	uxth	r3, r3
 800c0e6:	005b      	lsls	r3, r3, #1
 800c0e8:	b29a      	uxth	r2, r3
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c0ee:	7dfb      	ldrb	r3, [r7, #23]
 800c0f0:	68ba      	ldr	r2, [r7, #8]
 800c0f2:	4413      	add	r3, r2
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	7812      	ldrb	r2, [r2, #0]
 800c0f8:	701a      	strb	r2, [r3, #0]
  idx++;
 800c0fa:	7dfb      	ldrb	r3, [r7, #23]
 800c0fc:	3301      	adds	r3, #1
 800c0fe:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c100:	7dfb      	ldrb	r3, [r7, #23]
 800c102:	68ba      	ldr	r2, [r7, #8]
 800c104:	4413      	add	r3, r2
 800c106:	2203      	movs	r2, #3
 800c108:	701a      	strb	r2, [r3, #0]
  idx++;
 800c10a:	7dfb      	ldrb	r3, [r7, #23]
 800c10c:	3301      	adds	r3, #1
 800c10e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c110:	e013      	b.n	800c13a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c112:	7dfb      	ldrb	r3, [r7, #23]
 800c114:	68ba      	ldr	r2, [r7, #8]
 800c116:	4413      	add	r3, r2
 800c118:	693a      	ldr	r2, [r7, #16]
 800c11a:	7812      	ldrb	r2, [r2, #0]
 800c11c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	3301      	adds	r3, #1
 800c122:	613b      	str	r3, [r7, #16]
    idx++;
 800c124:	7dfb      	ldrb	r3, [r7, #23]
 800c126:	3301      	adds	r3, #1
 800c128:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c12a:	7dfb      	ldrb	r3, [r7, #23]
 800c12c:	68ba      	ldr	r2, [r7, #8]
 800c12e:	4413      	add	r3, r2
 800c130:	2200      	movs	r2, #0
 800c132:	701a      	strb	r2, [r3, #0]
    idx++;
 800c134:	7dfb      	ldrb	r3, [r7, #23]
 800c136:	3301      	adds	r3, #1
 800c138:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c13a:	693b      	ldr	r3, [r7, #16]
 800c13c:	781b      	ldrb	r3, [r3, #0]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d1e7      	bne.n	800c112 <USBD_GetString+0x52>
 800c142:	e000      	b.n	800c146 <USBD_GetString+0x86>
    return;
 800c144:	bf00      	nop
  }
}
 800c146:	3718      	adds	r7, #24
 800c148:	46bd      	mov	sp, r7
 800c14a:	bd80      	pop	{r7, pc}

0800c14c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c14c:	b480      	push	{r7}
 800c14e:	b085      	sub	sp, #20
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c154:	2300      	movs	r3, #0
 800c156:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c15c:	e005      	b.n	800c16a <USBD_GetLen+0x1e>
  {
    len++;
 800c15e:	7bfb      	ldrb	r3, [r7, #15]
 800c160:	3301      	adds	r3, #1
 800c162:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	3301      	adds	r3, #1
 800c168:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d1f5      	bne.n	800c15e <USBD_GetLen+0x12>
  }

  return len;
 800c172:	7bfb      	ldrb	r3, [r7, #15]
}
 800c174:	4618      	mov	r0, r3
 800c176:	3714      	adds	r7, #20
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr

0800c180 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b084      	sub	sp, #16
 800c184:	af00      	add	r7, sp, #0
 800c186:	60f8      	str	r0, [r7, #12]
 800c188:	60b9      	str	r1, [r7, #8]
 800c18a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2202      	movs	r2, #2
 800c190:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	687a      	ldr	r2, [r7, #4]
 800c198:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	687a      	ldr	r2, [r7, #4]
 800c19e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	68ba      	ldr	r2, [r7, #8]
 800c1a4:	2100      	movs	r1, #0
 800c1a6:	68f8      	ldr	r0, [r7, #12]
 800c1a8:	f000 fce1 	bl	800cb6e <USBD_LL_Transmit>

  return USBD_OK;
 800c1ac:	2300      	movs	r3, #0
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3710      	adds	r7, #16
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}

0800c1b6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c1b6:	b580      	push	{r7, lr}
 800c1b8:	b084      	sub	sp, #16
 800c1ba:	af00      	add	r7, sp, #0
 800c1bc:	60f8      	str	r0, [r7, #12]
 800c1be:	60b9      	str	r1, [r7, #8]
 800c1c0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	68ba      	ldr	r2, [r7, #8]
 800c1c6:	2100      	movs	r1, #0
 800c1c8:	68f8      	ldr	r0, [r7, #12]
 800c1ca:	f000 fcd0 	bl	800cb6e <USBD_LL_Transmit>

  return USBD_OK;
 800c1ce:	2300      	movs	r3, #0
}
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	3710      	adds	r7, #16
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	bd80      	pop	{r7, pc}

0800c1d8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b084      	sub	sp, #16
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	2203      	movs	r2, #3
 800c1e8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	687a      	ldr	r2, [r7, #4]
 800c1f0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	687a      	ldr	r2, [r7, #4]
 800c1f8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	68ba      	ldr	r2, [r7, #8]
 800c200:	2100      	movs	r1, #0
 800c202:	68f8      	ldr	r0, [r7, #12]
 800c204:	f000 fcd4 	bl	800cbb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c208:	2300      	movs	r3, #0
}
 800c20a:	4618      	mov	r0, r3
 800c20c:	3710      	adds	r7, #16
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}

0800c212 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c212:	b580      	push	{r7, lr}
 800c214:	b084      	sub	sp, #16
 800c216:	af00      	add	r7, sp, #0
 800c218:	60f8      	str	r0, [r7, #12]
 800c21a:	60b9      	str	r1, [r7, #8]
 800c21c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	68ba      	ldr	r2, [r7, #8]
 800c222:	2100      	movs	r1, #0
 800c224:	68f8      	ldr	r0, [r7, #12]
 800c226:	f000 fcc3 	bl	800cbb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c22a:	2300      	movs	r3, #0
}
 800c22c:	4618      	mov	r0, r3
 800c22e:	3710      	adds	r7, #16
 800c230:	46bd      	mov	sp, r7
 800c232:	bd80      	pop	{r7, pc}

0800c234 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b082      	sub	sp, #8
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2204      	movs	r2, #4
 800c240:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c244:	2300      	movs	r3, #0
 800c246:	2200      	movs	r2, #0
 800c248:	2100      	movs	r1, #0
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	f000 fc8f 	bl	800cb6e <USBD_LL_Transmit>

  return USBD_OK;
 800c250:	2300      	movs	r3, #0
}
 800c252:	4618      	mov	r0, r3
 800c254:	3708      	adds	r7, #8
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}

0800c25a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c25a:	b580      	push	{r7, lr}
 800c25c:	b082      	sub	sp, #8
 800c25e:	af00      	add	r7, sp, #0
 800c260:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2205      	movs	r2, #5
 800c266:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c26a:	2300      	movs	r3, #0
 800c26c:	2200      	movs	r2, #0
 800c26e:	2100      	movs	r1, #0
 800c270:	6878      	ldr	r0, [r7, #4]
 800c272:	f000 fc9d 	bl	800cbb0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c276:	2300      	movs	r3, #0
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3708      	adds	r7, #8
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c284:	2200      	movs	r2, #0
 800c286:	4912      	ldr	r1, [pc, #72]	; (800c2d0 <MX_USB_DEVICE_Init+0x50>)
 800c288:	4812      	ldr	r0, [pc, #72]	; (800c2d4 <MX_USB_DEVICE_Init+0x54>)
 800c28a:	f7fe fd07 	bl	800ac9c <USBD_Init>
 800c28e:	4603      	mov	r3, r0
 800c290:	2b00      	cmp	r3, #0
 800c292:	d001      	beq.n	800c298 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c294:	f7f5 fcc8 	bl	8001c28 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c298:	490f      	ldr	r1, [pc, #60]	; (800c2d8 <MX_USB_DEVICE_Init+0x58>)
 800c29a:	480e      	ldr	r0, [pc, #56]	; (800c2d4 <MX_USB_DEVICE_Init+0x54>)
 800c29c:	f7fe fd2e 	bl	800acfc <USBD_RegisterClass>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d001      	beq.n	800c2aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c2a6:	f7f5 fcbf 	bl	8001c28 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c2aa:	490c      	ldr	r1, [pc, #48]	; (800c2dc <MX_USB_DEVICE_Init+0x5c>)
 800c2ac:	4809      	ldr	r0, [pc, #36]	; (800c2d4 <MX_USB_DEVICE_Init+0x54>)
 800c2ae:	f7fe fc1f 	bl	800aaf0 <USBD_CDC_RegisterInterface>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d001      	beq.n	800c2bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c2b8:	f7f5 fcb6 	bl	8001c28 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c2bc:	4805      	ldr	r0, [pc, #20]	; (800c2d4 <MX_USB_DEVICE_Init+0x54>)
 800c2be:	f7fe fd53 	bl	800ad68 <USBD_Start>
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d001      	beq.n	800c2cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c2c8:	f7f5 fcae 	bl	8001c28 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c2cc:	bf00      	nop
 800c2ce:	bd80      	pop	{r7, pc}
 800c2d0:	200000bc 	.word	0x200000bc
 800c2d4:	200005c8 	.word	0x200005c8
 800c2d8:	20000028 	.word	0x20000028
 800c2dc:	200000a8 	.word	0x200000a8

0800c2e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	4905      	ldr	r1, [pc, #20]	; (800c2fc <CDC_Init_FS+0x1c>)
 800c2e8:	4805      	ldr	r0, [pc, #20]	; (800c300 <CDC_Init_FS+0x20>)
 800c2ea:	f7fe fc1b 	bl	800ab24 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c2ee:	4905      	ldr	r1, [pc, #20]	; (800c304 <CDC_Init_FS+0x24>)
 800c2f0:	4803      	ldr	r0, [pc, #12]	; (800c300 <CDC_Init_FS+0x20>)
 800c2f2:	f7fe fc39 	bl	800ab68 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c2f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	bd80      	pop	{r7, pc}
 800c2fc:	200010a4 	.word	0x200010a4
 800c300:	200005c8 	.word	0x200005c8
 800c304:	200008a4 	.word	0x200008a4

0800c308 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c308:	b480      	push	{r7}
 800c30a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c30c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c30e:	4618      	mov	r0, r3
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr

0800c318 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c318:	b480      	push	{r7}
 800c31a:	b083      	sub	sp, #12
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	4603      	mov	r3, r0
 800c320:	6039      	str	r1, [r7, #0]
 800c322:	71fb      	strb	r3, [r7, #7]
 800c324:	4613      	mov	r3, r2
 800c326:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c328:	79fb      	ldrb	r3, [r7, #7]
 800c32a:	2b23      	cmp	r3, #35	; 0x23
 800c32c:	d84a      	bhi.n	800c3c4 <CDC_Control_FS+0xac>
 800c32e:	a201      	add	r2, pc, #4	; (adr r2, 800c334 <CDC_Control_FS+0x1c>)
 800c330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c334:	0800c3c5 	.word	0x0800c3c5
 800c338:	0800c3c5 	.word	0x0800c3c5
 800c33c:	0800c3c5 	.word	0x0800c3c5
 800c340:	0800c3c5 	.word	0x0800c3c5
 800c344:	0800c3c5 	.word	0x0800c3c5
 800c348:	0800c3c5 	.word	0x0800c3c5
 800c34c:	0800c3c5 	.word	0x0800c3c5
 800c350:	0800c3c5 	.word	0x0800c3c5
 800c354:	0800c3c5 	.word	0x0800c3c5
 800c358:	0800c3c5 	.word	0x0800c3c5
 800c35c:	0800c3c5 	.word	0x0800c3c5
 800c360:	0800c3c5 	.word	0x0800c3c5
 800c364:	0800c3c5 	.word	0x0800c3c5
 800c368:	0800c3c5 	.word	0x0800c3c5
 800c36c:	0800c3c5 	.word	0x0800c3c5
 800c370:	0800c3c5 	.word	0x0800c3c5
 800c374:	0800c3c5 	.word	0x0800c3c5
 800c378:	0800c3c5 	.word	0x0800c3c5
 800c37c:	0800c3c5 	.word	0x0800c3c5
 800c380:	0800c3c5 	.word	0x0800c3c5
 800c384:	0800c3c5 	.word	0x0800c3c5
 800c388:	0800c3c5 	.word	0x0800c3c5
 800c38c:	0800c3c5 	.word	0x0800c3c5
 800c390:	0800c3c5 	.word	0x0800c3c5
 800c394:	0800c3c5 	.word	0x0800c3c5
 800c398:	0800c3c5 	.word	0x0800c3c5
 800c39c:	0800c3c5 	.word	0x0800c3c5
 800c3a0:	0800c3c5 	.word	0x0800c3c5
 800c3a4:	0800c3c5 	.word	0x0800c3c5
 800c3a8:	0800c3c5 	.word	0x0800c3c5
 800c3ac:	0800c3c5 	.word	0x0800c3c5
 800c3b0:	0800c3c5 	.word	0x0800c3c5
 800c3b4:	0800c3c5 	.word	0x0800c3c5
 800c3b8:	0800c3c5 	.word	0x0800c3c5
 800c3bc:	0800c3c5 	.word	0x0800c3c5
 800c3c0:	0800c3c5 	.word	0x0800c3c5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c3c4:	bf00      	nop
  }

  return (USBD_OK);
 800c3c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	370c      	adds	r7, #12
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d2:	4770      	bx	lr

0800c3d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b082      	sub	sp, #8
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
 800c3dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c3de:	6879      	ldr	r1, [r7, #4]
 800c3e0:	4805      	ldr	r0, [pc, #20]	; (800c3f8 <CDC_Receive_FS+0x24>)
 800c3e2:	f7fe fbc1 	bl	800ab68 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c3e6:	4804      	ldr	r0, [pc, #16]	; (800c3f8 <CDC_Receive_FS+0x24>)
 800c3e8:	f7fe fc22 	bl	800ac30 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c3ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	3708      	adds	r7, #8
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	bd80      	pop	{r7, pc}
 800c3f6:	bf00      	nop
 800c3f8:	200005c8 	.word	0x200005c8

0800c3fc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b084      	sub	sp, #16
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
 800c404:	460b      	mov	r3, r1
 800c406:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c408:	2300      	movs	r3, #0
 800c40a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c40c:	4b0d      	ldr	r3, [pc, #52]	; (800c444 <CDC_Transmit_FS+0x48>)
 800c40e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c412:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d001      	beq.n	800c422 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c41e:	2301      	movs	r3, #1
 800c420:	e00b      	b.n	800c43a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c422:	887b      	ldrh	r3, [r7, #2]
 800c424:	461a      	mov	r2, r3
 800c426:	6879      	ldr	r1, [r7, #4]
 800c428:	4806      	ldr	r0, [pc, #24]	; (800c444 <CDC_Transmit_FS+0x48>)
 800c42a:	f7fe fb7b 	bl	800ab24 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c42e:	4805      	ldr	r0, [pc, #20]	; (800c444 <CDC_Transmit_FS+0x48>)
 800c430:	f7fe fbb8 	bl	800aba4 <USBD_CDC_TransmitPacket>
 800c434:	4603      	mov	r3, r0
 800c436:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c438:	7bfb      	ldrb	r3, [r7, #15]
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3710      	adds	r7, #16
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	200005c8 	.word	0x200005c8

0800c448 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c448:	b480      	push	{r7}
 800c44a:	b087      	sub	sp, #28
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	60f8      	str	r0, [r7, #12]
 800c450:	60b9      	str	r1, [r7, #8]
 800c452:	4613      	mov	r3, r2
 800c454:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c456:	2300      	movs	r3, #0
 800c458:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c45a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c45e:	4618      	mov	r0, r3
 800c460:	371c      	adds	r7, #28
 800c462:	46bd      	mov	sp, r7
 800c464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c468:	4770      	bx	lr
	...

0800c46c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c46c:	b480      	push	{r7}
 800c46e:	b083      	sub	sp, #12
 800c470:	af00      	add	r7, sp, #0
 800c472:	4603      	mov	r3, r0
 800c474:	6039      	str	r1, [r7, #0]
 800c476:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	2212      	movs	r2, #18
 800c47c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c47e:	4b03      	ldr	r3, [pc, #12]	; (800c48c <USBD_FS_DeviceDescriptor+0x20>)
}
 800c480:	4618      	mov	r0, r3
 800c482:	370c      	adds	r7, #12
 800c484:	46bd      	mov	sp, r7
 800c486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48a:	4770      	bx	lr
 800c48c:	200000d8 	.word	0x200000d8

0800c490 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c490:	b480      	push	{r7}
 800c492:	b083      	sub	sp, #12
 800c494:	af00      	add	r7, sp, #0
 800c496:	4603      	mov	r3, r0
 800c498:	6039      	str	r1, [r7, #0]
 800c49a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	2204      	movs	r2, #4
 800c4a0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c4a2:	4b03      	ldr	r3, [pc, #12]	; (800c4b0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	370c      	adds	r7, #12
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ae:	4770      	bx	lr
 800c4b0:	200000ec 	.word	0x200000ec

0800c4b4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b082      	sub	sp, #8
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	6039      	str	r1, [r7, #0]
 800c4be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c4c0:	79fb      	ldrb	r3, [r7, #7]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d105      	bne.n	800c4d2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c4c6:	683a      	ldr	r2, [r7, #0]
 800c4c8:	4907      	ldr	r1, [pc, #28]	; (800c4e8 <USBD_FS_ProductStrDescriptor+0x34>)
 800c4ca:	4808      	ldr	r0, [pc, #32]	; (800c4ec <USBD_FS_ProductStrDescriptor+0x38>)
 800c4cc:	f7ff fdf8 	bl	800c0c0 <USBD_GetString>
 800c4d0:	e004      	b.n	800c4dc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c4d2:	683a      	ldr	r2, [r7, #0]
 800c4d4:	4904      	ldr	r1, [pc, #16]	; (800c4e8 <USBD_FS_ProductStrDescriptor+0x34>)
 800c4d6:	4805      	ldr	r0, [pc, #20]	; (800c4ec <USBD_FS_ProductStrDescriptor+0x38>)
 800c4d8:	f7ff fdf2 	bl	800c0c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c4dc:	4b02      	ldr	r3, [pc, #8]	; (800c4e8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3708      	adds	r7, #8
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}
 800c4e6:	bf00      	nop
 800c4e8:	200018a4 	.word	0x200018a4
 800c4ec:	08010098 	.word	0x08010098

0800c4f0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b082      	sub	sp, #8
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	6039      	str	r1, [r7, #0]
 800c4fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c4fc:	683a      	ldr	r2, [r7, #0]
 800c4fe:	4904      	ldr	r1, [pc, #16]	; (800c510 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c500:	4804      	ldr	r0, [pc, #16]	; (800c514 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c502:	f7ff fddd 	bl	800c0c0 <USBD_GetString>
  return USBD_StrDesc;
 800c506:	4b02      	ldr	r3, [pc, #8]	; (800c510 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3708      	adds	r7, #8
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}
 800c510:	200018a4 	.word	0x200018a4
 800c514:	080100b0 	.word	0x080100b0

0800c518 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b082      	sub	sp, #8
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	4603      	mov	r3, r0
 800c520:	6039      	str	r1, [r7, #0]
 800c522:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	221a      	movs	r2, #26
 800c528:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c52a:	f000 f843 	bl	800c5b4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c52e:	4b02      	ldr	r3, [pc, #8]	; (800c538 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c530:	4618      	mov	r0, r3
 800c532:	3708      	adds	r7, #8
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}
 800c538:	200000f0 	.word	0x200000f0

0800c53c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b082      	sub	sp, #8
 800c540:	af00      	add	r7, sp, #0
 800c542:	4603      	mov	r3, r0
 800c544:	6039      	str	r1, [r7, #0]
 800c546:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c548:	79fb      	ldrb	r3, [r7, #7]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d105      	bne.n	800c55a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c54e:	683a      	ldr	r2, [r7, #0]
 800c550:	4907      	ldr	r1, [pc, #28]	; (800c570 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c552:	4808      	ldr	r0, [pc, #32]	; (800c574 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c554:	f7ff fdb4 	bl	800c0c0 <USBD_GetString>
 800c558:	e004      	b.n	800c564 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c55a:	683a      	ldr	r2, [r7, #0]
 800c55c:	4904      	ldr	r1, [pc, #16]	; (800c570 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c55e:	4805      	ldr	r0, [pc, #20]	; (800c574 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c560:	f7ff fdae 	bl	800c0c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c564:	4b02      	ldr	r3, [pc, #8]	; (800c570 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c566:	4618      	mov	r0, r3
 800c568:	3708      	adds	r7, #8
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
 800c56e:	bf00      	nop
 800c570:	200018a4 	.word	0x200018a4
 800c574:	080100c4 	.word	0x080100c4

0800c578 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	4603      	mov	r3, r0
 800c580:	6039      	str	r1, [r7, #0]
 800c582:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c584:	79fb      	ldrb	r3, [r7, #7]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d105      	bne.n	800c596 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c58a:	683a      	ldr	r2, [r7, #0]
 800c58c:	4907      	ldr	r1, [pc, #28]	; (800c5ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c58e:	4808      	ldr	r0, [pc, #32]	; (800c5b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c590:	f7ff fd96 	bl	800c0c0 <USBD_GetString>
 800c594:	e004      	b.n	800c5a0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c596:	683a      	ldr	r2, [r7, #0]
 800c598:	4904      	ldr	r1, [pc, #16]	; (800c5ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c59a:	4805      	ldr	r0, [pc, #20]	; (800c5b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c59c:	f7ff fd90 	bl	800c0c0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c5a0:	4b02      	ldr	r3, [pc, #8]	; (800c5ac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	3708      	adds	r7, #8
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	bd80      	pop	{r7, pc}
 800c5aa:	bf00      	nop
 800c5ac:	200018a4 	.word	0x200018a4
 800c5b0:	080100d0 	.word	0x080100d0

0800c5b4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b084      	sub	sp, #16
 800c5b8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c5ba:	4b0f      	ldr	r3, [pc, #60]	; (800c5f8 <Get_SerialNum+0x44>)
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c5c0:	4b0e      	ldr	r3, [pc, #56]	; (800c5fc <Get_SerialNum+0x48>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c5c6:	4b0e      	ldr	r3, [pc, #56]	; (800c600 <Get_SerialNum+0x4c>)
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c5cc:	68fa      	ldr	r2, [r7, #12]
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	4413      	add	r3, r2
 800c5d2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d009      	beq.n	800c5ee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c5da:	2208      	movs	r2, #8
 800c5dc:	4909      	ldr	r1, [pc, #36]	; (800c604 <Get_SerialNum+0x50>)
 800c5de:	68f8      	ldr	r0, [r7, #12]
 800c5e0:	f000 f814 	bl	800c60c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c5e4:	2204      	movs	r2, #4
 800c5e6:	4908      	ldr	r1, [pc, #32]	; (800c608 <Get_SerialNum+0x54>)
 800c5e8:	68b8      	ldr	r0, [r7, #8]
 800c5ea:	f000 f80f 	bl	800c60c <IntToUnicode>
  }
}
 800c5ee:	bf00      	nop
 800c5f0:	3710      	adds	r7, #16
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	1fff7a10 	.word	0x1fff7a10
 800c5fc:	1fff7a14 	.word	0x1fff7a14
 800c600:	1fff7a18 	.word	0x1fff7a18
 800c604:	200000f2 	.word	0x200000f2
 800c608:	20000102 	.word	0x20000102

0800c60c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c60c:	b480      	push	{r7}
 800c60e:	b087      	sub	sp, #28
 800c610:	af00      	add	r7, sp, #0
 800c612:	60f8      	str	r0, [r7, #12]
 800c614:	60b9      	str	r1, [r7, #8]
 800c616:	4613      	mov	r3, r2
 800c618:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c61a:	2300      	movs	r3, #0
 800c61c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c61e:	2300      	movs	r3, #0
 800c620:	75fb      	strb	r3, [r7, #23]
 800c622:	e027      	b.n	800c674 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	0f1b      	lsrs	r3, r3, #28
 800c628:	2b09      	cmp	r3, #9
 800c62a:	d80b      	bhi.n	800c644 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	0f1b      	lsrs	r3, r3, #28
 800c630:	b2da      	uxtb	r2, r3
 800c632:	7dfb      	ldrb	r3, [r7, #23]
 800c634:	005b      	lsls	r3, r3, #1
 800c636:	4619      	mov	r1, r3
 800c638:	68bb      	ldr	r3, [r7, #8]
 800c63a:	440b      	add	r3, r1
 800c63c:	3230      	adds	r2, #48	; 0x30
 800c63e:	b2d2      	uxtb	r2, r2
 800c640:	701a      	strb	r2, [r3, #0]
 800c642:	e00a      	b.n	800c65a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	0f1b      	lsrs	r3, r3, #28
 800c648:	b2da      	uxtb	r2, r3
 800c64a:	7dfb      	ldrb	r3, [r7, #23]
 800c64c:	005b      	lsls	r3, r3, #1
 800c64e:	4619      	mov	r1, r3
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	440b      	add	r3, r1
 800c654:	3237      	adds	r2, #55	; 0x37
 800c656:	b2d2      	uxtb	r2, r2
 800c658:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	011b      	lsls	r3, r3, #4
 800c65e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c660:	7dfb      	ldrb	r3, [r7, #23]
 800c662:	005b      	lsls	r3, r3, #1
 800c664:	3301      	adds	r3, #1
 800c666:	68ba      	ldr	r2, [r7, #8]
 800c668:	4413      	add	r3, r2
 800c66a:	2200      	movs	r2, #0
 800c66c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c66e:	7dfb      	ldrb	r3, [r7, #23]
 800c670:	3301      	adds	r3, #1
 800c672:	75fb      	strb	r3, [r7, #23]
 800c674:	7dfa      	ldrb	r2, [r7, #23]
 800c676:	79fb      	ldrb	r3, [r7, #7]
 800c678:	429a      	cmp	r2, r3
 800c67a:	d3d3      	bcc.n	800c624 <IntToUnicode+0x18>
  }
}
 800c67c:	bf00      	nop
 800c67e:	bf00      	nop
 800c680:	371c      	adds	r7, #28
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr
	...

0800c68c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b08a      	sub	sp, #40	; 0x28
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c694:	f107 0314 	add.w	r3, r7, #20
 800c698:	2200      	movs	r2, #0
 800c69a:	601a      	str	r2, [r3, #0]
 800c69c:	605a      	str	r2, [r3, #4]
 800c69e:	609a      	str	r2, [r3, #8]
 800c6a0:	60da      	str	r2, [r3, #12]
 800c6a2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6ac:	d13a      	bne.n	800c724 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	613b      	str	r3, [r7, #16]
 800c6b2:	4b1e      	ldr	r3, [pc, #120]	; (800c72c <HAL_PCD_MspInit+0xa0>)
 800c6b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6b6:	4a1d      	ldr	r2, [pc, #116]	; (800c72c <HAL_PCD_MspInit+0xa0>)
 800c6b8:	f043 0301 	orr.w	r3, r3, #1
 800c6bc:	6313      	str	r3, [r2, #48]	; 0x30
 800c6be:	4b1b      	ldr	r3, [pc, #108]	; (800c72c <HAL_PCD_MspInit+0xa0>)
 800c6c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6c2:	f003 0301 	and.w	r3, r3, #1
 800c6c6:	613b      	str	r3, [r7, #16]
 800c6c8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c6ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c6ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c6d0:	2302      	movs	r3, #2
 800c6d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c6d8:	2303      	movs	r3, #3
 800c6da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c6dc:	230a      	movs	r3, #10
 800c6de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c6e0:	f107 0314 	add.w	r3, r7, #20
 800c6e4:	4619      	mov	r1, r3
 800c6e6:	4812      	ldr	r0, [pc, #72]	; (800c730 <HAL_PCD_MspInit+0xa4>)
 800c6e8:	f7f6 ff32 	bl	8003550 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c6ec:	4b0f      	ldr	r3, [pc, #60]	; (800c72c <HAL_PCD_MspInit+0xa0>)
 800c6ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6f0:	4a0e      	ldr	r2, [pc, #56]	; (800c72c <HAL_PCD_MspInit+0xa0>)
 800c6f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6f6:	6353      	str	r3, [r2, #52]	; 0x34
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	60fb      	str	r3, [r7, #12]
 800c6fc:	4b0b      	ldr	r3, [pc, #44]	; (800c72c <HAL_PCD_MspInit+0xa0>)
 800c6fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c700:	4a0a      	ldr	r2, [pc, #40]	; (800c72c <HAL_PCD_MspInit+0xa0>)
 800c702:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c706:	6453      	str	r3, [r2, #68]	; 0x44
 800c708:	4b08      	ldr	r3, [pc, #32]	; (800c72c <HAL_PCD_MspInit+0xa0>)
 800c70a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c70c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c710:	60fb      	str	r3, [r7, #12]
 800c712:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c714:	2200      	movs	r2, #0
 800c716:	2100      	movs	r1, #0
 800c718:	2043      	movs	r0, #67	; 0x43
 800c71a:	f7f6 fb36 	bl	8002d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c71e:	2043      	movs	r0, #67	; 0x43
 800c720:	f7f6 fb4f 	bl	8002dc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c724:	bf00      	nop
 800c726:	3728      	adds	r7, #40	; 0x28
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}
 800c72c:	40023800 	.word	0x40023800
 800c730:	40020000 	.word	0x40020000

0800c734 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800c748:	4619      	mov	r1, r3
 800c74a:	4610      	mov	r0, r2
 800c74c:	f7fe fb59 	bl	800ae02 <USBD_LL_SetupStage>
}
 800c750:	bf00      	nop
 800c752:	3708      	adds	r7, #8
 800c754:	46bd      	mov	sp, r7
 800c756:	bd80      	pop	{r7, pc}

0800c758 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b082      	sub	sp, #8
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	460b      	mov	r3, r1
 800c762:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800c76a:	78fa      	ldrb	r2, [r7, #3]
 800c76c:	6879      	ldr	r1, [r7, #4]
 800c76e:	4613      	mov	r3, r2
 800c770:	00db      	lsls	r3, r3, #3
 800c772:	4413      	add	r3, r2
 800c774:	009b      	lsls	r3, r3, #2
 800c776:	440b      	add	r3, r1
 800c778:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800c77c:	681a      	ldr	r2, [r3, #0]
 800c77e:	78fb      	ldrb	r3, [r7, #3]
 800c780:	4619      	mov	r1, r3
 800c782:	f7fe fb93 	bl	800aeac <USBD_LL_DataOutStage>
}
 800c786:	bf00      	nop
 800c788:	3708      	adds	r7, #8
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}

0800c78e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c78e:	b580      	push	{r7, lr}
 800c790:	b082      	sub	sp, #8
 800c792:	af00      	add	r7, sp, #0
 800c794:	6078      	str	r0, [r7, #4]
 800c796:	460b      	mov	r3, r1
 800c798:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800c7a0:	78fa      	ldrb	r2, [r7, #3]
 800c7a2:	6879      	ldr	r1, [r7, #4]
 800c7a4:	4613      	mov	r3, r2
 800c7a6:	00db      	lsls	r3, r3, #3
 800c7a8:	4413      	add	r3, r2
 800c7aa:	009b      	lsls	r3, r3, #2
 800c7ac:	440b      	add	r3, r1
 800c7ae:	334c      	adds	r3, #76	; 0x4c
 800c7b0:	681a      	ldr	r2, [r3, #0]
 800c7b2:	78fb      	ldrb	r3, [r7, #3]
 800c7b4:	4619      	mov	r1, r3
 800c7b6:	f7fe fc2c 	bl	800b012 <USBD_LL_DataInStage>
}
 800c7ba:	bf00      	nop
 800c7bc:	3708      	adds	r7, #8
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}

0800c7c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7c2:	b580      	push	{r7, lr}
 800c7c4:	b082      	sub	sp, #8
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f7fe fd60 	bl	800b296 <USBD_LL_SOF>
}
 800c7d6:	bf00      	nop
 800c7d8:	3708      	adds	r7, #8
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}

0800c7de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7de:	b580      	push	{r7, lr}
 800c7e0:	b084      	sub	sp, #16
 800c7e2:	af00      	add	r7, sp, #0
 800c7e4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	68db      	ldr	r3, [r3, #12]
 800c7ee:	2b02      	cmp	r3, #2
 800c7f0:	d001      	beq.n	800c7f6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c7f2:	f7f5 fa19 	bl	8001c28 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c7fc:	7bfa      	ldrb	r2, [r7, #15]
 800c7fe:	4611      	mov	r1, r2
 800c800:	4618      	mov	r0, r3
 800c802:	f7fe fd0a 	bl	800b21a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c80c:	4618      	mov	r0, r3
 800c80e:	f7fe fcb2 	bl	800b176 <USBD_LL_Reset>
}
 800c812:	bf00      	nop
 800c814:	3710      	adds	r7, #16
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}
	...

0800c81c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b082      	sub	sp, #8
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c82a:	4618      	mov	r0, r3
 800c82c:	f7fe fd05 	bl	800b23a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	687a      	ldr	r2, [r7, #4]
 800c83c:	6812      	ldr	r2, [r2, #0]
 800c83e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c842:	f043 0301 	orr.w	r3, r3, #1
 800c846:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	6a1b      	ldr	r3, [r3, #32]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d005      	beq.n	800c85c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c850:	4b04      	ldr	r3, [pc, #16]	; (800c864 <HAL_PCD_SuspendCallback+0x48>)
 800c852:	691b      	ldr	r3, [r3, #16]
 800c854:	4a03      	ldr	r2, [pc, #12]	; (800c864 <HAL_PCD_SuspendCallback+0x48>)
 800c856:	f043 0306 	orr.w	r3, r3, #6
 800c85a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c85c:	bf00      	nop
 800c85e:	3708      	adds	r7, #8
 800c860:	46bd      	mov	sp, r7
 800c862:	bd80      	pop	{r7, pc}
 800c864:	e000ed00 	.word	0xe000ed00

0800c868 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b082      	sub	sp, #8
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c876:	4618      	mov	r0, r3
 800c878:	f7fe fcf5 	bl	800b266 <USBD_LL_Resume>
}
 800c87c:	bf00      	nop
 800c87e:	3708      	adds	r7, #8
 800c880:	46bd      	mov	sp, r7
 800c882:	bd80      	pop	{r7, pc}

0800c884 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b082      	sub	sp, #8
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
 800c88c:	460b      	mov	r3, r1
 800c88e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c896:	78fa      	ldrb	r2, [r7, #3]
 800c898:	4611      	mov	r1, r2
 800c89a:	4618      	mov	r0, r3
 800c89c:	f7fe fd4d 	bl	800b33a <USBD_LL_IsoOUTIncomplete>
}
 800c8a0:	bf00      	nop
 800c8a2:	3708      	adds	r7, #8
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b082      	sub	sp, #8
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c8ba:	78fa      	ldrb	r2, [r7, #3]
 800c8bc:	4611      	mov	r1, r2
 800c8be:	4618      	mov	r0, r3
 800c8c0:	f7fe fd09 	bl	800b2d6 <USBD_LL_IsoINIncomplete>
}
 800c8c4:	bf00      	nop
 800c8c6:	3708      	adds	r7, #8
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}

0800c8cc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b082      	sub	sp, #8
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c8da:	4618      	mov	r0, r3
 800c8dc:	f7fe fd5f 	bl	800b39e <USBD_LL_DevConnected>
}
 800c8e0:	bf00      	nop
 800c8e2:	3708      	adds	r7, #8
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	bd80      	pop	{r7, pc}

0800c8e8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b082      	sub	sp, #8
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f7fe fd5c 	bl	800b3b4 <USBD_LL_DevDisconnected>
}
 800c8fc:	bf00      	nop
 800c8fe:	3708      	adds	r7, #8
 800c900:	46bd      	mov	sp, r7
 800c902:	bd80      	pop	{r7, pc}

0800c904 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b082      	sub	sp, #8
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	781b      	ldrb	r3, [r3, #0]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d13c      	bne.n	800c98e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c914:	4a20      	ldr	r2, [pc, #128]	; (800c998 <USBD_LL_Init+0x94>)
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	4a1e      	ldr	r2, [pc, #120]	; (800c998 <USBD_LL_Init+0x94>)
 800c920:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c924:	4b1c      	ldr	r3, [pc, #112]	; (800c998 <USBD_LL_Init+0x94>)
 800c926:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c92a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c92c:	4b1a      	ldr	r3, [pc, #104]	; (800c998 <USBD_LL_Init+0x94>)
 800c92e:	2204      	movs	r2, #4
 800c930:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c932:	4b19      	ldr	r3, [pc, #100]	; (800c998 <USBD_LL_Init+0x94>)
 800c934:	2202      	movs	r2, #2
 800c936:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c938:	4b17      	ldr	r3, [pc, #92]	; (800c998 <USBD_LL_Init+0x94>)
 800c93a:	2200      	movs	r2, #0
 800c93c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c93e:	4b16      	ldr	r3, [pc, #88]	; (800c998 <USBD_LL_Init+0x94>)
 800c940:	2202      	movs	r2, #2
 800c942:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c944:	4b14      	ldr	r3, [pc, #80]	; (800c998 <USBD_LL_Init+0x94>)
 800c946:	2200      	movs	r2, #0
 800c948:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c94a:	4b13      	ldr	r3, [pc, #76]	; (800c998 <USBD_LL_Init+0x94>)
 800c94c:	2200      	movs	r2, #0
 800c94e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c950:	4b11      	ldr	r3, [pc, #68]	; (800c998 <USBD_LL_Init+0x94>)
 800c952:	2200      	movs	r2, #0
 800c954:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c956:	4b10      	ldr	r3, [pc, #64]	; (800c998 <USBD_LL_Init+0x94>)
 800c958:	2200      	movs	r2, #0
 800c95a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c95c:	4b0e      	ldr	r3, [pc, #56]	; (800c998 <USBD_LL_Init+0x94>)
 800c95e:	2200      	movs	r2, #0
 800c960:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c962:	480d      	ldr	r0, [pc, #52]	; (800c998 <USBD_LL_Init+0x94>)
 800c964:	f7f9 fede 	bl	8006724 <HAL_PCD_Init>
 800c968:	4603      	mov	r3, r0
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d001      	beq.n	800c972 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c96e:	f7f5 f95b 	bl	8001c28 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c972:	2180      	movs	r1, #128	; 0x80
 800c974:	4808      	ldr	r0, [pc, #32]	; (800c998 <USBD_LL_Init+0x94>)
 800c976:	f7fb f936 	bl	8007be6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c97a:	2240      	movs	r2, #64	; 0x40
 800c97c:	2100      	movs	r1, #0
 800c97e:	4806      	ldr	r0, [pc, #24]	; (800c998 <USBD_LL_Init+0x94>)
 800c980:	f7fb f8ea 	bl	8007b58 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c984:	2280      	movs	r2, #128	; 0x80
 800c986:	2101      	movs	r1, #1
 800c988:	4803      	ldr	r0, [pc, #12]	; (800c998 <USBD_LL_Init+0x94>)
 800c98a:	f7fb f8e5 	bl	8007b58 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c98e:	2300      	movs	r3, #0
}
 800c990:	4618      	mov	r0, r3
 800c992:	3708      	adds	r7, #8
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}
 800c998:	20001aa4 	.word	0x20001aa4

0800c99c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b084      	sub	sp, #16
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	f7f9 ffd3 	bl	800695e <HAL_PCD_Start>
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9bc:	7bfb      	ldrb	r3, [r7, #15]
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f000 f942 	bl	800cc48 <USBD_Get_USB_Status>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c9c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	3710      	adds	r7, #16
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}

0800c9d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c9d2:	b580      	push	{r7, lr}
 800c9d4:	b084      	sub	sp, #16
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
 800c9da:	4608      	mov	r0, r1
 800c9dc:	4611      	mov	r1, r2
 800c9de:	461a      	mov	r2, r3
 800c9e0:	4603      	mov	r3, r0
 800c9e2:	70fb      	strb	r3, [r7, #3]
 800c9e4:	460b      	mov	r3, r1
 800c9e6:	70bb      	strb	r3, [r7, #2]
 800c9e8:	4613      	mov	r3, r2
 800c9ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800c9fa:	78bb      	ldrb	r3, [r7, #2]
 800c9fc:	883a      	ldrh	r2, [r7, #0]
 800c9fe:	78f9      	ldrb	r1, [r7, #3]
 800ca00:	f7fa fca4 	bl	800734c <HAL_PCD_EP_Open>
 800ca04:	4603      	mov	r3, r0
 800ca06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca08:	7bfb      	ldrb	r3, [r7, #15]
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f000 f91c 	bl	800cc48 <USBD_Get_USB_Status>
 800ca10:	4603      	mov	r3, r0
 800ca12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca14:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3710      	adds	r7, #16
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}

0800ca1e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca1e:	b580      	push	{r7, lr}
 800ca20:	b084      	sub	sp, #16
 800ca22:	af00      	add	r7, sp, #0
 800ca24:	6078      	str	r0, [r7, #4]
 800ca26:	460b      	mov	r3, r1
 800ca28:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ca38:	78fa      	ldrb	r2, [r7, #3]
 800ca3a:	4611      	mov	r1, r2
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f7fa fced 	bl	800741c <HAL_PCD_EP_Close>
 800ca42:	4603      	mov	r3, r0
 800ca44:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca46:	7bfb      	ldrb	r3, [r7, #15]
 800ca48:	4618      	mov	r0, r3
 800ca4a:	f000 f8fd 	bl	800cc48 <USBD_Get_USB_Status>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca52:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	3710      	adds	r7, #16
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}

0800ca5c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b084      	sub	sp, #16
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
 800ca64:	460b      	mov	r3, r1
 800ca66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca68:	2300      	movs	r3, #0
 800ca6a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ca76:	78fa      	ldrb	r2, [r7, #3]
 800ca78:	4611      	mov	r1, r2
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	f7fa fdc5 	bl	800760a <HAL_PCD_EP_SetStall>
 800ca80:	4603      	mov	r3, r0
 800ca82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca84:	7bfb      	ldrb	r3, [r7, #15]
 800ca86:	4618      	mov	r0, r3
 800ca88:	f000 f8de 	bl	800cc48 <USBD_Get_USB_Status>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca90:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3710      	adds	r7, #16
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}

0800ca9a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca9a:	b580      	push	{r7, lr}
 800ca9c:	b084      	sub	sp, #16
 800ca9e:	af00      	add	r7, sp, #0
 800caa0:	6078      	str	r0, [r7, #4]
 800caa2:	460b      	mov	r3, r1
 800caa4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800caa6:	2300      	movs	r3, #0
 800caa8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800caaa:	2300      	movs	r3, #0
 800caac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cab4:	78fa      	ldrb	r2, [r7, #3]
 800cab6:	4611      	mov	r1, r2
 800cab8:	4618      	mov	r0, r3
 800caba:	f7fa fe0a 	bl	80076d2 <HAL_PCD_EP_ClrStall>
 800cabe:	4603      	mov	r3, r0
 800cac0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cac2:	7bfb      	ldrb	r3, [r7, #15]
 800cac4:	4618      	mov	r0, r3
 800cac6:	f000 f8bf 	bl	800cc48 <USBD_Get_USB_Status>
 800caca:	4603      	mov	r3, r0
 800cacc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cace:	7bbb      	ldrb	r3, [r7, #14]
}
 800cad0:	4618      	mov	r0, r3
 800cad2:	3710      	adds	r7, #16
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cad8:	b480      	push	{r7}
 800cada:	b085      	sub	sp, #20
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
 800cae0:	460b      	mov	r3, r1
 800cae2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800caea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800caec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	da0b      	bge.n	800cb0c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800caf4:	78fb      	ldrb	r3, [r7, #3]
 800caf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cafa:	68f9      	ldr	r1, [r7, #12]
 800cafc:	4613      	mov	r3, r2
 800cafe:	00db      	lsls	r3, r3, #3
 800cb00:	4413      	add	r3, r2
 800cb02:	009b      	lsls	r3, r3, #2
 800cb04:	440b      	add	r3, r1
 800cb06:	333e      	adds	r3, #62	; 0x3e
 800cb08:	781b      	ldrb	r3, [r3, #0]
 800cb0a:	e00b      	b.n	800cb24 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cb0c:	78fb      	ldrb	r3, [r7, #3]
 800cb0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cb12:	68f9      	ldr	r1, [r7, #12]
 800cb14:	4613      	mov	r3, r2
 800cb16:	00db      	lsls	r3, r3, #3
 800cb18:	4413      	add	r3, r2
 800cb1a:	009b      	lsls	r3, r3, #2
 800cb1c:	440b      	add	r3, r1
 800cb1e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800cb22:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cb24:	4618      	mov	r0, r3
 800cb26:	3714      	adds	r7, #20
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2e:	4770      	bx	lr

0800cb30 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b084      	sub	sp, #16
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
 800cb38:	460b      	mov	r3, r1
 800cb3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb40:	2300      	movs	r3, #0
 800cb42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cb4a:	78fa      	ldrb	r2, [r7, #3]
 800cb4c:	4611      	mov	r1, r2
 800cb4e:	4618      	mov	r0, r3
 800cb50:	f7fa fbd7 	bl	8007302 <HAL_PCD_SetAddress>
 800cb54:	4603      	mov	r3, r0
 800cb56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb58:	7bfb      	ldrb	r3, [r7, #15]
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	f000 f874 	bl	800cc48 <USBD_Get_USB_Status>
 800cb60:	4603      	mov	r3, r0
 800cb62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb64:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3710      	adds	r7, #16
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}

0800cb6e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cb6e:	b580      	push	{r7, lr}
 800cb70:	b086      	sub	sp, #24
 800cb72:	af00      	add	r7, sp, #0
 800cb74:	60f8      	str	r0, [r7, #12]
 800cb76:	607a      	str	r2, [r7, #4]
 800cb78:	603b      	str	r3, [r7, #0]
 800cb7a:	460b      	mov	r3, r1
 800cb7c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb7e:	2300      	movs	r3, #0
 800cb80:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb82:	2300      	movs	r3, #0
 800cb84:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cb8c:	7af9      	ldrb	r1, [r7, #11]
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	687a      	ldr	r2, [r7, #4]
 800cb92:	f7fa fcf0 	bl	8007576 <HAL_PCD_EP_Transmit>
 800cb96:	4603      	mov	r3, r0
 800cb98:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb9a:	7dfb      	ldrb	r3, [r7, #23]
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	f000 f853 	bl	800cc48 <USBD_Get_USB_Status>
 800cba2:	4603      	mov	r3, r0
 800cba4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cba6:	7dbb      	ldrb	r3, [r7, #22]
}
 800cba8:	4618      	mov	r0, r3
 800cbaa:	3718      	adds	r7, #24
 800cbac:	46bd      	mov	sp, r7
 800cbae:	bd80      	pop	{r7, pc}

0800cbb0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b086      	sub	sp, #24
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	60f8      	str	r0, [r7, #12]
 800cbb8:	607a      	str	r2, [r7, #4]
 800cbba:	603b      	str	r3, [r7, #0]
 800cbbc:	460b      	mov	r3, r1
 800cbbe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800cbce:	7af9      	ldrb	r1, [r7, #11]
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	687a      	ldr	r2, [r7, #4]
 800cbd4:	f7fa fc6c 	bl	80074b0 <HAL_PCD_EP_Receive>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cbdc:	7dfb      	ldrb	r3, [r7, #23]
 800cbde:	4618      	mov	r0, r3
 800cbe0:	f000 f832 	bl	800cc48 <USBD_Get_USB_Status>
 800cbe4:	4603      	mov	r3, r0
 800cbe6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cbe8:	7dbb      	ldrb	r3, [r7, #22]
}
 800cbea:	4618      	mov	r0, r3
 800cbec:	3718      	adds	r7, #24
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bd80      	pop	{r7, pc}

0800cbf2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cbf2:	b580      	push	{r7, lr}
 800cbf4:	b082      	sub	sp, #8
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	6078      	str	r0, [r7, #4]
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cc04:	78fa      	ldrb	r2, [r7, #3]
 800cc06:	4611      	mov	r1, r2
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f7fa fc9c 	bl	8007546 <HAL_PCD_EP_GetRxCount>
 800cc0e:	4603      	mov	r3, r0
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	3708      	adds	r7, #8
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b083      	sub	sp, #12
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cc20:	4b03      	ldr	r3, [pc, #12]	; (800cc30 <USBD_static_malloc+0x18>)
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	370c      	adds	r7, #12
 800cc26:	46bd      	mov	sp, r7
 800cc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2c:	4770      	bx	lr
 800cc2e:	bf00      	nop
 800cc30:	20001fb0 	.word	0x20001fb0

0800cc34 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cc34:	b480      	push	{r7}
 800cc36:	b083      	sub	sp, #12
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]

}
 800cc3c:	bf00      	nop
 800cc3e:	370c      	adds	r7, #12
 800cc40:	46bd      	mov	sp, r7
 800cc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc46:	4770      	bx	lr

0800cc48 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cc48:	b480      	push	{r7}
 800cc4a:	b085      	sub	sp, #20
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	4603      	mov	r3, r0
 800cc50:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc52:	2300      	movs	r3, #0
 800cc54:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cc56:	79fb      	ldrb	r3, [r7, #7]
 800cc58:	2b03      	cmp	r3, #3
 800cc5a:	d817      	bhi.n	800cc8c <USBD_Get_USB_Status+0x44>
 800cc5c:	a201      	add	r2, pc, #4	; (adr r2, 800cc64 <USBD_Get_USB_Status+0x1c>)
 800cc5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc62:	bf00      	nop
 800cc64:	0800cc75 	.word	0x0800cc75
 800cc68:	0800cc7b 	.word	0x0800cc7b
 800cc6c:	0800cc81 	.word	0x0800cc81
 800cc70:	0800cc87 	.word	0x0800cc87
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cc74:	2300      	movs	r3, #0
 800cc76:	73fb      	strb	r3, [r7, #15]
    break;
 800cc78:	e00b      	b.n	800cc92 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cc7a:	2303      	movs	r3, #3
 800cc7c:	73fb      	strb	r3, [r7, #15]
    break;
 800cc7e:	e008      	b.n	800cc92 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cc80:	2301      	movs	r3, #1
 800cc82:	73fb      	strb	r3, [r7, #15]
    break;
 800cc84:	e005      	b.n	800cc92 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cc86:	2303      	movs	r3, #3
 800cc88:	73fb      	strb	r3, [r7, #15]
    break;
 800cc8a:	e002      	b.n	800cc92 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cc8c:	2303      	movs	r3, #3
 800cc8e:	73fb      	strb	r3, [r7, #15]
    break;
 800cc90:	bf00      	nop
  }
  return usb_status;
 800cc92:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3714      	adds	r7, #20
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9e:	4770      	bx	lr

0800cca0 <__errno>:
 800cca0:	4b01      	ldr	r3, [pc, #4]	; (800cca8 <__errno+0x8>)
 800cca2:	6818      	ldr	r0, [r3, #0]
 800cca4:	4770      	bx	lr
 800cca6:	bf00      	nop
 800cca8:	2000010c 	.word	0x2000010c

0800ccac <__libc_init_array>:
 800ccac:	b570      	push	{r4, r5, r6, lr}
 800ccae:	4d0d      	ldr	r5, [pc, #52]	; (800cce4 <__libc_init_array+0x38>)
 800ccb0:	4c0d      	ldr	r4, [pc, #52]	; (800cce8 <__libc_init_array+0x3c>)
 800ccb2:	1b64      	subs	r4, r4, r5
 800ccb4:	10a4      	asrs	r4, r4, #2
 800ccb6:	2600      	movs	r6, #0
 800ccb8:	42a6      	cmp	r6, r4
 800ccba:	d109      	bne.n	800ccd0 <__libc_init_array+0x24>
 800ccbc:	4d0b      	ldr	r5, [pc, #44]	; (800ccec <__libc_init_array+0x40>)
 800ccbe:	4c0c      	ldr	r4, [pc, #48]	; (800ccf0 <__libc_init_array+0x44>)
 800ccc0:	f003 f97c 	bl	800ffbc <_init>
 800ccc4:	1b64      	subs	r4, r4, r5
 800ccc6:	10a4      	asrs	r4, r4, #2
 800ccc8:	2600      	movs	r6, #0
 800ccca:	42a6      	cmp	r6, r4
 800cccc:	d105      	bne.n	800ccda <__libc_init_array+0x2e>
 800ccce:	bd70      	pop	{r4, r5, r6, pc}
 800ccd0:	f855 3b04 	ldr.w	r3, [r5], #4
 800ccd4:	4798      	blx	r3
 800ccd6:	3601      	adds	r6, #1
 800ccd8:	e7ee      	b.n	800ccb8 <__libc_init_array+0xc>
 800ccda:	f855 3b04 	ldr.w	r3, [r5], #4
 800ccde:	4798      	blx	r3
 800cce0:	3601      	adds	r6, #1
 800cce2:	e7f2      	b.n	800ccca <__libc_init_array+0x1e>
 800cce4:	08010558 	.word	0x08010558
 800cce8:	08010558 	.word	0x08010558
 800ccec:	08010558 	.word	0x08010558
 800ccf0:	0801055c 	.word	0x0801055c

0800ccf4 <memset>:
 800ccf4:	4402      	add	r2, r0
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	4293      	cmp	r3, r2
 800ccfa:	d100      	bne.n	800ccfe <memset+0xa>
 800ccfc:	4770      	bx	lr
 800ccfe:	f803 1b01 	strb.w	r1, [r3], #1
 800cd02:	e7f9      	b.n	800ccf8 <memset+0x4>

0800cd04 <__cvt>:
 800cd04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd08:	ec55 4b10 	vmov	r4, r5, d0
 800cd0c:	2d00      	cmp	r5, #0
 800cd0e:	460e      	mov	r6, r1
 800cd10:	4619      	mov	r1, r3
 800cd12:	462b      	mov	r3, r5
 800cd14:	bfbb      	ittet	lt
 800cd16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cd1a:	461d      	movlt	r5, r3
 800cd1c:	2300      	movge	r3, #0
 800cd1e:	232d      	movlt	r3, #45	; 0x2d
 800cd20:	700b      	strb	r3, [r1, #0]
 800cd22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cd28:	4691      	mov	r9, r2
 800cd2a:	f023 0820 	bic.w	r8, r3, #32
 800cd2e:	bfbc      	itt	lt
 800cd30:	4622      	movlt	r2, r4
 800cd32:	4614      	movlt	r4, r2
 800cd34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cd38:	d005      	beq.n	800cd46 <__cvt+0x42>
 800cd3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cd3e:	d100      	bne.n	800cd42 <__cvt+0x3e>
 800cd40:	3601      	adds	r6, #1
 800cd42:	2102      	movs	r1, #2
 800cd44:	e000      	b.n	800cd48 <__cvt+0x44>
 800cd46:	2103      	movs	r1, #3
 800cd48:	ab03      	add	r3, sp, #12
 800cd4a:	9301      	str	r3, [sp, #4]
 800cd4c:	ab02      	add	r3, sp, #8
 800cd4e:	9300      	str	r3, [sp, #0]
 800cd50:	ec45 4b10 	vmov	d0, r4, r5
 800cd54:	4653      	mov	r3, sl
 800cd56:	4632      	mov	r2, r6
 800cd58:	f000 fcea 	bl	800d730 <_dtoa_r>
 800cd5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cd60:	4607      	mov	r7, r0
 800cd62:	d102      	bne.n	800cd6a <__cvt+0x66>
 800cd64:	f019 0f01 	tst.w	r9, #1
 800cd68:	d022      	beq.n	800cdb0 <__cvt+0xac>
 800cd6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cd6e:	eb07 0906 	add.w	r9, r7, r6
 800cd72:	d110      	bne.n	800cd96 <__cvt+0x92>
 800cd74:	783b      	ldrb	r3, [r7, #0]
 800cd76:	2b30      	cmp	r3, #48	; 0x30
 800cd78:	d10a      	bne.n	800cd90 <__cvt+0x8c>
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	4620      	mov	r0, r4
 800cd80:	4629      	mov	r1, r5
 800cd82:	f7f3 fea9 	bl	8000ad8 <__aeabi_dcmpeq>
 800cd86:	b918      	cbnz	r0, 800cd90 <__cvt+0x8c>
 800cd88:	f1c6 0601 	rsb	r6, r6, #1
 800cd8c:	f8ca 6000 	str.w	r6, [sl]
 800cd90:	f8da 3000 	ldr.w	r3, [sl]
 800cd94:	4499      	add	r9, r3
 800cd96:	2200      	movs	r2, #0
 800cd98:	2300      	movs	r3, #0
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	4629      	mov	r1, r5
 800cd9e:	f7f3 fe9b 	bl	8000ad8 <__aeabi_dcmpeq>
 800cda2:	b108      	cbz	r0, 800cda8 <__cvt+0xa4>
 800cda4:	f8cd 900c 	str.w	r9, [sp, #12]
 800cda8:	2230      	movs	r2, #48	; 0x30
 800cdaa:	9b03      	ldr	r3, [sp, #12]
 800cdac:	454b      	cmp	r3, r9
 800cdae:	d307      	bcc.n	800cdc0 <__cvt+0xbc>
 800cdb0:	9b03      	ldr	r3, [sp, #12]
 800cdb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cdb4:	1bdb      	subs	r3, r3, r7
 800cdb6:	4638      	mov	r0, r7
 800cdb8:	6013      	str	r3, [r2, #0]
 800cdba:	b004      	add	sp, #16
 800cdbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdc0:	1c59      	adds	r1, r3, #1
 800cdc2:	9103      	str	r1, [sp, #12]
 800cdc4:	701a      	strb	r2, [r3, #0]
 800cdc6:	e7f0      	b.n	800cdaa <__cvt+0xa6>

0800cdc8 <__exponent>:
 800cdc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdca:	4603      	mov	r3, r0
 800cdcc:	2900      	cmp	r1, #0
 800cdce:	bfb8      	it	lt
 800cdd0:	4249      	neglt	r1, r1
 800cdd2:	f803 2b02 	strb.w	r2, [r3], #2
 800cdd6:	bfb4      	ite	lt
 800cdd8:	222d      	movlt	r2, #45	; 0x2d
 800cdda:	222b      	movge	r2, #43	; 0x2b
 800cddc:	2909      	cmp	r1, #9
 800cdde:	7042      	strb	r2, [r0, #1]
 800cde0:	dd2a      	ble.n	800ce38 <__exponent+0x70>
 800cde2:	f10d 0407 	add.w	r4, sp, #7
 800cde6:	46a4      	mov	ip, r4
 800cde8:	270a      	movs	r7, #10
 800cdea:	46a6      	mov	lr, r4
 800cdec:	460a      	mov	r2, r1
 800cdee:	fb91 f6f7 	sdiv	r6, r1, r7
 800cdf2:	fb07 1516 	mls	r5, r7, r6, r1
 800cdf6:	3530      	adds	r5, #48	; 0x30
 800cdf8:	2a63      	cmp	r2, #99	; 0x63
 800cdfa:	f104 34ff 	add.w	r4, r4, #4294967295
 800cdfe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ce02:	4631      	mov	r1, r6
 800ce04:	dcf1      	bgt.n	800cdea <__exponent+0x22>
 800ce06:	3130      	adds	r1, #48	; 0x30
 800ce08:	f1ae 0502 	sub.w	r5, lr, #2
 800ce0c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ce10:	1c44      	adds	r4, r0, #1
 800ce12:	4629      	mov	r1, r5
 800ce14:	4561      	cmp	r1, ip
 800ce16:	d30a      	bcc.n	800ce2e <__exponent+0x66>
 800ce18:	f10d 0209 	add.w	r2, sp, #9
 800ce1c:	eba2 020e 	sub.w	r2, r2, lr
 800ce20:	4565      	cmp	r5, ip
 800ce22:	bf88      	it	hi
 800ce24:	2200      	movhi	r2, #0
 800ce26:	4413      	add	r3, r2
 800ce28:	1a18      	subs	r0, r3, r0
 800ce2a:	b003      	add	sp, #12
 800ce2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce32:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ce36:	e7ed      	b.n	800ce14 <__exponent+0x4c>
 800ce38:	2330      	movs	r3, #48	; 0x30
 800ce3a:	3130      	adds	r1, #48	; 0x30
 800ce3c:	7083      	strb	r3, [r0, #2]
 800ce3e:	70c1      	strb	r1, [r0, #3]
 800ce40:	1d03      	adds	r3, r0, #4
 800ce42:	e7f1      	b.n	800ce28 <__exponent+0x60>

0800ce44 <_printf_float>:
 800ce44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce48:	ed2d 8b02 	vpush	{d8}
 800ce4c:	b08d      	sub	sp, #52	; 0x34
 800ce4e:	460c      	mov	r4, r1
 800ce50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ce54:	4616      	mov	r6, r2
 800ce56:	461f      	mov	r7, r3
 800ce58:	4605      	mov	r5, r0
 800ce5a:	f001 fa57 	bl	800e30c <_localeconv_r>
 800ce5e:	f8d0 a000 	ldr.w	sl, [r0]
 800ce62:	4650      	mov	r0, sl
 800ce64:	f7f3 f9bc 	bl	80001e0 <strlen>
 800ce68:	2300      	movs	r3, #0
 800ce6a:	930a      	str	r3, [sp, #40]	; 0x28
 800ce6c:	6823      	ldr	r3, [r4, #0]
 800ce6e:	9305      	str	r3, [sp, #20]
 800ce70:	f8d8 3000 	ldr.w	r3, [r8]
 800ce74:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ce78:	3307      	adds	r3, #7
 800ce7a:	f023 0307 	bic.w	r3, r3, #7
 800ce7e:	f103 0208 	add.w	r2, r3, #8
 800ce82:	f8c8 2000 	str.w	r2, [r8]
 800ce86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce8a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ce8e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ce92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ce96:	9307      	str	r3, [sp, #28]
 800ce98:	f8cd 8018 	str.w	r8, [sp, #24]
 800ce9c:	ee08 0a10 	vmov	s16, r0
 800cea0:	4b9f      	ldr	r3, [pc, #636]	; (800d120 <_printf_float+0x2dc>)
 800cea2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cea6:	f04f 32ff 	mov.w	r2, #4294967295
 800ceaa:	f7f3 fe47 	bl	8000b3c <__aeabi_dcmpun>
 800ceae:	bb88      	cbnz	r0, 800cf14 <_printf_float+0xd0>
 800ceb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ceb4:	4b9a      	ldr	r3, [pc, #616]	; (800d120 <_printf_float+0x2dc>)
 800ceb6:	f04f 32ff 	mov.w	r2, #4294967295
 800ceba:	f7f3 fe21 	bl	8000b00 <__aeabi_dcmple>
 800cebe:	bb48      	cbnz	r0, 800cf14 <_printf_float+0xd0>
 800cec0:	2200      	movs	r2, #0
 800cec2:	2300      	movs	r3, #0
 800cec4:	4640      	mov	r0, r8
 800cec6:	4649      	mov	r1, r9
 800cec8:	f7f3 fe10 	bl	8000aec <__aeabi_dcmplt>
 800cecc:	b110      	cbz	r0, 800ced4 <_printf_float+0x90>
 800cece:	232d      	movs	r3, #45	; 0x2d
 800ced0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ced4:	4b93      	ldr	r3, [pc, #588]	; (800d124 <_printf_float+0x2e0>)
 800ced6:	4894      	ldr	r0, [pc, #592]	; (800d128 <_printf_float+0x2e4>)
 800ced8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cedc:	bf94      	ite	ls
 800cede:	4698      	movls	r8, r3
 800cee0:	4680      	movhi	r8, r0
 800cee2:	2303      	movs	r3, #3
 800cee4:	6123      	str	r3, [r4, #16]
 800cee6:	9b05      	ldr	r3, [sp, #20]
 800cee8:	f023 0204 	bic.w	r2, r3, #4
 800ceec:	6022      	str	r2, [r4, #0]
 800ceee:	f04f 0900 	mov.w	r9, #0
 800cef2:	9700      	str	r7, [sp, #0]
 800cef4:	4633      	mov	r3, r6
 800cef6:	aa0b      	add	r2, sp, #44	; 0x2c
 800cef8:	4621      	mov	r1, r4
 800cefa:	4628      	mov	r0, r5
 800cefc:	f000 f9d8 	bl	800d2b0 <_printf_common>
 800cf00:	3001      	adds	r0, #1
 800cf02:	f040 8090 	bne.w	800d026 <_printf_float+0x1e2>
 800cf06:	f04f 30ff 	mov.w	r0, #4294967295
 800cf0a:	b00d      	add	sp, #52	; 0x34
 800cf0c:	ecbd 8b02 	vpop	{d8}
 800cf10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf14:	4642      	mov	r2, r8
 800cf16:	464b      	mov	r3, r9
 800cf18:	4640      	mov	r0, r8
 800cf1a:	4649      	mov	r1, r9
 800cf1c:	f7f3 fe0e 	bl	8000b3c <__aeabi_dcmpun>
 800cf20:	b140      	cbz	r0, 800cf34 <_printf_float+0xf0>
 800cf22:	464b      	mov	r3, r9
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	bfbc      	itt	lt
 800cf28:	232d      	movlt	r3, #45	; 0x2d
 800cf2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cf2e:	487f      	ldr	r0, [pc, #508]	; (800d12c <_printf_float+0x2e8>)
 800cf30:	4b7f      	ldr	r3, [pc, #508]	; (800d130 <_printf_float+0x2ec>)
 800cf32:	e7d1      	b.n	800ced8 <_printf_float+0x94>
 800cf34:	6863      	ldr	r3, [r4, #4]
 800cf36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800cf3a:	9206      	str	r2, [sp, #24]
 800cf3c:	1c5a      	adds	r2, r3, #1
 800cf3e:	d13f      	bne.n	800cfc0 <_printf_float+0x17c>
 800cf40:	2306      	movs	r3, #6
 800cf42:	6063      	str	r3, [r4, #4]
 800cf44:	9b05      	ldr	r3, [sp, #20]
 800cf46:	6861      	ldr	r1, [r4, #4]
 800cf48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	9303      	str	r3, [sp, #12]
 800cf50:	ab0a      	add	r3, sp, #40	; 0x28
 800cf52:	e9cd b301 	strd	fp, r3, [sp, #4]
 800cf56:	ab09      	add	r3, sp, #36	; 0x24
 800cf58:	ec49 8b10 	vmov	d0, r8, r9
 800cf5c:	9300      	str	r3, [sp, #0]
 800cf5e:	6022      	str	r2, [r4, #0]
 800cf60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cf64:	4628      	mov	r0, r5
 800cf66:	f7ff fecd 	bl	800cd04 <__cvt>
 800cf6a:	9b06      	ldr	r3, [sp, #24]
 800cf6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cf6e:	2b47      	cmp	r3, #71	; 0x47
 800cf70:	4680      	mov	r8, r0
 800cf72:	d108      	bne.n	800cf86 <_printf_float+0x142>
 800cf74:	1cc8      	adds	r0, r1, #3
 800cf76:	db02      	blt.n	800cf7e <_printf_float+0x13a>
 800cf78:	6863      	ldr	r3, [r4, #4]
 800cf7a:	4299      	cmp	r1, r3
 800cf7c:	dd41      	ble.n	800d002 <_printf_float+0x1be>
 800cf7e:	f1ab 0b02 	sub.w	fp, fp, #2
 800cf82:	fa5f fb8b 	uxtb.w	fp, fp
 800cf86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cf8a:	d820      	bhi.n	800cfce <_printf_float+0x18a>
 800cf8c:	3901      	subs	r1, #1
 800cf8e:	465a      	mov	r2, fp
 800cf90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cf94:	9109      	str	r1, [sp, #36]	; 0x24
 800cf96:	f7ff ff17 	bl	800cdc8 <__exponent>
 800cf9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf9c:	1813      	adds	r3, r2, r0
 800cf9e:	2a01      	cmp	r2, #1
 800cfa0:	4681      	mov	r9, r0
 800cfa2:	6123      	str	r3, [r4, #16]
 800cfa4:	dc02      	bgt.n	800cfac <_printf_float+0x168>
 800cfa6:	6822      	ldr	r2, [r4, #0]
 800cfa8:	07d2      	lsls	r2, r2, #31
 800cfaa:	d501      	bpl.n	800cfb0 <_printf_float+0x16c>
 800cfac:	3301      	adds	r3, #1
 800cfae:	6123      	str	r3, [r4, #16]
 800cfb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d09c      	beq.n	800cef2 <_printf_float+0xae>
 800cfb8:	232d      	movs	r3, #45	; 0x2d
 800cfba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cfbe:	e798      	b.n	800cef2 <_printf_float+0xae>
 800cfc0:	9a06      	ldr	r2, [sp, #24]
 800cfc2:	2a47      	cmp	r2, #71	; 0x47
 800cfc4:	d1be      	bne.n	800cf44 <_printf_float+0x100>
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d1bc      	bne.n	800cf44 <_printf_float+0x100>
 800cfca:	2301      	movs	r3, #1
 800cfcc:	e7b9      	b.n	800cf42 <_printf_float+0xfe>
 800cfce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800cfd2:	d118      	bne.n	800d006 <_printf_float+0x1c2>
 800cfd4:	2900      	cmp	r1, #0
 800cfd6:	6863      	ldr	r3, [r4, #4]
 800cfd8:	dd0b      	ble.n	800cff2 <_printf_float+0x1ae>
 800cfda:	6121      	str	r1, [r4, #16]
 800cfdc:	b913      	cbnz	r3, 800cfe4 <_printf_float+0x1a0>
 800cfde:	6822      	ldr	r2, [r4, #0]
 800cfe0:	07d0      	lsls	r0, r2, #31
 800cfe2:	d502      	bpl.n	800cfea <_printf_float+0x1a6>
 800cfe4:	3301      	adds	r3, #1
 800cfe6:	440b      	add	r3, r1
 800cfe8:	6123      	str	r3, [r4, #16]
 800cfea:	65a1      	str	r1, [r4, #88]	; 0x58
 800cfec:	f04f 0900 	mov.w	r9, #0
 800cff0:	e7de      	b.n	800cfb0 <_printf_float+0x16c>
 800cff2:	b913      	cbnz	r3, 800cffa <_printf_float+0x1b6>
 800cff4:	6822      	ldr	r2, [r4, #0]
 800cff6:	07d2      	lsls	r2, r2, #31
 800cff8:	d501      	bpl.n	800cffe <_printf_float+0x1ba>
 800cffa:	3302      	adds	r3, #2
 800cffc:	e7f4      	b.n	800cfe8 <_printf_float+0x1a4>
 800cffe:	2301      	movs	r3, #1
 800d000:	e7f2      	b.n	800cfe8 <_printf_float+0x1a4>
 800d002:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d008:	4299      	cmp	r1, r3
 800d00a:	db05      	blt.n	800d018 <_printf_float+0x1d4>
 800d00c:	6823      	ldr	r3, [r4, #0]
 800d00e:	6121      	str	r1, [r4, #16]
 800d010:	07d8      	lsls	r0, r3, #31
 800d012:	d5ea      	bpl.n	800cfea <_printf_float+0x1a6>
 800d014:	1c4b      	adds	r3, r1, #1
 800d016:	e7e7      	b.n	800cfe8 <_printf_float+0x1a4>
 800d018:	2900      	cmp	r1, #0
 800d01a:	bfd4      	ite	le
 800d01c:	f1c1 0202 	rsble	r2, r1, #2
 800d020:	2201      	movgt	r2, #1
 800d022:	4413      	add	r3, r2
 800d024:	e7e0      	b.n	800cfe8 <_printf_float+0x1a4>
 800d026:	6823      	ldr	r3, [r4, #0]
 800d028:	055a      	lsls	r2, r3, #21
 800d02a:	d407      	bmi.n	800d03c <_printf_float+0x1f8>
 800d02c:	6923      	ldr	r3, [r4, #16]
 800d02e:	4642      	mov	r2, r8
 800d030:	4631      	mov	r1, r6
 800d032:	4628      	mov	r0, r5
 800d034:	47b8      	blx	r7
 800d036:	3001      	adds	r0, #1
 800d038:	d12c      	bne.n	800d094 <_printf_float+0x250>
 800d03a:	e764      	b.n	800cf06 <_printf_float+0xc2>
 800d03c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d040:	f240 80e0 	bls.w	800d204 <_printf_float+0x3c0>
 800d044:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d048:	2200      	movs	r2, #0
 800d04a:	2300      	movs	r3, #0
 800d04c:	f7f3 fd44 	bl	8000ad8 <__aeabi_dcmpeq>
 800d050:	2800      	cmp	r0, #0
 800d052:	d034      	beq.n	800d0be <_printf_float+0x27a>
 800d054:	4a37      	ldr	r2, [pc, #220]	; (800d134 <_printf_float+0x2f0>)
 800d056:	2301      	movs	r3, #1
 800d058:	4631      	mov	r1, r6
 800d05a:	4628      	mov	r0, r5
 800d05c:	47b8      	blx	r7
 800d05e:	3001      	adds	r0, #1
 800d060:	f43f af51 	beq.w	800cf06 <_printf_float+0xc2>
 800d064:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d068:	429a      	cmp	r2, r3
 800d06a:	db02      	blt.n	800d072 <_printf_float+0x22e>
 800d06c:	6823      	ldr	r3, [r4, #0]
 800d06e:	07d8      	lsls	r0, r3, #31
 800d070:	d510      	bpl.n	800d094 <_printf_float+0x250>
 800d072:	ee18 3a10 	vmov	r3, s16
 800d076:	4652      	mov	r2, sl
 800d078:	4631      	mov	r1, r6
 800d07a:	4628      	mov	r0, r5
 800d07c:	47b8      	blx	r7
 800d07e:	3001      	adds	r0, #1
 800d080:	f43f af41 	beq.w	800cf06 <_printf_float+0xc2>
 800d084:	f04f 0800 	mov.w	r8, #0
 800d088:	f104 091a 	add.w	r9, r4, #26
 800d08c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d08e:	3b01      	subs	r3, #1
 800d090:	4543      	cmp	r3, r8
 800d092:	dc09      	bgt.n	800d0a8 <_printf_float+0x264>
 800d094:	6823      	ldr	r3, [r4, #0]
 800d096:	079b      	lsls	r3, r3, #30
 800d098:	f100 8105 	bmi.w	800d2a6 <_printf_float+0x462>
 800d09c:	68e0      	ldr	r0, [r4, #12]
 800d09e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0a0:	4298      	cmp	r0, r3
 800d0a2:	bfb8      	it	lt
 800d0a4:	4618      	movlt	r0, r3
 800d0a6:	e730      	b.n	800cf0a <_printf_float+0xc6>
 800d0a8:	2301      	movs	r3, #1
 800d0aa:	464a      	mov	r2, r9
 800d0ac:	4631      	mov	r1, r6
 800d0ae:	4628      	mov	r0, r5
 800d0b0:	47b8      	blx	r7
 800d0b2:	3001      	adds	r0, #1
 800d0b4:	f43f af27 	beq.w	800cf06 <_printf_float+0xc2>
 800d0b8:	f108 0801 	add.w	r8, r8, #1
 800d0bc:	e7e6      	b.n	800d08c <_printf_float+0x248>
 800d0be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	dc39      	bgt.n	800d138 <_printf_float+0x2f4>
 800d0c4:	4a1b      	ldr	r2, [pc, #108]	; (800d134 <_printf_float+0x2f0>)
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	4631      	mov	r1, r6
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	47b8      	blx	r7
 800d0ce:	3001      	adds	r0, #1
 800d0d0:	f43f af19 	beq.w	800cf06 <_printf_float+0xc2>
 800d0d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d0d8:	4313      	orrs	r3, r2
 800d0da:	d102      	bne.n	800d0e2 <_printf_float+0x29e>
 800d0dc:	6823      	ldr	r3, [r4, #0]
 800d0de:	07d9      	lsls	r1, r3, #31
 800d0e0:	d5d8      	bpl.n	800d094 <_printf_float+0x250>
 800d0e2:	ee18 3a10 	vmov	r3, s16
 800d0e6:	4652      	mov	r2, sl
 800d0e8:	4631      	mov	r1, r6
 800d0ea:	4628      	mov	r0, r5
 800d0ec:	47b8      	blx	r7
 800d0ee:	3001      	adds	r0, #1
 800d0f0:	f43f af09 	beq.w	800cf06 <_printf_float+0xc2>
 800d0f4:	f04f 0900 	mov.w	r9, #0
 800d0f8:	f104 0a1a 	add.w	sl, r4, #26
 800d0fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0fe:	425b      	negs	r3, r3
 800d100:	454b      	cmp	r3, r9
 800d102:	dc01      	bgt.n	800d108 <_printf_float+0x2c4>
 800d104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d106:	e792      	b.n	800d02e <_printf_float+0x1ea>
 800d108:	2301      	movs	r3, #1
 800d10a:	4652      	mov	r2, sl
 800d10c:	4631      	mov	r1, r6
 800d10e:	4628      	mov	r0, r5
 800d110:	47b8      	blx	r7
 800d112:	3001      	adds	r0, #1
 800d114:	f43f aef7 	beq.w	800cf06 <_printf_float+0xc2>
 800d118:	f109 0901 	add.w	r9, r9, #1
 800d11c:	e7ee      	b.n	800d0fc <_printf_float+0x2b8>
 800d11e:	bf00      	nop
 800d120:	7fefffff 	.word	0x7fefffff
 800d124:	08010104 	.word	0x08010104
 800d128:	08010108 	.word	0x08010108
 800d12c:	08010110 	.word	0x08010110
 800d130:	0801010c 	.word	0x0801010c
 800d134:	08010114 	.word	0x08010114
 800d138:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d13a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d13c:	429a      	cmp	r2, r3
 800d13e:	bfa8      	it	ge
 800d140:	461a      	movge	r2, r3
 800d142:	2a00      	cmp	r2, #0
 800d144:	4691      	mov	r9, r2
 800d146:	dc37      	bgt.n	800d1b8 <_printf_float+0x374>
 800d148:	f04f 0b00 	mov.w	fp, #0
 800d14c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d150:	f104 021a 	add.w	r2, r4, #26
 800d154:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d156:	9305      	str	r3, [sp, #20]
 800d158:	eba3 0309 	sub.w	r3, r3, r9
 800d15c:	455b      	cmp	r3, fp
 800d15e:	dc33      	bgt.n	800d1c8 <_printf_float+0x384>
 800d160:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d164:	429a      	cmp	r2, r3
 800d166:	db3b      	blt.n	800d1e0 <_printf_float+0x39c>
 800d168:	6823      	ldr	r3, [r4, #0]
 800d16a:	07da      	lsls	r2, r3, #31
 800d16c:	d438      	bmi.n	800d1e0 <_printf_float+0x39c>
 800d16e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d170:	9a05      	ldr	r2, [sp, #20]
 800d172:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d174:	1a9a      	subs	r2, r3, r2
 800d176:	eba3 0901 	sub.w	r9, r3, r1
 800d17a:	4591      	cmp	r9, r2
 800d17c:	bfa8      	it	ge
 800d17e:	4691      	movge	r9, r2
 800d180:	f1b9 0f00 	cmp.w	r9, #0
 800d184:	dc35      	bgt.n	800d1f2 <_printf_float+0x3ae>
 800d186:	f04f 0800 	mov.w	r8, #0
 800d18a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d18e:	f104 0a1a 	add.w	sl, r4, #26
 800d192:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d196:	1a9b      	subs	r3, r3, r2
 800d198:	eba3 0309 	sub.w	r3, r3, r9
 800d19c:	4543      	cmp	r3, r8
 800d19e:	f77f af79 	ble.w	800d094 <_printf_float+0x250>
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	4652      	mov	r2, sl
 800d1a6:	4631      	mov	r1, r6
 800d1a8:	4628      	mov	r0, r5
 800d1aa:	47b8      	blx	r7
 800d1ac:	3001      	adds	r0, #1
 800d1ae:	f43f aeaa 	beq.w	800cf06 <_printf_float+0xc2>
 800d1b2:	f108 0801 	add.w	r8, r8, #1
 800d1b6:	e7ec      	b.n	800d192 <_printf_float+0x34e>
 800d1b8:	4613      	mov	r3, r2
 800d1ba:	4631      	mov	r1, r6
 800d1bc:	4642      	mov	r2, r8
 800d1be:	4628      	mov	r0, r5
 800d1c0:	47b8      	blx	r7
 800d1c2:	3001      	adds	r0, #1
 800d1c4:	d1c0      	bne.n	800d148 <_printf_float+0x304>
 800d1c6:	e69e      	b.n	800cf06 <_printf_float+0xc2>
 800d1c8:	2301      	movs	r3, #1
 800d1ca:	4631      	mov	r1, r6
 800d1cc:	4628      	mov	r0, r5
 800d1ce:	9205      	str	r2, [sp, #20]
 800d1d0:	47b8      	blx	r7
 800d1d2:	3001      	adds	r0, #1
 800d1d4:	f43f ae97 	beq.w	800cf06 <_printf_float+0xc2>
 800d1d8:	9a05      	ldr	r2, [sp, #20]
 800d1da:	f10b 0b01 	add.w	fp, fp, #1
 800d1de:	e7b9      	b.n	800d154 <_printf_float+0x310>
 800d1e0:	ee18 3a10 	vmov	r3, s16
 800d1e4:	4652      	mov	r2, sl
 800d1e6:	4631      	mov	r1, r6
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	47b8      	blx	r7
 800d1ec:	3001      	adds	r0, #1
 800d1ee:	d1be      	bne.n	800d16e <_printf_float+0x32a>
 800d1f0:	e689      	b.n	800cf06 <_printf_float+0xc2>
 800d1f2:	9a05      	ldr	r2, [sp, #20]
 800d1f4:	464b      	mov	r3, r9
 800d1f6:	4442      	add	r2, r8
 800d1f8:	4631      	mov	r1, r6
 800d1fa:	4628      	mov	r0, r5
 800d1fc:	47b8      	blx	r7
 800d1fe:	3001      	adds	r0, #1
 800d200:	d1c1      	bne.n	800d186 <_printf_float+0x342>
 800d202:	e680      	b.n	800cf06 <_printf_float+0xc2>
 800d204:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d206:	2a01      	cmp	r2, #1
 800d208:	dc01      	bgt.n	800d20e <_printf_float+0x3ca>
 800d20a:	07db      	lsls	r3, r3, #31
 800d20c:	d538      	bpl.n	800d280 <_printf_float+0x43c>
 800d20e:	2301      	movs	r3, #1
 800d210:	4642      	mov	r2, r8
 800d212:	4631      	mov	r1, r6
 800d214:	4628      	mov	r0, r5
 800d216:	47b8      	blx	r7
 800d218:	3001      	adds	r0, #1
 800d21a:	f43f ae74 	beq.w	800cf06 <_printf_float+0xc2>
 800d21e:	ee18 3a10 	vmov	r3, s16
 800d222:	4652      	mov	r2, sl
 800d224:	4631      	mov	r1, r6
 800d226:	4628      	mov	r0, r5
 800d228:	47b8      	blx	r7
 800d22a:	3001      	adds	r0, #1
 800d22c:	f43f ae6b 	beq.w	800cf06 <_printf_float+0xc2>
 800d230:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d234:	2200      	movs	r2, #0
 800d236:	2300      	movs	r3, #0
 800d238:	f7f3 fc4e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d23c:	b9d8      	cbnz	r0, 800d276 <_printf_float+0x432>
 800d23e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d240:	f108 0201 	add.w	r2, r8, #1
 800d244:	3b01      	subs	r3, #1
 800d246:	4631      	mov	r1, r6
 800d248:	4628      	mov	r0, r5
 800d24a:	47b8      	blx	r7
 800d24c:	3001      	adds	r0, #1
 800d24e:	d10e      	bne.n	800d26e <_printf_float+0x42a>
 800d250:	e659      	b.n	800cf06 <_printf_float+0xc2>
 800d252:	2301      	movs	r3, #1
 800d254:	4652      	mov	r2, sl
 800d256:	4631      	mov	r1, r6
 800d258:	4628      	mov	r0, r5
 800d25a:	47b8      	blx	r7
 800d25c:	3001      	adds	r0, #1
 800d25e:	f43f ae52 	beq.w	800cf06 <_printf_float+0xc2>
 800d262:	f108 0801 	add.w	r8, r8, #1
 800d266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d268:	3b01      	subs	r3, #1
 800d26a:	4543      	cmp	r3, r8
 800d26c:	dcf1      	bgt.n	800d252 <_printf_float+0x40e>
 800d26e:	464b      	mov	r3, r9
 800d270:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d274:	e6dc      	b.n	800d030 <_printf_float+0x1ec>
 800d276:	f04f 0800 	mov.w	r8, #0
 800d27a:	f104 0a1a 	add.w	sl, r4, #26
 800d27e:	e7f2      	b.n	800d266 <_printf_float+0x422>
 800d280:	2301      	movs	r3, #1
 800d282:	4642      	mov	r2, r8
 800d284:	e7df      	b.n	800d246 <_printf_float+0x402>
 800d286:	2301      	movs	r3, #1
 800d288:	464a      	mov	r2, r9
 800d28a:	4631      	mov	r1, r6
 800d28c:	4628      	mov	r0, r5
 800d28e:	47b8      	blx	r7
 800d290:	3001      	adds	r0, #1
 800d292:	f43f ae38 	beq.w	800cf06 <_printf_float+0xc2>
 800d296:	f108 0801 	add.w	r8, r8, #1
 800d29a:	68e3      	ldr	r3, [r4, #12]
 800d29c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d29e:	1a5b      	subs	r3, r3, r1
 800d2a0:	4543      	cmp	r3, r8
 800d2a2:	dcf0      	bgt.n	800d286 <_printf_float+0x442>
 800d2a4:	e6fa      	b.n	800d09c <_printf_float+0x258>
 800d2a6:	f04f 0800 	mov.w	r8, #0
 800d2aa:	f104 0919 	add.w	r9, r4, #25
 800d2ae:	e7f4      	b.n	800d29a <_printf_float+0x456>

0800d2b0 <_printf_common>:
 800d2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2b4:	4616      	mov	r6, r2
 800d2b6:	4699      	mov	r9, r3
 800d2b8:	688a      	ldr	r2, [r1, #8]
 800d2ba:	690b      	ldr	r3, [r1, #16]
 800d2bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	bfb8      	it	lt
 800d2c4:	4613      	movlt	r3, r2
 800d2c6:	6033      	str	r3, [r6, #0]
 800d2c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d2cc:	4607      	mov	r7, r0
 800d2ce:	460c      	mov	r4, r1
 800d2d0:	b10a      	cbz	r2, 800d2d6 <_printf_common+0x26>
 800d2d2:	3301      	adds	r3, #1
 800d2d4:	6033      	str	r3, [r6, #0]
 800d2d6:	6823      	ldr	r3, [r4, #0]
 800d2d8:	0699      	lsls	r1, r3, #26
 800d2da:	bf42      	ittt	mi
 800d2dc:	6833      	ldrmi	r3, [r6, #0]
 800d2de:	3302      	addmi	r3, #2
 800d2e0:	6033      	strmi	r3, [r6, #0]
 800d2e2:	6825      	ldr	r5, [r4, #0]
 800d2e4:	f015 0506 	ands.w	r5, r5, #6
 800d2e8:	d106      	bne.n	800d2f8 <_printf_common+0x48>
 800d2ea:	f104 0a19 	add.w	sl, r4, #25
 800d2ee:	68e3      	ldr	r3, [r4, #12]
 800d2f0:	6832      	ldr	r2, [r6, #0]
 800d2f2:	1a9b      	subs	r3, r3, r2
 800d2f4:	42ab      	cmp	r3, r5
 800d2f6:	dc26      	bgt.n	800d346 <_printf_common+0x96>
 800d2f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d2fc:	1e13      	subs	r3, r2, #0
 800d2fe:	6822      	ldr	r2, [r4, #0]
 800d300:	bf18      	it	ne
 800d302:	2301      	movne	r3, #1
 800d304:	0692      	lsls	r2, r2, #26
 800d306:	d42b      	bmi.n	800d360 <_printf_common+0xb0>
 800d308:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d30c:	4649      	mov	r1, r9
 800d30e:	4638      	mov	r0, r7
 800d310:	47c0      	blx	r8
 800d312:	3001      	adds	r0, #1
 800d314:	d01e      	beq.n	800d354 <_printf_common+0xa4>
 800d316:	6823      	ldr	r3, [r4, #0]
 800d318:	68e5      	ldr	r5, [r4, #12]
 800d31a:	6832      	ldr	r2, [r6, #0]
 800d31c:	f003 0306 	and.w	r3, r3, #6
 800d320:	2b04      	cmp	r3, #4
 800d322:	bf08      	it	eq
 800d324:	1aad      	subeq	r5, r5, r2
 800d326:	68a3      	ldr	r3, [r4, #8]
 800d328:	6922      	ldr	r2, [r4, #16]
 800d32a:	bf0c      	ite	eq
 800d32c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d330:	2500      	movne	r5, #0
 800d332:	4293      	cmp	r3, r2
 800d334:	bfc4      	itt	gt
 800d336:	1a9b      	subgt	r3, r3, r2
 800d338:	18ed      	addgt	r5, r5, r3
 800d33a:	2600      	movs	r6, #0
 800d33c:	341a      	adds	r4, #26
 800d33e:	42b5      	cmp	r5, r6
 800d340:	d11a      	bne.n	800d378 <_printf_common+0xc8>
 800d342:	2000      	movs	r0, #0
 800d344:	e008      	b.n	800d358 <_printf_common+0xa8>
 800d346:	2301      	movs	r3, #1
 800d348:	4652      	mov	r2, sl
 800d34a:	4649      	mov	r1, r9
 800d34c:	4638      	mov	r0, r7
 800d34e:	47c0      	blx	r8
 800d350:	3001      	adds	r0, #1
 800d352:	d103      	bne.n	800d35c <_printf_common+0xac>
 800d354:	f04f 30ff 	mov.w	r0, #4294967295
 800d358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d35c:	3501      	adds	r5, #1
 800d35e:	e7c6      	b.n	800d2ee <_printf_common+0x3e>
 800d360:	18e1      	adds	r1, r4, r3
 800d362:	1c5a      	adds	r2, r3, #1
 800d364:	2030      	movs	r0, #48	; 0x30
 800d366:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d36a:	4422      	add	r2, r4
 800d36c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d370:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d374:	3302      	adds	r3, #2
 800d376:	e7c7      	b.n	800d308 <_printf_common+0x58>
 800d378:	2301      	movs	r3, #1
 800d37a:	4622      	mov	r2, r4
 800d37c:	4649      	mov	r1, r9
 800d37e:	4638      	mov	r0, r7
 800d380:	47c0      	blx	r8
 800d382:	3001      	adds	r0, #1
 800d384:	d0e6      	beq.n	800d354 <_printf_common+0xa4>
 800d386:	3601      	adds	r6, #1
 800d388:	e7d9      	b.n	800d33e <_printf_common+0x8e>
	...

0800d38c <_printf_i>:
 800d38c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d390:	7e0f      	ldrb	r7, [r1, #24]
 800d392:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d394:	2f78      	cmp	r7, #120	; 0x78
 800d396:	4691      	mov	r9, r2
 800d398:	4680      	mov	r8, r0
 800d39a:	460c      	mov	r4, r1
 800d39c:	469a      	mov	sl, r3
 800d39e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d3a2:	d807      	bhi.n	800d3b4 <_printf_i+0x28>
 800d3a4:	2f62      	cmp	r7, #98	; 0x62
 800d3a6:	d80a      	bhi.n	800d3be <_printf_i+0x32>
 800d3a8:	2f00      	cmp	r7, #0
 800d3aa:	f000 80d8 	beq.w	800d55e <_printf_i+0x1d2>
 800d3ae:	2f58      	cmp	r7, #88	; 0x58
 800d3b0:	f000 80a3 	beq.w	800d4fa <_printf_i+0x16e>
 800d3b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d3b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d3bc:	e03a      	b.n	800d434 <_printf_i+0xa8>
 800d3be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d3c2:	2b15      	cmp	r3, #21
 800d3c4:	d8f6      	bhi.n	800d3b4 <_printf_i+0x28>
 800d3c6:	a101      	add	r1, pc, #4	; (adr r1, 800d3cc <_printf_i+0x40>)
 800d3c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d3cc:	0800d425 	.word	0x0800d425
 800d3d0:	0800d439 	.word	0x0800d439
 800d3d4:	0800d3b5 	.word	0x0800d3b5
 800d3d8:	0800d3b5 	.word	0x0800d3b5
 800d3dc:	0800d3b5 	.word	0x0800d3b5
 800d3e0:	0800d3b5 	.word	0x0800d3b5
 800d3e4:	0800d439 	.word	0x0800d439
 800d3e8:	0800d3b5 	.word	0x0800d3b5
 800d3ec:	0800d3b5 	.word	0x0800d3b5
 800d3f0:	0800d3b5 	.word	0x0800d3b5
 800d3f4:	0800d3b5 	.word	0x0800d3b5
 800d3f8:	0800d545 	.word	0x0800d545
 800d3fc:	0800d469 	.word	0x0800d469
 800d400:	0800d527 	.word	0x0800d527
 800d404:	0800d3b5 	.word	0x0800d3b5
 800d408:	0800d3b5 	.word	0x0800d3b5
 800d40c:	0800d567 	.word	0x0800d567
 800d410:	0800d3b5 	.word	0x0800d3b5
 800d414:	0800d469 	.word	0x0800d469
 800d418:	0800d3b5 	.word	0x0800d3b5
 800d41c:	0800d3b5 	.word	0x0800d3b5
 800d420:	0800d52f 	.word	0x0800d52f
 800d424:	682b      	ldr	r3, [r5, #0]
 800d426:	1d1a      	adds	r2, r3, #4
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	602a      	str	r2, [r5, #0]
 800d42c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d430:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d434:	2301      	movs	r3, #1
 800d436:	e0a3      	b.n	800d580 <_printf_i+0x1f4>
 800d438:	6820      	ldr	r0, [r4, #0]
 800d43a:	6829      	ldr	r1, [r5, #0]
 800d43c:	0606      	lsls	r6, r0, #24
 800d43e:	f101 0304 	add.w	r3, r1, #4
 800d442:	d50a      	bpl.n	800d45a <_printf_i+0xce>
 800d444:	680e      	ldr	r6, [r1, #0]
 800d446:	602b      	str	r3, [r5, #0]
 800d448:	2e00      	cmp	r6, #0
 800d44a:	da03      	bge.n	800d454 <_printf_i+0xc8>
 800d44c:	232d      	movs	r3, #45	; 0x2d
 800d44e:	4276      	negs	r6, r6
 800d450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d454:	485e      	ldr	r0, [pc, #376]	; (800d5d0 <_printf_i+0x244>)
 800d456:	230a      	movs	r3, #10
 800d458:	e019      	b.n	800d48e <_printf_i+0x102>
 800d45a:	680e      	ldr	r6, [r1, #0]
 800d45c:	602b      	str	r3, [r5, #0]
 800d45e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d462:	bf18      	it	ne
 800d464:	b236      	sxthne	r6, r6
 800d466:	e7ef      	b.n	800d448 <_printf_i+0xbc>
 800d468:	682b      	ldr	r3, [r5, #0]
 800d46a:	6820      	ldr	r0, [r4, #0]
 800d46c:	1d19      	adds	r1, r3, #4
 800d46e:	6029      	str	r1, [r5, #0]
 800d470:	0601      	lsls	r1, r0, #24
 800d472:	d501      	bpl.n	800d478 <_printf_i+0xec>
 800d474:	681e      	ldr	r6, [r3, #0]
 800d476:	e002      	b.n	800d47e <_printf_i+0xf2>
 800d478:	0646      	lsls	r6, r0, #25
 800d47a:	d5fb      	bpl.n	800d474 <_printf_i+0xe8>
 800d47c:	881e      	ldrh	r6, [r3, #0]
 800d47e:	4854      	ldr	r0, [pc, #336]	; (800d5d0 <_printf_i+0x244>)
 800d480:	2f6f      	cmp	r7, #111	; 0x6f
 800d482:	bf0c      	ite	eq
 800d484:	2308      	moveq	r3, #8
 800d486:	230a      	movne	r3, #10
 800d488:	2100      	movs	r1, #0
 800d48a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d48e:	6865      	ldr	r5, [r4, #4]
 800d490:	60a5      	str	r5, [r4, #8]
 800d492:	2d00      	cmp	r5, #0
 800d494:	bfa2      	ittt	ge
 800d496:	6821      	ldrge	r1, [r4, #0]
 800d498:	f021 0104 	bicge.w	r1, r1, #4
 800d49c:	6021      	strge	r1, [r4, #0]
 800d49e:	b90e      	cbnz	r6, 800d4a4 <_printf_i+0x118>
 800d4a0:	2d00      	cmp	r5, #0
 800d4a2:	d04d      	beq.n	800d540 <_printf_i+0x1b4>
 800d4a4:	4615      	mov	r5, r2
 800d4a6:	fbb6 f1f3 	udiv	r1, r6, r3
 800d4aa:	fb03 6711 	mls	r7, r3, r1, r6
 800d4ae:	5dc7      	ldrb	r7, [r0, r7]
 800d4b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d4b4:	4637      	mov	r7, r6
 800d4b6:	42bb      	cmp	r3, r7
 800d4b8:	460e      	mov	r6, r1
 800d4ba:	d9f4      	bls.n	800d4a6 <_printf_i+0x11a>
 800d4bc:	2b08      	cmp	r3, #8
 800d4be:	d10b      	bne.n	800d4d8 <_printf_i+0x14c>
 800d4c0:	6823      	ldr	r3, [r4, #0]
 800d4c2:	07de      	lsls	r6, r3, #31
 800d4c4:	d508      	bpl.n	800d4d8 <_printf_i+0x14c>
 800d4c6:	6923      	ldr	r3, [r4, #16]
 800d4c8:	6861      	ldr	r1, [r4, #4]
 800d4ca:	4299      	cmp	r1, r3
 800d4cc:	bfde      	ittt	le
 800d4ce:	2330      	movle	r3, #48	; 0x30
 800d4d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d4d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d4d8:	1b52      	subs	r2, r2, r5
 800d4da:	6122      	str	r2, [r4, #16]
 800d4dc:	f8cd a000 	str.w	sl, [sp]
 800d4e0:	464b      	mov	r3, r9
 800d4e2:	aa03      	add	r2, sp, #12
 800d4e4:	4621      	mov	r1, r4
 800d4e6:	4640      	mov	r0, r8
 800d4e8:	f7ff fee2 	bl	800d2b0 <_printf_common>
 800d4ec:	3001      	adds	r0, #1
 800d4ee:	d14c      	bne.n	800d58a <_printf_i+0x1fe>
 800d4f0:	f04f 30ff 	mov.w	r0, #4294967295
 800d4f4:	b004      	add	sp, #16
 800d4f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4fa:	4835      	ldr	r0, [pc, #212]	; (800d5d0 <_printf_i+0x244>)
 800d4fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d500:	6829      	ldr	r1, [r5, #0]
 800d502:	6823      	ldr	r3, [r4, #0]
 800d504:	f851 6b04 	ldr.w	r6, [r1], #4
 800d508:	6029      	str	r1, [r5, #0]
 800d50a:	061d      	lsls	r5, r3, #24
 800d50c:	d514      	bpl.n	800d538 <_printf_i+0x1ac>
 800d50e:	07df      	lsls	r7, r3, #31
 800d510:	bf44      	itt	mi
 800d512:	f043 0320 	orrmi.w	r3, r3, #32
 800d516:	6023      	strmi	r3, [r4, #0]
 800d518:	b91e      	cbnz	r6, 800d522 <_printf_i+0x196>
 800d51a:	6823      	ldr	r3, [r4, #0]
 800d51c:	f023 0320 	bic.w	r3, r3, #32
 800d520:	6023      	str	r3, [r4, #0]
 800d522:	2310      	movs	r3, #16
 800d524:	e7b0      	b.n	800d488 <_printf_i+0xfc>
 800d526:	6823      	ldr	r3, [r4, #0]
 800d528:	f043 0320 	orr.w	r3, r3, #32
 800d52c:	6023      	str	r3, [r4, #0]
 800d52e:	2378      	movs	r3, #120	; 0x78
 800d530:	4828      	ldr	r0, [pc, #160]	; (800d5d4 <_printf_i+0x248>)
 800d532:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d536:	e7e3      	b.n	800d500 <_printf_i+0x174>
 800d538:	0659      	lsls	r1, r3, #25
 800d53a:	bf48      	it	mi
 800d53c:	b2b6      	uxthmi	r6, r6
 800d53e:	e7e6      	b.n	800d50e <_printf_i+0x182>
 800d540:	4615      	mov	r5, r2
 800d542:	e7bb      	b.n	800d4bc <_printf_i+0x130>
 800d544:	682b      	ldr	r3, [r5, #0]
 800d546:	6826      	ldr	r6, [r4, #0]
 800d548:	6961      	ldr	r1, [r4, #20]
 800d54a:	1d18      	adds	r0, r3, #4
 800d54c:	6028      	str	r0, [r5, #0]
 800d54e:	0635      	lsls	r5, r6, #24
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	d501      	bpl.n	800d558 <_printf_i+0x1cc>
 800d554:	6019      	str	r1, [r3, #0]
 800d556:	e002      	b.n	800d55e <_printf_i+0x1d2>
 800d558:	0670      	lsls	r0, r6, #25
 800d55a:	d5fb      	bpl.n	800d554 <_printf_i+0x1c8>
 800d55c:	8019      	strh	r1, [r3, #0]
 800d55e:	2300      	movs	r3, #0
 800d560:	6123      	str	r3, [r4, #16]
 800d562:	4615      	mov	r5, r2
 800d564:	e7ba      	b.n	800d4dc <_printf_i+0x150>
 800d566:	682b      	ldr	r3, [r5, #0]
 800d568:	1d1a      	adds	r2, r3, #4
 800d56a:	602a      	str	r2, [r5, #0]
 800d56c:	681d      	ldr	r5, [r3, #0]
 800d56e:	6862      	ldr	r2, [r4, #4]
 800d570:	2100      	movs	r1, #0
 800d572:	4628      	mov	r0, r5
 800d574:	f7f2 fe3c 	bl	80001f0 <memchr>
 800d578:	b108      	cbz	r0, 800d57e <_printf_i+0x1f2>
 800d57a:	1b40      	subs	r0, r0, r5
 800d57c:	6060      	str	r0, [r4, #4]
 800d57e:	6863      	ldr	r3, [r4, #4]
 800d580:	6123      	str	r3, [r4, #16]
 800d582:	2300      	movs	r3, #0
 800d584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d588:	e7a8      	b.n	800d4dc <_printf_i+0x150>
 800d58a:	6923      	ldr	r3, [r4, #16]
 800d58c:	462a      	mov	r2, r5
 800d58e:	4649      	mov	r1, r9
 800d590:	4640      	mov	r0, r8
 800d592:	47d0      	blx	sl
 800d594:	3001      	adds	r0, #1
 800d596:	d0ab      	beq.n	800d4f0 <_printf_i+0x164>
 800d598:	6823      	ldr	r3, [r4, #0]
 800d59a:	079b      	lsls	r3, r3, #30
 800d59c:	d413      	bmi.n	800d5c6 <_printf_i+0x23a>
 800d59e:	68e0      	ldr	r0, [r4, #12]
 800d5a0:	9b03      	ldr	r3, [sp, #12]
 800d5a2:	4298      	cmp	r0, r3
 800d5a4:	bfb8      	it	lt
 800d5a6:	4618      	movlt	r0, r3
 800d5a8:	e7a4      	b.n	800d4f4 <_printf_i+0x168>
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	4632      	mov	r2, r6
 800d5ae:	4649      	mov	r1, r9
 800d5b0:	4640      	mov	r0, r8
 800d5b2:	47d0      	blx	sl
 800d5b4:	3001      	adds	r0, #1
 800d5b6:	d09b      	beq.n	800d4f0 <_printf_i+0x164>
 800d5b8:	3501      	adds	r5, #1
 800d5ba:	68e3      	ldr	r3, [r4, #12]
 800d5bc:	9903      	ldr	r1, [sp, #12]
 800d5be:	1a5b      	subs	r3, r3, r1
 800d5c0:	42ab      	cmp	r3, r5
 800d5c2:	dcf2      	bgt.n	800d5aa <_printf_i+0x21e>
 800d5c4:	e7eb      	b.n	800d59e <_printf_i+0x212>
 800d5c6:	2500      	movs	r5, #0
 800d5c8:	f104 0619 	add.w	r6, r4, #25
 800d5cc:	e7f5      	b.n	800d5ba <_printf_i+0x22e>
 800d5ce:	bf00      	nop
 800d5d0:	08010116 	.word	0x08010116
 800d5d4:	08010127 	.word	0x08010127

0800d5d8 <siprintf>:
 800d5d8:	b40e      	push	{r1, r2, r3}
 800d5da:	b500      	push	{lr}
 800d5dc:	b09c      	sub	sp, #112	; 0x70
 800d5de:	ab1d      	add	r3, sp, #116	; 0x74
 800d5e0:	9002      	str	r0, [sp, #8]
 800d5e2:	9006      	str	r0, [sp, #24]
 800d5e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d5e8:	4809      	ldr	r0, [pc, #36]	; (800d610 <siprintf+0x38>)
 800d5ea:	9107      	str	r1, [sp, #28]
 800d5ec:	9104      	str	r1, [sp, #16]
 800d5ee:	4909      	ldr	r1, [pc, #36]	; (800d614 <siprintf+0x3c>)
 800d5f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5f4:	9105      	str	r1, [sp, #20]
 800d5f6:	6800      	ldr	r0, [r0, #0]
 800d5f8:	9301      	str	r3, [sp, #4]
 800d5fa:	a902      	add	r1, sp, #8
 800d5fc:	f001 fb76 	bl	800ecec <_svfiprintf_r>
 800d600:	9b02      	ldr	r3, [sp, #8]
 800d602:	2200      	movs	r2, #0
 800d604:	701a      	strb	r2, [r3, #0]
 800d606:	b01c      	add	sp, #112	; 0x70
 800d608:	f85d eb04 	ldr.w	lr, [sp], #4
 800d60c:	b003      	add	sp, #12
 800d60e:	4770      	bx	lr
 800d610:	2000010c 	.word	0x2000010c
 800d614:	ffff0208 	.word	0xffff0208

0800d618 <quorem>:
 800d618:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d61c:	6903      	ldr	r3, [r0, #16]
 800d61e:	690c      	ldr	r4, [r1, #16]
 800d620:	42a3      	cmp	r3, r4
 800d622:	4607      	mov	r7, r0
 800d624:	f2c0 8081 	blt.w	800d72a <quorem+0x112>
 800d628:	3c01      	subs	r4, #1
 800d62a:	f101 0814 	add.w	r8, r1, #20
 800d62e:	f100 0514 	add.w	r5, r0, #20
 800d632:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d636:	9301      	str	r3, [sp, #4]
 800d638:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d63c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d640:	3301      	adds	r3, #1
 800d642:	429a      	cmp	r2, r3
 800d644:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d648:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d64c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d650:	d331      	bcc.n	800d6b6 <quorem+0x9e>
 800d652:	f04f 0e00 	mov.w	lr, #0
 800d656:	4640      	mov	r0, r8
 800d658:	46ac      	mov	ip, r5
 800d65a:	46f2      	mov	sl, lr
 800d65c:	f850 2b04 	ldr.w	r2, [r0], #4
 800d660:	b293      	uxth	r3, r2
 800d662:	fb06 e303 	mla	r3, r6, r3, lr
 800d666:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d66a:	b29b      	uxth	r3, r3
 800d66c:	ebaa 0303 	sub.w	r3, sl, r3
 800d670:	f8dc a000 	ldr.w	sl, [ip]
 800d674:	0c12      	lsrs	r2, r2, #16
 800d676:	fa13 f38a 	uxtah	r3, r3, sl
 800d67a:	fb06 e202 	mla	r2, r6, r2, lr
 800d67e:	9300      	str	r3, [sp, #0]
 800d680:	9b00      	ldr	r3, [sp, #0]
 800d682:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d686:	b292      	uxth	r2, r2
 800d688:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d68c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d690:	f8bd 3000 	ldrh.w	r3, [sp]
 800d694:	4581      	cmp	r9, r0
 800d696:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d69a:	f84c 3b04 	str.w	r3, [ip], #4
 800d69e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d6a2:	d2db      	bcs.n	800d65c <quorem+0x44>
 800d6a4:	f855 300b 	ldr.w	r3, [r5, fp]
 800d6a8:	b92b      	cbnz	r3, 800d6b6 <quorem+0x9e>
 800d6aa:	9b01      	ldr	r3, [sp, #4]
 800d6ac:	3b04      	subs	r3, #4
 800d6ae:	429d      	cmp	r5, r3
 800d6b0:	461a      	mov	r2, r3
 800d6b2:	d32e      	bcc.n	800d712 <quorem+0xfa>
 800d6b4:	613c      	str	r4, [r7, #16]
 800d6b6:	4638      	mov	r0, r7
 800d6b8:	f001 f8c4 	bl	800e844 <__mcmp>
 800d6bc:	2800      	cmp	r0, #0
 800d6be:	db24      	blt.n	800d70a <quorem+0xf2>
 800d6c0:	3601      	adds	r6, #1
 800d6c2:	4628      	mov	r0, r5
 800d6c4:	f04f 0c00 	mov.w	ip, #0
 800d6c8:	f858 2b04 	ldr.w	r2, [r8], #4
 800d6cc:	f8d0 e000 	ldr.w	lr, [r0]
 800d6d0:	b293      	uxth	r3, r2
 800d6d2:	ebac 0303 	sub.w	r3, ip, r3
 800d6d6:	0c12      	lsrs	r2, r2, #16
 800d6d8:	fa13 f38e 	uxtah	r3, r3, lr
 800d6dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d6e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d6e4:	b29b      	uxth	r3, r3
 800d6e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6ea:	45c1      	cmp	r9, r8
 800d6ec:	f840 3b04 	str.w	r3, [r0], #4
 800d6f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d6f4:	d2e8      	bcs.n	800d6c8 <quorem+0xb0>
 800d6f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d6fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d6fe:	b922      	cbnz	r2, 800d70a <quorem+0xf2>
 800d700:	3b04      	subs	r3, #4
 800d702:	429d      	cmp	r5, r3
 800d704:	461a      	mov	r2, r3
 800d706:	d30a      	bcc.n	800d71e <quorem+0x106>
 800d708:	613c      	str	r4, [r7, #16]
 800d70a:	4630      	mov	r0, r6
 800d70c:	b003      	add	sp, #12
 800d70e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d712:	6812      	ldr	r2, [r2, #0]
 800d714:	3b04      	subs	r3, #4
 800d716:	2a00      	cmp	r2, #0
 800d718:	d1cc      	bne.n	800d6b4 <quorem+0x9c>
 800d71a:	3c01      	subs	r4, #1
 800d71c:	e7c7      	b.n	800d6ae <quorem+0x96>
 800d71e:	6812      	ldr	r2, [r2, #0]
 800d720:	3b04      	subs	r3, #4
 800d722:	2a00      	cmp	r2, #0
 800d724:	d1f0      	bne.n	800d708 <quorem+0xf0>
 800d726:	3c01      	subs	r4, #1
 800d728:	e7eb      	b.n	800d702 <quorem+0xea>
 800d72a:	2000      	movs	r0, #0
 800d72c:	e7ee      	b.n	800d70c <quorem+0xf4>
	...

0800d730 <_dtoa_r>:
 800d730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d734:	ed2d 8b04 	vpush	{d8-d9}
 800d738:	ec57 6b10 	vmov	r6, r7, d0
 800d73c:	b093      	sub	sp, #76	; 0x4c
 800d73e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d740:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d744:	9106      	str	r1, [sp, #24]
 800d746:	ee10 aa10 	vmov	sl, s0
 800d74a:	4604      	mov	r4, r0
 800d74c:	9209      	str	r2, [sp, #36]	; 0x24
 800d74e:	930c      	str	r3, [sp, #48]	; 0x30
 800d750:	46bb      	mov	fp, r7
 800d752:	b975      	cbnz	r5, 800d772 <_dtoa_r+0x42>
 800d754:	2010      	movs	r0, #16
 800d756:	f000 fddd 	bl	800e314 <malloc>
 800d75a:	4602      	mov	r2, r0
 800d75c:	6260      	str	r0, [r4, #36]	; 0x24
 800d75e:	b920      	cbnz	r0, 800d76a <_dtoa_r+0x3a>
 800d760:	4ba7      	ldr	r3, [pc, #668]	; (800da00 <_dtoa_r+0x2d0>)
 800d762:	21ea      	movs	r1, #234	; 0xea
 800d764:	48a7      	ldr	r0, [pc, #668]	; (800da04 <_dtoa_r+0x2d4>)
 800d766:	f001 fbd1 	bl	800ef0c <__assert_func>
 800d76a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d76e:	6005      	str	r5, [r0, #0]
 800d770:	60c5      	str	r5, [r0, #12]
 800d772:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d774:	6819      	ldr	r1, [r3, #0]
 800d776:	b151      	cbz	r1, 800d78e <_dtoa_r+0x5e>
 800d778:	685a      	ldr	r2, [r3, #4]
 800d77a:	604a      	str	r2, [r1, #4]
 800d77c:	2301      	movs	r3, #1
 800d77e:	4093      	lsls	r3, r2
 800d780:	608b      	str	r3, [r1, #8]
 800d782:	4620      	mov	r0, r4
 800d784:	f000 fe1c 	bl	800e3c0 <_Bfree>
 800d788:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d78a:	2200      	movs	r2, #0
 800d78c:	601a      	str	r2, [r3, #0]
 800d78e:	1e3b      	subs	r3, r7, #0
 800d790:	bfaa      	itet	ge
 800d792:	2300      	movge	r3, #0
 800d794:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d798:	f8c8 3000 	strge.w	r3, [r8]
 800d79c:	4b9a      	ldr	r3, [pc, #616]	; (800da08 <_dtoa_r+0x2d8>)
 800d79e:	bfbc      	itt	lt
 800d7a0:	2201      	movlt	r2, #1
 800d7a2:	f8c8 2000 	strlt.w	r2, [r8]
 800d7a6:	ea33 030b 	bics.w	r3, r3, fp
 800d7aa:	d11b      	bne.n	800d7e4 <_dtoa_r+0xb4>
 800d7ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d7ae:	f242 730f 	movw	r3, #9999	; 0x270f
 800d7b2:	6013      	str	r3, [r2, #0]
 800d7b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d7b8:	4333      	orrs	r3, r6
 800d7ba:	f000 8592 	beq.w	800e2e2 <_dtoa_r+0xbb2>
 800d7be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7c0:	b963      	cbnz	r3, 800d7dc <_dtoa_r+0xac>
 800d7c2:	4b92      	ldr	r3, [pc, #584]	; (800da0c <_dtoa_r+0x2dc>)
 800d7c4:	e022      	b.n	800d80c <_dtoa_r+0xdc>
 800d7c6:	4b92      	ldr	r3, [pc, #584]	; (800da10 <_dtoa_r+0x2e0>)
 800d7c8:	9301      	str	r3, [sp, #4]
 800d7ca:	3308      	adds	r3, #8
 800d7cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d7ce:	6013      	str	r3, [r2, #0]
 800d7d0:	9801      	ldr	r0, [sp, #4]
 800d7d2:	b013      	add	sp, #76	; 0x4c
 800d7d4:	ecbd 8b04 	vpop	{d8-d9}
 800d7d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7dc:	4b8b      	ldr	r3, [pc, #556]	; (800da0c <_dtoa_r+0x2dc>)
 800d7de:	9301      	str	r3, [sp, #4]
 800d7e0:	3303      	adds	r3, #3
 800d7e2:	e7f3      	b.n	800d7cc <_dtoa_r+0x9c>
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	4650      	mov	r0, sl
 800d7ea:	4659      	mov	r1, fp
 800d7ec:	f7f3 f974 	bl	8000ad8 <__aeabi_dcmpeq>
 800d7f0:	ec4b ab19 	vmov	d9, sl, fp
 800d7f4:	4680      	mov	r8, r0
 800d7f6:	b158      	cbz	r0, 800d810 <_dtoa_r+0xe0>
 800d7f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	6013      	str	r3, [r2, #0]
 800d7fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d800:	2b00      	cmp	r3, #0
 800d802:	f000 856b 	beq.w	800e2dc <_dtoa_r+0xbac>
 800d806:	4883      	ldr	r0, [pc, #524]	; (800da14 <_dtoa_r+0x2e4>)
 800d808:	6018      	str	r0, [r3, #0]
 800d80a:	1e43      	subs	r3, r0, #1
 800d80c:	9301      	str	r3, [sp, #4]
 800d80e:	e7df      	b.n	800d7d0 <_dtoa_r+0xa0>
 800d810:	ec4b ab10 	vmov	d0, sl, fp
 800d814:	aa10      	add	r2, sp, #64	; 0x40
 800d816:	a911      	add	r1, sp, #68	; 0x44
 800d818:	4620      	mov	r0, r4
 800d81a:	f001 f8b9 	bl	800e990 <__d2b>
 800d81e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d822:	ee08 0a10 	vmov	s16, r0
 800d826:	2d00      	cmp	r5, #0
 800d828:	f000 8084 	beq.w	800d934 <_dtoa_r+0x204>
 800d82c:	ee19 3a90 	vmov	r3, s19
 800d830:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d834:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d838:	4656      	mov	r6, sl
 800d83a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d83e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d842:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d846:	4b74      	ldr	r3, [pc, #464]	; (800da18 <_dtoa_r+0x2e8>)
 800d848:	2200      	movs	r2, #0
 800d84a:	4630      	mov	r0, r6
 800d84c:	4639      	mov	r1, r7
 800d84e:	f7f2 fd23 	bl	8000298 <__aeabi_dsub>
 800d852:	a365      	add	r3, pc, #404	; (adr r3, 800d9e8 <_dtoa_r+0x2b8>)
 800d854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d858:	f7f2 fed6 	bl	8000608 <__aeabi_dmul>
 800d85c:	a364      	add	r3, pc, #400	; (adr r3, 800d9f0 <_dtoa_r+0x2c0>)
 800d85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d862:	f7f2 fd1b 	bl	800029c <__adddf3>
 800d866:	4606      	mov	r6, r0
 800d868:	4628      	mov	r0, r5
 800d86a:	460f      	mov	r7, r1
 800d86c:	f7f2 fe62 	bl	8000534 <__aeabi_i2d>
 800d870:	a361      	add	r3, pc, #388	; (adr r3, 800d9f8 <_dtoa_r+0x2c8>)
 800d872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d876:	f7f2 fec7 	bl	8000608 <__aeabi_dmul>
 800d87a:	4602      	mov	r2, r0
 800d87c:	460b      	mov	r3, r1
 800d87e:	4630      	mov	r0, r6
 800d880:	4639      	mov	r1, r7
 800d882:	f7f2 fd0b 	bl	800029c <__adddf3>
 800d886:	4606      	mov	r6, r0
 800d888:	460f      	mov	r7, r1
 800d88a:	f7f3 f96d 	bl	8000b68 <__aeabi_d2iz>
 800d88e:	2200      	movs	r2, #0
 800d890:	9000      	str	r0, [sp, #0]
 800d892:	2300      	movs	r3, #0
 800d894:	4630      	mov	r0, r6
 800d896:	4639      	mov	r1, r7
 800d898:	f7f3 f928 	bl	8000aec <__aeabi_dcmplt>
 800d89c:	b150      	cbz	r0, 800d8b4 <_dtoa_r+0x184>
 800d89e:	9800      	ldr	r0, [sp, #0]
 800d8a0:	f7f2 fe48 	bl	8000534 <__aeabi_i2d>
 800d8a4:	4632      	mov	r2, r6
 800d8a6:	463b      	mov	r3, r7
 800d8a8:	f7f3 f916 	bl	8000ad8 <__aeabi_dcmpeq>
 800d8ac:	b910      	cbnz	r0, 800d8b4 <_dtoa_r+0x184>
 800d8ae:	9b00      	ldr	r3, [sp, #0]
 800d8b0:	3b01      	subs	r3, #1
 800d8b2:	9300      	str	r3, [sp, #0]
 800d8b4:	9b00      	ldr	r3, [sp, #0]
 800d8b6:	2b16      	cmp	r3, #22
 800d8b8:	d85a      	bhi.n	800d970 <_dtoa_r+0x240>
 800d8ba:	9a00      	ldr	r2, [sp, #0]
 800d8bc:	4b57      	ldr	r3, [pc, #348]	; (800da1c <_dtoa_r+0x2ec>)
 800d8be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8c6:	ec51 0b19 	vmov	r0, r1, d9
 800d8ca:	f7f3 f90f 	bl	8000aec <__aeabi_dcmplt>
 800d8ce:	2800      	cmp	r0, #0
 800d8d0:	d050      	beq.n	800d974 <_dtoa_r+0x244>
 800d8d2:	9b00      	ldr	r3, [sp, #0]
 800d8d4:	3b01      	subs	r3, #1
 800d8d6:	9300      	str	r3, [sp, #0]
 800d8d8:	2300      	movs	r3, #0
 800d8da:	930b      	str	r3, [sp, #44]	; 0x2c
 800d8dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d8de:	1b5d      	subs	r5, r3, r5
 800d8e0:	1e6b      	subs	r3, r5, #1
 800d8e2:	9305      	str	r3, [sp, #20]
 800d8e4:	bf45      	ittet	mi
 800d8e6:	f1c5 0301 	rsbmi	r3, r5, #1
 800d8ea:	9304      	strmi	r3, [sp, #16]
 800d8ec:	2300      	movpl	r3, #0
 800d8ee:	2300      	movmi	r3, #0
 800d8f0:	bf4c      	ite	mi
 800d8f2:	9305      	strmi	r3, [sp, #20]
 800d8f4:	9304      	strpl	r3, [sp, #16]
 800d8f6:	9b00      	ldr	r3, [sp, #0]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	db3d      	blt.n	800d978 <_dtoa_r+0x248>
 800d8fc:	9b05      	ldr	r3, [sp, #20]
 800d8fe:	9a00      	ldr	r2, [sp, #0]
 800d900:	920a      	str	r2, [sp, #40]	; 0x28
 800d902:	4413      	add	r3, r2
 800d904:	9305      	str	r3, [sp, #20]
 800d906:	2300      	movs	r3, #0
 800d908:	9307      	str	r3, [sp, #28]
 800d90a:	9b06      	ldr	r3, [sp, #24]
 800d90c:	2b09      	cmp	r3, #9
 800d90e:	f200 8089 	bhi.w	800da24 <_dtoa_r+0x2f4>
 800d912:	2b05      	cmp	r3, #5
 800d914:	bfc4      	itt	gt
 800d916:	3b04      	subgt	r3, #4
 800d918:	9306      	strgt	r3, [sp, #24]
 800d91a:	9b06      	ldr	r3, [sp, #24]
 800d91c:	f1a3 0302 	sub.w	r3, r3, #2
 800d920:	bfcc      	ite	gt
 800d922:	2500      	movgt	r5, #0
 800d924:	2501      	movle	r5, #1
 800d926:	2b03      	cmp	r3, #3
 800d928:	f200 8087 	bhi.w	800da3a <_dtoa_r+0x30a>
 800d92c:	e8df f003 	tbb	[pc, r3]
 800d930:	59383a2d 	.word	0x59383a2d
 800d934:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d938:	441d      	add	r5, r3
 800d93a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d93e:	2b20      	cmp	r3, #32
 800d940:	bfc1      	itttt	gt
 800d942:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d946:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d94a:	fa0b f303 	lslgt.w	r3, fp, r3
 800d94e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d952:	bfda      	itte	le
 800d954:	f1c3 0320 	rsble	r3, r3, #32
 800d958:	fa06 f003 	lslle.w	r0, r6, r3
 800d95c:	4318      	orrgt	r0, r3
 800d95e:	f7f2 fdd9 	bl	8000514 <__aeabi_ui2d>
 800d962:	2301      	movs	r3, #1
 800d964:	4606      	mov	r6, r0
 800d966:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d96a:	3d01      	subs	r5, #1
 800d96c:	930e      	str	r3, [sp, #56]	; 0x38
 800d96e:	e76a      	b.n	800d846 <_dtoa_r+0x116>
 800d970:	2301      	movs	r3, #1
 800d972:	e7b2      	b.n	800d8da <_dtoa_r+0x1aa>
 800d974:	900b      	str	r0, [sp, #44]	; 0x2c
 800d976:	e7b1      	b.n	800d8dc <_dtoa_r+0x1ac>
 800d978:	9b04      	ldr	r3, [sp, #16]
 800d97a:	9a00      	ldr	r2, [sp, #0]
 800d97c:	1a9b      	subs	r3, r3, r2
 800d97e:	9304      	str	r3, [sp, #16]
 800d980:	4253      	negs	r3, r2
 800d982:	9307      	str	r3, [sp, #28]
 800d984:	2300      	movs	r3, #0
 800d986:	930a      	str	r3, [sp, #40]	; 0x28
 800d988:	e7bf      	b.n	800d90a <_dtoa_r+0x1da>
 800d98a:	2300      	movs	r3, #0
 800d98c:	9308      	str	r3, [sp, #32]
 800d98e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d990:	2b00      	cmp	r3, #0
 800d992:	dc55      	bgt.n	800da40 <_dtoa_r+0x310>
 800d994:	2301      	movs	r3, #1
 800d996:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d99a:	461a      	mov	r2, r3
 800d99c:	9209      	str	r2, [sp, #36]	; 0x24
 800d99e:	e00c      	b.n	800d9ba <_dtoa_r+0x28a>
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	e7f3      	b.n	800d98c <_dtoa_r+0x25c>
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9a8:	9308      	str	r3, [sp, #32]
 800d9aa:	9b00      	ldr	r3, [sp, #0]
 800d9ac:	4413      	add	r3, r2
 800d9ae:	9302      	str	r3, [sp, #8]
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	2b01      	cmp	r3, #1
 800d9b4:	9303      	str	r3, [sp, #12]
 800d9b6:	bfb8      	it	lt
 800d9b8:	2301      	movlt	r3, #1
 800d9ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d9bc:	2200      	movs	r2, #0
 800d9be:	6042      	str	r2, [r0, #4]
 800d9c0:	2204      	movs	r2, #4
 800d9c2:	f102 0614 	add.w	r6, r2, #20
 800d9c6:	429e      	cmp	r6, r3
 800d9c8:	6841      	ldr	r1, [r0, #4]
 800d9ca:	d93d      	bls.n	800da48 <_dtoa_r+0x318>
 800d9cc:	4620      	mov	r0, r4
 800d9ce:	f000 fcb7 	bl	800e340 <_Balloc>
 800d9d2:	9001      	str	r0, [sp, #4]
 800d9d4:	2800      	cmp	r0, #0
 800d9d6:	d13b      	bne.n	800da50 <_dtoa_r+0x320>
 800d9d8:	4b11      	ldr	r3, [pc, #68]	; (800da20 <_dtoa_r+0x2f0>)
 800d9da:	4602      	mov	r2, r0
 800d9dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d9e0:	e6c0      	b.n	800d764 <_dtoa_r+0x34>
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	e7df      	b.n	800d9a6 <_dtoa_r+0x276>
 800d9e6:	bf00      	nop
 800d9e8:	636f4361 	.word	0x636f4361
 800d9ec:	3fd287a7 	.word	0x3fd287a7
 800d9f0:	8b60c8b3 	.word	0x8b60c8b3
 800d9f4:	3fc68a28 	.word	0x3fc68a28
 800d9f8:	509f79fb 	.word	0x509f79fb
 800d9fc:	3fd34413 	.word	0x3fd34413
 800da00:	08010145 	.word	0x08010145
 800da04:	0801015c 	.word	0x0801015c
 800da08:	7ff00000 	.word	0x7ff00000
 800da0c:	08010141 	.word	0x08010141
 800da10:	08010138 	.word	0x08010138
 800da14:	08010115 	.word	0x08010115
 800da18:	3ff80000 	.word	0x3ff80000
 800da1c:	08010250 	.word	0x08010250
 800da20:	080101b7 	.word	0x080101b7
 800da24:	2501      	movs	r5, #1
 800da26:	2300      	movs	r3, #0
 800da28:	9306      	str	r3, [sp, #24]
 800da2a:	9508      	str	r5, [sp, #32]
 800da2c:	f04f 33ff 	mov.w	r3, #4294967295
 800da30:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800da34:	2200      	movs	r2, #0
 800da36:	2312      	movs	r3, #18
 800da38:	e7b0      	b.n	800d99c <_dtoa_r+0x26c>
 800da3a:	2301      	movs	r3, #1
 800da3c:	9308      	str	r3, [sp, #32]
 800da3e:	e7f5      	b.n	800da2c <_dtoa_r+0x2fc>
 800da40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800da46:	e7b8      	b.n	800d9ba <_dtoa_r+0x28a>
 800da48:	3101      	adds	r1, #1
 800da4a:	6041      	str	r1, [r0, #4]
 800da4c:	0052      	lsls	r2, r2, #1
 800da4e:	e7b8      	b.n	800d9c2 <_dtoa_r+0x292>
 800da50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da52:	9a01      	ldr	r2, [sp, #4]
 800da54:	601a      	str	r2, [r3, #0]
 800da56:	9b03      	ldr	r3, [sp, #12]
 800da58:	2b0e      	cmp	r3, #14
 800da5a:	f200 809d 	bhi.w	800db98 <_dtoa_r+0x468>
 800da5e:	2d00      	cmp	r5, #0
 800da60:	f000 809a 	beq.w	800db98 <_dtoa_r+0x468>
 800da64:	9b00      	ldr	r3, [sp, #0]
 800da66:	2b00      	cmp	r3, #0
 800da68:	dd32      	ble.n	800dad0 <_dtoa_r+0x3a0>
 800da6a:	4ab7      	ldr	r2, [pc, #732]	; (800dd48 <_dtoa_r+0x618>)
 800da6c:	f003 030f 	and.w	r3, r3, #15
 800da70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800da74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da78:	9b00      	ldr	r3, [sp, #0]
 800da7a:	05d8      	lsls	r0, r3, #23
 800da7c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800da80:	d516      	bpl.n	800dab0 <_dtoa_r+0x380>
 800da82:	4bb2      	ldr	r3, [pc, #712]	; (800dd4c <_dtoa_r+0x61c>)
 800da84:	ec51 0b19 	vmov	r0, r1, d9
 800da88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800da8c:	f7f2 fee6 	bl	800085c <__aeabi_ddiv>
 800da90:	f007 070f 	and.w	r7, r7, #15
 800da94:	4682      	mov	sl, r0
 800da96:	468b      	mov	fp, r1
 800da98:	2503      	movs	r5, #3
 800da9a:	4eac      	ldr	r6, [pc, #688]	; (800dd4c <_dtoa_r+0x61c>)
 800da9c:	b957      	cbnz	r7, 800dab4 <_dtoa_r+0x384>
 800da9e:	4642      	mov	r2, r8
 800daa0:	464b      	mov	r3, r9
 800daa2:	4650      	mov	r0, sl
 800daa4:	4659      	mov	r1, fp
 800daa6:	f7f2 fed9 	bl	800085c <__aeabi_ddiv>
 800daaa:	4682      	mov	sl, r0
 800daac:	468b      	mov	fp, r1
 800daae:	e028      	b.n	800db02 <_dtoa_r+0x3d2>
 800dab0:	2502      	movs	r5, #2
 800dab2:	e7f2      	b.n	800da9a <_dtoa_r+0x36a>
 800dab4:	07f9      	lsls	r1, r7, #31
 800dab6:	d508      	bpl.n	800daca <_dtoa_r+0x39a>
 800dab8:	4640      	mov	r0, r8
 800daba:	4649      	mov	r1, r9
 800dabc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dac0:	f7f2 fda2 	bl	8000608 <__aeabi_dmul>
 800dac4:	3501      	adds	r5, #1
 800dac6:	4680      	mov	r8, r0
 800dac8:	4689      	mov	r9, r1
 800daca:	107f      	asrs	r7, r7, #1
 800dacc:	3608      	adds	r6, #8
 800dace:	e7e5      	b.n	800da9c <_dtoa_r+0x36c>
 800dad0:	f000 809b 	beq.w	800dc0a <_dtoa_r+0x4da>
 800dad4:	9b00      	ldr	r3, [sp, #0]
 800dad6:	4f9d      	ldr	r7, [pc, #628]	; (800dd4c <_dtoa_r+0x61c>)
 800dad8:	425e      	negs	r6, r3
 800dada:	4b9b      	ldr	r3, [pc, #620]	; (800dd48 <_dtoa_r+0x618>)
 800dadc:	f006 020f 	and.w	r2, r6, #15
 800dae0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae8:	ec51 0b19 	vmov	r0, r1, d9
 800daec:	f7f2 fd8c 	bl	8000608 <__aeabi_dmul>
 800daf0:	1136      	asrs	r6, r6, #4
 800daf2:	4682      	mov	sl, r0
 800daf4:	468b      	mov	fp, r1
 800daf6:	2300      	movs	r3, #0
 800daf8:	2502      	movs	r5, #2
 800dafa:	2e00      	cmp	r6, #0
 800dafc:	d17a      	bne.n	800dbf4 <_dtoa_r+0x4c4>
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d1d3      	bne.n	800daaa <_dtoa_r+0x37a>
 800db02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db04:	2b00      	cmp	r3, #0
 800db06:	f000 8082 	beq.w	800dc0e <_dtoa_r+0x4de>
 800db0a:	4b91      	ldr	r3, [pc, #580]	; (800dd50 <_dtoa_r+0x620>)
 800db0c:	2200      	movs	r2, #0
 800db0e:	4650      	mov	r0, sl
 800db10:	4659      	mov	r1, fp
 800db12:	f7f2 ffeb 	bl	8000aec <__aeabi_dcmplt>
 800db16:	2800      	cmp	r0, #0
 800db18:	d079      	beq.n	800dc0e <_dtoa_r+0x4de>
 800db1a:	9b03      	ldr	r3, [sp, #12]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d076      	beq.n	800dc0e <_dtoa_r+0x4de>
 800db20:	9b02      	ldr	r3, [sp, #8]
 800db22:	2b00      	cmp	r3, #0
 800db24:	dd36      	ble.n	800db94 <_dtoa_r+0x464>
 800db26:	9b00      	ldr	r3, [sp, #0]
 800db28:	4650      	mov	r0, sl
 800db2a:	4659      	mov	r1, fp
 800db2c:	1e5f      	subs	r7, r3, #1
 800db2e:	2200      	movs	r2, #0
 800db30:	4b88      	ldr	r3, [pc, #544]	; (800dd54 <_dtoa_r+0x624>)
 800db32:	f7f2 fd69 	bl	8000608 <__aeabi_dmul>
 800db36:	9e02      	ldr	r6, [sp, #8]
 800db38:	4682      	mov	sl, r0
 800db3a:	468b      	mov	fp, r1
 800db3c:	3501      	adds	r5, #1
 800db3e:	4628      	mov	r0, r5
 800db40:	f7f2 fcf8 	bl	8000534 <__aeabi_i2d>
 800db44:	4652      	mov	r2, sl
 800db46:	465b      	mov	r3, fp
 800db48:	f7f2 fd5e 	bl	8000608 <__aeabi_dmul>
 800db4c:	4b82      	ldr	r3, [pc, #520]	; (800dd58 <_dtoa_r+0x628>)
 800db4e:	2200      	movs	r2, #0
 800db50:	f7f2 fba4 	bl	800029c <__adddf3>
 800db54:	46d0      	mov	r8, sl
 800db56:	46d9      	mov	r9, fp
 800db58:	4682      	mov	sl, r0
 800db5a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800db5e:	2e00      	cmp	r6, #0
 800db60:	d158      	bne.n	800dc14 <_dtoa_r+0x4e4>
 800db62:	4b7e      	ldr	r3, [pc, #504]	; (800dd5c <_dtoa_r+0x62c>)
 800db64:	2200      	movs	r2, #0
 800db66:	4640      	mov	r0, r8
 800db68:	4649      	mov	r1, r9
 800db6a:	f7f2 fb95 	bl	8000298 <__aeabi_dsub>
 800db6e:	4652      	mov	r2, sl
 800db70:	465b      	mov	r3, fp
 800db72:	4680      	mov	r8, r0
 800db74:	4689      	mov	r9, r1
 800db76:	f7f2 ffd7 	bl	8000b28 <__aeabi_dcmpgt>
 800db7a:	2800      	cmp	r0, #0
 800db7c:	f040 8295 	bne.w	800e0aa <_dtoa_r+0x97a>
 800db80:	4652      	mov	r2, sl
 800db82:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800db86:	4640      	mov	r0, r8
 800db88:	4649      	mov	r1, r9
 800db8a:	f7f2 ffaf 	bl	8000aec <__aeabi_dcmplt>
 800db8e:	2800      	cmp	r0, #0
 800db90:	f040 8289 	bne.w	800e0a6 <_dtoa_r+0x976>
 800db94:	ec5b ab19 	vmov	sl, fp, d9
 800db98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	f2c0 8148 	blt.w	800de30 <_dtoa_r+0x700>
 800dba0:	9a00      	ldr	r2, [sp, #0]
 800dba2:	2a0e      	cmp	r2, #14
 800dba4:	f300 8144 	bgt.w	800de30 <_dtoa_r+0x700>
 800dba8:	4b67      	ldr	r3, [pc, #412]	; (800dd48 <_dtoa_r+0x618>)
 800dbaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dbae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dbb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	f280 80d5 	bge.w	800dd64 <_dtoa_r+0x634>
 800dbba:	9b03      	ldr	r3, [sp, #12]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	f300 80d1 	bgt.w	800dd64 <_dtoa_r+0x634>
 800dbc2:	f040 826f 	bne.w	800e0a4 <_dtoa_r+0x974>
 800dbc6:	4b65      	ldr	r3, [pc, #404]	; (800dd5c <_dtoa_r+0x62c>)
 800dbc8:	2200      	movs	r2, #0
 800dbca:	4640      	mov	r0, r8
 800dbcc:	4649      	mov	r1, r9
 800dbce:	f7f2 fd1b 	bl	8000608 <__aeabi_dmul>
 800dbd2:	4652      	mov	r2, sl
 800dbd4:	465b      	mov	r3, fp
 800dbd6:	f7f2 ff9d 	bl	8000b14 <__aeabi_dcmpge>
 800dbda:	9e03      	ldr	r6, [sp, #12]
 800dbdc:	4637      	mov	r7, r6
 800dbde:	2800      	cmp	r0, #0
 800dbe0:	f040 8245 	bne.w	800e06e <_dtoa_r+0x93e>
 800dbe4:	9d01      	ldr	r5, [sp, #4]
 800dbe6:	2331      	movs	r3, #49	; 0x31
 800dbe8:	f805 3b01 	strb.w	r3, [r5], #1
 800dbec:	9b00      	ldr	r3, [sp, #0]
 800dbee:	3301      	adds	r3, #1
 800dbf0:	9300      	str	r3, [sp, #0]
 800dbf2:	e240      	b.n	800e076 <_dtoa_r+0x946>
 800dbf4:	07f2      	lsls	r2, r6, #31
 800dbf6:	d505      	bpl.n	800dc04 <_dtoa_r+0x4d4>
 800dbf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbfc:	f7f2 fd04 	bl	8000608 <__aeabi_dmul>
 800dc00:	3501      	adds	r5, #1
 800dc02:	2301      	movs	r3, #1
 800dc04:	1076      	asrs	r6, r6, #1
 800dc06:	3708      	adds	r7, #8
 800dc08:	e777      	b.n	800dafa <_dtoa_r+0x3ca>
 800dc0a:	2502      	movs	r5, #2
 800dc0c:	e779      	b.n	800db02 <_dtoa_r+0x3d2>
 800dc0e:	9f00      	ldr	r7, [sp, #0]
 800dc10:	9e03      	ldr	r6, [sp, #12]
 800dc12:	e794      	b.n	800db3e <_dtoa_r+0x40e>
 800dc14:	9901      	ldr	r1, [sp, #4]
 800dc16:	4b4c      	ldr	r3, [pc, #304]	; (800dd48 <_dtoa_r+0x618>)
 800dc18:	4431      	add	r1, r6
 800dc1a:	910d      	str	r1, [sp, #52]	; 0x34
 800dc1c:	9908      	ldr	r1, [sp, #32]
 800dc1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dc22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc26:	2900      	cmp	r1, #0
 800dc28:	d043      	beq.n	800dcb2 <_dtoa_r+0x582>
 800dc2a:	494d      	ldr	r1, [pc, #308]	; (800dd60 <_dtoa_r+0x630>)
 800dc2c:	2000      	movs	r0, #0
 800dc2e:	f7f2 fe15 	bl	800085c <__aeabi_ddiv>
 800dc32:	4652      	mov	r2, sl
 800dc34:	465b      	mov	r3, fp
 800dc36:	f7f2 fb2f 	bl	8000298 <__aeabi_dsub>
 800dc3a:	9d01      	ldr	r5, [sp, #4]
 800dc3c:	4682      	mov	sl, r0
 800dc3e:	468b      	mov	fp, r1
 800dc40:	4649      	mov	r1, r9
 800dc42:	4640      	mov	r0, r8
 800dc44:	f7f2 ff90 	bl	8000b68 <__aeabi_d2iz>
 800dc48:	4606      	mov	r6, r0
 800dc4a:	f7f2 fc73 	bl	8000534 <__aeabi_i2d>
 800dc4e:	4602      	mov	r2, r0
 800dc50:	460b      	mov	r3, r1
 800dc52:	4640      	mov	r0, r8
 800dc54:	4649      	mov	r1, r9
 800dc56:	f7f2 fb1f 	bl	8000298 <__aeabi_dsub>
 800dc5a:	3630      	adds	r6, #48	; 0x30
 800dc5c:	f805 6b01 	strb.w	r6, [r5], #1
 800dc60:	4652      	mov	r2, sl
 800dc62:	465b      	mov	r3, fp
 800dc64:	4680      	mov	r8, r0
 800dc66:	4689      	mov	r9, r1
 800dc68:	f7f2 ff40 	bl	8000aec <__aeabi_dcmplt>
 800dc6c:	2800      	cmp	r0, #0
 800dc6e:	d163      	bne.n	800dd38 <_dtoa_r+0x608>
 800dc70:	4642      	mov	r2, r8
 800dc72:	464b      	mov	r3, r9
 800dc74:	4936      	ldr	r1, [pc, #216]	; (800dd50 <_dtoa_r+0x620>)
 800dc76:	2000      	movs	r0, #0
 800dc78:	f7f2 fb0e 	bl	8000298 <__aeabi_dsub>
 800dc7c:	4652      	mov	r2, sl
 800dc7e:	465b      	mov	r3, fp
 800dc80:	f7f2 ff34 	bl	8000aec <__aeabi_dcmplt>
 800dc84:	2800      	cmp	r0, #0
 800dc86:	f040 80b5 	bne.w	800ddf4 <_dtoa_r+0x6c4>
 800dc8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc8c:	429d      	cmp	r5, r3
 800dc8e:	d081      	beq.n	800db94 <_dtoa_r+0x464>
 800dc90:	4b30      	ldr	r3, [pc, #192]	; (800dd54 <_dtoa_r+0x624>)
 800dc92:	2200      	movs	r2, #0
 800dc94:	4650      	mov	r0, sl
 800dc96:	4659      	mov	r1, fp
 800dc98:	f7f2 fcb6 	bl	8000608 <__aeabi_dmul>
 800dc9c:	4b2d      	ldr	r3, [pc, #180]	; (800dd54 <_dtoa_r+0x624>)
 800dc9e:	4682      	mov	sl, r0
 800dca0:	468b      	mov	fp, r1
 800dca2:	4640      	mov	r0, r8
 800dca4:	4649      	mov	r1, r9
 800dca6:	2200      	movs	r2, #0
 800dca8:	f7f2 fcae 	bl	8000608 <__aeabi_dmul>
 800dcac:	4680      	mov	r8, r0
 800dcae:	4689      	mov	r9, r1
 800dcb0:	e7c6      	b.n	800dc40 <_dtoa_r+0x510>
 800dcb2:	4650      	mov	r0, sl
 800dcb4:	4659      	mov	r1, fp
 800dcb6:	f7f2 fca7 	bl	8000608 <__aeabi_dmul>
 800dcba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dcbc:	9d01      	ldr	r5, [sp, #4]
 800dcbe:	930f      	str	r3, [sp, #60]	; 0x3c
 800dcc0:	4682      	mov	sl, r0
 800dcc2:	468b      	mov	fp, r1
 800dcc4:	4649      	mov	r1, r9
 800dcc6:	4640      	mov	r0, r8
 800dcc8:	f7f2 ff4e 	bl	8000b68 <__aeabi_d2iz>
 800dccc:	4606      	mov	r6, r0
 800dcce:	f7f2 fc31 	bl	8000534 <__aeabi_i2d>
 800dcd2:	3630      	adds	r6, #48	; 0x30
 800dcd4:	4602      	mov	r2, r0
 800dcd6:	460b      	mov	r3, r1
 800dcd8:	4640      	mov	r0, r8
 800dcda:	4649      	mov	r1, r9
 800dcdc:	f7f2 fadc 	bl	8000298 <__aeabi_dsub>
 800dce0:	f805 6b01 	strb.w	r6, [r5], #1
 800dce4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dce6:	429d      	cmp	r5, r3
 800dce8:	4680      	mov	r8, r0
 800dcea:	4689      	mov	r9, r1
 800dcec:	f04f 0200 	mov.w	r2, #0
 800dcf0:	d124      	bne.n	800dd3c <_dtoa_r+0x60c>
 800dcf2:	4b1b      	ldr	r3, [pc, #108]	; (800dd60 <_dtoa_r+0x630>)
 800dcf4:	4650      	mov	r0, sl
 800dcf6:	4659      	mov	r1, fp
 800dcf8:	f7f2 fad0 	bl	800029c <__adddf3>
 800dcfc:	4602      	mov	r2, r0
 800dcfe:	460b      	mov	r3, r1
 800dd00:	4640      	mov	r0, r8
 800dd02:	4649      	mov	r1, r9
 800dd04:	f7f2 ff10 	bl	8000b28 <__aeabi_dcmpgt>
 800dd08:	2800      	cmp	r0, #0
 800dd0a:	d173      	bne.n	800ddf4 <_dtoa_r+0x6c4>
 800dd0c:	4652      	mov	r2, sl
 800dd0e:	465b      	mov	r3, fp
 800dd10:	4913      	ldr	r1, [pc, #76]	; (800dd60 <_dtoa_r+0x630>)
 800dd12:	2000      	movs	r0, #0
 800dd14:	f7f2 fac0 	bl	8000298 <__aeabi_dsub>
 800dd18:	4602      	mov	r2, r0
 800dd1a:	460b      	mov	r3, r1
 800dd1c:	4640      	mov	r0, r8
 800dd1e:	4649      	mov	r1, r9
 800dd20:	f7f2 fee4 	bl	8000aec <__aeabi_dcmplt>
 800dd24:	2800      	cmp	r0, #0
 800dd26:	f43f af35 	beq.w	800db94 <_dtoa_r+0x464>
 800dd2a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dd2c:	1e6b      	subs	r3, r5, #1
 800dd2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd30:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dd34:	2b30      	cmp	r3, #48	; 0x30
 800dd36:	d0f8      	beq.n	800dd2a <_dtoa_r+0x5fa>
 800dd38:	9700      	str	r7, [sp, #0]
 800dd3a:	e049      	b.n	800ddd0 <_dtoa_r+0x6a0>
 800dd3c:	4b05      	ldr	r3, [pc, #20]	; (800dd54 <_dtoa_r+0x624>)
 800dd3e:	f7f2 fc63 	bl	8000608 <__aeabi_dmul>
 800dd42:	4680      	mov	r8, r0
 800dd44:	4689      	mov	r9, r1
 800dd46:	e7bd      	b.n	800dcc4 <_dtoa_r+0x594>
 800dd48:	08010250 	.word	0x08010250
 800dd4c:	08010228 	.word	0x08010228
 800dd50:	3ff00000 	.word	0x3ff00000
 800dd54:	40240000 	.word	0x40240000
 800dd58:	401c0000 	.word	0x401c0000
 800dd5c:	40140000 	.word	0x40140000
 800dd60:	3fe00000 	.word	0x3fe00000
 800dd64:	9d01      	ldr	r5, [sp, #4]
 800dd66:	4656      	mov	r6, sl
 800dd68:	465f      	mov	r7, fp
 800dd6a:	4642      	mov	r2, r8
 800dd6c:	464b      	mov	r3, r9
 800dd6e:	4630      	mov	r0, r6
 800dd70:	4639      	mov	r1, r7
 800dd72:	f7f2 fd73 	bl	800085c <__aeabi_ddiv>
 800dd76:	f7f2 fef7 	bl	8000b68 <__aeabi_d2iz>
 800dd7a:	4682      	mov	sl, r0
 800dd7c:	f7f2 fbda 	bl	8000534 <__aeabi_i2d>
 800dd80:	4642      	mov	r2, r8
 800dd82:	464b      	mov	r3, r9
 800dd84:	f7f2 fc40 	bl	8000608 <__aeabi_dmul>
 800dd88:	4602      	mov	r2, r0
 800dd8a:	460b      	mov	r3, r1
 800dd8c:	4630      	mov	r0, r6
 800dd8e:	4639      	mov	r1, r7
 800dd90:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800dd94:	f7f2 fa80 	bl	8000298 <__aeabi_dsub>
 800dd98:	f805 6b01 	strb.w	r6, [r5], #1
 800dd9c:	9e01      	ldr	r6, [sp, #4]
 800dd9e:	9f03      	ldr	r7, [sp, #12]
 800dda0:	1bae      	subs	r6, r5, r6
 800dda2:	42b7      	cmp	r7, r6
 800dda4:	4602      	mov	r2, r0
 800dda6:	460b      	mov	r3, r1
 800dda8:	d135      	bne.n	800de16 <_dtoa_r+0x6e6>
 800ddaa:	f7f2 fa77 	bl	800029c <__adddf3>
 800ddae:	4642      	mov	r2, r8
 800ddb0:	464b      	mov	r3, r9
 800ddb2:	4606      	mov	r6, r0
 800ddb4:	460f      	mov	r7, r1
 800ddb6:	f7f2 feb7 	bl	8000b28 <__aeabi_dcmpgt>
 800ddba:	b9d0      	cbnz	r0, 800ddf2 <_dtoa_r+0x6c2>
 800ddbc:	4642      	mov	r2, r8
 800ddbe:	464b      	mov	r3, r9
 800ddc0:	4630      	mov	r0, r6
 800ddc2:	4639      	mov	r1, r7
 800ddc4:	f7f2 fe88 	bl	8000ad8 <__aeabi_dcmpeq>
 800ddc8:	b110      	cbz	r0, 800ddd0 <_dtoa_r+0x6a0>
 800ddca:	f01a 0f01 	tst.w	sl, #1
 800ddce:	d110      	bne.n	800ddf2 <_dtoa_r+0x6c2>
 800ddd0:	4620      	mov	r0, r4
 800ddd2:	ee18 1a10 	vmov	r1, s16
 800ddd6:	f000 faf3 	bl	800e3c0 <_Bfree>
 800ddda:	2300      	movs	r3, #0
 800dddc:	9800      	ldr	r0, [sp, #0]
 800ddde:	702b      	strb	r3, [r5, #0]
 800dde0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dde2:	3001      	adds	r0, #1
 800dde4:	6018      	str	r0, [r3, #0]
 800dde6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	f43f acf1 	beq.w	800d7d0 <_dtoa_r+0xa0>
 800ddee:	601d      	str	r5, [r3, #0]
 800ddf0:	e4ee      	b.n	800d7d0 <_dtoa_r+0xa0>
 800ddf2:	9f00      	ldr	r7, [sp, #0]
 800ddf4:	462b      	mov	r3, r5
 800ddf6:	461d      	mov	r5, r3
 800ddf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddfc:	2a39      	cmp	r2, #57	; 0x39
 800ddfe:	d106      	bne.n	800de0e <_dtoa_r+0x6de>
 800de00:	9a01      	ldr	r2, [sp, #4]
 800de02:	429a      	cmp	r2, r3
 800de04:	d1f7      	bne.n	800ddf6 <_dtoa_r+0x6c6>
 800de06:	9901      	ldr	r1, [sp, #4]
 800de08:	2230      	movs	r2, #48	; 0x30
 800de0a:	3701      	adds	r7, #1
 800de0c:	700a      	strb	r2, [r1, #0]
 800de0e:	781a      	ldrb	r2, [r3, #0]
 800de10:	3201      	adds	r2, #1
 800de12:	701a      	strb	r2, [r3, #0]
 800de14:	e790      	b.n	800dd38 <_dtoa_r+0x608>
 800de16:	4ba6      	ldr	r3, [pc, #664]	; (800e0b0 <_dtoa_r+0x980>)
 800de18:	2200      	movs	r2, #0
 800de1a:	f7f2 fbf5 	bl	8000608 <__aeabi_dmul>
 800de1e:	2200      	movs	r2, #0
 800de20:	2300      	movs	r3, #0
 800de22:	4606      	mov	r6, r0
 800de24:	460f      	mov	r7, r1
 800de26:	f7f2 fe57 	bl	8000ad8 <__aeabi_dcmpeq>
 800de2a:	2800      	cmp	r0, #0
 800de2c:	d09d      	beq.n	800dd6a <_dtoa_r+0x63a>
 800de2e:	e7cf      	b.n	800ddd0 <_dtoa_r+0x6a0>
 800de30:	9a08      	ldr	r2, [sp, #32]
 800de32:	2a00      	cmp	r2, #0
 800de34:	f000 80d7 	beq.w	800dfe6 <_dtoa_r+0x8b6>
 800de38:	9a06      	ldr	r2, [sp, #24]
 800de3a:	2a01      	cmp	r2, #1
 800de3c:	f300 80ba 	bgt.w	800dfb4 <_dtoa_r+0x884>
 800de40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de42:	2a00      	cmp	r2, #0
 800de44:	f000 80b2 	beq.w	800dfac <_dtoa_r+0x87c>
 800de48:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800de4c:	9e07      	ldr	r6, [sp, #28]
 800de4e:	9d04      	ldr	r5, [sp, #16]
 800de50:	9a04      	ldr	r2, [sp, #16]
 800de52:	441a      	add	r2, r3
 800de54:	9204      	str	r2, [sp, #16]
 800de56:	9a05      	ldr	r2, [sp, #20]
 800de58:	2101      	movs	r1, #1
 800de5a:	441a      	add	r2, r3
 800de5c:	4620      	mov	r0, r4
 800de5e:	9205      	str	r2, [sp, #20]
 800de60:	f000 fb66 	bl	800e530 <__i2b>
 800de64:	4607      	mov	r7, r0
 800de66:	2d00      	cmp	r5, #0
 800de68:	dd0c      	ble.n	800de84 <_dtoa_r+0x754>
 800de6a:	9b05      	ldr	r3, [sp, #20]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	dd09      	ble.n	800de84 <_dtoa_r+0x754>
 800de70:	42ab      	cmp	r3, r5
 800de72:	9a04      	ldr	r2, [sp, #16]
 800de74:	bfa8      	it	ge
 800de76:	462b      	movge	r3, r5
 800de78:	1ad2      	subs	r2, r2, r3
 800de7a:	9204      	str	r2, [sp, #16]
 800de7c:	9a05      	ldr	r2, [sp, #20]
 800de7e:	1aed      	subs	r5, r5, r3
 800de80:	1ad3      	subs	r3, r2, r3
 800de82:	9305      	str	r3, [sp, #20]
 800de84:	9b07      	ldr	r3, [sp, #28]
 800de86:	b31b      	cbz	r3, 800ded0 <_dtoa_r+0x7a0>
 800de88:	9b08      	ldr	r3, [sp, #32]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	f000 80af 	beq.w	800dfee <_dtoa_r+0x8be>
 800de90:	2e00      	cmp	r6, #0
 800de92:	dd13      	ble.n	800debc <_dtoa_r+0x78c>
 800de94:	4639      	mov	r1, r7
 800de96:	4632      	mov	r2, r6
 800de98:	4620      	mov	r0, r4
 800de9a:	f000 fc09 	bl	800e6b0 <__pow5mult>
 800de9e:	ee18 2a10 	vmov	r2, s16
 800dea2:	4601      	mov	r1, r0
 800dea4:	4607      	mov	r7, r0
 800dea6:	4620      	mov	r0, r4
 800dea8:	f000 fb58 	bl	800e55c <__multiply>
 800deac:	ee18 1a10 	vmov	r1, s16
 800deb0:	4680      	mov	r8, r0
 800deb2:	4620      	mov	r0, r4
 800deb4:	f000 fa84 	bl	800e3c0 <_Bfree>
 800deb8:	ee08 8a10 	vmov	s16, r8
 800debc:	9b07      	ldr	r3, [sp, #28]
 800debe:	1b9a      	subs	r2, r3, r6
 800dec0:	d006      	beq.n	800ded0 <_dtoa_r+0x7a0>
 800dec2:	ee18 1a10 	vmov	r1, s16
 800dec6:	4620      	mov	r0, r4
 800dec8:	f000 fbf2 	bl	800e6b0 <__pow5mult>
 800decc:	ee08 0a10 	vmov	s16, r0
 800ded0:	2101      	movs	r1, #1
 800ded2:	4620      	mov	r0, r4
 800ded4:	f000 fb2c 	bl	800e530 <__i2b>
 800ded8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800deda:	2b00      	cmp	r3, #0
 800dedc:	4606      	mov	r6, r0
 800dede:	f340 8088 	ble.w	800dff2 <_dtoa_r+0x8c2>
 800dee2:	461a      	mov	r2, r3
 800dee4:	4601      	mov	r1, r0
 800dee6:	4620      	mov	r0, r4
 800dee8:	f000 fbe2 	bl	800e6b0 <__pow5mult>
 800deec:	9b06      	ldr	r3, [sp, #24]
 800deee:	2b01      	cmp	r3, #1
 800def0:	4606      	mov	r6, r0
 800def2:	f340 8081 	ble.w	800dff8 <_dtoa_r+0x8c8>
 800def6:	f04f 0800 	mov.w	r8, #0
 800defa:	6933      	ldr	r3, [r6, #16]
 800defc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800df00:	6918      	ldr	r0, [r3, #16]
 800df02:	f000 fac5 	bl	800e490 <__hi0bits>
 800df06:	f1c0 0020 	rsb	r0, r0, #32
 800df0a:	9b05      	ldr	r3, [sp, #20]
 800df0c:	4418      	add	r0, r3
 800df0e:	f010 001f 	ands.w	r0, r0, #31
 800df12:	f000 8092 	beq.w	800e03a <_dtoa_r+0x90a>
 800df16:	f1c0 0320 	rsb	r3, r0, #32
 800df1a:	2b04      	cmp	r3, #4
 800df1c:	f340 808a 	ble.w	800e034 <_dtoa_r+0x904>
 800df20:	f1c0 001c 	rsb	r0, r0, #28
 800df24:	9b04      	ldr	r3, [sp, #16]
 800df26:	4403      	add	r3, r0
 800df28:	9304      	str	r3, [sp, #16]
 800df2a:	9b05      	ldr	r3, [sp, #20]
 800df2c:	4403      	add	r3, r0
 800df2e:	4405      	add	r5, r0
 800df30:	9305      	str	r3, [sp, #20]
 800df32:	9b04      	ldr	r3, [sp, #16]
 800df34:	2b00      	cmp	r3, #0
 800df36:	dd07      	ble.n	800df48 <_dtoa_r+0x818>
 800df38:	ee18 1a10 	vmov	r1, s16
 800df3c:	461a      	mov	r2, r3
 800df3e:	4620      	mov	r0, r4
 800df40:	f000 fc10 	bl	800e764 <__lshift>
 800df44:	ee08 0a10 	vmov	s16, r0
 800df48:	9b05      	ldr	r3, [sp, #20]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	dd05      	ble.n	800df5a <_dtoa_r+0x82a>
 800df4e:	4631      	mov	r1, r6
 800df50:	461a      	mov	r2, r3
 800df52:	4620      	mov	r0, r4
 800df54:	f000 fc06 	bl	800e764 <__lshift>
 800df58:	4606      	mov	r6, r0
 800df5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d06e      	beq.n	800e03e <_dtoa_r+0x90e>
 800df60:	ee18 0a10 	vmov	r0, s16
 800df64:	4631      	mov	r1, r6
 800df66:	f000 fc6d 	bl	800e844 <__mcmp>
 800df6a:	2800      	cmp	r0, #0
 800df6c:	da67      	bge.n	800e03e <_dtoa_r+0x90e>
 800df6e:	9b00      	ldr	r3, [sp, #0]
 800df70:	3b01      	subs	r3, #1
 800df72:	ee18 1a10 	vmov	r1, s16
 800df76:	9300      	str	r3, [sp, #0]
 800df78:	220a      	movs	r2, #10
 800df7a:	2300      	movs	r3, #0
 800df7c:	4620      	mov	r0, r4
 800df7e:	f000 fa41 	bl	800e404 <__multadd>
 800df82:	9b08      	ldr	r3, [sp, #32]
 800df84:	ee08 0a10 	vmov	s16, r0
 800df88:	2b00      	cmp	r3, #0
 800df8a:	f000 81b1 	beq.w	800e2f0 <_dtoa_r+0xbc0>
 800df8e:	2300      	movs	r3, #0
 800df90:	4639      	mov	r1, r7
 800df92:	220a      	movs	r2, #10
 800df94:	4620      	mov	r0, r4
 800df96:	f000 fa35 	bl	800e404 <__multadd>
 800df9a:	9b02      	ldr	r3, [sp, #8]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	4607      	mov	r7, r0
 800dfa0:	f300 808e 	bgt.w	800e0c0 <_dtoa_r+0x990>
 800dfa4:	9b06      	ldr	r3, [sp, #24]
 800dfa6:	2b02      	cmp	r3, #2
 800dfa8:	dc51      	bgt.n	800e04e <_dtoa_r+0x91e>
 800dfaa:	e089      	b.n	800e0c0 <_dtoa_r+0x990>
 800dfac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dfae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dfb2:	e74b      	b.n	800de4c <_dtoa_r+0x71c>
 800dfb4:	9b03      	ldr	r3, [sp, #12]
 800dfb6:	1e5e      	subs	r6, r3, #1
 800dfb8:	9b07      	ldr	r3, [sp, #28]
 800dfba:	42b3      	cmp	r3, r6
 800dfbc:	bfbf      	itttt	lt
 800dfbe:	9b07      	ldrlt	r3, [sp, #28]
 800dfc0:	9607      	strlt	r6, [sp, #28]
 800dfc2:	1af2      	sublt	r2, r6, r3
 800dfc4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800dfc6:	bfb6      	itet	lt
 800dfc8:	189b      	addlt	r3, r3, r2
 800dfca:	1b9e      	subge	r6, r3, r6
 800dfcc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800dfce:	9b03      	ldr	r3, [sp, #12]
 800dfd0:	bfb8      	it	lt
 800dfd2:	2600      	movlt	r6, #0
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	bfb7      	itett	lt
 800dfd8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800dfdc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800dfe0:	1a9d      	sublt	r5, r3, r2
 800dfe2:	2300      	movlt	r3, #0
 800dfe4:	e734      	b.n	800de50 <_dtoa_r+0x720>
 800dfe6:	9e07      	ldr	r6, [sp, #28]
 800dfe8:	9d04      	ldr	r5, [sp, #16]
 800dfea:	9f08      	ldr	r7, [sp, #32]
 800dfec:	e73b      	b.n	800de66 <_dtoa_r+0x736>
 800dfee:	9a07      	ldr	r2, [sp, #28]
 800dff0:	e767      	b.n	800dec2 <_dtoa_r+0x792>
 800dff2:	9b06      	ldr	r3, [sp, #24]
 800dff4:	2b01      	cmp	r3, #1
 800dff6:	dc18      	bgt.n	800e02a <_dtoa_r+0x8fa>
 800dff8:	f1ba 0f00 	cmp.w	sl, #0
 800dffc:	d115      	bne.n	800e02a <_dtoa_r+0x8fa>
 800dffe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e002:	b993      	cbnz	r3, 800e02a <_dtoa_r+0x8fa>
 800e004:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e008:	0d1b      	lsrs	r3, r3, #20
 800e00a:	051b      	lsls	r3, r3, #20
 800e00c:	b183      	cbz	r3, 800e030 <_dtoa_r+0x900>
 800e00e:	9b04      	ldr	r3, [sp, #16]
 800e010:	3301      	adds	r3, #1
 800e012:	9304      	str	r3, [sp, #16]
 800e014:	9b05      	ldr	r3, [sp, #20]
 800e016:	3301      	adds	r3, #1
 800e018:	9305      	str	r3, [sp, #20]
 800e01a:	f04f 0801 	mov.w	r8, #1
 800e01e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e020:	2b00      	cmp	r3, #0
 800e022:	f47f af6a 	bne.w	800defa <_dtoa_r+0x7ca>
 800e026:	2001      	movs	r0, #1
 800e028:	e76f      	b.n	800df0a <_dtoa_r+0x7da>
 800e02a:	f04f 0800 	mov.w	r8, #0
 800e02e:	e7f6      	b.n	800e01e <_dtoa_r+0x8ee>
 800e030:	4698      	mov	r8, r3
 800e032:	e7f4      	b.n	800e01e <_dtoa_r+0x8ee>
 800e034:	f43f af7d 	beq.w	800df32 <_dtoa_r+0x802>
 800e038:	4618      	mov	r0, r3
 800e03a:	301c      	adds	r0, #28
 800e03c:	e772      	b.n	800df24 <_dtoa_r+0x7f4>
 800e03e:	9b03      	ldr	r3, [sp, #12]
 800e040:	2b00      	cmp	r3, #0
 800e042:	dc37      	bgt.n	800e0b4 <_dtoa_r+0x984>
 800e044:	9b06      	ldr	r3, [sp, #24]
 800e046:	2b02      	cmp	r3, #2
 800e048:	dd34      	ble.n	800e0b4 <_dtoa_r+0x984>
 800e04a:	9b03      	ldr	r3, [sp, #12]
 800e04c:	9302      	str	r3, [sp, #8]
 800e04e:	9b02      	ldr	r3, [sp, #8]
 800e050:	b96b      	cbnz	r3, 800e06e <_dtoa_r+0x93e>
 800e052:	4631      	mov	r1, r6
 800e054:	2205      	movs	r2, #5
 800e056:	4620      	mov	r0, r4
 800e058:	f000 f9d4 	bl	800e404 <__multadd>
 800e05c:	4601      	mov	r1, r0
 800e05e:	4606      	mov	r6, r0
 800e060:	ee18 0a10 	vmov	r0, s16
 800e064:	f000 fbee 	bl	800e844 <__mcmp>
 800e068:	2800      	cmp	r0, #0
 800e06a:	f73f adbb 	bgt.w	800dbe4 <_dtoa_r+0x4b4>
 800e06e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e070:	9d01      	ldr	r5, [sp, #4]
 800e072:	43db      	mvns	r3, r3
 800e074:	9300      	str	r3, [sp, #0]
 800e076:	f04f 0800 	mov.w	r8, #0
 800e07a:	4631      	mov	r1, r6
 800e07c:	4620      	mov	r0, r4
 800e07e:	f000 f99f 	bl	800e3c0 <_Bfree>
 800e082:	2f00      	cmp	r7, #0
 800e084:	f43f aea4 	beq.w	800ddd0 <_dtoa_r+0x6a0>
 800e088:	f1b8 0f00 	cmp.w	r8, #0
 800e08c:	d005      	beq.n	800e09a <_dtoa_r+0x96a>
 800e08e:	45b8      	cmp	r8, r7
 800e090:	d003      	beq.n	800e09a <_dtoa_r+0x96a>
 800e092:	4641      	mov	r1, r8
 800e094:	4620      	mov	r0, r4
 800e096:	f000 f993 	bl	800e3c0 <_Bfree>
 800e09a:	4639      	mov	r1, r7
 800e09c:	4620      	mov	r0, r4
 800e09e:	f000 f98f 	bl	800e3c0 <_Bfree>
 800e0a2:	e695      	b.n	800ddd0 <_dtoa_r+0x6a0>
 800e0a4:	2600      	movs	r6, #0
 800e0a6:	4637      	mov	r7, r6
 800e0a8:	e7e1      	b.n	800e06e <_dtoa_r+0x93e>
 800e0aa:	9700      	str	r7, [sp, #0]
 800e0ac:	4637      	mov	r7, r6
 800e0ae:	e599      	b.n	800dbe4 <_dtoa_r+0x4b4>
 800e0b0:	40240000 	.word	0x40240000
 800e0b4:	9b08      	ldr	r3, [sp, #32]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	f000 80ca 	beq.w	800e250 <_dtoa_r+0xb20>
 800e0bc:	9b03      	ldr	r3, [sp, #12]
 800e0be:	9302      	str	r3, [sp, #8]
 800e0c0:	2d00      	cmp	r5, #0
 800e0c2:	dd05      	ble.n	800e0d0 <_dtoa_r+0x9a0>
 800e0c4:	4639      	mov	r1, r7
 800e0c6:	462a      	mov	r2, r5
 800e0c8:	4620      	mov	r0, r4
 800e0ca:	f000 fb4b 	bl	800e764 <__lshift>
 800e0ce:	4607      	mov	r7, r0
 800e0d0:	f1b8 0f00 	cmp.w	r8, #0
 800e0d4:	d05b      	beq.n	800e18e <_dtoa_r+0xa5e>
 800e0d6:	6879      	ldr	r1, [r7, #4]
 800e0d8:	4620      	mov	r0, r4
 800e0da:	f000 f931 	bl	800e340 <_Balloc>
 800e0de:	4605      	mov	r5, r0
 800e0e0:	b928      	cbnz	r0, 800e0ee <_dtoa_r+0x9be>
 800e0e2:	4b87      	ldr	r3, [pc, #540]	; (800e300 <_dtoa_r+0xbd0>)
 800e0e4:	4602      	mov	r2, r0
 800e0e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e0ea:	f7ff bb3b 	b.w	800d764 <_dtoa_r+0x34>
 800e0ee:	693a      	ldr	r2, [r7, #16]
 800e0f0:	3202      	adds	r2, #2
 800e0f2:	0092      	lsls	r2, r2, #2
 800e0f4:	f107 010c 	add.w	r1, r7, #12
 800e0f8:	300c      	adds	r0, #12
 800e0fa:	f000 f913 	bl	800e324 <memcpy>
 800e0fe:	2201      	movs	r2, #1
 800e100:	4629      	mov	r1, r5
 800e102:	4620      	mov	r0, r4
 800e104:	f000 fb2e 	bl	800e764 <__lshift>
 800e108:	9b01      	ldr	r3, [sp, #4]
 800e10a:	f103 0901 	add.w	r9, r3, #1
 800e10e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e112:	4413      	add	r3, r2
 800e114:	9305      	str	r3, [sp, #20]
 800e116:	f00a 0301 	and.w	r3, sl, #1
 800e11a:	46b8      	mov	r8, r7
 800e11c:	9304      	str	r3, [sp, #16]
 800e11e:	4607      	mov	r7, r0
 800e120:	4631      	mov	r1, r6
 800e122:	ee18 0a10 	vmov	r0, s16
 800e126:	f7ff fa77 	bl	800d618 <quorem>
 800e12a:	4641      	mov	r1, r8
 800e12c:	9002      	str	r0, [sp, #8]
 800e12e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e132:	ee18 0a10 	vmov	r0, s16
 800e136:	f000 fb85 	bl	800e844 <__mcmp>
 800e13a:	463a      	mov	r2, r7
 800e13c:	9003      	str	r0, [sp, #12]
 800e13e:	4631      	mov	r1, r6
 800e140:	4620      	mov	r0, r4
 800e142:	f000 fb9b 	bl	800e87c <__mdiff>
 800e146:	68c2      	ldr	r2, [r0, #12]
 800e148:	f109 3bff 	add.w	fp, r9, #4294967295
 800e14c:	4605      	mov	r5, r0
 800e14e:	bb02      	cbnz	r2, 800e192 <_dtoa_r+0xa62>
 800e150:	4601      	mov	r1, r0
 800e152:	ee18 0a10 	vmov	r0, s16
 800e156:	f000 fb75 	bl	800e844 <__mcmp>
 800e15a:	4602      	mov	r2, r0
 800e15c:	4629      	mov	r1, r5
 800e15e:	4620      	mov	r0, r4
 800e160:	9207      	str	r2, [sp, #28]
 800e162:	f000 f92d 	bl	800e3c0 <_Bfree>
 800e166:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e16a:	ea43 0102 	orr.w	r1, r3, r2
 800e16e:	9b04      	ldr	r3, [sp, #16]
 800e170:	430b      	orrs	r3, r1
 800e172:	464d      	mov	r5, r9
 800e174:	d10f      	bne.n	800e196 <_dtoa_r+0xa66>
 800e176:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e17a:	d02a      	beq.n	800e1d2 <_dtoa_r+0xaa2>
 800e17c:	9b03      	ldr	r3, [sp, #12]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	dd02      	ble.n	800e188 <_dtoa_r+0xa58>
 800e182:	9b02      	ldr	r3, [sp, #8]
 800e184:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e188:	f88b a000 	strb.w	sl, [fp]
 800e18c:	e775      	b.n	800e07a <_dtoa_r+0x94a>
 800e18e:	4638      	mov	r0, r7
 800e190:	e7ba      	b.n	800e108 <_dtoa_r+0x9d8>
 800e192:	2201      	movs	r2, #1
 800e194:	e7e2      	b.n	800e15c <_dtoa_r+0xa2c>
 800e196:	9b03      	ldr	r3, [sp, #12]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	db04      	blt.n	800e1a6 <_dtoa_r+0xa76>
 800e19c:	9906      	ldr	r1, [sp, #24]
 800e19e:	430b      	orrs	r3, r1
 800e1a0:	9904      	ldr	r1, [sp, #16]
 800e1a2:	430b      	orrs	r3, r1
 800e1a4:	d122      	bne.n	800e1ec <_dtoa_r+0xabc>
 800e1a6:	2a00      	cmp	r2, #0
 800e1a8:	ddee      	ble.n	800e188 <_dtoa_r+0xa58>
 800e1aa:	ee18 1a10 	vmov	r1, s16
 800e1ae:	2201      	movs	r2, #1
 800e1b0:	4620      	mov	r0, r4
 800e1b2:	f000 fad7 	bl	800e764 <__lshift>
 800e1b6:	4631      	mov	r1, r6
 800e1b8:	ee08 0a10 	vmov	s16, r0
 800e1bc:	f000 fb42 	bl	800e844 <__mcmp>
 800e1c0:	2800      	cmp	r0, #0
 800e1c2:	dc03      	bgt.n	800e1cc <_dtoa_r+0xa9c>
 800e1c4:	d1e0      	bne.n	800e188 <_dtoa_r+0xa58>
 800e1c6:	f01a 0f01 	tst.w	sl, #1
 800e1ca:	d0dd      	beq.n	800e188 <_dtoa_r+0xa58>
 800e1cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e1d0:	d1d7      	bne.n	800e182 <_dtoa_r+0xa52>
 800e1d2:	2339      	movs	r3, #57	; 0x39
 800e1d4:	f88b 3000 	strb.w	r3, [fp]
 800e1d8:	462b      	mov	r3, r5
 800e1da:	461d      	mov	r5, r3
 800e1dc:	3b01      	subs	r3, #1
 800e1de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e1e2:	2a39      	cmp	r2, #57	; 0x39
 800e1e4:	d071      	beq.n	800e2ca <_dtoa_r+0xb9a>
 800e1e6:	3201      	adds	r2, #1
 800e1e8:	701a      	strb	r2, [r3, #0]
 800e1ea:	e746      	b.n	800e07a <_dtoa_r+0x94a>
 800e1ec:	2a00      	cmp	r2, #0
 800e1ee:	dd07      	ble.n	800e200 <_dtoa_r+0xad0>
 800e1f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e1f4:	d0ed      	beq.n	800e1d2 <_dtoa_r+0xaa2>
 800e1f6:	f10a 0301 	add.w	r3, sl, #1
 800e1fa:	f88b 3000 	strb.w	r3, [fp]
 800e1fe:	e73c      	b.n	800e07a <_dtoa_r+0x94a>
 800e200:	9b05      	ldr	r3, [sp, #20]
 800e202:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e206:	4599      	cmp	r9, r3
 800e208:	d047      	beq.n	800e29a <_dtoa_r+0xb6a>
 800e20a:	ee18 1a10 	vmov	r1, s16
 800e20e:	2300      	movs	r3, #0
 800e210:	220a      	movs	r2, #10
 800e212:	4620      	mov	r0, r4
 800e214:	f000 f8f6 	bl	800e404 <__multadd>
 800e218:	45b8      	cmp	r8, r7
 800e21a:	ee08 0a10 	vmov	s16, r0
 800e21e:	f04f 0300 	mov.w	r3, #0
 800e222:	f04f 020a 	mov.w	r2, #10
 800e226:	4641      	mov	r1, r8
 800e228:	4620      	mov	r0, r4
 800e22a:	d106      	bne.n	800e23a <_dtoa_r+0xb0a>
 800e22c:	f000 f8ea 	bl	800e404 <__multadd>
 800e230:	4680      	mov	r8, r0
 800e232:	4607      	mov	r7, r0
 800e234:	f109 0901 	add.w	r9, r9, #1
 800e238:	e772      	b.n	800e120 <_dtoa_r+0x9f0>
 800e23a:	f000 f8e3 	bl	800e404 <__multadd>
 800e23e:	4639      	mov	r1, r7
 800e240:	4680      	mov	r8, r0
 800e242:	2300      	movs	r3, #0
 800e244:	220a      	movs	r2, #10
 800e246:	4620      	mov	r0, r4
 800e248:	f000 f8dc 	bl	800e404 <__multadd>
 800e24c:	4607      	mov	r7, r0
 800e24e:	e7f1      	b.n	800e234 <_dtoa_r+0xb04>
 800e250:	9b03      	ldr	r3, [sp, #12]
 800e252:	9302      	str	r3, [sp, #8]
 800e254:	9d01      	ldr	r5, [sp, #4]
 800e256:	ee18 0a10 	vmov	r0, s16
 800e25a:	4631      	mov	r1, r6
 800e25c:	f7ff f9dc 	bl	800d618 <quorem>
 800e260:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e264:	9b01      	ldr	r3, [sp, #4]
 800e266:	f805 ab01 	strb.w	sl, [r5], #1
 800e26a:	1aea      	subs	r2, r5, r3
 800e26c:	9b02      	ldr	r3, [sp, #8]
 800e26e:	4293      	cmp	r3, r2
 800e270:	dd09      	ble.n	800e286 <_dtoa_r+0xb56>
 800e272:	ee18 1a10 	vmov	r1, s16
 800e276:	2300      	movs	r3, #0
 800e278:	220a      	movs	r2, #10
 800e27a:	4620      	mov	r0, r4
 800e27c:	f000 f8c2 	bl	800e404 <__multadd>
 800e280:	ee08 0a10 	vmov	s16, r0
 800e284:	e7e7      	b.n	800e256 <_dtoa_r+0xb26>
 800e286:	9b02      	ldr	r3, [sp, #8]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	bfc8      	it	gt
 800e28c:	461d      	movgt	r5, r3
 800e28e:	9b01      	ldr	r3, [sp, #4]
 800e290:	bfd8      	it	le
 800e292:	2501      	movle	r5, #1
 800e294:	441d      	add	r5, r3
 800e296:	f04f 0800 	mov.w	r8, #0
 800e29a:	ee18 1a10 	vmov	r1, s16
 800e29e:	2201      	movs	r2, #1
 800e2a0:	4620      	mov	r0, r4
 800e2a2:	f000 fa5f 	bl	800e764 <__lshift>
 800e2a6:	4631      	mov	r1, r6
 800e2a8:	ee08 0a10 	vmov	s16, r0
 800e2ac:	f000 faca 	bl	800e844 <__mcmp>
 800e2b0:	2800      	cmp	r0, #0
 800e2b2:	dc91      	bgt.n	800e1d8 <_dtoa_r+0xaa8>
 800e2b4:	d102      	bne.n	800e2bc <_dtoa_r+0xb8c>
 800e2b6:	f01a 0f01 	tst.w	sl, #1
 800e2ba:	d18d      	bne.n	800e1d8 <_dtoa_r+0xaa8>
 800e2bc:	462b      	mov	r3, r5
 800e2be:	461d      	mov	r5, r3
 800e2c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2c4:	2a30      	cmp	r2, #48	; 0x30
 800e2c6:	d0fa      	beq.n	800e2be <_dtoa_r+0xb8e>
 800e2c8:	e6d7      	b.n	800e07a <_dtoa_r+0x94a>
 800e2ca:	9a01      	ldr	r2, [sp, #4]
 800e2cc:	429a      	cmp	r2, r3
 800e2ce:	d184      	bne.n	800e1da <_dtoa_r+0xaaa>
 800e2d0:	9b00      	ldr	r3, [sp, #0]
 800e2d2:	3301      	adds	r3, #1
 800e2d4:	9300      	str	r3, [sp, #0]
 800e2d6:	2331      	movs	r3, #49	; 0x31
 800e2d8:	7013      	strb	r3, [r2, #0]
 800e2da:	e6ce      	b.n	800e07a <_dtoa_r+0x94a>
 800e2dc:	4b09      	ldr	r3, [pc, #36]	; (800e304 <_dtoa_r+0xbd4>)
 800e2de:	f7ff ba95 	b.w	800d80c <_dtoa_r+0xdc>
 800e2e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	f47f aa6e 	bne.w	800d7c6 <_dtoa_r+0x96>
 800e2ea:	4b07      	ldr	r3, [pc, #28]	; (800e308 <_dtoa_r+0xbd8>)
 800e2ec:	f7ff ba8e 	b.w	800d80c <_dtoa_r+0xdc>
 800e2f0:	9b02      	ldr	r3, [sp, #8]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	dcae      	bgt.n	800e254 <_dtoa_r+0xb24>
 800e2f6:	9b06      	ldr	r3, [sp, #24]
 800e2f8:	2b02      	cmp	r3, #2
 800e2fa:	f73f aea8 	bgt.w	800e04e <_dtoa_r+0x91e>
 800e2fe:	e7a9      	b.n	800e254 <_dtoa_r+0xb24>
 800e300:	080101b7 	.word	0x080101b7
 800e304:	08010114 	.word	0x08010114
 800e308:	08010138 	.word	0x08010138

0800e30c <_localeconv_r>:
 800e30c:	4800      	ldr	r0, [pc, #0]	; (800e310 <_localeconv_r+0x4>)
 800e30e:	4770      	bx	lr
 800e310:	20000260 	.word	0x20000260

0800e314 <malloc>:
 800e314:	4b02      	ldr	r3, [pc, #8]	; (800e320 <malloc+0xc>)
 800e316:	4601      	mov	r1, r0
 800e318:	6818      	ldr	r0, [r3, #0]
 800e31a:	f000 bc17 	b.w	800eb4c <_malloc_r>
 800e31e:	bf00      	nop
 800e320:	2000010c 	.word	0x2000010c

0800e324 <memcpy>:
 800e324:	440a      	add	r2, r1
 800e326:	4291      	cmp	r1, r2
 800e328:	f100 33ff 	add.w	r3, r0, #4294967295
 800e32c:	d100      	bne.n	800e330 <memcpy+0xc>
 800e32e:	4770      	bx	lr
 800e330:	b510      	push	{r4, lr}
 800e332:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e336:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e33a:	4291      	cmp	r1, r2
 800e33c:	d1f9      	bne.n	800e332 <memcpy+0xe>
 800e33e:	bd10      	pop	{r4, pc}

0800e340 <_Balloc>:
 800e340:	b570      	push	{r4, r5, r6, lr}
 800e342:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e344:	4604      	mov	r4, r0
 800e346:	460d      	mov	r5, r1
 800e348:	b976      	cbnz	r6, 800e368 <_Balloc+0x28>
 800e34a:	2010      	movs	r0, #16
 800e34c:	f7ff ffe2 	bl	800e314 <malloc>
 800e350:	4602      	mov	r2, r0
 800e352:	6260      	str	r0, [r4, #36]	; 0x24
 800e354:	b920      	cbnz	r0, 800e360 <_Balloc+0x20>
 800e356:	4b18      	ldr	r3, [pc, #96]	; (800e3b8 <_Balloc+0x78>)
 800e358:	4818      	ldr	r0, [pc, #96]	; (800e3bc <_Balloc+0x7c>)
 800e35a:	2166      	movs	r1, #102	; 0x66
 800e35c:	f000 fdd6 	bl	800ef0c <__assert_func>
 800e360:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e364:	6006      	str	r6, [r0, #0]
 800e366:	60c6      	str	r6, [r0, #12]
 800e368:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e36a:	68f3      	ldr	r3, [r6, #12]
 800e36c:	b183      	cbz	r3, 800e390 <_Balloc+0x50>
 800e36e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e370:	68db      	ldr	r3, [r3, #12]
 800e372:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e376:	b9b8      	cbnz	r0, 800e3a8 <_Balloc+0x68>
 800e378:	2101      	movs	r1, #1
 800e37a:	fa01 f605 	lsl.w	r6, r1, r5
 800e37e:	1d72      	adds	r2, r6, #5
 800e380:	0092      	lsls	r2, r2, #2
 800e382:	4620      	mov	r0, r4
 800e384:	f000 fb60 	bl	800ea48 <_calloc_r>
 800e388:	b160      	cbz	r0, 800e3a4 <_Balloc+0x64>
 800e38a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e38e:	e00e      	b.n	800e3ae <_Balloc+0x6e>
 800e390:	2221      	movs	r2, #33	; 0x21
 800e392:	2104      	movs	r1, #4
 800e394:	4620      	mov	r0, r4
 800e396:	f000 fb57 	bl	800ea48 <_calloc_r>
 800e39a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e39c:	60f0      	str	r0, [r6, #12]
 800e39e:	68db      	ldr	r3, [r3, #12]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d1e4      	bne.n	800e36e <_Balloc+0x2e>
 800e3a4:	2000      	movs	r0, #0
 800e3a6:	bd70      	pop	{r4, r5, r6, pc}
 800e3a8:	6802      	ldr	r2, [r0, #0]
 800e3aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e3b4:	e7f7      	b.n	800e3a6 <_Balloc+0x66>
 800e3b6:	bf00      	nop
 800e3b8:	08010145 	.word	0x08010145
 800e3bc:	080101c8 	.word	0x080101c8

0800e3c0 <_Bfree>:
 800e3c0:	b570      	push	{r4, r5, r6, lr}
 800e3c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e3c4:	4605      	mov	r5, r0
 800e3c6:	460c      	mov	r4, r1
 800e3c8:	b976      	cbnz	r6, 800e3e8 <_Bfree+0x28>
 800e3ca:	2010      	movs	r0, #16
 800e3cc:	f7ff ffa2 	bl	800e314 <malloc>
 800e3d0:	4602      	mov	r2, r0
 800e3d2:	6268      	str	r0, [r5, #36]	; 0x24
 800e3d4:	b920      	cbnz	r0, 800e3e0 <_Bfree+0x20>
 800e3d6:	4b09      	ldr	r3, [pc, #36]	; (800e3fc <_Bfree+0x3c>)
 800e3d8:	4809      	ldr	r0, [pc, #36]	; (800e400 <_Bfree+0x40>)
 800e3da:	218a      	movs	r1, #138	; 0x8a
 800e3dc:	f000 fd96 	bl	800ef0c <__assert_func>
 800e3e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3e4:	6006      	str	r6, [r0, #0]
 800e3e6:	60c6      	str	r6, [r0, #12]
 800e3e8:	b13c      	cbz	r4, 800e3fa <_Bfree+0x3a>
 800e3ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e3ec:	6862      	ldr	r2, [r4, #4]
 800e3ee:	68db      	ldr	r3, [r3, #12]
 800e3f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e3f4:	6021      	str	r1, [r4, #0]
 800e3f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e3fa:	bd70      	pop	{r4, r5, r6, pc}
 800e3fc:	08010145 	.word	0x08010145
 800e400:	080101c8 	.word	0x080101c8

0800e404 <__multadd>:
 800e404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e408:	690d      	ldr	r5, [r1, #16]
 800e40a:	4607      	mov	r7, r0
 800e40c:	460c      	mov	r4, r1
 800e40e:	461e      	mov	r6, r3
 800e410:	f101 0c14 	add.w	ip, r1, #20
 800e414:	2000      	movs	r0, #0
 800e416:	f8dc 3000 	ldr.w	r3, [ip]
 800e41a:	b299      	uxth	r1, r3
 800e41c:	fb02 6101 	mla	r1, r2, r1, r6
 800e420:	0c1e      	lsrs	r6, r3, #16
 800e422:	0c0b      	lsrs	r3, r1, #16
 800e424:	fb02 3306 	mla	r3, r2, r6, r3
 800e428:	b289      	uxth	r1, r1
 800e42a:	3001      	adds	r0, #1
 800e42c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e430:	4285      	cmp	r5, r0
 800e432:	f84c 1b04 	str.w	r1, [ip], #4
 800e436:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e43a:	dcec      	bgt.n	800e416 <__multadd+0x12>
 800e43c:	b30e      	cbz	r6, 800e482 <__multadd+0x7e>
 800e43e:	68a3      	ldr	r3, [r4, #8]
 800e440:	42ab      	cmp	r3, r5
 800e442:	dc19      	bgt.n	800e478 <__multadd+0x74>
 800e444:	6861      	ldr	r1, [r4, #4]
 800e446:	4638      	mov	r0, r7
 800e448:	3101      	adds	r1, #1
 800e44a:	f7ff ff79 	bl	800e340 <_Balloc>
 800e44e:	4680      	mov	r8, r0
 800e450:	b928      	cbnz	r0, 800e45e <__multadd+0x5a>
 800e452:	4602      	mov	r2, r0
 800e454:	4b0c      	ldr	r3, [pc, #48]	; (800e488 <__multadd+0x84>)
 800e456:	480d      	ldr	r0, [pc, #52]	; (800e48c <__multadd+0x88>)
 800e458:	21b5      	movs	r1, #181	; 0xb5
 800e45a:	f000 fd57 	bl	800ef0c <__assert_func>
 800e45e:	6922      	ldr	r2, [r4, #16]
 800e460:	3202      	adds	r2, #2
 800e462:	f104 010c 	add.w	r1, r4, #12
 800e466:	0092      	lsls	r2, r2, #2
 800e468:	300c      	adds	r0, #12
 800e46a:	f7ff ff5b 	bl	800e324 <memcpy>
 800e46e:	4621      	mov	r1, r4
 800e470:	4638      	mov	r0, r7
 800e472:	f7ff ffa5 	bl	800e3c0 <_Bfree>
 800e476:	4644      	mov	r4, r8
 800e478:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e47c:	3501      	adds	r5, #1
 800e47e:	615e      	str	r6, [r3, #20]
 800e480:	6125      	str	r5, [r4, #16]
 800e482:	4620      	mov	r0, r4
 800e484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e488:	080101b7 	.word	0x080101b7
 800e48c:	080101c8 	.word	0x080101c8

0800e490 <__hi0bits>:
 800e490:	0c03      	lsrs	r3, r0, #16
 800e492:	041b      	lsls	r3, r3, #16
 800e494:	b9d3      	cbnz	r3, 800e4cc <__hi0bits+0x3c>
 800e496:	0400      	lsls	r0, r0, #16
 800e498:	2310      	movs	r3, #16
 800e49a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e49e:	bf04      	itt	eq
 800e4a0:	0200      	lsleq	r0, r0, #8
 800e4a2:	3308      	addeq	r3, #8
 800e4a4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e4a8:	bf04      	itt	eq
 800e4aa:	0100      	lsleq	r0, r0, #4
 800e4ac:	3304      	addeq	r3, #4
 800e4ae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e4b2:	bf04      	itt	eq
 800e4b4:	0080      	lsleq	r0, r0, #2
 800e4b6:	3302      	addeq	r3, #2
 800e4b8:	2800      	cmp	r0, #0
 800e4ba:	db05      	blt.n	800e4c8 <__hi0bits+0x38>
 800e4bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e4c0:	f103 0301 	add.w	r3, r3, #1
 800e4c4:	bf08      	it	eq
 800e4c6:	2320      	moveq	r3, #32
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	4770      	bx	lr
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	e7e4      	b.n	800e49a <__hi0bits+0xa>

0800e4d0 <__lo0bits>:
 800e4d0:	6803      	ldr	r3, [r0, #0]
 800e4d2:	f013 0207 	ands.w	r2, r3, #7
 800e4d6:	4601      	mov	r1, r0
 800e4d8:	d00b      	beq.n	800e4f2 <__lo0bits+0x22>
 800e4da:	07da      	lsls	r2, r3, #31
 800e4dc:	d423      	bmi.n	800e526 <__lo0bits+0x56>
 800e4de:	0798      	lsls	r0, r3, #30
 800e4e0:	bf49      	itett	mi
 800e4e2:	085b      	lsrmi	r3, r3, #1
 800e4e4:	089b      	lsrpl	r3, r3, #2
 800e4e6:	2001      	movmi	r0, #1
 800e4e8:	600b      	strmi	r3, [r1, #0]
 800e4ea:	bf5c      	itt	pl
 800e4ec:	600b      	strpl	r3, [r1, #0]
 800e4ee:	2002      	movpl	r0, #2
 800e4f0:	4770      	bx	lr
 800e4f2:	b298      	uxth	r0, r3
 800e4f4:	b9a8      	cbnz	r0, 800e522 <__lo0bits+0x52>
 800e4f6:	0c1b      	lsrs	r3, r3, #16
 800e4f8:	2010      	movs	r0, #16
 800e4fa:	b2da      	uxtb	r2, r3
 800e4fc:	b90a      	cbnz	r2, 800e502 <__lo0bits+0x32>
 800e4fe:	3008      	adds	r0, #8
 800e500:	0a1b      	lsrs	r3, r3, #8
 800e502:	071a      	lsls	r2, r3, #28
 800e504:	bf04      	itt	eq
 800e506:	091b      	lsreq	r3, r3, #4
 800e508:	3004      	addeq	r0, #4
 800e50a:	079a      	lsls	r2, r3, #30
 800e50c:	bf04      	itt	eq
 800e50e:	089b      	lsreq	r3, r3, #2
 800e510:	3002      	addeq	r0, #2
 800e512:	07da      	lsls	r2, r3, #31
 800e514:	d403      	bmi.n	800e51e <__lo0bits+0x4e>
 800e516:	085b      	lsrs	r3, r3, #1
 800e518:	f100 0001 	add.w	r0, r0, #1
 800e51c:	d005      	beq.n	800e52a <__lo0bits+0x5a>
 800e51e:	600b      	str	r3, [r1, #0]
 800e520:	4770      	bx	lr
 800e522:	4610      	mov	r0, r2
 800e524:	e7e9      	b.n	800e4fa <__lo0bits+0x2a>
 800e526:	2000      	movs	r0, #0
 800e528:	4770      	bx	lr
 800e52a:	2020      	movs	r0, #32
 800e52c:	4770      	bx	lr
	...

0800e530 <__i2b>:
 800e530:	b510      	push	{r4, lr}
 800e532:	460c      	mov	r4, r1
 800e534:	2101      	movs	r1, #1
 800e536:	f7ff ff03 	bl	800e340 <_Balloc>
 800e53a:	4602      	mov	r2, r0
 800e53c:	b928      	cbnz	r0, 800e54a <__i2b+0x1a>
 800e53e:	4b05      	ldr	r3, [pc, #20]	; (800e554 <__i2b+0x24>)
 800e540:	4805      	ldr	r0, [pc, #20]	; (800e558 <__i2b+0x28>)
 800e542:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e546:	f000 fce1 	bl	800ef0c <__assert_func>
 800e54a:	2301      	movs	r3, #1
 800e54c:	6144      	str	r4, [r0, #20]
 800e54e:	6103      	str	r3, [r0, #16]
 800e550:	bd10      	pop	{r4, pc}
 800e552:	bf00      	nop
 800e554:	080101b7 	.word	0x080101b7
 800e558:	080101c8 	.word	0x080101c8

0800e55c <__multiply>:
 800e55c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e560:	4691      	mov	r9, r2
 800e562:	690a      	ldr	r2, [r1, #16]
 800e564:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e568:	429a      	cmp	r2, r3
 800e56a:	bfb8      	it	lt
 800e56c:	460b      	movlt	r3, r1
 800e56e:	460c      	mov	r4, r1
 800e570:	bfbc      	itt	lt
 800e572:	464c      	movlt	r4, r9
 800e574:	4699      	movlt	r9, r3
 800e576:	6927      	ldr	r7, [r4, #16]
 800e578:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e57c:	68a3      	ldr	r3, [r4, #8]
 800e57e:	6861      	ldr	r1, [r4, #4]
 800e580:	eb07 060a 	add.w	r6, r7, sl
 800e584:	42b3      	cmp	r3, r6
 800e586:	b085      	sub	sp, #20
 800e588:	bfb8      	it	lt
 800e58a:	3101      	addlt	r1, #1
 800e58c:	f7ff fed8 	bl	800e340 <_Balloc>
 800e590:	b930      	cbnz	r0, 800e5a0 <__multiply+0x44>
 800e592:	4602      	mov	r2, r0
 800e594:	4b44      	ldr	r3, [pc, #272]	; (800e6a8 <__multiply+0x14c>)
 800e596:	4845      	ldr	r0, [pc, #276]	; (800e6ac <__multiply+0x150>)
 800e598:	f240 115d 	movw	r1, #349	; 0x15d
 800e59c:	f000 fcb6 	bl	800ef0c <__assert_func>
 800e5a0:	f100 0514 	add.w	r5, r0, #20
 800e5a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e5a8:	462b      	mov	r3, r5
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	4543      	cmp	r3, r8
 800e5ae:	d321      	bcc.n	800e5f4 <__multiply+0x98>
 800e5b0:	f104 0314 	add.w	r3, r4, #20
 800e5b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e5b8:	f109 0314 	add.w	r3, r9, #20
 800e5bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e5c0:	9202      	str	r2, [sp, #8]
 800e5c2:	1b3a      	subs	r2, r7, r4
 800e5c4:	3a15      	subs	r2, #21
 800e5c6:	f022 0203 	bic.w	r2, r2, #3
 800e5ca:	3204      	adds	r2, #4
 800e5cc:	f104 0115 	add.w	r1, r4, #21
 800e5d0:	428f      	cmp	r7, r1
 800e5d2:	bf38      	it	cc
 800e5d4:	2204      	movcc	r2, #4
 800e5d6:	9201      	str	r2, [sp, #4]
 800e5d8:	9a02      	ldr	r2, [sp, #8]
 800e5da:	9303      	str	r3, [sp, #12]
 800e5dc:	429a      	cmp	r2, r3
 800e5de:	d80c      	bhi.n	800e5fa <__multiply+0x9e>
 800e5e0:	2e00      	cmp	r6, #0
 800e5e2:	dd03      	ble.n	800e5ec <__multiply+0x90>
 800e5e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d05a      	beq.n	800e6a2 <__multiply+0x146>
 800e5ec:	6106      	str	r6, [r0, #16]
 800e5ee:	b005      	add	sp, #20
 800e5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5f4:	f843 2b04 	str.w	r2, [r3], #4
 800e5f8:	e7d8      	b.n	800e5ac <__multiply+0x50>
 800e5fa:	f8b3 a000 	ldrh.w	sl, [r3]
 800e5fe:	f1ba 0f00 	cmp.w	sl, #0
 800e602:	d024      	beq.n	800e64e <__multiply+0xf2>
 800e604:	f104 0e14 	add.w	lr, r4, #20
 800e608:	46a9      	mov	r9, r5
 800e60a:	f04f 0c00 	mov.w	ip, #0
 800e60e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e612:	f8d9 1000 	ldr.w	r1, [r9]
 800e616:	fa1f fb82 	uxth.w	fp, r2
 800e61a:	b289      	uxth	r1, r1
 800e61c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e620:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e624:	f8d9 2000 	ldr.w	r2, [r9]
 800e628:	4461      	add	r1, ip
 800e62a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e62e:	fb0a c20b 	mla	r2, sl, fp, ip
 800e632:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e636:	b289      	uxth	r1, r1
 800e638:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e63c:	4577      	cmp	r7, lr
 800e63e:	f849 1b04 	str.w	r1, [r9], #4
 800e642:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e646:	d8e2      	bhi.n	800e60e <__multiply+0xb2>
 800e648:	9a01      	ldr	r2, [sp, #4]
 800e64a:	f845 c002 	str.w	ip, [r5, r2]
 800e64e:	9a03      	ldr	r2, [sp, #12]
 800e650:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e654:	3304      	adds	r3, #4
 800e656:	f1b9 0f00 	cmp.w	r9, #0
 800e65a:	d020      	beq.n	800e69e <__multiply+0x142>
 800e65c:	6829      	ldr	r1, [r5, #0]
 800e65e:	f104 0c14 	add.w	ip, r4, #20
 800e662:	46ae      	mov	lr, r5
 800e664:	f04f 0a00 	mov.w	sl, #0
 800e668:	f8bc b000 	ldrh.w	fp, [ip]
 800e66c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e670:	fb09 220b 	mla	r2, r9, fp, r2
 800e674:	4492      	add	sl, r2
 800e676:	b289      	uxth	r1, r1
 800e678:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e67c:	f84e 1b04 	str.w	r1, [lr], #4
 800e680:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e684:	f8be 1000 	ldrh.w	r1, [lr]
 800e688:	0c12      	lsrs	r2, r2, #16
 800e68a:	fb09 1102 	mla	r1, r9, r2, r1
 800e68e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e692:	4567      	cmp	r7, ip
 800e694:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e698:	d8e6      	bhi.n	800e668 <__multiply+0x10c>
 800e69a:	9a01      	ldr	r2, [sp, #4]
 800e69c:	50a9      	str	r1, [r5, r2]
 800e69e:	3504      	adds	r5, #4
 800e6a0:	e79a      	b.n	800e5d8 <__multiply+0x7c>
 800e6a2:	3e01      	subs	r6, #1
 800e6a4:	e79c      	b.n	800e5e0 <__multiply+0x84>
 800e6a6:	bf00      	nop
 800e6a8:	080101b7 	.word	0x080101b7
 800e6ac:	080101c8 	.word	0x080101c8

0800e6b0 <__pow5mult>:
 800e6b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6b4:	4615      	mov	r5, r2
 800e6b6:	f012 0203 	ands.w	r2, r2, #3
 800e6ba:	4606      	mov	r6, r0
 800e6bc:	460f      	mov	r7, r1
 800e6be:	d007      	beq.n	800e6d0 <__pow5mult+0x20>
 800e6c0:	4c25      	ldr	r4, [pc, #148]	; (800e758 <__pow5mult+0xa8>)
 800e6c2:	3a01      	subs	r2, #1
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e6ca:	f7ff fe9b 	bl	800e404 <__multadd>
 800e6ce:	4607      	mov	r7, r0
 800e6d0:	10ad      	asrs	r5, r5, #2
 800e6d2:	d03d      	beq.n	800e750 <__pow5mult+0xa0>
 800e6d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e6d6:	b97c      	cbnz	r4, 800e6f8 <__pow5mult+0x48>
 800e6d8:	2010      	movs	r0, #16
 800e6da:	f7ff fe1b 	bl	800e314 <malloc>
 800e6de:	4602      	mov	r2, r0
 800e6e0:	6270      	str	r0, [r6, #36]	; 0x24
 800e6e2:	b928      	cbnz	r0, 800e6f0 <__pow5mult+0x40>
 800e6e4:	4b1d      	ldr	r3, [pc, #116]	; (800e75c <__pow5mult+0xac>)
 800e6e6:	481e      	ldr	r0, [pc, #120]	; (800e760 <__pow5mult+0xb0>)
 800e6e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e6ec:	f000 fc0e 	bl	800ef0c <__assert_func>
 800e6f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e6f4:	6004      	str	r4, [r0, #0]
 800e6f6:	60c4      	str	r4, [r0, #12]
 800e6f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e6fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e700:	b94c      	cbnz	r4, 800e716 <__pow5mult+0x66>
 800e702:	f240 2171 	movw	r1, #625	; 0x271
 800e706:	4630      	mov	r0, r6
 800e708:	f7ff ff12 	bl	800e530 <__i2b>
 800e70c:	2300      	movs	r3, #0
 800e70e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e712:	4604      	mov	r4, r0
 800e714:	6003      	str	r3, [r0, #0]
 800e716:	f04f 0900 	mov.w	r9, #0
 800e71a:	07eb      	lsls	r3, r5, #31
 800e71c:	d50a      	bpl.n	800e734 <__pow5mult+0x84>
 800e71e:	4639      	mov	r1, r7
 800e720:	4622      	mov	r2, r4
 800e722:	4630      	mov	r0, r6
 800e724:	f7ff ff1a 	bl	800e55c <__multiply>
 800e728:	4639      	mov	r1, r7
 800e72a:	4680      	mov	r8, r0
 800e72c:	4630      	mov	r0, r6
 800e72e:	f7ff fe47 	bl	800e3c0 <_Bfree>
 800e732:	4647      	mov	r7, r8
 800e734:	106d      	asrs	r5, r5, #1
 800e736:	d00b      	beq.n	800e750 <__pow5mult+0xa0>
 800e738:	6820      	ldr	r0, [r4, #0]
 800e73a:	b938      	cbnz	r0, 800e74c <__pow5mult+0x9c>
 800e73c:	4622      	mov	r2, r4
 800e73e:	4621      	mov	r1, r4
 800e740:	4630      	mov	r0, r6
 800e742:	f7ff ff0b 	bl	800e55c <__multiply>
 800e746:	6020      	str	r0, [r4, #0]
 800e748:	f8c0 9000 	str.w	r9, [r0]
 800e74c:	4604      	mov	r4, r0
 800e74e:	e7e4      	b.n	800e71a <__pow5mult+0x6a>
 800e750:	4638      	mov	r0, r7
 800e752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e756:	bf00      	nop
 800e758:	08010318 	.word	0x08010318
 800e75c:	08010145 	.word	0x08010145
 800e760:	080101c8 	.word	0x080101c8

0800e764 <__lshift>:
 800e764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e768:	460c      	mov	r4, r1
 800e76a:	6849      	ldr	r1, [r1, #4]
 800e76c:	6923      	ldr	r3, [r4, #16]
 800e76e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e772:	68a3      	ldr	r3, [r4, #8]
 800e774:	4607      	mov	r7, r0
 800e776:	4691      	mov	r9, r2
 800e778:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e77c:	f108 0601 	add.w	r6, r8, #1
 800e780:	42b3      	cmp	r3, r6
 800e782:	db0b      	blt.n	800e79c <__lshift+0x38>
 800e784:	4638      	mov	r0, r7
 800e786:	f7ff fddb 	bl	800e340 <_Balloc>
 800e78a:	4605      	mov	r5, r0
 800e78c:	b948      	cbnz	r0, 800e7a2 <__lshift+0x3e>
 800e78e:	4602      	mov	r2, r0
 800e790:	4b2a      	ldr	r3, [pc, #168]	; (800e83c <__lshift+0xd8>)
 800e792:	482b      	ldr	r0, [pc, #172]	; (800e840 <__lshift+0xdc>)
 800e794:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e798:	f000 fbb8 	bl	800ef0c <__assert_func>
 800e79c:	3101      	adds	r1, #1
 800e79e:	005b      	lsls	r3, r3, #1
 800e7a0:	e7ee      	b.n	800e780 <__lshift+0x1c>
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	f100 0114 	add.w	r1, r0, #20
 800e7a8:	f100 0210 	add.w	r2, r0, #16
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	4553      	cmp	r3, sl
 800e7b0:	db37      	blt.n	800e822 <__lshift+0xbe>
 800e7b2:	6920      	ldr	r0, [r4, #16]
 800e7b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e7b8:	f104 0314 	add.w	r3, r4, #20
 800e7bc:	f019 091f 	ands.w	r9, r9, #31
 800e7c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e7c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e7c8:	d02f      	beq.n	800e82a <__lshift+0xc6>
 800e7ca:	f1c9 0e20 	rsb	lr, r9, #32
 800e7ce:	468a      	mov	sl, r1
 800e7d0:	f04f 0c00 	mov.w	ip, #0
 800e7d4:	681a      	ldr	r2, [r3, #0]
 800e7d6:	fa02 f209 	lsl.w	r2, r2, r9
 800e7da:	ea42 020c 	orr.w	r2, r2, ip
 800e7de:	f84a 2b04 	str.w	r2, [sl], #4
 800e7e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7e6:	4298      	cmp	r0, r3
 800e7e8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e7ec:	d8f2      	bhi.n	800e7d4 <__lshift+0x70>
 800e7ee:	1b03      	subs	r3, r0, r4
 800e7f0:	3b15      	subs	r3, #21
 800e7f2:	f023 0303 	bic.w	r3, r3, #3
 800e7f6:	3304      	adds	r3, #4
 800e7f8:	f104 0215 	add.w	r2, r4, #21
 800e7fc:	4290      	cmp	r0, r2
 800e7fe:	bf38      	it	cc
 800e800:	2304      	movcc	r3, #4
 800e802:	f841 c003 	str.w	ip, [r1, r3]
 800e806:	f1bc 0f00 	cmp.w	ip, #0
 800e80a:	d001      	beq.n	800e810 <__lshift+0xac>
 800e80c:	f108 0602 	add.w	r6, r8, #2
 800e810:	3e01      	subs	r6, #1
 800e812:	4638      	mov	r0, r7
 800e814:	612e      	str	r6, [r5, #16]
 800e816:	4621      	mov	r1, r4
 800e818:	f7ff fdd2 	bl	800e3c0 <_Bfree>
 800e81c:	4628      	mov	r0, r5
 800e81e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e822:	f842 0f04 	str.w	r0, [r2, #4]!
 800e826:	3301      	adds	r3, #1
 800e828:	e7c1      	b.n	800e7ae <__lshift+0x4a>
 800e82a:	3904      	subs	r1, #4
 800e82c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e830:	f841 2f04 	str.w	r2, [r1, #4]!
 800e834:	4298      	cmp	r0, r3
 800e836:	d8f9      	bhi.n	800e82c <__lshift+0xc8>
 800e838:	e7ea      	b.n	800e810 <__lshift+0xac>
 800e83a:	bf00      	nop
 800e83c:	080101b7 	.word	0x080101b7
 800e840:	080101c8 	.word	0x080101c8

0800e844 <__mcmp>:
 800e844:	b530      	push	{r4, r5, lr}
 800e846:	6902      	ldr	r2, [r0, #16]
 800e848:	690c      	ldr	r4, [r1, #16]
 800e84a:	1b12      	subs	r2, r2, r4
 800e84c:	d10e      	bne.n	800e86c <__mcmp+0x28>
 800e84e:	f100 0314 	add.w	r3, r0, #20
 800e852:	3114      	adds	r1, #20
 800e854:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e858:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e85c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e860:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e864:	42a5      	cmp	r5, r4
 800e866:	d003      	beq.n	800e870 <__mcmp+0x2c>
 800e868:	d305      	bcc.n	800e876 <__mcmp+0x32>
 800e86a:	2201      	movs	r2, #1
 800e86c:	4610      	mov	r0, r2
 800e86e:	bd30      	pop	{r4, r5, pc}
 800e870:	4283      	cmp	r3, r0
 800e872:	d3f3      	bcc.n	800e85c <__mcmp+0x18>
 800e874:	e7fa      	b.n	800e86c <__mcmp+0x28>
 800e876:	f04f 32ff 	mov.w	r2, #4294967295
 800e87a:	e7f7      	b.n	800e86c <__mcmp+0x28>

0800e87c <__mdiff>:
 800e87c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e880:	460c      	mov	r4, r1
 800e882:	4606      	mov	r6, r0
 800e884:	4611      	mov	r1, r2
 800e886:	4620      	mov	r0, r4
 800e888:	4690      	mov	r8, r2
 800e88a:	f7ff ffdb 	bl	800e844 <__mcmp>
 800e88e:	1e05      	subs	r5, r0, #0
 800e890:	d110      	bne.n	800e8b4 <__mdiff+0x38>
 800e892:	4629      	mov	r1, r5
 800e894:	4630      	mov	r0, r6
 800e896:	f7ff fd53 	bl	800e340 <_Balloc>
 800e89a:	b930      	cbnz	r0, 800e8aa <__mdiff+0x2e>
 800e89c:	4b3a      	ldr	r3, [pc, #232]	; (800e988 <__mdiff+0x10c>)
 800e89e:	4602      	mov	r2, r0
 800e8a0:	f240 2132 	movw	r1, #562	; 0x232
 800e8a4:	4839      	ldr	r0, [pc, #228]	; (800e98c <__mdiff+0x110>)
 800e8a6:	f000 fb31 	bl	800ef0c <__assert_func>
 800e8aa:	2301      	movs	r3, #1
 800e8ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e8b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b4:	bfa4      	itt	ge
 800e8b6:	4643      	movge	r3, r8
 800e8b8:	46a0      	movge	r8, r4
 800e8ba:	4630      	mov	r0, r6
 800e8bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e8c0:	bfa6      	itte	ge
 800e8c2:	461c      	movge	r4, r3
 800e8c4:	2500      	movge	r5, #0
 800e8c6:	2501      	movlt	r5, #1
 800e8c8:	f7ff fd3a 	bl	800e340 <_Balloc>
 800e8cc:	b920      	cbnz	r0, 800e8d8 <__mdiff+0x5c>
 800e8ce:	4b2e      	ldr	r3, [pc, #184]	; (800e988 <__mdiff+0x10c>)
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e8d6:	e7e5      	b.n	800e8a4 <__mdiff+0x28>
 800e8d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e8dc:	6926      	ldr	r6, [r4, #16]
 800e8de:	60c5      	str	r5, [r0, #12]
 800e8e0:	f104 0914 	add.w	r9, r4, #20
 800e8e4:	f108 0514 	add.w	r5, r8, #20
 800e8e8:	f100 0e14 	add.w	lr, r0, #20
 800e8ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e8f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e8f4:	f108 0210 	add.w	r2, r8, #16
 800e8f8:	46f2      	mov	sl, lr
 800e8fa:	2100      	movs	r1, #0
 800e8fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800e900:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e904:	fa1f f883 	uxth.w	r8, r3
 800e908:	fa11 f18b 	uxtah	r1, r1, fp
 800e90c:	0c1b      	lsrs	r3, r3, #16
 800e90e:	eba1 0808 	sub.w	r8, r1, r8
 800e912:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e916:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e91a:	fa1f f888 	uxth.w	r8, r8
 800e91e:	1419      	asrs	r1, r3, #16
 800e920:	454e      	cmp	r6, r9
 800e922:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e926:	f84a 3b04 	str.w	r3, [sl], #4
 800e92a:	d8e7      	bhi.n	800e8fc <__mdiff+0x80>
 800e92c:	1b33      	subs	r3, r6, r4
 800e92e:	3b15      	subs	r3, #21
 800e930:	f023 0303 	bic.w	r3, r3, #3
 800e934:	3304      	adds	r3, #4
 800e936:	3415      	adds	r4, #21
 800e938:	42a6      	cmp	r6, r4
 800e93a:	bf38      	it	cc
 800e93c:	2304      	movcc	r3, #4
 800e93e:	441d      	add	r5, r3
 800e940:	4473      	add	r3, lr
 800e942:	469e      	mov	lr, r3
 800e944:	462e      	mov	r6, r5
 800e946:	4566      	cmp	r6, ip
 800e948:	d30e      	bcc.n	800e968 <__mdiff+0xec>
 800e94a:	f10c 0203 	add.w	r2, ip, #3
 800e94e:	1b52      	subs	r2, r2, r5
 800e950:	f022 0203 	bic.w	r2, r2, #3
 800e954:	3d03      	subs	r5, #3
 800e956:	45ac      	cmp	ip, r5
 800e958:	bf38      	it	cc
 800e95a:	2200      	movcc	r2, #0
 800e95c:	441a      	add	r2, r3
 800e95e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e962:	b17b      	cbz	r3, 800e984 <__mdiff+0x108>
 800e964:	6107      	str	r7, [r0, #16]
 800e966:	e7a3      	b.n	800e8b0 <__mdiff+0x34>
 800e968:	f856 8b04 	ldr.w	r8, [r6], #4
 800e96c:	fa11 f288 	uxtah	r2, r1, r8
 800e970:	1414      	asrs	r4, r2, #16
 800e972:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e976:	b292      	uxth	r2, r2
 800e978:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e97c:	f84e 2b04 	str.w	r2, [lr], #4
 800e980:	1421      	asrs	r1, r4, #16
 800e982:	e7e0      	b.n	800e946 <__mdiff+0xca>
 800e984:	3f01      	subs	r7, #1
 800e986:	e7ea      	b.n	800e95e <__mdiff+0xe2>
 800e988:	080101b7 	.word	0x080101b7
 800e98c:	080101c8 	.word	0x080101c8

0800e990 <__d2b>:
 800e990:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e994:	4689      	mov	r9, r1
 800e996:	2101      	movs	r1, #1
 800e998:	ec57 6b10 	vmov	r6, r7, d0
 800e99c:	4690      	mov	r8, r2
 800e99e:	f7ff fccf 	bl	800e340 <_Balloc>
 800e9a2:	4604      	mov	r4, r0
 800e9a4:	b930      	cbnz	r0, 800e9b4 <__d2b+0x24>
 800e9a6:	4602      	mov	r2, r0
 800e9a8:	4b25      	ldr	r3, [pc, #148]	; (800ea40 <__d2b+0xb0>)
 800e9aa:	4826      	ldr	r0, [pc, #152]	; (800ea44 <__d2b+0xb4>)
 800e9ac:	f240 310a 	movw	r1, #778	; 0x30a
 800e9b0:	f000 faac 	bl	800ef0c <__assert_func>
 800e9b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e9b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e9bc:	bb35      	cbnz	r5, 800ea0c <__d2b+0x7c>
 800e9be:	2e00      	cmp	r6, #0
 800e9c0:	9301      	str	r3, [sp, #4]
 800e9c2:	d028      	beq.n	800ea16 <__d2b+0x86>
 800e9c4:	4668      	mov	r0, sp
 800e9c6:	9600      	str	r6, [sp, #0]
 800e9c8:	f7ff fd82 	bl	800e4d0 <__lo0bits>
 800e9cc:	9900      	ldr	r1, [sp, #0]
 800e9ce:	b300      	cbz	r0, 800ea12 <__d2b+0x82>
 800e9d0:	9a01      	ldr	r2, [sp, #4]
 800e9d2:	f1c0 0320 	rsb	r3, r0, #32
 800e9d6:	fa02 f303 	lsl.w	r3, r2, r3
 800e9da:	430b      	orrs	r3, r1
 800e9dc:	40c2      	lsrs	r2, r0
 800e9de:	6163      	str	r3, [r4, #20]
 800e9e0:	9201      	str	r2, [sp, #4]
 800e9e2:	9b01      	ldr	r3, [sp, #4]
 800e9e4:	61a3      	str	r3, [r4, #24]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	bf14      	ite	ne
 800e9ea:	2202      	movne	r2, #2
 800e9ec:	2201      	moveq	r2, #1
 800e9ee:	6122      	str	r2, [r4, #16]
 800e9f0:	b1d5      	cbz	r5, 800ea28 <__d2b+0x98>
 800e9f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e9f6:	4405      	add	r5, r0
 800e9f8:	f8c9 5000 	str.w	r5, [r9]
 800e9fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ea00:	f8c8 0000 	str.w	r0, [r8]
 800ea04:	4620      	mov	r0, r4
 800ea06:	b003      	add	sp, #12
 800ea08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea10:	e7d5      	b.n	800e9be <__d2b+0x2e>
 800ea12:	6161      	str	r1, [r4, #20]
 800ea14:	e7e5      	b.n	800e9e2 <__d2b+0x52>
 800ea16:	a801      	add	r0, sp, #4
 800ea18:	f7ff fd5a 	bl	800e4d0 <__lo0bits>
 800ea1c:	9b01      	ldr	r3, [sp, #4]
 800ea1e:	6163      	str	r3, [r4, #20]
 800ea20:	2201      	movs	r2, #1
 800ea22:	6122      	str	r2, [r4, #16]
 800ea24:	3020      	adds	r0, #32
 800ea26:	e7e3      	b.n	800e9f0 <__d2b+0x60>
 800ea28:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ea2c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ea30:	f8c9 0000 	str.w	r0, [r9]
 800ea34:	6918      	ldr	r0, [r3, #16]
 800ea36:	f7ff fd2b 	bl	800e490 <__hi0bits>
 800ea3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ea3e:	e7df      	b.n	800ea00 <__d2b+0x70>
 800ea40:	080101b7 	.word	0x080101b7
 800ea44:	080101c8 	.word	0x080101c8

0800ea48 <_calloc_r>:
 800ea48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ea4a:	fba1 2402 	umull	r2, r4, r1, r2
 800ea4e:	b94c      	cbnz	r4, 800ea64 <_calloc_r+0x1c>
 800ea50:	4611      	mov	r1, r2
 800ea52:	9201      	str	r2, [sp, #4]
 800ea54:	f000 f87a 	bl	800eb4c <_malloc_r>
 800ea58:	9a01      	ldr	r2, [sp, #4]
 800ea5a:	4605      	mov	r5, r0
 800ea5c:	b930      	cbnz	r0, 800ea6c <_calloc_r+0x24>
 800ea5e:	4628      	mov	r0, r5
 800ea60:	b003      	add	sp, #12
 800ea62:	bd30      	pop	{r4, r5, pc}
 800ea64:	220c      	movs	r2, #12
 800ea66:	6002      	str	r2, [r0, #0]
 800ea68:	2500      	movs	r5, #0
 800ea6a:	e7f8      	b.n	800ea5e <_calloc_r+0x16>
 800ea6c:	4621      	mov	r1, r4
 800ea6e:	f7fe f941 	bl	800ccf4 <memset>
 800ea72:	e7f4      	b.n	800ea5e <_calloc_r+0x16>

0800ea74 <_free_r>:
 800ea74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ea76:	2900      	cmp	r1, #0
 800ea78:	d044      	beq.n	800eb04 <_free_r+0x90>
 800ea7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea7e:	9001      	str	r0, [sp, #4]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	f1a1 0404 	sub.w	r4, r1, #4
 800ea86:	bfb8      	it	lt
 800ea88:	18e4      	addlt	r4, r4, r3
 800ea8a:	f000 fa9b 	bl	800efc4 <__malloc_lock>
 800ea8e:	4a1e      	ldr	r2, [pc, #120]	; (800eb08 <_free_r+0x94>)
 800ea90:	9801      	ldr	r0, [sp, #4]
 800ea92:	6813      	ldr	r3, [r2, #0]
 800ea94:	b933      	cbnz	r3, 800eaa4 <_free_r+0x30>
 800ea96:	6063      	str	r3, [r4, #4]
 800ea98:	6014      	str	r4, [r2, #0]
 800ea9a:	b003      	add	sp, #12
 800ea9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eaa0:	f000 ba96 	b.w	800efd0 <__malloc_unlock>
 800eaa4:	42a3      	cmp	r3, r4
 800eaa6:	d908      	bls.n	800eaba <_free_r+0x46>
 800eaa8:	6825      	ldr	r5, [r4, #0]
 800eaaa:	1961      	adds	r1, r4, r5
 800eaac:	428b      	cmp	r3, r1
 800eaae:	bf01      	itttt	eq
 800eab0:	6819      	ldreq	r1, [r3, #0]
 800eab2:	685b      	ldreq	r3, [r3, #4]
 800eab4:	1949      	addeq	r1, r1, r5
 800eab6:	6021      	streq	r1, [r4, #0]
 800eab8:	e7ed      	b.n	800ea96 <_free_r+0x22>
 800eaba:	461a      	mov	r2, r3
 800eabc:	685b      	ldr	r3, [r3, #4]
 800eabe:	b10b      	cbz	r3, 800eac4 <_free_r+0x50>
 800eac0:	42a3      	cmp	r3, r4
 800eac2:	d9fa      	bls.n	800eaba <_free_r+0x46>
 800eac4:	6811      	ldr	r1, [r2, #0]
 800eac6:	1855      	adds	r5, r2, r1
 800eac8:	42a5      	cmp	r5, r4
 800eaca:	d10b      	bne.n	800eae4 <_free_r+0x70>
 800eacc:	6824      	ldr	r4, [r4, #0]
 800eace:	4421      	add	r1, r4
 800ead0:	1854      	adds	r4, r2, r1
 800ead2:	42a3      	cmp	r3, r4
 800ead4:	6011      	str	r1, [r2, #0]
 800ead6:	d1e0      	bne.n	800ea9a <_free_r+0x26>
 800ead8:	681c      	ldr	r4, [r3, #0]
 800eada:	685b      	ldr	r3, [r3, #4]
 800eadc:	6053      	str	r3, [r2, #4]
 800eade:	4421      	add	r1, r4
 800eae0:	6011      	str	r1, [r2, #0]
 800eae2:	e7da      	b.n	800ea9a <_free_r+0x26>
 800eae4:	d902      	bls.n	800eaec <_free_r+0x78>
 800eae6:	230c      	movs	r3, #12
 800eae8:	6003      	str	r3, [r0, #0]
 800eaea:	e7d6      	b.n	800ea9a <_free_r+0x26>
 800eaec:	6825      	ldr	r5, [r4, #0]
 800eaee:	1961      	adds	r1, r4, r5
 800eaf0:	428b      	cmp	r3, r1
 800eaf2:	bf04      	itt	eq
 800eaf4:	6819      	ldreq	r1, [r3, #0]
 800eaf6:	685b      	ldreq	r3, [r3, #4]
 800eaf8:	6063      	str	r3, [r4, #4]
 800eafa:	bf04      	itt	eq
 800eafc:	1949      	addeq	r1, r1, r5
 800eafe:	6021      	streq	r1, [r4, #0]
 800eb00:	6054      	str	r4, [r2, #4]
 800eb02:	e7ca      	b.n	800ea9a <_free_r+0x26>
 800eb04:	b003      	add	sp, #12
 800eb06:	bd30      	pop	{r4, r5, pc}
 800eb08:	200021d0 	.word	0x200021d0

0800eb0c <sbrk_aligned>:
 800eb0c:	b570      	push	{r4, r5, r6, lr}
 800eb0e:	4e0e      	ldr	r6, [pc, #56]	; (800eb48 <sbrk_aligned+0x3c>)
 800eb10:	460c      	mov	r4, r1
 800eb12:	6831      	ldr	r1, [r6, #0]
 800eb14:	4605      	mov	r5, r0
 800eb16:	b911      	cbnz	r1, 800eb1e <sbrk_aligned+0x12>
 800eb18:	f000 f9e8 	bl	800eeec <_sbrk_r>
 800eb1c:	6030      	str	r0, [r6, #0]
 800eb1e:	4621      	mov	r1, r4
 800eb20:	4628      	mov	r0, r5
 800eb22:	f000 f9e3 	bl	800eeec <_sbrk_r>
 800eb26:	1c43      	adds	r3, r0, #1
 800eb28:	d00a      	beq.n	800eb40 <sbrk_aligned+0x34>
 800eb2a:	1cc4      	adds	r4, r0, #3
 800eb2c:	f024 0403 	bic.w	r4, r4, #3
 800eb30:	42a0      	cmp	r0, r4
 800eb32:	d007      	beq.n	800eb44 <sbrk_aligned+0x38>
 800eb34:	1a21      	subs	r1, r4, r0
 800eb36:	4628      	mov	r0, r5
 800eb38:	f000 f9d8 	bl	800eeec <_sbrk_r>
 800eb3c:	3001      	adds	r0, #1
 800eb3e:	d101      	bne.n	800eb44 <sbrk_aligned+0x38>
 800eb40:	f04f 34ff 	mov.w	r4, #4294967295
 800eb44:	4620      	mov	r0, r4
 800eb46:	bd70      	pop	{r4, r5, r6, pc}
 800eb48:	200021d4 	.word	0x200021d4

0800eb4c <_malloc_r>:
 800eb4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb50:	1ccd      	adds	r5, r1, #3
 800eb52:	f025 0503 	bic.w	r5, r5, #3
 800eb56:	3508      	adds	r5, #8
 800eb58:	2d0c      	cmp	r5, #12
 800eb5a:	bf38      	it	cc
 800eb5c:	250c      	movcc	r5, #12
 800eb5e:	2d00      	cmp	r5, #0
 800eb60:	4607      	mov	r7, r0
 800eb62:	db01      	blt.n	800eb68 <_malloc_r+0x1c>
 800eb64:	42a9      	cmp	r1, r5
 800eb66:	d905      	bls.n	800eb74 <_malloc_r+0x28>
 800eb68:	230c      	movs	r3, #12
 800eb6a:	603b      	str	r3, [r7, #0]
 800eb6c:	2600      	movs	r6, #0
 800eb6e:	4630      	mov	r0, r6
 800eb70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb74:	4e2e      	ldr	r6, [pc, #184]	; (800ec30 <_malloc_r+0xe4>)
 800eb76:	f000 fa25 	bl	800efc4 <__malloc_lock>
 800eb7a:	6833      	ldr	r3, [r6, #0]
 800eb7c:	461c      	mov	r4, r3
 800eb7e:	bb34      	cbnz	r4, 800ebce <_malloc_r+0x82>
 800eb80:	4629      	mov	r1, r5
 800eb82:	4638      	mov	r0, r7
 800eb84:	f7ff ffc2 	bl	800eb0c <sbrk_aligned>
 800eb88:	1c43      	adds	r3, r0, #1
 800eb8a:	4604      	mov	r4, r0
 800eb8c:	d14d      	bne.n	800ec2a <_malloc_r+0xde>
 800eb8e:	6834      	ldr	r4, [r6, #0]
 800eb90:	4626      	mov	r6, r4
 800eb92:	2e00      	cmp	r6, #0
 800eb94:	d140      	bne.n	800ec18 <_malloc_r+0xcc>
 800eb96:	6823      	ldr	r3, [r4, #0]
 800eb98:	4631      	mov	r1, r6
 800eb9a:	4638      	mov	r0, r7
 800eb9c:	eb04 0803 	add.w	r8, r4, r3
 800eba0:	f000 f9a4 	bl	800eeec <_sbrk_r>
 800eba4:	4580      	cmp	r8, r0
 800eba6:	d13a      	bne.n	800ec1e <_malloc_r+0xd2>
 800eba8:	6821      	ldr	r1, [r4, #0]
 800ebaa:	3503      	adds	r5, #3
 800ebac:	1a6d      	subs	r5, r5, r1
 800ebae:	f025 0503 	bic.w	r5, r5, #3
 800ebb2:	3508      	adds	r5, #8
 800ebb4:	2d0c      	cmp	r5, #12
 800ebb6:	bf38      	it	cc
 800ebb8:	250c      	movcc	r5, #12
 800ebba:	4629      	mov	r1, r5
 800ebbc:	4638      	mov	r0, r7
 800ebbe:	f7ff ffa5 	bl	800eb0c <sbrk_aligned>
 800ebc2:	3001      	adds	r0, #1
 800ebc4:	d02b      	beq.n	800ec1e <_malloc_r+0xd2>
 800ebc6:	6823      	ldr	r3, [r4, #0]
 800ebc8:	442b      	add	r3, r5
 800ebca:	6023      	str	r3, [r4, #0]
 800ebcc:	e00e      	b.n	800ebec <_malloc_r+0xa0>
 800ebce:	6822      	ldr	r2, [r4, #0]
 800ebd0:	1b52      	subs	r2, r2, r5
 800ebd2:	d41e      	bmi.n	800ec12 <_malloc_r+0xc6>
 800ebd4:	2a0b      	cmp	r2, #11
 800ebd6:	d916      	bls.n	800ec06 <_malloc_r+0xba>
 800ebd8:	1961      	adds	r1, r4, r5
 800ebda:	42a3      	cmp	r3, r4
 800ebdc:	6025      	str	r5, [r4, #0]
 800ebde:	bf18      	it	ne
 800ebe0:	6059      	strne	r1, [r3, #4]
 800ebe2:	6863      	ldr	r3, [r4, #4]
 800ebe4:	bf08      	it	eq
 800ebe6:	6031      	streq	r1, [r6, #0]
 800ebe8:	5162      	str	r2, [r4, r5]
 800ebea:	604b      	str	r3, [r1, #4]
 800ebec:	4638      	mov	r0, r7
 800ebee:	f104 060b 	add.w	r6, r4, #11
 800ebf2:	f000 f9ed 	bl	800efd0 <__malloc_unlock>
 800ebf6:	f026 0607 	bic.w	r6, r6, #7
 800ebfa:	1d23      	adds	r3, r4, #4
 800ebfc:	1af2      	subs	r2, r6, r3
 800ebfe:	d0b6      	beq.n	800eb6e <_malloc_r+0x22>
 800ec00:	1b9b      	subs	r3, r3, r6
 800ec02:	50a3      	str	r3, [r4, r2]
 800ec04:	e7b3      	b.n	800eb6e <_malloc_r+0x22>
 800ec06:	6862      	ldr	r2, [r4, #4]
 800ec08:	42a3      	cmp	r3, r4
 800ec0a:	bf0c      	ite	eq
 800ec0c:	6032      	streq	r2, [r6, #0]
 800ec0e:	605a      	strne	r2, [r3, #4]
 800ec10:	e7ec      	b.n	800ebec <_malloc_r+0xa0>
 800ec12:	4623      	mov	r3, r4
 800ec14:	6864      	ldr	r4, [r4, #4]
 800ec16:	e7b2      	b.n	800eb7e <_malloc_r+0x32>
 800ec18:	4634      	mov	r4, r6
 800ec1a:	6876      	ldr	r6, [r6, #4]
 800ec1c:	e7b9      	b.n	800eb92 <_malloc_r+0x46>
 800ec1e:	230c      	movs	r3, #12
 800ec20:	603b      	str	r3, [r7, #0]
 800ec22:	4638      	mov	r0, r7
 800ec24:	f000 f9d4 	bl	800efd0 <__malloc_unlock>
 800ec28:	e7a1      	b.n	800eb6e <_malloc_r+0x22>
 800ec2a:	6025      	str	r5, [r4, #0]
 800ec2c:	e7de      	b.n	800ebec <_malloc_r+0xa0>
 800ec2e:	bf00      	nop
 800ec30:	200021d0 	.word	0x200021d0

0800ec34 <__ssputs_r>:
 800ec34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec38:	688e      	ldr	r6, [r1, #8]
 800ec3a:	429e      	cmp	r6, r3
 800ec3c:	4682      	mov	sl, r0
 800ec3e:	460c      	mov	r4, r1
 800ec40:	4690      	mov	r8, r2
 800ec42:	461f      	mov	r7, r3
 800ec44:	d838      	bhi.n	800ecb8 <__ssputs_r+0x84>
 800ec46:	898a      	ldrh	r2, [r1, #12]
 800ec48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ec4c:	d032      	beq.n	800ecb4 <__ssputs_r+0x80>
 800ec4e:	6825      	ldr	r5, [r4, #0]
 800ec50:	6909      	ldr	r1, [r1, #16]
 800ec52:	eba5 0901 	sub.w	r9, r5, r1
 800ec56:	6965      	ldr	r5, [r4, #20]
 800ec58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ec5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ec60:	3301      	adds	r3, #1
 800ec62:	444b      	add	r3, r9
 800ec64:	106d      	asrs	r5, r5, #1
 800ec66:	429d      	cmp	r5, r3
 800ec68:	bf38      	it	cc
 800ec6a:	461d      	movcc	r5, r3
 800ec6c:	0553      	lsls	r3, r2, #21
 800ec6e:	d531      	bpl.n	800ecd4 <__ssputs_r+0xa0>
 800ec70:	4629      	mov	r1, r5
 800ec72:	f7ff ff6b 	bl	800eb4c <_malloc_r>
 800ec76:	4606      	mov	r6, r0
 800ec78:	b950      	cbnz	r0, 800ec90 <__ssputs_r+0x5c>
 800ec7a:	230c      	movs	r3, #12
 800ec7c:	f8ca 3000 	str.w	r3, [sl]
 800ec80:	89a3      	ldrh	r3, [r4, #12]
 800ec82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec86:	81a3      	strh	r3, [r4, #12]
 800ec88:	f04f 30ff 	mov.w	r0, #4294967295
 800ec8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec90:	6921      	ldr	r1, [r4, #16]
 800ec92:	464a      	mov	r2, r9
 800ec94:	f7ff fb46 	bl	800e324 <memcpy>
 800ec98:	89a3      	ldrh	r3, [r4, #12]
 800ec9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ec9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eca2:	81a3      	strh	r3, [r4, #12]
 800eca4:	6126      	str	r6, [r4, #16]
 800eca6:	6165      	str	r5, [r4, #20]
 800eca8:	444e      	add	r6, r9
 800ecaa:	eba5 0509 	sub.w	r5, r5, r9
 800ecae:	6026      	str	r6, [r4, #0]
 800ecb0:	60a5      	str	r5, [r4, #8]
 800ecb2:	463e      	mov	r6, r7
 800ecb4:	42be      	cmp	r6, r7
 800ecb6:	d900      	bls.n	800ecba <__ssputs_r+0x86>
 800ecb8:	463e      	mov	r6, r7
 800ecba:	6820      	ldr	r0, [r4, #0]
 800ecbc:	4632      	mov	r2, r6
 800ecbe:	4641      	mov	r1, r8
 800ecc0:	f000 f966 	bl	800ef90 <memmove>
 800ecc4:	68a3      	ldr	r3, [r4, #8]
 800ecc6:	1b9b      	subs	r3, r3, r6
 800ecc8:	60a3      	str	r3, [r4, #8]
 800ecca:	6823      	ldr	r3, [r4, #0]
 800eccc:	4433      	add	r3, r6
 800ecce:	6023      	str	r3, [r4, #0]
 800ecd0:	2000      	movs	r0, #0
 800ecd2:	e7db      	b.n	800ec8c <__ssputs_r+0x58>
 800ecd4:	462a      	mov	r2, r5
 800ecd6:	f000 f981 	bl	800efdc <_realloc_r>
 800ecda:	4606      	mov	r6, r0
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	d1e1      	bne.n	800eca4 <__ssputs_r+0x70>
 800ece0:	6921      	ldr	r1, [r4, #16]
 800ece2:	4650      	mov	r0, sl
 800ece4:	f7ff fec6 	bl	800ea74 <_free_r>
 800ece8:	e7c7      	b.n	800ec7a <__ssputs_r+0x46>
	...

0800ecec <_svfiprintf_r>:
 800ecec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecf0:	4698      	mov	r8, r3
 800ecf2:	898b      	ldrh	r3, [r1, #12]
 800ecf4:	061b      	lsls	r3, r3, #24
 800ecf6:	b09d      	sub	sp, #116	; 0x74
 800ecf8:	4607      	mov	r7, r0
 800ecfa:	460d      	mov	r5, r1
 800ecfc:	4614      	mov	r4, r2
 800ecfe:	d50e      	bpl.n	800ed1e <_svfiprintf_r+0x32>
 800ed00:	690b      	ldr	r3, [r1, #16]
 800ed02:	b963      	cbnz	r3, 800ed1e <_svfiprintf_r+0x32>
 800ed04:	2140      	movs	r1, #64	; 0x40
 800ed06:	f7ff ff21 	bl	800eb4c <_malloc_r>
 800ed0a:	6028      	str	r0, [r5, #0]
 800ed0c:	6128      	str	r0, [r5, #16]
 800ed0e:	b920      	cbnz	r0, 800ed1a <_svfiprintf_r+0x2e>
 800ed10:	230c      	movs	r3, #12
 800ed12:	603b      	str	r3, [r7, #0]
 800ed14:	f04f 30ff 	mov.w	r0, #4294967295
 800ed18:	e0d1      	b.n	800eebe <_svfiprintf_r+0x1d2>
 800ed1a:	2340      	movs	r3, #64	; 0x40
 800ed1c:	616b      	str	r3, [r5, #20]
 800ed1e:	2300      	movs	r3, #0
 800ed20:	9309      	str	r3, [sp, #36]	; 0x24
 800ed22:	2320      	movs	r3, #32
 800ed24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ed28:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed2c:	2330      	movs	r3, #48	; 0x30
 800ed2e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800eed8 <_svfiprintf_r+0x1ec>
 800ed32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ed36:	f04f 0901 	mov.w	r9, #1
 800ed3a:	4623      	mov	r3, r4
 800ed3c:	469a      	mov	sl, r3
 800ed3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed42:	b10a      	cbz	r2, 800ed48 <_svfiprintf_r+0x5c>
 800ed44:	2a25      	cmp	r2, #37	; 0x25
 800ed46:	d1f9      	bne.n	800ed3c <_svfiprintf_r+0x50>
 800ed48:	ebba 0b04 	subs.w	fp, sl, r4
 800ed4c:	d00b      	beq.n	800ed66 <_svfiprintf_r+0x7a>
 800ed4e:	465b      	mov	r3, fp
 800ed50:	4622      	mov	r2, r4
 800ed52:	4629      	mov	r1, r5
 800ed54:	4638      	mov	r0, r7
 800ed56:	f7ff ff6d 	bl	800ec34 <__ssputs_r>
 800ed5a:	3001      	adds	r0, #1
 800ed5c:	f000 80aa 	beq.w	800eeb4 <_svfiprintf_r+0x1c8>
 800ed60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ed62:	445a      	add	r2, fp
 800ed64:	9209      	str	r2, [sp, #36]	; 0x24
 800ed66:	f89a 3000 	ldrb.w	r3, [sl]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	f000 80a2 	beq.w	800eeb4 <_svfiprintf_r+0x1c8>
 800ed70:	2300      	movs	r3, #0
 800ed72:	f04f 32ff 	mov.w	r2, #4294967295
 800ed76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed7a:	f10a 0a01 	add.w	sl, sl, #1
 800ed7e:	9304      	str	r3, [sp, #16]
 800ed80:	9307      	str	r3, [sp, #28]
 800ed82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ed86:	931a      	str	r3, [sp, #104]	; 0x68
 800ed88:	4654      	mov	r4, sl
 800ed8a:	2205      	movs	r2, #5
 800ed8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed90:	4851      	ldr	r0, [pc, #324]	; (800eed8 <_svfiprintf_r+0x1ec>)
 800ed92:	f7f1 fa2d 	bl	80001f0 <memchr>
 800ed96:	9a04      	ldr	r2, [sp, #16]
 800ed98:	b9d8      	cbnz	r0, 800edd2 <_svfiprintf_r+0xe6>
 800ed9a:	06d0      	lsls	r0, r2, #27
 800ed9c:	bf44      	itt	mi
 800ed9e:	2320      	movmi	r3, #32
 800eda0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eda4:	0711      	lsls	r1, r2, #28
 800eda6:	bf44      	itt	mi
 800eda8:	232b      	movmi	r3, #43	; 0x2b
 800edaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800edae:	f89a 3000 	ldrb.w	r3, [sl]
 800edb2:	2b2a      	cmp	r3, #42	; 0x2a
 800edb4:	d015      	beq.n	800ede2 <_svfiprintf_r+0xf6>
 800edb6:	9a07      	ldr	r2, [sp, #28]
 800edb8:	4654      	mov	r4, sl
 800edba:	2000      	movs	r0, #0
 800edbc:	f04f 0c0a 	mov.w	ip, #10
 800edc0:	4621      	mov	r1, r4
 800edc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800edc6:	3b30      	subs	r3, #48	; 0x30
 800edc8:	2b09      	cmp	r3, #9
 800edca:	d94e      	bls.n	800ee6a <_svfiprintf_r+0x17e>
 800edcc:	b1b0      	cbz	r0, 800edfc <_svfiprintf_r+0x110>
 800edce:	9207      	str	r2, [sp, #28]
 800edd0:	e014      	b.n	800edfc <_svfiprintf_r+0x110>
 800edd2:	eba0 0308 	sub.w	r3, r0, r8
 800edd6:	fa09 f303 	lsl.w	r3, r9, r3
 800edda:	4313      	orrs	r3, r2
 800eddc:	9304      	str	r3, [sp, #16]
 800edde:	46a2      	mov	sl, r4
 800ede0:	e7d2      	b.n	800ed88 <_svfiprintf_r+0x9c>
 800ede2:	9b03      	ldr	r3, [sp, #12]
 800ede4:	1d19      	adds	r1, r3, #4
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	9103      	str	r1, [sp, #12]
 800edea:	2b00      	cmp	r3, #0
 800edec:	bfbb      	ittet	lt
 800edee:	425b      	neglt	r3, r3
 800edf0:	f042 0202 	orrlt.w	r2, r2, #2
 800edf4:	9307      	strge	r3, [sp, #28]
 800edf6:	9307      	strlt	r3, [sp, #28]
 800edf8:	bfb8      	it	lt
 800edfa:	9204      	strlt	r2, [sp, #16]
 800edfc:	7823      	ldrb	r3, [r4, #0]
 800edfe:	2b2e      	cmp	r3, #46	; 0x2e
 800ee00:	d10c      	bne.n	800ee1c <_svfiprintf_r+0x130>
 800ee02:	7863      	ldrb	r3, [r4, #1]
 800ee04:	2b2a      	cmp	r3, #42	; 0x2a
 800ee06:	d135      	bne.n	800ee74 <_svfiprintf_r+0x188>
 800ee08:	9b03      	ldr	r3, [sp, #12]
 800ee0a:	1d1a      	adds	r2, r3, #4
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	9203      	str	r2, [sp, #12]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	bfb8      	it	lt
 800ee14:	f04f 33ff 	movlt.w	r3, #4294967295
 800ee18:	3402      	adds	r4, #2
 800ee1a:	9305      	str	r3, [sp, #20]
 800ee1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800eee8 <_svfiprintf_r+0x1fc>
 800ee20:	7821      	ldrb	r1, [r4, #0]
 800ee22:	2203      	movs	r2, #3
 800ee24:	4650      	mov	r0, sl
 800ee26:	f7f1 f9e3 	bl	80001f0 <memchr>
 800ee2a:	b140      	cbz	r0, 800ee3e <_svfiprintf_r+0x152>
 800ee2c:	2340      	movs	r3, #64	; 0x40
 800ee2e:	eba0 000a 	sub.w	r0, r0, sl
 800ee32:	fa03 f000 	lsl.w	r0, r3, r0
 800ee36:	9b04      	ldr	r3, [sp, #16]
 800ee38:	4303      	orrs	r3, r0
 800ee3a:	3401      	adds	r4, #1
 800ee3c:	9304      	str	r3, [sp, #16]
 800ee3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee42:	4826      	ldr	r0, [pc, #152]	; (800eedc <_svfiprintf_r+0x1f0>)
 800ee44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ee48:	2206      	movs	r2, #6
 800ee4a:	f7f1 f9d1 	bl	80001f0 <memchr>
 800ee4e:	2800      	cmp	r0, #0
 800ee50:	d038      	beq.n	800eec4 <_svfiprintf_r+0x1d8>
 800ee52:	4b23      	ldr	r3, [pc, #140]	; (800eee0 <_svfiprintf_r+0x1f4>)
 800ee54:	bb1b      	cbnz	r3, 800ee9e <_svfiprintf_r+0x1b2>
 800ee56:	9b03      	ldr	r3, [sp, #12]
 800ee58:	3307      	adds	r3, #7
 800ee5a:	f023 0307 	bic.w	r3, r3, #7
 800ee5e:	3308      	adds	r3, #8
 800ee60:	9303      	str	r3, [sp, #12]
 800ee62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee64:	4433      	add	r3, r6
 800ee66:	9309      	str	r3, [sp, #36]	; 0x24
 800ee68:	e767      	b.n	800ed3a <_svfiprintf_r+0x4e>
 800ee6a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee6e:	460c      	mov	r4, r1
 800ee70:	2001      	movs	r0, #1
 800ee72:	e7a5      	b.n	800edc0 <_svfiprintf_r+0xd4>
 800ee74:	2300      	movs	r3, #0
 800ee76:	3401      	adds	r4, #1
 800ee78:	9305      	str	r3, [sp, #20]
 800ee7a:	4619      	mov	r1, r3
 800ee7c:	f04f 0c0a 	mov.w	ip, #10
 800ee80:	4620      	mov	r0, r4
 800ee82:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee86:	3a30      	subs	r2, #48	; 0x30
 800ee88:	2a09      	cmp	r2, #9
 800ee8a:	d903      	bls.n	800ee94 <_svfiprintf_r+0x1a8>
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d0c5      	beq.n	800ee1c <_svfiprintf_r+0x130>
 800ee90:	9105      	str	r1, [sp, #20]
 800ee92:	e7c3      	b.n	800ee1c <_svfiprintf_r+0x130>
 800ee94:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee98:	4604      	mov	r4, r0
 800ee9a:	2301      	movs	r3, #1
 800ee9c:	e7f0      	b.n	800ee80 <_svfiprintf_r+0x194>
 800ee9e:	ab03      	add	r3, sp, #12
 800eea0:	9300      	str	r3, [sp, #0]
 800eea2:	462a      	mov	r2, r5
 800eea4:	4b0f      	ldr	r3, [pc, #60]	; (800eee4 <_svfiprintf_r+0x1f8>)
 800eea6:	a904      	add	r1, sp, #16
 800eea8:	4638      	mov	r0, r7
 800eeaa:	f7fd ffcb 	bl	800ce44 <_printf_float>
 800eeae:	1c42      	adds	r2, r0, #1
 800eeb0:	4606      	mov	r6, r0
 800eeb2:	d1d6      	bne.n	800ee62 <_svfiprintf_r+0x176>
 800eeb4:	89ab      	ldrh	r3, [r5, #12]
 800eeb6:	065b      	lsls	r3, r3, #25
 800eeb8:	f53f af2c 	bmi.w	800ed14 <_svfiprintf_r+0x28>
 800eebc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eebe:	b01d      	add	sp, #116	; 0x74
 800eec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eec4:	ab03      	add	r3, sp, #12
 800eec6:	9300      	str	r3, [sp, #0]
 800eec8:	462a      	mov	r2, r5
 800eeca:	4b06      	ldr	r3, [pc, #24]	; (800eee4 <_svfiprintf_r+0x1f8>)
 800eecc:	a904      	add	r1, sp, #16
 800eece:	4638      	mov	r0, r7
 800eed0:	f7fe fa5c 	bl	800d38c <_printf_i>
 800eed4:	e7eb      	b.n	800eeae <_svfiprintf_r+0x1c2>
 800eed6:	bf00      	nop
 800eed8:	08010324 	.word	0x08010324
 800eedc:	0801032e 	.word	0x0801032e
 800eee0:	0800ce45 	.word	0x0800ce45
 800eee4:	0800ec35 	.word	0x0800ec35
 800eee8:	0801032a 	.word	0x0801032a

0800eeec <_sbrk_r>:
 800eeec:	b538      	push	{r3, r4, r5, lr}
 800eeee:	4d06      	ldr	r5, [pc, #24]	; (800ef08 <_sbrk_r+0x1c>)
 800eef0:	2300      	movs	r3, #0
 800eef2:	4604      	mov	r4, r0
 800eef4:	4608      	mov	r0, r1
 800eef6:	602b      	str	r3, [r5, #0]
 800eef8:	f7f2 ffcc 	bl	8001e94 <_sbrk>
 800eefc:	1c43      	adds	r3, r0, #1
 800eefe:	d102      	bne.n	800ef06 <_sbrk_r+0x1a>
 800ef00:	682b      	ldr	r3, [r5, #0]
 800ef02:	b103      	cbz	r3, 800ef06 <_sbrk_r+0x1a>
 800ef04:	6023      	str	r3, [r4, #0]
 800ef06:	bd38      	pop	{r3, r4, r5, pc}
 800ef08:	200021d8 	.word	0x200021d8

0800ef0c <__assert_func>:
 800ef0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef0e:	4614      	mov	r4, r2
 800ef10:	461a      	mov	r2, r3
 800ef12:	4b09      	ldr	r3, [pc, #36]	; (800ef38 <__assert_func+0x2c>)
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	4605      	mov	r5, r0
 800ef18:	68d8      	ldr	r0, [r3, #12]
 800ef1a:	b14c      	cbz	r4, 800ef30 <__assert_func+0x24>
 800ef1c:	4b07      	ldr	r3, [pc, #28]	; (800ef3c <__assert_func+0x30>)
 800ef1e:	9100      	str	r1, [sp, #0]
 800ef20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ef24:	4906      	ldr	r1, [pc, #24]	; (800ef40 <__assert_func+0x34>)
 800ef26:	462b      	mov	r3, r5
 800ef28:	f000 f80e 	bl	800ef48 <fiprintf>
 800ef2c:	f000 faac 	bl	800f488 <abort>
 800ef30:	4b04      	ldr	r3, [pc, #16]	; (800ef44 <__assert_func+0x38>)
 800ef32:	461c      	mov	r4, r3
 800ef34:	e7f3      	b.n	800ef1e <__assert_func+0x12>
 800ef36:	bf00      	nop
 800ef38:	2000010c 	.word	0x2000010c
 800ef3c:	08010335 	.word	0x08010335
 800ef40:	08010342 	.word	0x08010342
 800ef44:	08010370 	.word	0x08010370

0800ef48 <fiprintf>:
 800ef48:	b40e      	push	{r1, r2, r3}
 800ef4a:	b503      	push	{r0, r1, lr}
 800ef4c:	4601      	mov	r1, r0
 800ef4e:	ab03      	add	r3, sp, #12
 800ef50:	4805      	ldr	r0, [pc, #20]	; (800ef68 <fiprintf+0x20>)
 800ef52:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef56:	6800      	ldr	r0, [r0, #0]
 800ef58:	9301      	str	r3, [sp, #4]
 800ef5a:	f000 f897 	bl	800f08c <_vfiprintf_r>
 800ef5e:	b002      	add	sp, #8
 800ef60:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef64:	b003      	add	sp, #12
 800ef66:	4770      	bx	lr
 800ef68:	2000010c 	.word	0x2000010c

0800ef6c <__ascii_mbtowc>:
 800ef6c:	b082      	sub	sp, #8
 800ef6e:	b901      	cbnz	r1, 800ef72 <__ascii_mbtowc+0x6>
 800ef70:	a901      	add	r1, sp, #4
 800ef72:	b142      	cbz	r2, 800ef86 <__ascii_mbtowc+0x1a>
 800ef74:	b14b      	cbz	r3, 800ef8a <__ascii_mbtowc+0x1e>
 800ef76:	7813      	ldrb	r3, [r2, #0]
 800ef78:	600b      	str	r3, [r1, #0]
 800ef7a:	7812      	ldrb	r2, [r2, #0]
 800ef7c:	1e10      	subs	r0, r2, #0
 800ef7e:	bf18      	it	ne
 800ef80:	2001      	movne	r0, #1
 800ef82:	b002      	add	sp, #8
 800ef84:	4770      	bx	lr
 800ef86:	4610      	mov	r0, r2
 800ef88:	e7fb      	b.n	800ef82 <__ascii_mbtowc+0x16>
 800ef8a:	f06f 0001 	mvn.w	r0, #1
 800ef8e:	e7f8      	b.n	800ef82 <__ascii_mbtowc+0x16>

0800ef90 <memmove>:
 800ef90:	4288      	cmp	r0, r1
 800ef92:	b510      	push	{r4, lr}
 800ef94:	eb01 0402 	add.w	r4, r1, r2
 800ef98:	d902      	bls.n	800efa0 <memmove+0x10>
 800ef9a:	4284      	cmp	r4, r0
 800ef9c:	4623      	mov	r3, r4
 800ef9e:	d807      	bhi.n	800efb0 <memmove+0x20>
 800efa0:	1e43      	subs	r3, r0, #1
 800efa2:	42a1      	cmp	r1, r4
 800efa4:	d008      	beq.n	800efb8 <memmove+0x28>
 800efa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800efaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800efae:	e7f8      	b.n	800efa2 <memmove+0x12>
 800efb0:	4402      	add	r2, r0
 800efb2:	4601      	mov	r1, r0
 800efb4:	428a      	cmp	r2, r1
 800efb6:	d100      	bne.n	800efba <memmove+0x2a>
 800efb8:	bd10      	pop	{r4, pc}
 800efba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800efbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800efc2:	e7f7      	b.n	800efb4 <memmove+0x24>

0800efc4 <__malloc_lock>:
 800efc4:	4801      	ldr	r0, [pc, #4]	; (800efcc <__malloc_lock+0x8>)
 800efc6:	f000 bc1f 	b.w	800f808 <__retarget_lock_acquire_recursive>
 800efca:	bf00      	nop
 800efcc:	200021dc 	.word	0x200021dc

0800efd0 <__malloc_unlock>:
 800efd0:	4801      	ldr	r0, [pc, #4]	; (800efd8 <__malloc_unlock+0x8>)
 800efd2:	f000 bc1a 	b.w	800f80a <__retarget_lock_release_recursive>
 800efd6:	bf00      	nop
 800efd8:	200021dc 	.word	0x200021dc

0800efdc <_realloc_r>:
 800efdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efe0:	4680      	mov	r8, r0
 800efe2:	4614      	mov	r4, r2
 800efe4:	460e      	mov	r6, r1
 800efe6:	b921      	cbnz	r1, 800eff2 <_realloc_r+0x16>
 800efe8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efec:	4611      	mov	r1, r2
 800efee:	f7ff bdad 	b.w	800eb4c <_malloc_r>
 800eff2:	b92a      	cbnz	r2, 800f000 <_realloc_r+0x24>
 800eff4:	f7ff fd3e 	bl	800ea74 <_free_r>
 800eff8:	4625      	mov	r5, r4
 800effa:	4628      	mov	r0, r5
 800effc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f000:	f000 fc6a 	bl	800f8d8 <_malloc_usable_size_r>
 800f004:	4284      	cmp	r4, r0
 800f006:	4607      	mov	r7, r0
 800f008:	d802      	bhi.n	800f010 <_realloc_r+0x34>
 800f00a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f00e:	d812      	bhi.n	800f036 <_realloc_r+0x5a>
 800f010:	4621      	mov	r1, r4
 800f012:	4640      	mov	r0, r8
 800f014:	f7ff fd9a 	bl	800eb4c <_malloc_r>
 800f018:	4605      	mov	r5, r0
 800f01a:	2800      	cmp	r0, #0
 800f01c:	d0ed      	beq.n	800effa <_realloc_r+0x1e>
 800f01e:	42bc      	cmp	r4, r7
 800f020:	4622      	mov	r2, r4
 800f022:	4631      	mov	r1, r6
 800f024:	bf28      	it	cs
 800f026:	463a      	movcs	r2, r7
 800f028:	f7ff f97c 	bl	800e324 <memcpy>
 800f02c:	4631      	mov	r1, r6
 800f02e:	4640      	mov	r0, r8
 800f030:	f7ff fd20 	bl	800ea74 <_free_r>
 800f034:	e7e1      	b.n	800effa <_realloc_r+0x1e>
 800f036:	4635      	mov	r5, r6
 800f038:	e7df      	b.n	800effa <_realloc_r+0x1e>

0800f03a <__sfputc_r>:
 800f03a:	6893      	ldr	r3, [r2, #8]
 800f03c:	3b01      	subs	r3, #1
 800f03e:	2b00      	cmp	r3, #0
 800f040:	b410      	push	{r4}
 800f042:	6093      	str	r3, [r2, #8]
 800f044:	da08      	bge.n	800f058 <__sfputc_r+0x1e>
 800f046:	6994      	ldr	r4, [r2, #24]
 800f048:	42a3      	cmp	r3, r4
 800f04a:	db01      	blt.n	800f050 <__sfputc_r+0x16>
 800f04c:	290a      	cmp	r1, #10
 800f04e:	d103      	bne.n	800f058 <__sfputc_r+0x1e>
 800f050:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f054:	f000 b94a 	b.w	800f2ec <__swbuf_r>
 800f058:	6813      	ldr	r3, [r2, #0]
 800f05a:	1c58      	adds	r0, r3, #1
 800f05c:	6010      	str	r0, [r2, #0]
 800f05e:	7019      	strb	r1, [r3, #0]
 800f060:	4608      	mov	r0, r1
 800f062:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f066:	4770      	bx	lr

0800f068 <__sfputs_r>:
 800f068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f06a:	4606      	mov	r6, r0
 800f06c:	460f      	mov	r7, r1
 800f06e:	4614      	mov	r4, r2
 800f070:	18d5      	adds	r5, r2, r3
 800f072:	42ac      	cmp	r4, r5
 800f074:	d101      	bne.n	800f07a <__sfputs_r+0x12>
 800f076:	2000      	movs	r0, #0
 800f078:	e007      	b.n	800f08a <__sfputs_r+0x22>
 800f07a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f07e:	463a      	mov	r2, r7
 800f080:	4630      	mov	r0, r6
 800f082:	f7ff ffda 	bl	800f03a <__sfputc_r>
 800f086:	1c43      	adds	r3, r0, #1
 800f088:	d1f3      	bne.n	800f072 <__sfputs_r+0xa>
 800f08a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f08c <_vfiprintf_r>:
 800f08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f090:	460d      	mov	r5, r1
 800f092:	b09d      	sub	sp, #116	; 0x74
 800f094:	4614      	mov	r4, r2
 800f096:	4698      	mov	r8, r3
 800f098:	4606      	mov	r6, r0
 800f09a:	b118      	cbz	r0, 800f0a4 <_vfiprintf_r+0x18>
 800f09c:	6983      	ldr	r3, [r0, #24]
 800f09e:	b90b      	cbnz	r3, 800f0a4 <_vfiprintf_r+0x18>
 800f0a0:	f000 fb14 	bl	800f6cc <__sinit>
 800f0a4:	4b89      	ldr	r3, [pc, #548]	; (800f2cc <_vfiprintf_r+0x240>)
 800f0a6:	429d      	cmp	r5, r3
 800f0a8:	d11b      	bne.n	800f0e2 <_vfiprintf_r+0x56>
 800f0aa:	6875      	ldr	r5, [r6, #4]
 800f0ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f0ae:	07d9      	lsls	r1, r3, #31
 800f0b0:	d405      	bmi.n	800f0be <_vfiprintf_r+0x32>
 800f0b2:	89ab      	ldrh	r3, [r5, #12]
 800f0b4:	059a      	lsls	r2, r3, #22
 800f0b6:	d402      	bmi.n	800f0be <_vfiprintf_r+0x32>
 800f0b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f0ba:	f000 fba5 	bl	800f808 <__retarget_lock_acquire_recursive>
 800f0be:	89ab      	ldrh	r3, [r5, #12]
 800f0c0:	071b      	lsls	r3, r3, #28
 800f0c2:	d501      	bpl.n	800f0c8 <_vfiprintf_r+0x3c>
 800f0c4:	692b      	ldr	r3, [r5, #16]
 800f0c6:	b9eb      	cbnz	r3, 800f104 <_vfiprintf_r+0x78>
 800f0c8:	4629      	mov	r1, r5
 800f0ca:	4630      	mov	r0, r6
 800f0cc:	f000 f96e 	bl	800f3ac <__swsetup_r>
 800f0d0:	b1c0      	cbz	r0, 800f104 <_vfiprintf_r+0x78>
 800f0d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f0d4:	07dc      	lsls	r4, r3, #31
 800f0d6:	d50e      	bpl.n	800f0f6 <_vfiprintf_r+0x6a>
 800f0d8:	f04f 30ff 	mov.w	r0, #4294967295
 800f0dc:	b01d      	add	sp, #116	; 0x74
 800f0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0e2:	4b7b      	ldr	r3, [pc, #492]	; (800f2d0 <_vfiprintf_r+0x244>)
 800f0e4:	429d      	cmp	r5, r3
 800f0e6:	d101      	bne.n	800f0ec <_vfiprintf_r+0x60>
 800f0e8:	68b5      	ldr	r5, [r6, #8]
 800f0ea:	e7df      	b.n	800f0ac <_vfiprintf_r+0x20>
 800f0ec:	4b79      	ldr	r3, [pc, #484]	; (800f2d4 <_vfiprintf_r+0x248>)
 800f0ee:	429d      	cmp	r5, r3
 800f0f0:	bf08      	it	eq
 800f0f2:	68f5      	ldreq	r5, [r6, #12]
 800f0f4:	e7da      	b.n	800f0ac <_vfiprintf_r+0x20>
 800f0f6:	89ab      	ldrh	r3, [r5, #12]
 800f0f8:	0598      	lsls	r0, r3, #22
 800f0fa:	d4ed      	bmi.n	800f0d8 <_vfiprintf_r+0x4c>
 800f0fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f0fe:	f000 fb84 	bl	800f80a <__retarget_lock_release_recursive>
 800f102:	e7e9      	b.n	800f0d8 <_vfiprintf_r+0x4c>
 800f104:	2300      	movs	r3, #0
 800f106:	9309      	str	r3, [sp, #36]	; 0x24
 800f108:	2320      	movs	r3, #32
 800f10a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f10e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f112:	2330      	movs	r3, #48	; 0x30
 800f114:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f2d8 <_vfiprintf_r+0x24c>
 800f118:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f11c:	f04f 0901 	mov.w	r9, #1
 800f120:	4623      	mov	r3, r4
 800f122:	469a      	mov	sl, r3
 800f124:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f128:	b10a      	cbz	r2, 800f12e <_vfiprintf_r+0xa2>
 800f12a:	2a25      	cmp	r2, #37	; 0x25
 800f12c:	d1f9      	bne.n	800f122 <_vfiprintf_r+0x96>
 800f12e:	ebba 0b04 	subs.w	fp, sl, r4
 800f132:	d00b      	beq.n	800f14c <_vfiprintf_r+0xc0>
 800f134:	465b      	mov	r3, fp
 800f136:	4622      	mov	r2, r4
 800f138:	4629      	mov	r1, r5
 800f13a:	4630      	mov	r0, r6
 800f13c:	f7ff ff94 	bl	800f068 <__sfputs_r>
 800f140:	3001      	adds	r0, #1
 800f142:	f000 80aa 	beq.w	800f29a <_vfiprintf_r+0x20e>
 800f146:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f148:	445a      	add	r2, fp
 800f14a:	9209      	str	r2, [sp, #36]	; 0x24
 800f14c:	f89a 3000 	ldrb.w	r3, [sl]
 800f150:	2b00      	cmp	r3, #0
 800f152:	f000 80a2 	beq.w	800f29a <_vfiprintf_r+0x20e>
 800f156:	2300      	movs	r3, #0
 800f158:	f04f 32ff 	mov.w	r2, #4294967295
 800f15c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f160:	f10a 0a01 	add.w	sl, sl, #1
 800f164:	9304      	str	r3, [sp, #16]
 800f166:	9307      	str	r3, [sp, #28]
 800f168:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f16c:	931a      	str	r3, [sp, #104]	; 0x68
 800f16e:	4654      	mov	r4, sl
 800f170:	2205      	movs	r2, #5
 800f172:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f176:	4858      	ldr	r0, [pc, #352]	; (800f2d8 <_vfiprintf_r+0x24c>)
 800f178:	f7f1 f83a 	bl	80001f0 <memchr>
 800f17c:	9a04      	ldr	r2, [sp, #16]
 800f17e:	b9d8      	cbnz	r0, 800f1b8 <_vfiprintf_r+0x12c>
 800f180:	06d1      	lsls	r1, r2, #27
 800f182:	bf44      	itt	mi
 800f184:	2320      	movmi	r3, #32
 800f186:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f18a:	0713      	lsls	r3, r2, #28
 800f18c:	bf44      	itt	mi
 800f18e:	232b      	movmi	r3, #43	; 0x2b
 800f190:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f194:	f89a 3000 	ldrb.w	r3, [sl]
 800f198:	2b2a      	cmp	r3, #42	; 0x2a
 800f19a:	d015      	beq.n	800f1c8 <_vfiprintf_r+0x13c>
 800f19c:	9a07      	ldr	r2, [sp, #28]
 800f19e:	4654      	mov	r4, sl
 800f1a0:	2000      	movs	r0, #0
 800f1a2:	f04f 0c0a 	mov.w	ip, #10
 800f1a6:	4621      	mov	r1, r4
 800f1a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1ac:	3b30      	subs	r3, #48	; 0x30
 800f1ae:	2b09      	cmp	r3, #9
 800f1b0:	d94e      	bls.n	800f250 <_vfiprintf_r+0x1c4>
 800f1b2:	b1b0      	cbz	r0, 800f1e2 <_vfiprintf_r+0x156>
 800f1b4:	9207      	str	r2, [sp, #28]
 800f1b6:	e014      	b.n	800f1e2 <_vfiprintf_r+0x156>
 800f1b8:	eba0 0308 	sub.w	r3, r0, r8
 800f1bc:	fa09 f303 	lsl.w	r3, r9, r3
 800f1c0:	4313      	orrs	r3, r2
 800f1c2:	9304      	str	r3, [sp, #16]
 800f1c4:	46a2      	mov	sl, r4
 800f1c6:	e7d2      	b.n	800f16e <_vfiprintf_r+0xe2>
 800f1c8:	9b03      	ldr	r3, [sp, #12]
 800f1ca:	1d19      	adds	r1, r3, #4
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	9103      	str	r1, [sp, #12]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	bfbb      	ittet	lt
 800f1d4:	425b      	neglt	r3, r3
 800f1d6:	f042 0202 	orrlt.w	r2, r2, #2
 800f1da:	9307      	strge	r3, [sp, #28]
 800f1dc:	9307      	strlt	r3, [sp, #28]
 800f1de:	bfb8      	it	lt
 800f1e0:	9204      	strlt	r2, [sp, #16]
 800f1e2:	7823      	ldrb	r3, [r4, #0]
 800f1e4:	2b2e      	cmp	r3, #46	; 0x2e
 800f1e6:	d10c      	bne.n	800f202 <_vfiprintf_r+0x176>
 800f1e8:	7863      	ldrb	r3, [r4, #1]
 800f1ea:	2b2a      	cmp	r3, #42	; 0x2a
 800f1ec:	d135      	bne.n	800f25a <_vfiprintf_r+0x1ce>
 800f1ee:	9b03      	ldr	r3, [sp, #12]
 800f1f0:	1d1a      	adds	r2, r3, #4
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	9203      	str	r2, [sp, #12]
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	bfb8      	it	lt
 800f1fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800f1fe:	3402      	adds	r4, #2
 800f200:	9305      	str	r3, [sp, #20]
 800f202:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f2e8 <_vfiprintf_r+0x25c>
 800f206:	7821      	ldrb	r1, [r4, #0]
 800f208:	2203      	movs	r2, #3
 800f20a:	4650      	mov	r0, sl
 800f20c:	f7f0 fff0 	bl	80001f0 <memchr>
 800f210:	b140      	cbz	r0, 800f224 <_vfiprintf_r+0x198>
 800f212:	2340      	movs	r3, #64	; 0x40
 800f214:	eba0 000a 	sub.w	r0, r0, sl
 800f218:	fa03 f000 	lsl.w	r0, r3, r0
 800f21c:	9b04      	ldr	r3, [sp, #16]
 800f21e:	4303      	orrs	r3, r0
 800f220:	3401      	adds	r4, #1
 800f222:	9304      	str	r3, [sp, #16]
 800f224:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f228:	482c      	ldr	r0, [pc, #176]	; (800f2dc <_vfiprintf_r+0x250>)
 800f22a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f22e:	2206      	movs	r2, #6
 800f230:	f7f0 ffde 	bl	80001f0 <memchr>
 800f234:	2800      	cmp	r0, #0
 800f236:	d03f      	beq.n	800f2b8 <_vfiprintf_r+0x22c>
 800f238:	4b29      	ldr	r3, [pc, #164]	; (800f2e0 <_vfiprintf_r+0x254>)
 800f23a:	bb1b      	cbnz	r3, 800f284 <_vfiprintf_r+0x1f8>
 800f23c:	9b03      	ldr	r3, [sp, #12]
 800f23e:	3307      	adds	r3, #7
 800f240:	f023 0307 	bic.w	r3, r3, #7
 800f244:	3308      	adds	r3, #8
 800f246:	9303      	str	r3, [sp, #12]
 800f248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f24a:	443b      	add	r3, r7
 800f24c:	9309      	str	r3, [sp, #36]	; 0x24
 800f24e:	e767      	b.n	800f120 <_vfiprintf_r+0x94>
 800f250:	fb0c 3202 	mla	r2, ip, r2, r3
 800f254:	460c      	mov	r4, r1
 800f256:	2001      	movs	r0, #1
 800f258:	e7a5      	b.n	800f1a6 <_vfiprintf_r+0x11a>
 800f25a:	2300      	movs	r3, #0
 800f25c:	3401      	adds	r4, #1
 800f25e:	9305      	str	r3, [sp, #20]
 800f260:	4619      	mov	r1, r3
 800f262:	f04f 0c0a 	mov.w	ip, #10
 800f266:	4620      	mov	r0, r4
 800f268:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f26c:	3a30      	subs	r2, #48	; 0x30
 800f26e:	2a09      	cmp	r2, #9
 800f270:	d903      	bls.n	800f27a <_vfiprintf_r+0x1ee>
 800f272:	2b00      	cmp	r3, #0
 800f274:	d0c5      	beq.n	800f202 <_vfiprintf_r+0x176>
 800f276:	9105      	str	r1, [sp, #20]
 800f278:	e7c3      	b.n	800f202 <_vfiprintf_r+0x176>
 800f27a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f27e:	4604      	mov	r4, r0
 800f280:	2301      	movs	r3, #1
 800f282:	e7f0      	b.n	800f266 <_vfiprintf_r+0x1da>
 800f284:	ab03      	add	r3, sp, #12
 800f286:	9300      	str	r3, [sp, #0]
 800f288:	462a      	mov	r2, r5
 800f28a:	4b16      	ldr	r3, [pc, #88]	; (800f2e4 <_vfiprintf_r+0x258>)
 800f28c:	a904      	add	r1, sp, #16
 800f28e:	4630      	mov	r0, r6
 800f290:	f7fd fdd8 	bl	800ce44 <_printf_float>
 800f294:	4607      	mov	r7, r0
 800f296:	1c78      	adds	r0, r7, #1
 800f298:	d1d6      	bne.n	800f248 <_vfiprintf_r+0x1bc>
 800f29a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f29c:	07d9      	lsls	r1, r3, #31
 800f29e:	d405      	bmi.n	800f2ac <_vfiprintf_r+0x220>
 800f2a0:	89ab      	ldrh	r3, [r5, #12]
 800f2a2:	059a      	lsls	r2, r3, #22
 800f2a4:	d402      	bmi.n	800f2ac <_vfiprintf_r+0x220>
 800f2a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f2a8:	f000 faaf 	bl	800f80a <__retarget_lock_release_recursive>
 800f2ac:	89ab      	ldrh	r3, [r5, #12]
 800f2ae:	065b      	lsls	r3, r3, #25
 800f2b0:	f53f af12 	bmi.w	800f0d8 <_vfiprintf_r+0x4c>
 800f2b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f2b6:	e711      	b.n	800f0dc <_vfiprintf_r+0x50>
 800f2b8:	ab03      	add	r3, sp, #12
 800f2ba:	9300      	str	r3, [sp, #0]
 800f2bc:	462a      	mov	r2, r5
 800f2be:	4b09      	ldr	r3, [pc, #36]	; (800f2e4 <_vfiprintf_r+0x258>)
 800f2c0:	a904      	add	r1, sp, #16
 800f2c2:	4630      	mov	r0, r6
 800f2c4:	f7fe f862 	bl	800d38c <_printf_i>
 800f2c8:	e7e4      	b.n	800f294 <_vfiprintf_r+0x208>
 800f2ca:	bf00      	nop
 800f2cc:	0801049c 	.word	0x0801049c
 800f2d0:	080104bc 	.word	0x080104bc
 800f2d4:	0801047c 	.word	0x0801047c
 800f2d8:	08010324 	.word	0x08010324
 800f2dc:	0801032e 	.word	0x0801032e
 800f2e0:	0800ce45 	.word	0x0800ce45
 800f2e4:	0800f069 	.word	0x0800f069
 800f2e8:	0801032a 	.word	0x0801032a

0800f2ec <__swbuf_r>:
 800f2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2ee:	460e      	mov	r6, r1
 800f2f0:	4614      	mov	r4, r2
 800f2f2:	4605      	mov	r5, r0
 800f2f4:	b118      	cbz	r0, 800f2fe <__swbuf_r+0x12>
 800f2f6:	6983      	ldr	r3, [r0, #24]
 800f2f8:	b90b      	cbnz	r3, 800f2fe <__swbuf_r+0x12>
 800f2fa:	f000 f9e7 	bl	800f6cc <__sinit>
 800f2fe:	4b21      	ldr	r3, [pc, #132]	; (800f384 <__swbuf_r+0x98>)
 800f300:	429c      	cmp	r4, r3
 800f302:	d12b      	bne.n	800f35c <__swbuf_r+0x70>
 800f304:	686c      	ldr	r4, [r5, #4]
 800f306:	69a3      	ldr	r3, [r4, #24]
 800f308:	60a3      	str	r3, [r4, #8]
 800f30a:	89a3      	ldrh	r3, [r4, #12]
 800f30c:	071a      	lsls	r2, r3, #28
 800f30e:	d52f      	bpl.n	800f370 <__swbuf_r+0x84>
 800f310:	6923      	ldr	r3, [r4, #16]
 800f312:	b36b      	cbz	r3, 800f370 <__swbuf_r+0x84>
 800f314:	6923      	ldr	r3, [r4, #16]
 800f316:	6820      	ldr	r0, [r4, #0]
 800f318:	1ac0      	subs	r0, r0, r3
 800f31a:	6963      	ldr	r3, [r4, #20]
 800f31c:	b2f6      	uxtb	r6, r6
 800f31e:	4283      	cmp	r3, r0
 800f320:	4637      	mov	r7, r6
 800f322:	dc04      	bgt.n	800f32e <__swbuf_r+0x42>
 800f324:	4621      	mov	r1, r4
 800f326:	4628      	mov	r0, r5
 800f328:	f000 f93c 	bl	800f5a4 <_fflush_r>
 800f32c:	bb30      	cbnz	r0, 800f37c <__swbuf_r+0x90>
 800f32e:	68a3      	ldr	r3, [r4, #8]
 800f330:	3b01      	subs	r3, #1
 800f332:	60a3      	str	r3, [r4, #8]
 800f334:	6823      	ldr	r3, [r4, #0]
 800f336:	1c5a      	adds	r2, r3, #1
 800f338:	6022      	str	r2, [r4, #0]
 800f33a:	701e      	strb	r6, [r3, #0]
 800f33c:	6963      	ldr	r3, [r4, #20]
 800f33e:	3001      	adds	r0, #1
 800f340:	4283      	cmp	r3, r0
 800f342:	d004      	beq.n	800f34e <__swbuf_r+0x62>
 800f344:	89a3      	ldrh	r3, [r4, #12]
 800f346:	07db      	lsls	r3, r3, #31
 800f348:	d506      	bpl.n	800f358 <__swbuf_r+0x6c>
 800f34a:	2e0a      	cmp	r6, #10
 800f34c:	d104      	bne.n	800f358 <__swbuf_r+0x6c>
 800f34e:	4621      	mov	r1, r4
 800f350:	4628      	mov	r0, r5
 800f352:	f000 f927 	bl	800f5a4 <_fflush_r>
 800f356:	b988      	cbnz	r0, 800f37c <__swbuf_r+0x90>
 800f358:	4638      	mov	r0, r7
 800f35a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f35c:	4b0a      	ldr	r3, [pc, #40]	; (800f388 <__swbuf_r+0x9c>)
 800f35e:	429c      	cmp	r4, r3
 800f360:	d101      	bne.n	800f366 <__swbuf_r+0x7a>
 800f362:	68ac      	ldr	r4, [r5, #8]
 800f364:	e7cf      	b.n	800f306 <__swbuf_r+0x1a>
 800f366:	4b09      	ldr	r3, [pc, #36]	; (800f38c <__swbuf_r+0xa0>)
 800f368:	429c      	cmp	r4, r3
 800f36a:	bf08      	it	eq
 800f36c:	68ec      	ldreq	r4, [r5, #12]
 800f36e:	e7ca      	b.n	800f306 <__swbuf_r+0x1a>
 800f370:	4621      	mov	r1, r4
 800f372:	4628      	mov	r0, r5
 800f374:	f000 f81a 	bl	800f3ac <__swsetup_r>
 800f378:	2800      	cmp	r0, #0
 800f37a:	d0cb      	beq.n	800f314 <__swbuf_r+0x28>
 800f37c:	f04f 37ff 	mov.w	r7, #4294967295
 800f380:	e7ea      	b.n	800f358 <__swbuf_r+0x6c>
 800f382:	bf00      	nop
 800f384:	0801049c 	.word	0x0801049c
 800f388:	080104bc 	.word	0x080104bc
 800f38c:	0801047c 	.word	0x0801047c

0800f390 <__ascii_wctomb>:
 800f390:	b149      	cbz	r1, 800f3a6 <__ascii_wctomb+0x16>
 800f392:	2aff      	cmp	r2, #255	; 0xff
 800f394:	bf85      	ittet	hi
 800f396:	238a      	movhi	r3, #138	; 0x8a
 800f398:	6003      	strhi	r3, [r0, #0]
 800f39a:	700a      	strbls	r2, [r1, #0]
 800f39c:	f04f 30ff 	movhi.w	r0, #4294967295
 800f3a0:	bf98      	it	ls
 800f3a2:	2001      	movls	r0, #1
 800f3a4:	4770      	bx	lr
 800f3a6:	4608      	mov	r0, r1
 800f3a8:	4770      	bx	lr
	...

0800f3ac <__swsetup_r>:
 800f3ac:	4b32      	ldr	r3, [pc, #200]	; (800f478 <__swsetup_r+0xcc>)
 800f3ae:	b570      	push	{r4, r5, r6, lr}
 800f3b0:	681d      	ldr	r5, [r3, #0]
 800f3b2:	4606      	mov	r6, r0
 800f3b4:	460c      	mov	r4, r1
 800f3b6:	b125      	cbz	r5, 800f3c2 <__swsetup_r+0x16>
 800f3b8:	69ab      	ldr	r3, [r5, #24]
 800f3ba:	b913      	cbnz	r3, 800f3c2 <__swsetup_r+0x16>
 800f3bc:	4628      	mov	r0, r5
 800f3be:	f000 f985 	bl	800f6cc <__sinit>
 800f3c2:	4b2e      	ldr	r3, [pc, #184]	; (800f47c <__swsetup_r+0xd0>)
 800f3c4:	429c      	cmp	r4, r3
 800f3c6:	d10f      	bne.n	800f3e8 <__swsetup_r+0x3c>
 800f3c8:	686c      	ldr	r4, [r5, #4]
 800f3ca:	89a3      	ldrh	r3, [r4, #12]
 800f3cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f3d0:	0719      	lsls	r1, r3, #28
 800f3d2:	d42c      	bmi.n	800f42e <__swsetup_r+0x82>
 800f3d4:	06dd      	lsls	r5, r3, #27
 800f3d6:	d411      	bmi.n	800f3fc <__swsetup_r+0x50>
 800f3d8:	2309      	movs	r3, #9
 800f3da:	6033      	str	r3, [r6, #0]
 800f3dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f3e0:	81a3      	strh	r3, [r4, #12]
 800f3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800f3e6:	e03e      	b.n	800f466 <__swsetup_r+0xba>
 800f3e8:	4b25      	ldr	r3, [pc, #148]	; (800f480 <__swsetup_r+0xd4>)
 800f3ea:	429c      	cmp	r4, r3
 800f3ec:	d101      	bne.n	800f3f2 <__swsetup_r+0x46>
 800f3ee:	68ac      	ldr	r4, [r5, #8]
 800f3f0:	e7eb      	b.n	800f3ca <__swsetup_r+0x1e>
 800f3f2:	4b24      	ldr	r3, [pc, #144]	; (800f484 <__swsetup_r+0xd8>)
 800f3f4:	429c      	cmp	r4, r3
 800f3f6:	bf08      	it	eq
 800f3f8:	68ec      	ldreq	r4, [r5, #12]
 800f3fa:	e7e6      	b.n	800f3ca <__swsetup_r+0x1e>
 800f3fc:	0758      	lsls	r0, r3, #29
 800f3fe:	d512      	bpl.n	800f426 <__swsetup_r+0x7a>
 800f400:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f402:	b141      	cbz	r1, 800f416 <__swsetup_r+0x6a>
 800f404:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f408:	4299      	cmp	r1, r3
 800f40a:	d002      	beq.n	800f412 <__swsetup_r+0x66>
 800f40c:	4630      	mov	r0, r6
 800f40e:	f7ff fb31 	bl	800ea74 <_free_r>
 800f412:	2300      	movs	r3, #0
 800f414:	6363      	str	r3, [r4, #52]	; 0x34
 800f416:	89a3      	ldrh	r3, [r4, #12]
 800f418:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f41c:	81a3      	strh	r3, [r4, #12]
 800f41e:	2300      	movs	r3, #0
 800f420:	6063      	str	r3, [r4, #4]
 800f422:	6923      	ldr	r3, [r4, #16]
 800f424:	6023      	str	r3, [r4, #0]
 800f426:	89a3      	ldrh	r3, [r4, #12]
 800f428:	f043 0308 	orr.w	r3, r3, #8
 800f42c:	81a3      	strh	r3, [r4, #12]
 800f42e:	6923      	ldr	r3, [r4, #16]
 800f430:	b94b      	cbnz	r3, 800f446 <__swsetup_r+0x9a>
 800f432:	89a3      	ldrh	r3, [r4, #12]
 800f434:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f438:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f43c:	d003      	beq.n	800f446 <__swsetup_r+0x9a>
 800f43e:	4621      	mov	r1, r4
 800f440:	4630      	mov	r0, r6
 800f442:	f000 fa09 	bl	800f858 <__smakebuf_r>
 800f446:	89a0      	ldrh	r0, [r4, #12]
 800f448:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f44c:	f010 0301 	ands.w	r3, r0, #1
 800f450:	d00a      	beq.n	800f468 <__swsetup_r+0xbc>
 800f452:	2300      	movs	r3, #0
 800f454:	60a3      	str	r3, [r4, #8]
 800f456:	6963      	ldr	r3, [r4, #20]
 800f458:	425b      	negs	r3, r3
 800f45a:	61a3      	str	r3, [r4, #24]
 800f45c:	6923      	ldr	r3, [r4, #16]
 800f45e:	b943      	cbnz	r3, 800f472 <__swsetup_r+0xc6>
 800f460:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f464:	d1ba      	bne.n	800f3dc <__swsetup_r+0x30>
 800f466:	bd70      	pop	{r4, r5, r6, pc}
 800f468:	0781      	lsls	r1, r0, #30
 800f46a:	bf58      	it	pl
 800f46c:	6963      	ldrpl	r3, [r4, #20]
 800f46e:	60a3      	str	r3, [r4, #8]
 800f470:	e7f4      	b.n	800f45c <__swsetup_r+0xb0>
 800f472:	2000      	movs	r0, #0
 800f474:	e7f7      	b.n	800f466 <__swsetup_r+0xba>
 800f476:	bf00      	nop
 800f478:	2000010c 	.word	0x2000010c
 800f47c:	0801049c 	.word	0x0801049c
 800f480:	080104bc 	.word	0x080104bc
 800f484:	0801047c 	.word	0x0801047c

0800f488 <abort>:
 800f488:	b508      	push	{r3, lr}
 800f48a:	2006      	movs	r0, #6
 800f48c:	f000 fa54 	bl	800f938 <raise>
 800f490:	2001      	movs	r0, #1
 800f492:	f7f2 fc87 	bl	8001da4 <_exit>
	...

0800f498 <__sflush_r>:
 800f498:	898a      	ldrh	r2, [r1, #12]
 800f49a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f49e:	4605      	mov	r5, r0
 800f4a0:	0710      	lsls	r0, r2, #28
 800f4a2:	460c      	mov	r4, r1
 800f4a4:	d458      	bmi.n	800f558 <__sflush_r+0xc0>
 800f4a6:	684b      	ldr	r3, [r1, #4]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	dc05      	bgt.n	800f4b8 <__sflush_r+0x20>
 800f4ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	dc02      	bgt.n	800f4b8 <__sflush_r+0x20>
 800f4b2:	2000      	movs	r0, #0
 800f4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f4ba:	2e00      	cmp	r6, #0
 800f4bc:	d0f9      	beq.n	800f4b2 <__sflush_r+0x1a>
 800f4be:	2300      	movs	r3, #0
 800f4c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f4c4:	682f      	ldr	r7, [r5, #0]
 800f4c6:	602b      	str	r3, [r5, #0]
 800f4c8:	d032      	beq.n	800f530 <__sflush_r+0x98>
 800f4ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f4cc:	89a3      	ldrh	r3, [r4, #12]
 800f4ce:	075a      	lsls	r2, r3, #29
 800f4d0:	d505      	bpl.n	800f4de <__sflush_r+0x46>
 800f4d2:	6863      	ldr	r3, [r4, #4]
 800f4d4:	1ac0      	subs	r0, r0, r3
 800f4d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f4d8:	b10b      	cbz	r3, 800f4de <__sflush_r+0x46>
 800f4da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f4dc:	1ac0      	subs	r0, r0, r3
 800f4de:	2300      	movs	r3, #0
 800f4e0:	4602      	mov	r2, r0
 800f4e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f4e4:	6a21      	ldr	r1, [r4, #32]
 800f4e6:	4628      	mov	r0, r5
 800f4e8:	47b0      	blx	r6
 800f4ea:	1c43      	adds	r3, r0, #1
 800f4ec:	89a3      	ldrh	r3, [r4, #12]
 800f4ee:	d106      	bne.n	800f4fe <__sflush_r+0x66>
 800f4f0:	6829      	ldr	r1, [r5, #0]
 800f4f2:	291d      	cmp	r1, #29
 800f4f4:	d82c      	bhi.n	800f550 <__sflush_r+0xb8>
 800f4f6:	4a2a      	ldr	r2, [pc, #168]	; (800f5a0 <__sflush_r+0x108>)
 800f4f8:	40ca      	lsrs	r2, r1
 800f4fa:	07d6      	lsls	r6, r2, #31
 800f4fc:	d528      	bpl.n	800f550 <__sflush_r+0xb8>
 800f4fe:	2200      	movs	r2, #0
 800f500:	6062      	str	r2, [r4, #4]
 800f502:	04d9      	lsls	r1, r3, #19
 800f504:	6922      	ldr	r2, [r4, #16]
 800f506:	6022      	str	r2, [r4, #0]
 800f508:	d504      	bpl.n	800f514 <__sflush_r+0x7c>
 800f50a:	1c42      	adds	r2, r0, #1
 800f50c:	d101      	bne.n	800f512 <__sflush_r+0x7a>
 800f50e:	682b      	ldr	r3, [r5, #0]
 800f510:	b903      	cbnz	r3, 800f514 <__sflush_r+0x7c>
 800f512:	6560      	str	r0, [r4, #84]	; 0x54
 800f514:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f516:	602f      	str	r7, [r5, #0]
 800f518:	2900      	cmp	r1, #0
 800f51a:	d0ca      	beq.n	800f4b2 <__sflush_r+0x1a>
 800f51c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f520:	4299      	cmp	r1, r3
 800f522:	d002      	beq.n	800f52a <__sflush_r+0x92>
 800f524:	4628      	mov	r0, r5
 800f526:	f7ff faa5 	bl	800ea74 <_free_r>
 800f52a:	2000      	movs	r0, #0
 800f52c:	6360      	str	r0, [r4, #52]	; 0x34
 800f52e:	e7c1      	b.n	800f4b4 <__sflush_r+0x1c>
 800f530:	6a21      	ldr	r1, [r4, #32]
 800f532:	2301      	movs	r3, #1
 800f534:	4628      	mov	r0, r5
 800f536:	47b0      	blx	r6
 800f538:	1c41      	adds	r1, r0, #1
 800f53a:	d1c7      	bne.n	800f4cc <__sflush_r+0x34>
 800f53c:	682b      	ldr	r3, [r5, #0]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d0c4      	beq.n	800f4cc <__sflush_r+0x34>
 800f542:	2b1d      	cmp	r3, #29
 800f544:	d001      	beq.n	800f54a <__sflush_r+0xb2>
 800f546:	2b16      	cmp	r3, #22
 800f548:	d101      	bne.n	800f54e <__sflush_r+0xb6>
 800f54a:	602f      	str	r7, [r5, #0]
 800f54c:	e7b1      	b.n	800f4b2 <__sflush_r+0x1a>
 800f54e:	89a3      	ldrh	r3, [r4, #12]
 800f550:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f554:	81a3      	strh	r3, [r4, #12]
 800f556:	e7ad      	b.n	800f4b4 <__sflush_r+0x1c>
 800f558:	690f      	ldr	r7, [r1, #16]
 800f55a:	2f00      	cmp	r7, #0
 800f55c:	d0a9      	beq.n	800f4b2 <__sflush_r+0x1a>
 800f55e:	0793      	lsls	r3, r2, #30
 800f560:	680e      	ldr	r6, [r1, #0]
 800f562:	bf08      	it	eq
 800f564:	694b      	ldreq	r3, [r1, #20]
 800f566:	600f      	str	r7, [r1, #0]
 800f568:	bf18      	it	ne
 800f56a:	2300      	movne	r3, #0
 800f56c:	eba6 0807 	sub.w	r8, r6, r7
 800f570:	608b      	str	r3, [r1, #8]
 800f572:	f1b8 0f00 	cmp.w	r8, #0
 800f576:	dd9c      	ble.n	800f4b2 <__sflush_r+0x1a>
 800f578:	6a21      	ldr	r1, [r4, #32]
 800f57a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f57c:	4643      	mov	r3, r8
 800f57e:	463a      	mov	r2, r7
 800f580:	4628      	mov	r0, r5
 800f582:	47b0      	blx	r6
 800f584:	2800      	cmp	r0, #0
 800f586:	dc06      	bgt.n	800f596 <__sflush_r+0xfe>
 800f588:	89a3      	ldrh	r3, [r4, #12]
 800f58a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f58e:	81a3      	strh	r3, [r4, #12]
 800f590:	f04f 30ff 	mov.w	r0, #4294967295
 800f594:	e78e      	b.n	800f4b4 <__sflush_r+0x1c>
 800f596:	4407      	add	r7, r0
 800f598:	eba8 0800 	sub.w	r8, r8, r0
 800f59c:	e7e9      	b.n	800f572 <__sflush_r+0xda>
 800f59e:	bf00      	nop
 800f5a0:	20400001 	.word	0x20400001

0800f5a4 <_fflush_r>:
 800f5a4:	b538      	push	{r3, r4, r5, lr}
 800f5a6:	690b      	ldr	r3, [r1, #16]
 800f5a8:	4605      	mov	r5, r0
 800f5aa:	460c      	mov	r4, r1
 800f5ac:	b913      	cbnz	r3, 800f5b4 <_fflush_r+0x10>
 800f5ae:	2500      	movs	r5, #0
 800f5b0:	4628      	mov	r0, r5
 800f5b2:	bd38      	pop	{r3, r4, r5, pc}
 800f5b4:	b118      	cbz	r0, 800f5be <_fflush_r+0x1a>
 800f5b6:	6983      	ldr	r3, [r0, #24]
 800f5b8:	b90b      	cbnz	r3, 800f5be <_fflush_r+0x1a>
 800f5ba:	f000 f887 	bl	800f6cc <__sinit>
 800f5be:	4b14      	ldr	r3, [pc, #80]	; (800f610 <_fflush_r+0x6c>)
 800f5c0:	429c      	cmp	r4, r3
 800f5c2:	d11b      	bne.n	800f5fc <_fflush_r+0x58>
 800f5c4:	686c      	ldr	r4, [r5, #4]
 800f5c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d0ef      	beq.n	800f5ae <_fflush_r+0xa>
 800f5ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f5d0:	07d0      	lsls	r0, r2, #31
 800f5d2:	d404      	bmi.n	800f5de <_fflush_r+0x3a>
 800f5d4:	0599      	lsls	r1, r3, #22
 800f5d6:	d402      	bmi.n	800f5de <_fflush_r+0x3a>
 800f5d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f5da:	f000 f915 	bl	800f808 <__retarget_lock_acquire_recursive>
 800f5de:	4628      	mov	r0, r5
 800f5e0:	4621      	mov	r1, r4
 800f5e2:	f7ff ff59 	bl	800f498 <__sflush_r>
 800f5e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f5e8:	07da      	lsls	r2, r3, #31
 800f5ea:	4605      	mov	r5, r0
 800f5ec:	d4e0      	bmi.n	800f5b0 <_fflush_r+0xc>
 800f5ee:	89a3      	ldrh	r3, [r4, #12]
 800f5f0:	059b      	lsls	r3, r3, #22
 800f5f2:	d4dd      	bmi.n	800f5b0 <_fflush_r+0xc>
 800f5f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f5f6:	f000 f908 	bl	800f80a <__retarget_lock_release_recursive>
 800f5fa:	e7d9      	b.n	800f5b0 <_fflush_r+0xc>
 800f5fc:	4b05      	ldr	r3, [pc, #20]	; (800f614 <_fflush_r+0x70>)
 800f5fe:	429c      	cmp	r4, r3
 800f600:	d101      	bne.n	800f606 <_fflush_r+0x62>
 800f602:	68ac      	ldr	r4, [r5, #8]
 800f604:	e7df      	b.n	800f5c6 <_fflush_r+0x22>
 800f606:	4b04      	ldr	r3, [pc, #16]	; (800f618 <_fflush_r+0x74>)
 800f608:	429c      	cmp	r4, r3
 800f60a:	bf08      	it	eq
 800f60c:	68ec      	ldreq	r4, [r5, #12]
 800f60e:	e7da      	b.n	800f5c6 <_fflush_r+0x22>
 800f610:	0801049c 	.word	0x0801049c
 800f614:	080104bc 	.word	0x080104bc
 800f618:	0801047c 	.word	0x0801047c

0800f61c <std>:
 800f61c:	2300      	movs	r3, #0
 800f61e:	b510      	push	{r4, lr}
 800f620:	4604      	mov	r4, r0
 800f622:	e9c0 3300 	strd	r3, r3, [r0]
 800f626:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f62a:	6083      	str	r3, [r0, #8]
 800f62c:	8181      	strh	r1, [r0, #12]
 800f62e:	6643      	str	r3, [r0, #100]	; 0x64
 800f630:	81c2      	strh	r2, [r0, #14]
 800f632:	6183      	str	r3, [r0, #24]
 800f634:	4619      	mov	r1, r3
 800f636:	2208      	movs	r2, #8
 800f638:	305c      	adds	r0, #92	; 0x5c
 800f63a:	f7fd fb5b 	bl	800ccf4 <memset>
 800f63e:	4b05      	ldr	r3, [pc, #20]	; (800f654 <std+0x38>)
 800f640:	6263      	str	r3, [r4, #36]	; 0x24
 800f642:	4b05      	ldr	r3, [pc, #20]	; (800f658 <std+0x3c>)
 800f644:	62a3      	str	r3, [r4, #40]	; 0x28
 800f646:	4b05      	ldr	r3, [pc, #20]	; (800f65c <std+0x40>)
 800f648:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f64a:	4b05      	ldr	r3, [pc, #20]	; (800f660 <std+0x44>)
 800f64c:	6224      	str	r4, [r4, #32]
 800f64e:	6323      	str	r3, [r4, #48]	; 0x30
 800f650:	bd10      	pop	{r4, pc}
 800f652:	bf00      	nop
 800f654:	0800f971 	.word	0x0800f971
 800f658:	0800f993 	.word	0x0800f993
 800f65c:	0800f9cb 	.word	0x0800f9cb
 800f660:	0800f9ef 	.word	0x0800f9ef

0800f664 <_cleanup_r>:
 800f664:	4901      	ldr	r1, [pc, #4]	; (800f66c <_cleanup_r+0x8>)
 800f666:	f000 b8af 	b.w	800f7c8 <_fwalk_reent>
 800f66a:	bf00      	nop
 800f66c:	0800f5a5 	.word	0x0800f5a5

0800f670 <__sfmoreglue>:
 800f670:	b570      	push	{r4, r5, r6, lr}
 800f672:	2268      	movs	r2, #104	; 0x68
 800f674:	1e4d      	subs	r5, r1, #1
 800f676:	4355      	muls	r5, r2
 800f678:	460e      	mov	r6, r1
 800f67a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f67e:	f7ff fa65 	bl	800eb4c <_malloc_r>
 800f682:	4604      	mov	r4, r0
 800f684:	b140      	cbz	r0, 800f698 <__sfmoreglue+0x28>
 800f686:	2100      	movs	r1, #0
 800f688:	e9c0 1600 	strd	r1, r6, [r0]
 800f68c:	300c      	adds	r0, #12
 800f68e:	60a0      	str	r0, [r4, #8]
 800f690:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f694:	f7fd fb2e 	bl	800ccf4 <memset>
 800f698:	4620      	mov	r0, r4
 800f69a:	bd70      	pop	{r4, r5, r6, pc}

0800f69c <__sfp_lock_acquire>:
 800f69c:	4801      	ldr	r0, [pc, #4]	; (800f6a4 <__sfp_lock_acquire+0x8>)
 800f69e:	f000 b8b3 	b.w	800f808 <__retarget_lock_acquire_recursive>
 800f6a2:	bf00      	nop
 800f6a4:	200021dd 	.word	0x200021dd

0800f6a8 <__sfp_lock_release>:
 800f6a8:	4801      	ldr	r0, [pc, #4]	; (800f6b0 <__sfp_lock_release+0x8>)
 800f6aa:	f000 b8ae 	b.w	800f80a <__retarget_lock_release_recursive>
 800f6ae:	bf00      	nop
 800f6b0:	200021dd 	.word	0x200021dd

0800f6b4 <__sinit_lock_acquire>:
 800f6b4:	4801      	ldr	r0, [pc, #4]	; (800f6bc <__sinit_lock_acquire+0x8>)
 800f6b6:	f000 b8a7 	b.w	800f808 <__retarget_lock_acquire_recursive>
 800f6ba:	bf00      	nop
 800f6bc:	200021de 	.word	0x200021de

0800f6c0 <__sinit_lock_release>:
 800f6c0:	4801      	ldr	r0, [pc, #4]	; (800f6c8 <__sinit_lock_release+0x8>)
 800f6c2:	f000 b8a2 	b.w	800f80a <__retarget_lock_release_recursive>
 800f6c6:	bf00      	nop
 800f6c8:	200021de 	.word	0x200021de

0800f6cc <__sinit>:
 800f6cc:	b510      	push	{r4, lr}
 800f6ce:	4604      	mov	r4, r0
 800f6d0:	f7ff fff0 	bl	800f6b4 <__sinit_lock_acquire>
 800f6d4:	69a3      	ldr	r3, [r4, #24]
 800f6d6:	b11b      	cbz	r3, 800f6e0 <__sinit+0x14>
 800f6d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6dc:	f7ff bff0 	b.w	800f6c0 <__sinit_lock_release>
 800f6e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f6e4:	6523      	str	r3, [r4, #80]	; 0x50
 800f6e6:	4b13      	ldr	r3, [pc, #76]	; (800f734 <__sinit+0x68>)
 800f6e8:	4a13      	ldr	r2, [pc, #76]	; (800f738 <__sinit+0x6c>)
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	62a2      	str	r2, [r4, #40]	; 0x28
 800f6ee:	42a3      	cmp	r3, r4
 800f6f0:	bf04      	itt	eq
 800f6f2:	2301      	moveq	r3, #1
 800f6f4:	61a3      	streq	r3, [r4, #24]
 800f6f6:	4620      	mov	r0, r4
 800f6f8:	f000 f820 	bl	800f73c <__sfp>
 800f6fc:	6060      	str	r0, [r4, #4]
 800f6fe:	4620      	mov	r0, r4
 800f700:	f000 f81c 	bl	800f73c <__sfp>
 800f704:	60a0      	str	r0, [r4, #8]
 800f706:	4620      	mov	r0, r4
 800f708:	f000 f818 	bl	800f73c <__sfp>
 800f70c:	2200      	movs	r2, #0
 800f70e:	60e0      	str	r0, [r4, #12]
 800f710:	2104      	movs	r1, #4
 800f712:	6860      	ldr	r0, [r4, #4]
 800f714:	f7ff ff82 	bl	800f61c <std>
 800f718:	68a0      	ldr	r0, [r4, #8]
 800f71a:	2201      	movs	r2, #1
 800f71c:	2109      	movs	r1, #9
 800f71e:	f7ff ff7d 	bl	800f61c <std>
 800f722:	68e0      	ldr	r0, [r4, #12]
 800f724:	2202      	movs	r2, #2
 800f726:	2112      	movs	r1, #18
 800f728:	f7ff ff78 	bl	800f61c <std>
 800f72c:	2301      	movs	r3, #1
 800f72e:	61a3      	str	r3, [r4, #24]
 800f730:	e7d2      	b.n	800f6d8 <__sinit+0xc>
 800f732:	bf00      	nop
 800f734:	08010100 	.word	0x08010100
 800f738:	0800f665 	.word	0x0800f665

0800f73c <__sfp>:
 800f73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f73e:	4607      	mov	r7, r0
 800f740:	f7ff ffac 	bl	800f69c <__sfp_lock_acquire>
 800f744:	4b1e      	ldr	r3, [pc, #120]	; (800f7c0 <__sfp+0x84>)
 800f746:	681e      	ldr	r6, [r3, #0]
 800f748:	69b3      	ldr	r3, [r6, #24]
 800f74a:	b913      	cbnz	r3, 800f752 <__sfp+0x16>
 800f74c:	4630      	mov	r0, r6
 800f74e:	f7ff ffbd 	bl	800f6cc <__sinit>
 800f752:	3648      	adds	r6, #72	; 0x48
 800f754:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f758:	3b01      	subs	r3, #1
 800f75a:	d503      	bpl.n	800f764 <__sfp+0x28>
 800f75c:	6833      	ldr	r3, [r6, #0]
 800f75e:	b30b      	cbz	r3, 800f7a4 <__sfp+0x68>
 800f760:	6836      	ldr	r6, [r6, #0]
 800f762:	e7f7      	b.n	800f754 <__sfp+0x18>
 800f764:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f768:	b9d5      	cbnz	r5, 800f7a0 <__sfp+0x64>
 800f76a:	4b16      	ldr	r3, [pc, #88]	; (800f7c4 <__sfp+0x88>)
 800f76c:	60e3      	str	r3, [r4, #12]
 800f76e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f772:	6665      	str	r5, [r4, #100]	; 0x64
 800f774:	f000 f847 	bl	800f806 <__retarget_lock_init_recursive>
 800f778:	f7ff ff96 	bl	800f6a8 <__sfp_lock_release>
 800f77c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f780:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f784:	6025      	str	r5, [r4, #0]
 800f786:	61a5      	str	r5, [r4, #24]
 800f788:	2208      	movs	r2, #8
 800f78a:	4629      	mov	r1, r5
 800f78c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f790:	f7fd fab0 	bl	800ccf4 <memset>
 800f794:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f798:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f79c:	4620      	mov	r0, r4
 800f79e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7a0:	3468      	adds	r4, #104	; 0x68
 800f7a2:	e7d9      	b.n	800f758 <__sfp+0x1c>
 800f7a4:	2104      	movs	r1, #4
 800f7a6:	4638      	mov	r0, r7
 800f7a8:	f7ff ff62 	bl	800f670 <__sfmoreglue>
 800f7ac:	4604      	mov	r4, r0
 800f7ae:	6030      	str	r0, [r6, #0]
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	d1d5      	bne.n	800f760 <__sfp+0x24>
 800f7b4:	f7ff ff78 	bl	800f6a8 <__sfp_lock_release>
 800f7b8:	230c      	movs	r3, #12
 800f7ba:	603b      	str	r3, [r7, #0]
 800f7bc:	e7ee      	b.n	800f79c <__sfp+0x60>
 800f7be:	bf00      	nop
 800f7c0:	08010100 	.word	0x08010100
 800f7c4:	ffff0001 	.word	0xffff0001

0800f7c8 <_fwalk_reent>:
 800f7c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7cc:	4606      	mov	r6, r0
 800f7ce:	4688      	mov	r8, r1
 800f7d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f7d4:	2700      	movs	r7, #0
 800f7d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f7da:	f1b9 0901 	subs.w	r9, r9, #1
 800f7de:	d505      	bpl.n	800f7ec <_fwalk_reent+0x24>
 800f7e0:	6824      	ldr	r4, [r4, #0]
 800f7e2:	2c00      	cmp	r4, #0
 800f7e4:	d1f7      	bne.n	800f7d6 <_fwalk_reent+0xe>
 800f7e6:	4638      	mov	r0, r7
 800f7e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7ec:	89ab      	ldrh	r3, [r5, #12]
 800f7ee:	2b01      	cmp	r3, #1
 800f7f0:	d907      	bls.n	800f802 <_fwalk_reent+0x3a>
 800f7f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f7f6:	3301      	adds	r3, #1
 800f7f8:	d003      	beq.n	800f802 <_fwalk_reent+0x3a>
 800f7fa:	4629      	mov	r1, r5
 800f7fc:	4630      	mov	r0, r6
 800f7fe:	47c0      	blx	r8
 800f800:	4307      	orrs	r7, r0
 800f802:	3568      	adds	r5, #104	; 0x68
 800f804:	e7e9      	b.n	800f7da <_fwalk_reent+0x12>

0800f806 <__retarget_lock_init_recursive>:
 800f806:	4770      	bx	lr

0800f808 <__retarget_lock_acquire_recursive>:
 800f808:	4770      	bx	lr

0800f80a <__retarget_lock_release_recursive>:
 800f80a:	4770      	bx	lr

0800f80c <__swhatbuf_r>:
 800f80c:	b570      	push	{r4, r5, r6, lr}
 800f80e:	460e      	mov	r6, r1
 800f810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f814:	2900      	cmp	r1, #0
 800f816:	b096      	sub	sp, #88	; 0x58
 800f818:	4614      	mov	r4, r2
 800f81a:	461d      	mov	r5, r3
 800f81c:	da08      	bge.n	800f830 <__swhatbuf_r+0x24>
 800f81e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f822:	2200      	movs	r2, #0
 800f824:	602a      	str	r2, [r5, #0]
 800f826:	061a      	lsls	r2, r3, #24
 800f828:	d410      	bmi.n	800f84c <__swhatbuf_r+0x40>
 800f82a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f82e:	e00e      	b.n	800f84e <__swhatbuf_r+0x42>
 800f830:	466a      	mov	r2, sp
 800f832:	f000 f903 	bl	800fa3c <_fstat_r>
 800f836:	2800      	cmp	r0, #0
 800f838:	dbf1      	blt.n	800f81e <__swhatbuf_r+0x12>
 800f83a:	9a01      	ldr	r2, [sp, #4]
 800f83c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f840:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f844:	425a      	negs	r2, r3
 800f846:	415a      	adcs	r2, r3
 800f848:	602a      	str	r2, [r5, #0]
 800f84a:	e7ee      	b.n	800f82a <__swhatbuf_r+0x1e>
 800f84c:	2340      	movs	r3, #64	; 0x40
 800f84e:	2000      	movs	r0, #0
 800f850:	6023      	str	r3, [r4, #0]
 800f852:	b016      	add	sp, #88	; 0x58
 800f854:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f858 <__smakebuf_r>:
 800f858:	898b      	ldrh	r3, [r1, #12]
 800f85a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f85c:	079d      	lsls	r5, r3, #30
 800f85e:	4606      	mov	r6, r0
 800f860:	460c      	mov	r4, r1
 800f862:	d507      	bpl.n	800f874 <__smakebuf_r+0x1c>
 800f864:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f868:	6023      	str	r3, [r4, #0]
 800f86a:	6123      	str	r3, [r4, #16]
 800f86c:	2301      	movs	r3, #1
 800f86e:	6163      	str	r3, [r4, #20]
 800f870:	b002      	add	sp, #8
 800f872:	bd70      	pop	{r4, r5, r6, pc}
 800f874:	ab01      	add	r3, sp, #4
 800f876:	466a      	mov	r2, sp
 800f878:	f7ff ffc8 	bl	800f80c <__swhatbuf_r>
 800f87c:	9900      	ldr	r1, [sp, #0]
 800f87e:	4605      	mov	r5, r0
 800f880:	4630      	mov	r0, r6
 800f882:	f7ff f963 	bl	800eb4c <_malloc_r>
 800f886:	b948      	cbnz	r0, 800f89c <__smakebuf_r+0x44>
 800f888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f88c:	059a      	lsls	r2, r3, #22
 800f88e:	d4ef      	bmi.n	800f870 <__smakebuf_r+0x18>
 800f890:	f023 0303 	bic.w	r3, r3, #3
 800f894:	f043 0302 	orr.w	r3, r3, #2
 800f898:	81a3      	strh	r3, [r4, #12]
 800f89a:	e7e3      	b.n	800f864 <__smakebuf_r+0xc>
 800f89c:	4b0d      	ldr	r3, [pc, #52]	; (800f8d4 <__smakebuf_r+0x7c>)
 800f89e:	62b3      	str	r3, [r6, #40]	; 0x28
 800f8a0:	89a3      	ldrh	r3, [r4, #12]
 800f8a2:	6020      	str	r0, [r4, #0]
 800f8a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8a8:	81a3      	strh	r3, [r4, #12]
 800f8aa:	9b00      	ldr	r3, [sp, #0]
 800f8ac:	6163      	str	r3, [r4, #20]
 800f8ae:	9b01      	ldr	r3, [sp, #4]
 800f8b0:	6120      	str	r0, [r4, #16]
 800f8b2:	b15b      	cbz	r3, 800f8cc <__smakebuf_r+0x74>
 800f8b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8b8:	4630      	mov	r0, r6
 800f8ba:	f000 f8d1 	bl	800fa60 <_isatty_r>
 800f8be:	b128      	cbz	r0, 800f8cc <__smakebuf_r+0x74>
 800f8c0:	89a3      	ldrh	r3, [r4, #12]
 800f8c2:	f023 0303 	bic.w	r3, r3, #3
 800f8c6:	f043 0301 	orr.w	r3, r3, #1
 800f8ca:	81a3      	strh	r3, [r4, #12]
 800f8cc:	89a0      	ldrh	r0, [r4, #12]
 800f8ce:	4305      	orrs	r5, r0
 800f8d0:	81a5      	strh	r5, [r4, #12]
 800f8d2:	e7cd      	b.n	800f870 <__smakebuf_r+0x18>
 800f8d4:	0800f665 	.word	0x0800f665

0800f8d8 <_malloc_usable_size_r>:
 800f8d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f8dc:	1f18      	subs	r0, r3, #4
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	bfbc      	itt	lt
 800f8e2:	580b      	ldrlt	r3, [r1, r0]
 800f8e4:	18c0      	addlt	r0, r0, r3
 800f8e6:	4770      	bx	lr

0800f8e8 <_raise_r>:
 800f8e8:	291f      	cmp	r1, #31
 800f8ea:	b538      	push	{r3, r4, r5, lr}
 800f8ec:	4604      	mov	r4, r0
 800f8ee:	460d      	mov	r5, r1
 800f8f0:	d904      	bls.n	800f8fc <_raise_r+0x14>
 800f8f2:	2316      	movs	r3, #22
 800f8f4:	6003      	str	r3, [r0, #0]
 800f8f6:	f04f 30ff 	mov.w	r0, #4294967295
 800f8fa:	bd38      	pop	{r3, r4, r5, pc}
 800f8fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f8fe:	b112      	cbz	r2, 800f906 <_raise_r+0x1e>
 800f900:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f904:	b94b      	cbnz	r3, 800f91a <_raise_r+0x32>
 800f906:	4620      	mov	r0, r4
 800f908:	f000 f830 	bl	800f96c <_getpid_r>
 800f90c:	462a      	mov	r2, r5
 800f90e:	4601      	mov	r1, r0
 800f910:	4620      	mov	r0, r4
 800f912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f916:	f000 b817 	b.w	800f948 <_kill_r>
 800f91a:	2b01      	cmp	r3, #1
 800f91c:	d00a      	beq.n	800f934 <_raise_r+0x4c>
 800f91e:	1c59      	adds	r1, r3, #1
 800f920:	d103      	bne.n	800f92a <_raise_r+0x42>
 800f922:	2316      	movs	r3, #22
 800f924:	6003      	str	r3, [r0, #0]
 800f926:	2001      	movs	r0, #1
 800f928:	e7e7      	b.n	800f8fa <_raise_r+0x12>
 800f92a:	2400      	movs	r4, #0
 800f92c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f930:	4628      	mov	r0, r5
 800f932:	4798      	blx	r3
 800f934:	2000      	movs	r0, #0
 800f936:	e7e0      	b.n	800f8fa <_raise_r+0x12>

0800f938 <raise>:
 800f938:	4b02      	ldr	r3, [pc, #8]	; (800f944 <raise+0xc>)
 800f93a:	4601      	mov	r1, r0
 800f93c:	6818      	ldr	r0, [r3, #0]
 800f93e:	f7ff bfd3 	b.w	800f8e8 <_raise_r>
 800f942:	bf00      	nop
 800f944:	2000010c 	.word	0x2000010c

0800f948 <_kill_r>:
 800f948:	b538      	push	{r3, r4, r5, lr}
 800f94a:	4d07      	ldr	r5, [pc, #28]	; (800f968 <_kill_r+0x20>)
 800f94c:	2300      	movs	r3, #0
 800f94e:	4604      	mov	r4, r0
 800f950:	4608      	mov	r0, r1
 800f952:	4611      	mov	r1, r2
 800f954:	602b      	str	r3, [r5, #0]
 800f956:	f7f2 fa15 	bl	8001d84 <_kill>
 800f95a:	1c43      	adds	r3, r0, #1
 800f95c:	d102      	bne.n	800f964 <_kill_r+0x1c>
 800f95e:	682b      	ldr	r3, [r5, #0]
 800f960:	b103      	cbz	r3, 800f964 <_kill_r+0x1c>
 800f962:	6023      	str	r3, [r4, #0]
 800f964:	bd38      	pop	{r3, r4, r5, pc}
 800f966:	bf00      	nop
 800f968:	200021d8 	.word	0x200021d8

0800f96c <_getpid_r>:
 800f96c:	f7f2 ba02 	b.w	8001d74 <_getpid>

0800f970 <__sread>:
 800f970:	b510      	push	{r4, lr}
 800f972:	460c      	mov	r4, r1
 800f974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f978:	f000 f894 	bl	800faa4 <_read_r>
 800f97c:	2800      	cmp	r0, #0
 800f97e:	bfab      	itete	ge
 800f980:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f982:	89a3      	ldrhlt	r3, [r4, #12]
 800f984:	181b      	addge	r3, r3, r0
 800f986:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f98a:	bfac      	ite	ge
 800f98c:	6563      	strge	r3, [r4, #84]	; 0x54
 800f98e:	81a3      	strhlt	r3, [r4, #12]
 800f990:	bd10      	pop	{r4, pc}

0800f992 <__swrite>:
 800f992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f996:	461f      	mov	r7, r3
 800f998:	898b      	ldrh	r3, [r1, #12]
 800f99a:	05db      	lsls	r3, r3, #23
 800f99c:	4605      	mov	r5, r0
 800f99e:	460c      	mov	r4, r1
 800f9a0:	4616      	mov	r6, r2
 800f9a2:	d505      	bpl.n	800f9b0 <__swrite+0x1e>
 800f9a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9a8:	2302      	movs	r3, #2
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	f000 f868 	bl	800fa80 <_lseek_r>
 800f9b0:	89a3      	ldrh	r3, [r4, #12]
 800f9b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f9b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f9ba:	81a3      	strh	r3, [r4, #12]
 800f9bc:	4632      	mov	r2, r6
 800f9be:	463b      	mov	r3, r7
 800f9c0:	4628      	mov	r0, r5
 800f9c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9c6:	f000 b817 	b.w	800f9f8 <_write_r>

0800f9ca <__sseek>:
 800f9ca:	b510      	push	{r4, lr}
 800f9cc:	460c      	mov	r4, r1
 800f9ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9d2:	f000 f855 	bl	800fa80 <_lseek_r>
 800f9d6:	1c43      	adds	r3, r0, #1
 800f9d8:	89a3      	ldrh	r3, [r4, #12]
 800f9da:	bf15      	itete	ne
 800f9dc:	6560      	strne	r0, [r4, #84]	; 0x54
 800f9de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f9e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f9e6:	81a3      	strheq	r3, [r4, #12]
 800f9e8:	bf18      	it	ne
 800f9ea:	81a3      	strhne	r3, [r4, #12]
 800f9ec:	bd10      	pop	{r4, pc}

0800f9ee <__sclose>:
 800f9ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9f2:	f000 b813 	b.w	800fa1c <_close_r>
	...

0800f9f8 <_write_r>:
 800f9f8:	b538      	push	{r3, r4, r5, lr}
 800f9fa:	4d07      	ldr	r5, [pc, #28]	; (800fa18 <_write_r+0x20>)
 800f9fc:	4604      	mov	r4, r0
 800f9fe:	4608      	mov	r0, r1
 800fa00:	4611      	mov	r1, r2
 800fa02:	2200      	movs	r2, #0
 800fa04:	602a      	str	r2, [r5, #0]
 800fa06:	461a      	mov	r2, r3
 800fa08:	f7f2 f9f3 	bl	8001df2 <_write>
 800fa0c:	1c43      	adds	r3, r0, #1
 800fa0e:	d102      	bne.n	800fa16 <_write_r+0x1e>
 800fa10:	682b      	ldr	r3, [r5, #0]
 800fa12:	b103      	cbz	r3, 800fa16 <_write_r+0x1e>
 800fa14:	6023      	str	r3, [r4, #0]
 800fa16:	bd38      	pop	{r3, r4, r5, pc}
 800fa18:	200021d8 	.word	0x200021d8

0800fa1c <_close_r>:
 800fa1c:	b538      	push	{r3, r4, r5, lr}
 800fa1e:	4d06      	ldr	r5, [pc, #24]	; (800fa38 <_close_r+0x1c>)
 800fa20:	2300      	movs	r3, #0
 800fa22:	4604      	mov	r4, r0
 800fa24:	4608      	mov	r0, r1
 800fa26:	602b      	str	r3, [r5, #0]
 800fa28:	f7f2 f9ff 	bl	8001e2a <_close>
 800fa2c:	1c43      	adds	r3, r0, #1
 800fa2e:	d102      	bne.n	800fa36 <_close_r+0x1a>
 800fa30:	682b      	ldr	r3, [r5, #0]
 800fa32:	b103      	cbz	r3, 800fa36 <_close_r+0x1a>
 800fa34:	6023      	str	r3, [r4, #0]
 800fa36:	bd38      	pop	{r3, r4, r5, pc}
 800fa38:	200021d8 	.word	0x200021d8

0800fa3c <_fstat_r>:
 800fa3c:	b538      	push	{r3, r4, r5, lr}
 800fa3e:	4d07      	ldr	r5, [pc, #28]	; (800fa5c <_fstat_r+0x20>)
 800fa40:	2300      	movs	r3, #0
 800fa42:	4604      	mov	r4, r0
 800fa44:	4608      	mov	r0, r1
 800fa46:	4611      	mov	r1, r2
 800fa48:	602b      	str	r3, [r5, #0]
 800fa4a:	f7f2 f9fa 	bl	8001e42 <_fstat>
 800fa4e:	1c43      	adds	r3, r0, #1
 800fa50:	d102      	bne.n	800fa58 <_fstat_r+0x1c>
 800fa52:	682b      	ldr	r3, [r5, #0]
 800fa54:	b103      	cbz	r3, 800fa58 <_fstat_r+0x1c>
 800fa56:	6023      	str	r3, [r4, #0]
 800fa58:	bd38      	pop	{r3, r4, r5, pc}
 800fa5a:	bf00      	nop
 800fa5c:	200021d8 	.word	0x200021d8

0800fa60 <_isatty_r>:
 800fa60:	b538      	push	{r3, r4, r5, lr}
 800fa62:	4d06      	ldr	r5, [pc, #24]	; (800fa7c <_isatty_r+0x1c>)
 800fa64:	2300      	movs	r3, #0
 800fa66:	4604      	mov	r4, r0
 800fa68:	4608      	mov	r0, r1
 800fa6a:	602b      	str	r3, [r5, #0]
 800fa6c:	f7f2 f9f9 	bl	8001e62 <_isatty>
 800fa70:	1c43      	adds	r3, r0, #1
 800fa72:	d102      	bne.n	800fa7a <_isatty_r+0x1a>
 800fa74:	682b      	ldr	r3, [r5, #0]
 800fa76:	b103      	cbz	r3, 800fa7a <_isatty_r+0x1a>
 800fa78:	6023      	str	r3, [r4, #0]
 800fa7a:	bd38      	pop	{r3, r4, r5, pc}
 800fa7c:	200021d8 	.word	0x200021d8

0800fa80 <_lseek_r>:
 800fa80:	b538      	push	{r3, r4, r5, lr}
 800fa82:	4d07      	ldr	r5, [pc, #28]	; (800faa0 <_lseek_r+0x20>)
 800fa84:	4604      	mov	r4, r0
 800fa86:	4608      	mov	r0, r1
 800fa88:	4611      	mov	r1, r2
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	602a      	str	r2, [r5, #0]
 800fa8e:	461a      	mov	r2, r3
 800fa90:	f7f2 f9f2 	bl	8001e78 <_lseek>
 800fa94:	1c43      	adds	r3, r0, #1
 800fa96:	d102      	bne.n	800fa9e <_lseek_r+0x1e>
 800fa98:	682b      	ldr	r3, [r5, #0]
 800fa9a:	b103      	cbz	r3, 800fa9e <_lseek_r+0x1e>
 800fa9c:	6023      	str	r3, [r4, #0]
 800fa9e:	bd38      	pop	{r3, r4, r5, pc}
 800faa0:	200021d8 	.word	0x200021d8

0800faa4 <_read_r>:
 800faa4:	b538      	push	{r3, r4, r5, lr}
 800faa6:	4d07      	ldr	r5, [pc, #28]	; (800fac4 <_read_r+0x20>)
 800faa8:	4604      	mov	r4, r0
 800faaa:	4608      	mov	r0, r1
 800faac:	4611      	mov	r1, r2
 800faae:	2200      	movs	r2, #0
 800fab0:	602a      	str	r2, [r5, #0]
 800fab2:	461a      	mov	r2, r3
 800fab4:	f7f2 f980 	bl	8001db8 <_read>
 800fab8:	1c43      	adds	r3, r0, #1
 800faba:	d102      	bne.n	800fac2 <_read_r+0x1e>
 800fabc:	682b      	ldr	r3, [r5, #0]
 800fabe:	b103      	cbz	r3, 800fac2 <_read_r+0x1e>
 800fac0:	6023      	str	r3, [r4, #0]
 800fac2:	bd38      	pop	{r3, r4, r5, pc}
 800fac4:	200021d8 	.word	0x200021d8

0800fac8 <atan2>:
 800fac8:	f000 b802 	b.w	800fad0 <__ieee754_atan2>
 800facc:	0000      	movs	r0, r0
	...

0800fad0 <__ieee754_atan2>:
 800fad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fad4:	ec57 6b11 	vmov	r6, r7, d1
 800fad8:	4273      	negs	r3, r6
 800fada:	f8df e184 	ldr.w	lr, [pc, #388]	; 800fc60 <__ieee754_atan2+0x190>
 800fade:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800fae2:	4333      	orrs	r3, r6
 800fae4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800fae8:	4573      	cmp	r3, lr
 800faea:	ec51 0b10 	vmov	r0, r1, d0
 800faee:	ee11 8a10 	vmov	r8, s2
 800faf2:	d80a      	bhi.n	800fb0a <__ieee754_atan2+0x3a>
 800faf4:	4244      	negs	r4, r0
 800faf6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fafa:	4304      	orrs	r4, r0
 800fafc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800fb00:	4574      	cmp	r4, lr
 800fb02:	ee10 9a10 	vmov	r9, s0
 800fb06:	468c      	mov	ip, r1
 800fb08:	d907      	bls.n	800fb1a <__ieee754_atan2+0x4a>
 800fb0a:	4632      	mov	r2, r6
 800fb0c:	463b      	mov	r3, r7
 800fb0e:	f7f0 fbc5 	bl	800029c <__adddf3>
 800fb12:	ec41 0b10 	vmov	d0, r0, r1
 800fb16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb1a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800fb1e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800fb22:	4334      	orrs	r4, r6
 800fb24:	d103      	bne.n	800fb2e <__ieee754_atan2+0x5e>
 800fb26:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb2a:	f000 b89d 	b.w	800fc68 <atan>
 800fb2e:	17bc      	asrs	r4, r7, #30
 800fb30:	f004 0402 	and.w	r4, r4, #2
 800fb34:	ea53 0909 	orrs.w	r9, r3, r9
 800fb38:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800fb3c:	d107      	bne.n	800fb4e <__ieee754_atan2+0x7e>
 800fb3e:	2c02      	cmp	r4, #2
 800fb40:	d060      	beq.n	800fc04 <__ieee754_atan2+0x134>
 800fb42:	2c03      	cmp	r4, #3
 800fb44:	d1e5      	bne.n	800fb12 <__ieee754_atan2+0x42>
 800fb46:	a142      	add	r1, pc, #264	; (adr r1, 800fc50 <__ieee754_atan2+0x180>)
 800fb48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb4c:	e7e1      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fb4e:	ea52 0808 	orrs.w	r8, r2, r8
 800fb52:	d106      	bne.n	800fb62 <__ieee754_atan2+0x92>
 800fb54:	f1bc 0f00 	cmp.w	ip, #0
 800fb58:	da5f      	bge.n	800fc1a <__ieee754_atan2+0x14a>
 800fb5a:	a13f      	add	r1, pc, #252	; (adr r1, 800fc58 <__ieee754_atan2+0x188>)
 800fb5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb60:	e7d7      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fb62:	4572      	cmp	r2, lr
 800fb64:	d10f      	bne.n	800fb86 <__ieee754_atan2+0xb6>
 800fb66:	4293      	cmp	r3, r2
 800fb68:	f104 34ff 	add.w	r4, r4, #4294967295
 800fb6c:	d107      	bne.n	800fb7e <__ieee754_atan2+0xae>
 800fb6e:	2c02      	cmp	r4, #2
 800fb70:	d84c      	bhi.n	800fc0c <__ieee754_atan2+0x13c>
 800fb72:	4b35      	ldr	r3, [pc, #212]	; (800fc48 <__ieee754_atan2+0x178>)
 800fb74:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800fb78:	e9d4 0100 	ldrd	r0, r1, [r4]
 800fb7c:	e7c9      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fb7e:	2c02      	cmp	r4, #2
 800fb80:	d848      	bhi.n	800fc14 <__ieee754_atan2+0x144>
 800fb82:	4b32      	ldr	r3, [pc, #200]	; (800fc4c <__ieee754_atan2+0x17c>)
 800fb84:	e7f6      	b.n	800fb74 <__ieee754_atan2+0xa4>
 800fb86:	4573      	cmp	r3, lr
 800fb88:	d0e4      	beq.n	800fb54 <__ieee754_atan2+0x84>
 800fb8a:	1a9b      	subs	r3, r3, r2
 800fb8c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800fb90:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fb94:	da1e      	bge.n	800fbd4 <__ieee754_atan2+0x104>
 800fb96:	2f00      	cmp	r7, #0
 800fb98:	da01      	bge.n	800fb9e <__ieee754_atan2+0xce>
 800fb9a:	323c      	adds	r2, #60	; 0x3c
 800fb9c:	db1e      	blt.n	800fbdc <__ieee754_atan2+0x10c>
 800fb9e:	4632      	mov	r2, r6
 800fba0:	463b      	mov	r3, r7
 800fba2:	f7f0 fe5b 	bl	800085c <__aeabi_ddiv>
 800fba6:	ec41 0b10 	vmov	d0, r0, r1
 800fbaa:	f000 f9fd 	bl	800ffa8 <fabs>
 800fbae:	f000 f85b 	bl	800fc68 <atan>
 800fbb2:	ec51 0b10 	vmov	r0, r1, d0
 800fbb6:	2c01      	cmp	r4, #1
 800fbb8:	d013      	beq.n	800fbe2 <__ieee754_atan2+0x112>
 800fbba:	2c02      	cmp	r4, #2
 800fbbc:	d015      	beq.n	800fbea <__ieee754_atan2+0x11a>
 800fbbe:	2c00      	cmp	r4, #0
 800fbc0:	d0a7      	beq.n	800fb12 <__ieee754_atan2+0x42>
 800fbc2:	a319      	add	r3, pc, #100	; (adr r3, 800fc28 <__ieee754_atan2+0x158>)
 800fbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbc8:	f7f0 fb66 	bl	8000298 <__aeabi_dsub>
 800fbcc:	a318      	add	r3, pc, #96	; (adr r3, 800fc30 <__ieee754_atan2+0x160>)
 800fbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd2:	e014      	b.n	800fbfe <__ieee754_atan2+0x12e>
 800fbd4:	a118      	add	r1, pc, #96	; (adr r1, 800fc38 <__ieee754_atan2+0x168>)
 800fbd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbda:	e7ec      	b.n	800fbb6 <__ieee754_atan2+0xe6>
 800fbdc:	2000      	movs	r0, #0
 800fbde:	2100      	movs	r1, #0
 800fbe0:	e7e9      	b.n	800fbb6 <__ieee754_atan2+0xe6>
 800fbe2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fbe6:	4619      	mov	r1, r3
 800fbe8:	e793      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fbea:	a30f      	add	r3, pc, #60	; (adr r3, 800fc28 <__ieee754_atan2+0x158>)
 800fbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf0:	f7f0 fb52 	bl	8000298 <__aeabi_dsub>
 800fbf4:	4602      	mov	r2, r0
 800fbf6:	460b      	mov	r3, r1
 800fbf8:	a10d      	add	r1, pc, #52	; (adr r1, 800fc30 <__ieee754_atan2+0x160>)
 800fbfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbfe:	f7f0 fb4b 	bl	8000298 <__aeabi_dsub>
 800fc02:	e786      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fc04:	a10a      	add	r1, pc, #40	; (adr r1, 800fc30 <__ieee754_atan2+0x160>)
 800fc06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc0a:	e782      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fc0c:	a10c      	add	r1, pc, #48	; (adr r1, 800fc40 <__ieee754_atan2+0x170>)
 800fc0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc12:	e77e      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fc14:	2000      	movs	r0, #0
 800fc16:	2100      	movs	r1, #0
 800fc18:	e77b      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fc1a:	a107      	add	r1, pc, #28	; (adr r1, 800fc38 <__ieee754_atan2+0x168>)
 800fc1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc20:	e777      	b.n	800fb12 <__ieee754_atan2+0x42>
 800fc22:	bf00      	nop
 800fc24:	f3af 8000 	nop.w
 800fc28:	33145c07 	.word	0x33145c07
 800fc2c:	3ca1a626 	.word	0x3ca1a626
 800fc30:	54442d18 	.word	0x54442d18
 800fc34:	400921fb 	.word	0x400921fb
 800fc38:	54442d18 	.word	0x54442d18
 800fc3c:	3ff921fb 	.word	0x3ff921fb
 800fc40:	54442d18 	.word	0x54442d18
 800fc44:	3fe921fb 	.word	0x3fe921fb
 800fc48:	080104e0 	.word	0x080104e0
 800fc4c:	080104f8 	.word	0x080104f8
 800fc50:	54442d18 	.word	0x54442d18
 800fc54:	c00921fb 	.word	0xc00921fb
 800fc58:	54442d18 	.word	0x54442d18
 800fc5c:	bff921fb 	.word	0xbff921fb
 800fc60:	7ff00000 	.word	0x7ff00000
 800fc64:	00000000 	.word	0x00000000

0800fc68 <atan>:
 800fc68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc6c:	ec55 4b10 	vmov	r4, r5, d0
 800fc70:	4bc3      	ldr	r3, [pc, #780]	; (800ff80 <atan+0x318>)
 800fc72:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fc76:	429e      	cmp	r6, r3
 800fc78:	46ab      	mov	fp, r5
 800fc7a:	dd18      	ble.n	800fcae <atan+0x46>
 800fc7c:	4bc1      	ldr	r3, [pc, #772]	; (800ff84 <atan+0x31c>)
 800fc7e:	429e      	cmp	r6, r3
 800fc80:	dc01      	bgt.n	800fc86 <atan+0x1e>
 800fc82:	d109      	bne.n	800fc98 <atan+0x30>
 800fc84:	b144      	cbz	r4, 800fc98 <atan+0x30>
 800fc86:	4622      	mov	r2, r4
 800fc88:	462b      	mov	r3, r5
 800fc8a:	4620      	mov	r0, r4
 800fc8c:	4629      	mov	r1, r5
 800fc8e:	f7f0 fb05 	bl	800029c <__adddf3>
 800fc92:	4604      	mov	r4, r0
 800fc94:	460d      	mov	r5, r1
 800fc96:	e006      	b.n	800fca6 <atan+0x3e>
 800fc98:	f1bb 0f00 	cmp.w	fp, #0
 800fc9c:	f300 8131 	bgt.w	800ff02 <atan+0x29a>
 800fca0:	a59b      	add	r5, pc, #620	; (adr r5, 800ff10 <atan+0x2a8>)
 800fca2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fca6:	ec45 4b10 	vmov	d0, r4, r5
 800fcaa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcae:	4bb6      	ldr	r3, [pc, #728]	; (800ff88 <atan+0x320>)
 800fcb0:	429e      	cmp	r6, r3
 800fcb2:	dc14      	bgt.n	800fcde <atan+0x76>
 800fcb4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800fcb8:	429e      	cmp	r6, r3
 800fcba:	dc0d      	bgt.n	800fcd8 <atan+0x70>
 800fcbc:	a396      	add	r3, pc, #600	; (adr r3, 800ff18 <atan+0x2b0>)
 800fcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc2:	ee10 0a10 	vmov	r0, s0
 800fcc6:	4629      	mov	r1, r5
 800fcc8:	f7f0 fae8 	bl	800029c <__adddf3>
 800fccc:	4baf      	ldr	r3, [pc, #700]	; (800ff8c <atan+0x324>)
 800fcce:	2200      	movs	r2, #0
 800fcd0:	f7f0 ff2a 	bl	8000b28 <__aeabi_dcmpgt>
 800fcd4:	2800      	cmp	r0, #0
 800fcd6:	d1e6      	bne.n	800fca6 <atan+0x3e>
 800fcd8:	f04f 3aff 	mov.w	sl, #4294967295
 800fcdc:	e02b      	b.n	800fd36 <atan+0xce>
 800fcde:	f000 f963 	bl	800ffa8 <fabs>
 800fce2:	4bab      	ldr	r3, [pc, #684]	; (800ff90 <atan+0x328>)
 800fce4:	429e      	cmp	r6, r3
 800fce6:	ec55 4b10 	vmov	r4, r5, d0
 800fcea:	f300 80bf 	bgt.w	800fe6c <atan+0x204>
 800fcee:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800fcf2:	429e      	cmp	r6, r3
 800fcf4:	f300 80a0 	bgt.w	800fe38 <atan+0x1d0>
 800fcf8:	ee10 2a10 	vmov	r2, s0
 800fcfc:	ee10 0a10 	vmov	r0, s0
 800fd00:	462b      	mov	r3, r5
 800fd02:	4629      	mov	r1, r5
 800fd04:	f7f0 faca 	bl	800029c <__adddf3>
 800fd08:	4ba0      	ldr	r3, [pc, #640]	; (800ff8c <atan+0x324>)
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	f7f0 fac4 	bl	8000298 <__aeabi_dsub>
 800fd10:	2200      	movs	r2, #0
 800fd12:	4606      	mov	r6, r0
 800fd14:	460f      	mov	r7, r1
 800fd16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fd1a:	4620      	mov	r0, r4
 800fd1c:	4629      	mov	r1, r5
 800fd1e:	f7f0 fabd 	bl	800029c <__adddf3>
 800fd22:	4602      	mov	r2, r0
 800fd24:	460b      	mov	r3, r1
 800fd26:	4630      	mov	r0, r6
 800fd28:	4639      	mov	r1, r7
 800fd2a:	f7f0 fd97 	bl	800085c <__aeabi_ddiv>
 800fd2e:	f04f 0a00 	mov.w	sl, #0
 800fd32:	4604      	mov	r4, r0
 800fd34:	460d      	mov	r5, r1
 800fd36:	4622      	mov	r2, r4
 800fd38:	462b      	mov	r3, r5
 800fd3a:	4620      	mov	r0, r4
 800fd3c:	4629      	mov	r1, r5
 800fd3e:	f7f0 fc63 	bl	8000608 <__aeabi_dmul>
 800fd42:	4602      	mov	r2, r0
 800fd44:	460b      	mov	r3, r1
 800fd46:	4680      	mov	r8, r0
 800fd48:	4689      	mov	r9, r1
 800fd4a:	f7f0 fc5d 	bl	8000608 <__aeabi_dmul>
 800fd4e:	a374      	add	r3, pc, #464	; (adr r3, 800ff20 <atan+0x2b8>)
 800fd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd54:	4606      	mov	r6, r0
 800fd56:	460f      	mov	r7, r1
 800fd58:	f7f0 fc56 	bl	8000608 <__aeabi_dmul>
 800fd5c:	a372      	add	r3, pc, #456	; (adr r3, 800ff28 <atan+0x2c0>)
 800fd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd62:	f7f0 fa9b 	bl	800029c <__adddf3>
 800fd66:	4632      	mov	r2, r6
 800fd68:	463b      	mov	r3, r7
 800fd6a:	f7f0 fc4d 	bl	8000608 <__aeabi_dmul>
 800fd6e:	a370      	add	r3, pc, #448	; (adr r3, 800ff30 <atan+0x2c8>)
 800fd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd74:	f7f0 fa92 	bl	800029c <__adddf3>
 800fd78:	4632      	mov	r2, r6
 800fd7a:	463b      	mov	r3, r7
 800fd7c:	f7f0 fc44 	bl	8000608 <__aeabi_dmul>
 800fd80:	a36d      	add	r3, pc, #436	; (adr r3, 800ff38 <atan+0x2d0>)
 800fd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd86:	f7f0 fa89 	bl	800029c <__adddf3>
 800fd8a:	4632      	mov	r2, r6
 800fd8c:	463b      	mov	r3, r7
 800fd8e:	f7f0 fc3b 	bl	8000608 <__aeabi_dmul>
 800fd92:	a36b      	add	r3, pc, #428	; (adr r3, 800ff40 <atan+0x2d8>)
 800fd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd98:	f7f0 fa80 	bl	800029c <__adddf3>
 800fd9c:	4632      	mov	r2, r6
 800fd9e:	463b      	mov	r3, r7
 800fda0:	f7f0 fc32 	bl	8000608 <__aeabi_dmul>
 800fda4:	a368      	add	r3, pc, #416	; (adr r3, 800ff48 <atan+0x2e0>)
 800fda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdaa:	f7f0 fa77 	bl	800029c <__adddf3>
 800fdae:	4642      	mov	r2, r8
 800fdb0:	464b      	mov	r3, r9
 800fdb2:	f7f0 fc29 	bl	8000608 <__aeabi_dmul>
 800fdb6:	a366      	add	r3, pc, #408	; (adr r3, 800ff50 <atan+0x2e8>)
 800fdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdbc:	4680      	mov	r8, r0
 800fdbe:	4689      	mov	r9, r1
 800fdc0:	4630      	mov	r0, r6
 800fdc2:	4639      	mov	r1, r7
 800fdc4:	f7f0 fc20 	bl	8000608 <__aeabi_dmul>
 800fdc8:	a363      	add	r3, pc, #396	; (adr r3, 800ff58 <atan+0x2f0>)
 800fdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdce:	f7f0 fa63 	bl	8000298 <__aeabi_dsub>
 800fdd2:	4632      	mov	r2, r6
 800fdd4:	463b      	mov	r3, r7
 800fdd6:	f7f0 fc17 	bl	8000608 <__aeabi_dmul>
 800fdda:	a361      	add	r3, pc, #388	; (adr r3, 800ff60 <atan+0x2f8>)
 800fddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde0:	f7f0 fa5a 	bl	8000298 <__aeabi_dsub>
 800fde4:	4632      	mov	r2, r6
 800fde6:	463b      	mov	r3, r7
 800fde8:	f7f0 fc0e 	bl	8000608 <__aeabi_dmul>
 800fdec:	a35e      	add	r3, pc, #376	; (adr r3, 800ff68 <atan+0x300>)
 800fdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdf2:	f7f0 fa51 	bl	8000298 <__aeabi_dsub>
 800fdf6:	4632      	mov	r2, r6
 800fdf8:	463b      	mov	r3, r7
 800fdfa:	f7f0 fc05 	bl	8000608 <__aeabi_dmul>
 800fdfe:	a35c      	add	r3, pc, #368	; (adr r3, 800ff70 <atan+0x308>)
 800fe00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe04:	f7f0 fa48 	bl	8000298 <__aeabi_dsub>
 800fe08:	4632      	mov	r2, r6
 800fe0a:	463b      	mov	r3, r7
 800fe0c:	f7f0 fbfc 	bl	8000608 <__aeabi_dmul>
 800fe10:	4602      	mov	r2, r0
 800fe12:	460b      	mov	r3, r1
 800fe14:	4640      	mov	r0, r8
 800fe16:	4649      	mov	r1, r9
 800fe18:	f7f0 fa40 	bl	800029c <__adddf3>
 800fe1c:	4622      	mov	r2, r4
 800fe1e:	462b      	mov	r3, r5
 800fe20:	f7f0 fbf2 	bl	8000608 <__aeabi_dmul>
 800fe24:	f1ba 3fff 	cmp.w	sl, #4294967295
 800fe28:	4602      	mov	r2, r0
 800fe2a:	460b      	mov	r3, r1
 800fe2c:	d14b      	bne.n	800fec6 <atan+0x25e>
 800fe2e:	4620      	mov	r0, r4
 800fe30:	4629      	mov	r1, r5
 800fe32:	f7f0 fa31 	bl	8000298 <__aeabi_dsub>
 800fe36:	e72c      	b.n	800fc92 <atan+0x2a>
 800fe38:	ee10 0a10 	vmov	r0, s0
 800fe3c:	4b53      	ldr	r3, [pc, #332]	; (800ff8c <atan+0x324>)
 800fe3e:	2200      	movs	r2, #0
 800fe40:	4629      	mov	r1, r5
 800fe42:	f7f0 fa29 	bl	8000298 <__aeabi_dsub>
 800fe46:	4b51      	ldr	r3, [pc, #324]	; (800ff8c <atan+0x324>)
 800fe48:	4606      	mov	r6, r0
 800fe4a:	460f      	mov	r7, r1
 800fe4c:	2200      	movs	r2, #0
 800fe4e:	4620      	mov	r0, r4
 800fe50:	4629      	mov	r1, r5
 800fe52:	f7f0 fa23 	bl	800029c <__adddf3>
 800fe56:	4602      	mov	r2, r0
 800fe58:	460b      	mov	r3, r1
 800fe5a:	4630      	mov	r0, r6
 800fe5c:	4639      	mov	r1, r7
 800fe5e:	f7f0 fcfd 	bl	800085c <__aeabi_ddiv>
 800fe62:	f04f 0a01 	mov.w	sl, #1
 800fe66:	4604      	mov	r4, r0
 800fe68:	460d      	mov	r5, r1
 800fe6a:	e764      	b.n	800fd36 <atan+0xce>
 800fe6c:	4b49      	ldr	r3, [pc, #292]	; (800ff94 <atan+0x32c>)
 800fe6e:	429e      	cmp	r6, r3
 800fe70:	da1d      	bge.n	800feae <atan+0x246>
 800fe72:	ee10 0a10 	vmov	r0, s0
 800fe76:	4b48      	ldr	r3, [pc, #288]	; (800ff98 <atan+0x330>)
 800fe78:	2200      	movs	r2, #0
 800fe7a:	4629      	mov	r1, r5
 800fe7c:	f7f0 fa0c 	bl	8000298 <__aeabi_dsub>
 800fe80:	4b45      	ldr	r3, [pc, #276]	; (800ff98 <atan+0x330>)
 800fe82:	4606      	mov	r6, r0
 800fe84:	460f      	mov	r7, r1
 800fe86:	2200      	movs	r2, #0
 800fe88:	4620      	mov	r0, r4
 800fe8a:	4629      	mov	r1, r5
 800fe8c:	f7f0 fbbc 	bl	8000608 <__aeabi_dmul>
 800fe90:	4b3e      	ldr	r3, [pc, #248]	; (800ff8c <atan+0x324>)
 800fe92:	2200      	movs	r2, #0
 800fe94:	f7f0 fa02 	bl	800029c <__adddf3>
 800fe98:	4602      	mov	r2, r0
 800fe9a:	460b      	mov	r3, r1
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	4639      	mov	r1, r7
 800fea0:	f7f0 fcdc 	bl	800085c <__aeabi_ddiv>
 800fea4:	f04f 0a02 	mov.w	sl, #2
 800fea8:	4604      	mov	r4, r0
 800feaa:	460d      	mov	r5, r1
 800feac:	e743      	b.n	800fd36 <atan+0xce>
 800feae:	462b      	mov	r3, r5
 800feb0:	ee10 2a10 	vmov	r2, s0
 800feb4:	4939      	ldr	r1, [pc, #228]	; (800ff9c <atan+0x334>)
 800feb6:	2000      	movs	r0, #0
 800feb8:	f7f0 fcd0 	bl	800085c <__aeabi_ddiv>
 800febc:	f04f 0a03 	mov.w	sl, #3
 800fec0:	4604      	mov	r4, r0
 800fec2:	460d      	mov	r5, r1
 800fec4:	e737      	b.n	800fd36 <atan+0xce>
 800fec6:	4b36      	ldr	r3, [pc, #216]	; (800ffa0 <atan+0x338>)
 800fec8:	4e36      	ldr	r6, [pc, #216]	; (800ffa4 <atan+0x33c>)
 800feca:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800fece:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800fed2:	e9da 2300 	ldrd	r2, r3, [sl]
 800fed6:	f7f0 f9df 	bl	8000298 <__aeabi_dsub>
 800feda:	4622      	mov	r2, r4
 800fedc:	462b      	mov	r3, r5
 800fede:	f7f0 f9db 	bl	8000298 <__aeabi_dsub>
 800fee2:	4602      	mov	r2, r0
 800fee4:	460b      	mov	r3, r1
 800fee6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800feea:	f7f0 f9d5 	bl	8000298 <__aeabi_dsub>
 800feee:	f1bb 0f00 	cmp.w	fp, #0
 800fef2:	4604      	mov	r4, r0
 800fef4:	460d      	mov	r5, r1
 800fef6:	f6bf aed6 	bge.w	800fca6 <atan+0x3e>
 800fefa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fefe:	461d      	mov	r5, r3
 800ff00:	e6d1      	b.n	800fca6 <atan+0x3e>
 800ff02:	a51d      	add	r5, pc, #116	; (adr r5, 800ff78 <atan+0x310>)
 800ff04:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ff08:	e6cd      	b.n	800fca6 <atan+0x3e>
 800ff0a:	bf00      	nop
 800ff0c:	f3af 8000 	nop.w
 800ff10:	54442d18 	.word	0x54442d18
 800ff14:	bff921fb 	.word	0xbff921fb
 800ff18:	8800759c 	.word	0x8800759c
 800ff1c:	7e37e43c 	.word	0x7e37e43c
 800ff20:	e322da11 	.word	0xe322da11
 800ff24:	3f90ad3a 	.word	0x3f90ad3a
 800ff28:	24760deb 	.word	0x24760deb
 800ff2c:	3fa97b4b 	.word	0x3fa97b4b
 800ff30:	a0d03d51 	.word	0xa0d03d51
 800ff34:	3fb10d66 	.word	0x3fb10d66
 800ff38:	c54c206e 	.word	0xc54c206e
 800ff3c:	3fb745cd 	.word	0x3fb745cd
 800ff40:	920083ff 	.word	0x920083ff
 800ff44:	3fc24924 	.word	0x3fc24924
 800ff48:	5555550d 	.word	0x5555550d
 800ff4c:	3fd55555 	.word	0x3fd55555
 800ff50:	2c6a6c2f 	.word	0x2c6a6c2f
 800ff54:	bfa2b444 	.word	0xbfa2b444
 800ff58:	52defd9a 	.word	0x52defd9a
 800ff5c:	3fadde2d 	.word	0x3fadde2d
 800ff60:	af749a6d 	.word	0xaf749a6d
 800ff64:	3fb3b0f2 	.word	0x3fb3b0f2
 800ff68:	fe231671 	.word	0xfe231671
 800ff6c:	3fbc71c6 	.word	0x3fbc71c6
 800ff70:	9998ebc4 	.word	0x9998ebc4
 800ff74:	3fc99999 	.word	0x3fc99999
 800ff78:	54442d18 	.word	0x54442d18
 800ff7c:	3ff921fb 	.word	0x3ff921fb
 800ff80:	440fffff 	.word	0x440fffff
 800ff84:	7ff00000 	.word	0x7ff00000
 800ff88:	3fdbffff 	.word	0x3fdbffff
 800ff8c:	3ff00000 	.word	0x3ff00000
 800ff90:	3ff2ffff 	.word	0x3ff2ffff
 800ff94:	40038000 	.word	0x40038000
 800ff98:	3ff80000 	.word	0x3ff80000
 800ff9c:	bff00000 	.word	0xbff00000
 800ffa0:	08010530 	.word	0x08010530
 800ffa4:	08010510 	.word	0x08010510

0800ffa8 <fabs>:
 800ffa8:	ec51 0b10 	vmov	r0, r1, d0
 800ffac:	ee10 2a10 	vmov	r2, s0
 800ffb0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ffb4:	ec43 2b10 	vmov	d0, r2, r3
 800ffb8:	4770      	bx	lr
	...

0800ffbc <_init>:
 800ffbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffbe:	bf00      	nop
 800ffc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffc2:	bc08      	pop	{r3}
 800ffc4:	469e      	mov	lr, r3
 800ffc6:	4770      	bx	lr

0800ffc8 <_fini>:
 800ffc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffca:	bf00      	nop
 800ffcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffce:	bc08      	pop	{r3}
 800ffd0:	469e      	mov	lr, r3
 800ffd2:	4770      	bx	lr
