Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jul 19 10:17:41 2019
| Host         : DESKTOP-AAS46BS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              24 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+--------------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------------+---------------+--------------------------+------------------+----------------+
|  VGA/xclk_BUFG           |               | VGA/vga_hsync0           |                1 |              1 |
|  VGA/xclk_BUFG           |               | VGA/vga_vsync0           |                1 |              1 |
|  clk_wiz_0/inst/clk_out1 |               | rst_IBUF                 |                1 |              1 |
|  VGA/xclk_BUFG           | VGA/vcnt      | rst_IBUF                 |                4 |             10 |
|  VGA/xclk_BUFG           |               | VGA/rgb_data[11]_i_1_n_0 |                4 |             12 |
|  VGA/xclk_BUFG           |               | rst_IBUF                 |                6 |             13 |
+--------------------------+---------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 10     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
+--------+-----------------------+


