# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab02_sim
# Compile of dual_seven_seg.sv failed with 2 errors.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv failed with 1 errors.
# Compile of led_summation.sv was successful.
# Compile of multiplex_dual.sv failed with 1 errors.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 7 compiles, 3 failed with 4 errors.
# Error opening C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/(vlog-13069) C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv
# Path name 'C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/(vlog-13069) C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv' doesn't exist.
# Compile of dual_seven_seg.sv failed with 1 errors.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv failed with 2 errors.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 2 failed with 3 errors.
# Compile of dual_seven_seg.sv failed with 1 errors.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv failed with 2 errors.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 2 failed with 3 errors.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv failed with 2 errors.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
restart -f
# No Design Loaded!
# Load canceled
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.lab02_tb
# vsim -gui work.lab02_tb 
# Start time: 12:27:44 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(49): Module 'led_summation' is not defined.
#  For instance 'leds' at path 'lab02_tb.dut.lab_runner'
# ** Error: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/top.sv(31): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'lab02_tb.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 12:27:46 on Sep 05,2024, Elapsed time: 0:00:02
# Errors: 2, Warnings: 11
# A time value could not be extracted from the current line
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.lab02_tb -L iCE40UP -voptargs=+acc
# vsim -gui work.lab02_tb -L iCE40UP -voptargs="+acc" 
# Start time: 12:29:30 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (3) for port 'led'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/top.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'led'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/top.sv Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'led'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/led_summation.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/leds File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/lab02_tb/led', driven via a port connection, is multiply driven. See C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv Line: 69
# Error loading design
# End time: 12:29:32 on Sep 05,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 6
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:31:04 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'led'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/top.sv Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'led'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/led_summation.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/leds File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 49
# ** Error (suppressible): (vsim-3839) Variable '/lab02_tb/led', driven via a port connection, is multiply driven. See C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv Line: 69
# Error loading design
# End time: 12:31:06 on Sep 05,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 5
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:32:45 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
# ** Error (suppressible): (vsim-3839) Variable '/lab02_tb/led', driven via a port connection, is multiply driven. See C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv Line: 69
# Error loading design
# End time: 12:32:46 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:34:40 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/clk
add wave -position end  sim:/lab02_tb/reset
add wave -position end  sim:/lab02_tb/switch1
add wave -position end  sim:/lab02_tb/switch2
add wave -position end  sim:/lab02_tb/led
add wave -position end  sim:/lab02_tb/led_expected
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
add wave -position end  sim:/lab02_tb/seg1_on
add wave -position end  sim:/lab02_tb/seg2_on
run 10000000000
# ** Warning: (vsim-PLI-3406) Too many digits (27) in data on line 12 of file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_testvectors.tv". (Max is 16.)    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(61)
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 12:38:11 on Sep 05,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 5
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:38:11 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/clk
add wave -position end  sim:/lab02_tb/reset
add wave -position end  sim:/lab02_tb/switch1
add wave -position end  sim:/lab02_tb/switch2
add wave -position end  sim:/lab02_tb/led
add wave -position end  sim:/lab02_tb/led_expected
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
add wave -position end  sim:/lab02_tb/seg1_on
add wave -position end  sim:/lab02_tb/seg2_on
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
clear
# invalid command name "clear"
run 100000000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 28 of file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_testvectors.tv". (Current address [16], address range [0:15])    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(61)
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 12:43:47 on Sep 05,2024, Elapsed time: 0:05:36
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:43:47 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/clk
add wave -position end  sim:/lab02_tb/reset
add wave -position end  sim:/lab02_tb/switch1
add wave -position end  sim:/lab02_tb/switch2
add wave -position end  sim:/lab02_tb/led
add wave -position end  sim:/lab02_tb/led_expected
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
add wave -position end  sim:/lab02_tb/seg1_on
add wave -position end  sim:/lab02_tb/seg2_on
run 10000000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 28 of file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_testvectors.tv". (Current address [16], address range [0:15])    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(61)
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 12:50:15 on Sep 05,2024, Elapsed time: 0:06:28
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:50:15 on Sep 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
# A time value could not be extracted from the current line
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
run 100000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 28 of file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_testvectors.tv". (Current address [16], address range [0:15])    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(61)
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 12:53:09 on Sep 05,2024, Elapsed time: 0:02:54
# Errors: 0, Warnings: 3
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:53:09 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
run 10000000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 28 of file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_testvectors.tv". (Current address [16], address range [0:15])    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(61)
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 12:54:39 on Sep 05,2024, Elapsed time: 0:01:30
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:54:39 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
run 100000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 39 of file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_testvectors.tv". (Current address [27], address range [0:26])    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(61)
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 12:56:28 on Sep 05,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:56:28 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
run 100000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 39 of file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_testvectors.tv". (Current address [27], address range [0:26])    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(61)
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 12:58:38 on Sep 05,2024, Elapsed time: 0:02:10
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 12:58:38 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
run 10000000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 39 of file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_testvectors.tv". (Current address [27], address range [0:26])    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(61)
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 13:00:21 on Sep 05,2024, Elapsed time: 0:01:43
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 13:00:21 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/segment1
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/segment2
add wave -position end  sim:/lab02_tb/seg2_expected
run 10000000
restart -f
# Closing VCD file "lab02_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
run -all
add wave -position end  sim:/lab02_tb/seg1_on
add wave -position end  sim:/lab02_tb/seg2_on
restart -f
# Closing VCD file "lab02_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.led_summation(fast)
run 100000
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 13:06:18 on Sep 05,2024, Elapsed time: 0:05:57
# Errors: 0, Warnings: 3
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 13:06:18 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(48): Module 'dual_seven_seg' is not defined.
#  For instance '(null)' at path 'lab02_tb.dut.lab_runner'
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib3_3.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib3_3.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib3_3.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=6.
# Error loading design
# End time: 13:06:19 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 7
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 13:06:39 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib3_3.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib3_3.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# ** Error: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(48): Module 'dual_seven_seg' is not defined.
#  For instance '(null)' at path 'lab02_tb.dut.lab_runner'
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib3_3.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib3_3.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=7.
# Error loading design
# End time: 13:06:40 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 9
# A time value could not be extracted from the current line
# reading C:/lscc/radiant/2024.1/questasim/win64/../modelsim.ini
# Loading project lab02_sim
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 13:07:48 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(48): Module 'dual_seven_seg' is not defined.
#  For instance '(null)' at path 'lab02_tb.dut.lab_runner'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 13:07:49 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# A time value could not be extracted from the current line
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 13:15:58 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(48): (vopt-13259) Missing instance name in instantiation of module/program/interface 'dual_seven_seg'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 13:15:59 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# reading C:/lscc/radiant/2024.1/questasim/win64/../modelsim.ini
# Loading project lab02_sim
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 13:57:46 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(48): (vopt-13259) Missing instance name in instantiation of module/program/interface 'dual_seven_seg'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 13:57:47 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# A time value could not be extracted from the current line
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 14:03:18 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib.qdb".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# ** Error: C:\Users\zoeworrall\Desktop\projects_LRS\lab02\source\impl_1\lab02.sv(48): (vopt-2135) Too many port connections. Expected 7, found 8.
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=5.
# Error loading design
# End time: 14:03:19 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 9
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 14:08:23 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:\Users\zoeworrall\Desktop\projects_LRS\lab02\source\impl_1\lab02.sv(48): (vopt-2135) Too many port connections. Expected 7, found 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 14:08:24 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 14:12:06 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
# ** Error (suppressible): (vsim-3839) Variable '/lab02_tb/dut/lab_runner/seg2_pow', driven via a port connection, is multiply driven. See C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 55
# ** Error (suppressible): (vsim-3839) Variable '/lab02_tb/dut/lab_runner/seg1_pow', driven via a port connection, is multiply driven. See C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 55
# Error loading design
# End time: 14:12:07 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
# Compile of dual_seven_seg.sv failed with 2 errors.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 16:44:00 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:\Users\zoeworrall\Desktop\projects_LRS\lab02\source\impl_1\top.sv(35): (vopt-2135) Too many port connections. Expected 8, found 9.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:44:01 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv failed with 6 errors.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 1 failed with 6 errors.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv failed with 2 errors.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv failed with 1 errors.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 16:55:48 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib.qdb".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# ** Error (suppressible): C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(87): (vopt-7063) Failed to find 'segment1' in hierarchical name 'segment1'.
#         Region: lab02_tb
# ** Error (suppressible): C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(87): (vopt-7063) Failed to find 'segment2' in hierarchical name 'segment2'.
#         Region: lab02_tb
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=5.
# Error loading design
# End time: 16:55:50 on Sep 05,2024, Elapsed time: 0:00:02
# Errors: 2, Warnings: 10
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 16:56:45 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(87): (vopt-7063) Failed to find 'segment1' in hierarchical name 'segment1'.
#         Region: lab02_tb
# ** Error (suppressible): C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(87): (vopt-7063) Failed to find 'segment2' in hierarchical name 'segment2'.
#         Region: lab02_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 16:56:46 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 16:57:35 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib.qdb".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# ** Error: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(87): (vopt-2123) Missing argument for format specification '%b'.
# ** Error: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_tb.sv(87): (vopt-2123) Missing argument for format specification '%b'.
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt/_lib.qdb".
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/work/@_opt".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=5.
# Error loading design
# End time: 16:57:38 on Sep 05,2024, Elapsed time: 0:00:03
# Errors: 3, Warnings: 7
# Compile of top.sv was successful.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 16:58:48 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'state'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/segments File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 54
add wave -position end  sim:/lab02_tb/switch1
add wave -position end  sim:/lab02_tb/switch2
add wave -position end  sim:/lab02_tb/led
add wave -position end  sim:/lab02_tb/led_expected
add wave -position end  sim:/lab02_tb/segment
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/seg2_expected
add wave -position end  sim:/lab02_tb/anode1
add wave -position end  sim:/lab02_tb/anode2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'state'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/segments File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 54
run 1000000
restart -f
# Closing VCD file "lab02_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'state'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/segments File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 54
run 10000000
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 18:11:47 on Sep 05,2024, Elapsed time: 1:12:59
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 18:11:47 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'state'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/segments File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 54
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 18:12:19 on Sep 05,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 18:12:19 on Sep 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'state'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/segments File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 54
add wave -position end  sim:/lab02_tb/switch1
add wave -position end  sim:/lab02_tb/switch2
add wave -position end  sim:/lab02_tb/led
add wave -position end  sim:/lab02_tb/led_expected
add wave -position end  sim:/lab02_tb/segment
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/seg2_expected
add wave -position end  sim:/lab02_tb/anode1
add wave -position end  sim:/lab02_tb/anode2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'state'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/segments File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 54
# Error opening C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/(vsim-3015) [PCDPC] - Port size (1) does not match connection size 
# Path name 'C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/(vsim-3015) [PCDPC] - Port size (1) does not match connection size ' doesn't exist.
# Error opening C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/(vsim-3015) [PCDPC] - Port size (1) does not match connection size 
# Path name 'C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/(vsim-3015) [PCDPC] - Port size (1) does not match connection size ' doesn't exist.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 18:14:29 on Sep 05,2024, Elapsed time: 0:02:10
# Errors: 0, Warnings: 3
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 18:14:29 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'state'. The port definition is at: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /lab02_tb/dut/lab_runner/segments File: C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02.sv Line: 54
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.lab02_tb
# End time: 18:15:33 on Sep 05,2024, Elapsed time: 0:01:04
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.lab02_tb 
# Start time: 18:15:33 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
add wave -position end  sim:/lab02_tb/switch1
add wave -position end  sim:/lab02_tb/switch2
add wave -position end  sim:/lab02_tb/led
add wave -position end  sim:/lab02_tb/led_expected
add wave -position end  sim:/lab02_tb/segment
add wave -position end  sim:/lab02_tb/seg1_expected
add wave -position end  sim:/lab02_tb/seg2_expected
add wave -position end  sim:/lab02_tb/anode1
add wave -position end  sim:/lab02_tb/anode2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab02_tb(fast)
# Loading work.top(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.lab02_sv_unit(fast)
# Loading work.lab02(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Loading work.led_summation(fast)
run 10000000
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# 6 compiles, 0 failed with no errors.
# End time: 18:26:41 on Sep 05,2024, Elapsed time: 0:11:08
# Errors: 0, Warnings: 3
# Closing project C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/lab02_sim.mpf
# reading C:/lscc/radiant/2024.1/questasim/win64/../modelsim.ini
# Loading project lab02_sim
# Compile of dual_seven_seg.sv was successful with warnings.
# Compile of lab02.sv was successful with warnings.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# Compile of dual_seven_seg_tb.sv failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# Compile of dual_seven_seg_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.dual_seven_seg_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.dual_seven_seg_tb 
# Start time: 18:28:19 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg_tb.sv(89): (vopt-7063) Failed to find 'seg' in hierarchical name 'seg'.
#         Region: dual_seven_seg_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:28:20 on Sep 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# Compile of dual_seven_seg_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.dual_seven_seg_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.dual_seven_seg_tb 
# Start time: 18:29:28 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg_tb.sv(40): (vopt-2912) Port 'led' not found in module 'dual_seven_seg' (4th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:29:28 on Sep 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# A time value could not be extracted from the current line
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# Compile of dual_seven_seg_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.dual_seven_seg_tb
# vsim -gui -L iCE40UP -voptargs="+acc" work.dual_seven_seg_tb 
# Start time: 18:30:05 on Sep 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
add wave -position end  sim:/dual_seven_seg_tb/clk
add wave -position end  sim:/dual_seven_seg_tb/reset
add wave -position end  sim:/dual_seven_seg_tb/state
add wave -position end  sim:/dual_seven_seg_tb/switch1
add wave -position end  sim:/dual_seven_seg_tb/switch2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
run 100000
# ** Warning: (vsim-7) Failed to open readmem file "C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg_tb.tv" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/zoeworrall/Desktop/projects_LRS/lab02/source/impl_1/dual_seven_seg_tb.sv(62)
#    Time: 0 ns  Iteration: 0  Instance: /dual_seven_seg_tb
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# Compile of dual_seven_seg_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.dual_seven_seg_tb
# End time: 18:32:07 on Sep 05,2024, Elapsed time: 0:02:02
# Errors: 0, Warnings: 4
# vsim -gui -L iCE40UP -voptargs="+acc" work.dual_seven_seg_tb 
# Start time: 18:32:07 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# Compile of dual_seven_seg_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.dual_seven_seg_tb
# End time: 18:33:12 on Sep 05,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 3
# vsim -gui -L iCE40UP -voptargs="+acc" work.dual_seven_seg_tb 
# Start time: 18:33:12 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
add wave -position end  sim:/dual_seven_seg_tb/switch1
add wave -position end  sim:/dual_seven_seg_tb/switch2
add wave -position end  sim:/dual_seven_seg_tb/segment
add wave -position end  sim:/dual_seven_seg_tb/seg_expected
add wave -position end  sim:/dual_seven_seg_tb/seg2_expected
add wave -position end  sim:/dual_seven_seg_tb/anode1
add wave -position end  sim:/dual_seven_seg_tb/anode1_expected
add wave -position end  sim:/dual_seven_seg_tb/anode2
add wave -position end  sim:/dual_seven_seg_tb/anode2_expected
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
run 10000
# Error: inputs: switch1=0000, switch2=0000
#  outputs: seg=1000000 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=0001
#  outputs: seg=1111001 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=0010
#  outputs: seg=0100100 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=0011
#  outputs: seg=0110000 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=0100
#  outputs: seg=0011001 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=0101
#  outputs: seg=0010010 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=0110
#  outputs: seg=0000010 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=0111
#  outputs: seg=1111000 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=1000
#  outputs: seg=0000000 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=1001
#  outputs: seg=0010000 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=1010
#  outputs: seg=0001000 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=1011
#  outputs: seg=0000011 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=1100
#  outputs: seg=1000110 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=1101
#  outputs: seg=0100001 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=1110
#  outputs: seg=0000110 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=1111
#  outputs: seg=0001110 (1000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=0000
#  outputs: seg=1000000 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=0001
#  outputs: seg=1111001 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=0010
#  outputs: seg=0100100 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=0011
#  outputs: seg=0110000 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=0100
#  outputs: seg=0011001 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=0101
#  outputs: seg=0010010 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=0110
#  outputs: seg=0000010 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=0111
#  outputs: seg=1111000 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=1000
#  outputs: seg=0000000 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=1001
#  outputs: seg=0010000 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=1010
#  outputs: seg=0001000 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=1011
#  outputs: seg=0000011 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=1100
#  outputs: seg=1000110 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=1101
#  outputs: seg=0100001 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=1110
#  outputs: seg=0000110 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0001, switch2=1111
#  outputs: seg=0001110 (1111001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=0000
#  outputs: seg=1000000 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=0001
#  outputs: seg=1111001 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=0010
#  outputs: seg=0100100 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=0011
#  outputs: seg=0110000 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=0100
#  outputs: seg=0011001 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=0101
#  outputs: seg=0010010 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=0110
#  outputs: seg=0000010 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=0111
#  outputs: seg=1111000 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=1000
#  outputs: seg=0000000 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=1001
#  outputs: seg=0010000 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=1010
#  outputs: seg=0001000 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=1011
#  outputs: seg=0000011 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=1100
#  outputs: seg=1000110 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=1101
#  outputs: seg=0100001 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=1110
#  outputs: seg=0000110 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0010, switch2=1111
#  outputs: seg=0001110 (0100100 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=0000
#  outputs: seg=1000000 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=0001
#  outputs: seg=1111001 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=0010
#  outputs: seg=0100100 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=0011
#  outputs: seg=0110000 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=0100
#  outputs: seg=0011001 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=0101
#  outputs: seg=0010010 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=0110
#  outputs: seg=0000010 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=0111
#  outputs: seg=1111000 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=1000
#  outputs: seg=0000000 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=1001
#  outputs: seg=0010000 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=1010
#  outputs: seg=0001000 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=1011
#  outputs: seg=0000011 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=1100
#  outputs: seg=1000110 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=1101
#  outputs: seg=0100001 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=1110
#  outputs: seg=0000110 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0011, switch2=1111
#  outputs: seg=0001110 (0110000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=0000
#  outputs: seg=1000000 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=0001
#  outputs: seg=1111001 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=0010
#  outputs: seg=0100100 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=0011
#  outputs: seg=0110000 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=0100
#  outputs: seg=0011001 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=0101
#  outputs: seg=0010010 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=0110
#  outputs: seg=0000010 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=0111
#  outputs: seg=1111000 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=1000
#  outputs: seg=0000000 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=1001
#  outputs: seg=0010000 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=1010
#  outputs: seg=0001000 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=1011
#  outputs: seg=0000011 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=1100
#  outputs: seg=1000110 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=1101
#  outputs: seg=0100001 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=1110
#  outputs: seg=0000110 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0100, switch2=1111
#  outputs: seg=0001110 (0011001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=0000
#  outputs: seg=1000000 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=0001
#  outputs: seg=1111001 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=0010
#  outputs: seg=0100100 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=0011
#  outputs: seg=0110000 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=0100
#  outputs: seg=0011001 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=0101
#  outputs: seg=0010010 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=0110
#  outputs: seg=0000010 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=0111
#  outputs: seg=1111000 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=1000
#  outputs: seg=0000000 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=1001
#  outputs: seg=0010000 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=1010
#  outputs: seg=0001000 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=1011
#  outputs: seg=0000011 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=1100
#  outputs: seg=1000110 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=1101
#  outputs: seg=0100001 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=1110
#  outputs: seg=0000110 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0101, switch2=1111
#  outputs: seg=0001110 (0010010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=0000
#  outputs: seg=1000000 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=0001
#  outputs: seg=1111001 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=0010
#  outputs: seg=0100100 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=0011
#  outputs: seg=0110000 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=0100
#  outputs: seg=0011001 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=0101
#  outputs: seg=0010010 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=0110
#  outputs: seg=0000010 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=0111
#  outputs: seg=1111000 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=1000
#  outputs: seg=0000000 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=1001
#  outputs: seg=0010000 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=1010
#  outputs: seg=0001000 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=1011
#  outputs: seg=0000011 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=1100
#  outputs: seg=1000110 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=1101
#  outputs: seg=0100001 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=1110
#  outputs: seg=0000110 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0110, switch2=1111
#  outputs: seg=0001110 (0000010 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=0000
#  outputs: seg=1000000 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=0001
#  outputs: seg=1111001 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=0010
#  outputs: seg=0100100 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=0011
#  outputs: seg=0110000 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=0100
#  outputs: seg=0011001 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=0101
#  outputs: seg=0010010 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=0110
#  outputs: seg=0000010 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=0111
#  outputs: seg=1111000 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=1000
#  outputs: seg=0000000 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=1001
#  outputs: seg=0010000 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=1010
#  outputs: seg=0001000 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=1011
#  outputs: seg=0000011 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=1100
#  outputs: seg=1000110 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=1101
#  outputs: seg=0100001 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=1110
#  outputs: seg=0000110 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0111, switch2=1111
#  outputs: seg=0001110 (1111000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=0000
#  outputs: seg=1000000 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=0001
#  outputs: seg=1111001 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=0010
#  outputs: seg=0100100 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=0011
#  outputs: seg=0110000 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=0100
#  outputs: seg=0011001 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=0101
#  outputs: seg=0010010 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=0110
#  outputs: seg=0000010 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=0111
#  outputs: seg=1111000 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=1000
#  outputs: seg=0000000 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=1001
#  outputs: seg=0010000 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=1010
#  outputs: seg=0001000 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=1011
#  outputs: seg=0000011 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=1100
#  outputs: seg=1000110 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=1101
#  outputs: seg=0100001 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=1110
#  outputs: seg=0000110 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1000, switch2=1111
#  outputs: seg=0001110 (0000000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=0000
#  outputs: seg=1000000 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=0001
#  outputs: seg=1111001 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=0010
#  outputs: seg=0100100 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=0011
#  outputs: seg=0110000 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=0100
#  outputs: seg=0011001 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=0101
#  outputs: seg=0010010 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=0110
#  outputs: seg=0000010 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=0111
#  outputs: seg=1111000 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=1000
#  outputs: seg=0000000 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=1001
#  outputs: seg=0010000 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=1010
#  outputs: seg=0001000 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=1011
#  outputs: seg=0000011 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=1100
#  outputs: seg=1000110 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=1101
#  outputs: seg=0100001 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=1110
#  outputs: seg=0000110 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1001, switch2=1111
#  outputs: seg=0001110 (0010000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=0000
#  outputs: seg=1000000 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=0001
#  outputs: seg=1111001 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=0010
#  outputs: seg=0100100 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=0011
#  outputs: seg=0110000 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=0100
#  outputs: seg=0011001 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=0101
#  outputs: seg=0010010 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=0110
#  outputs: seg=0000010 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=0111
#  outputs: seg=1111000 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=1000
#  outputs: seg=0000000 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=1001
#  outputs: seg=0010000 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=1010
#  outputs: seg=0001000 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=1011
#  outputs: seg=0000011 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=1100
#  outputs: seg=1000110 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=1101
#  outputs: seg=0100001 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=1110
#  outputs: seg=0000110 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1010, switch2=1111
#  outputs: seg=0001110 (0001000 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=0000
#  outputs: seg=1000000 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=0001
#  outputs: seg=1111001 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=0010
#  outputs: seg=0100100 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=0011
#  outputs: seg=0110000 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=0100
#  outputs: seg=0011001 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=0101
#  outputs: seg=0010010 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=0110
#  outputs: seg=0000010 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=0111
#  outputs: seg=1111000 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=1000
#  outputs: seg=0000000 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=1001
#  outputs: seg=0010000 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=1010
#  outputs: seg=0001000 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=1011
#  outputs: seg=0000011 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=1100
#  outputs: seg=1000110 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=1101
#  outputs: seg=0100001 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=1110
#  outputs: seg=0000110 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1011, switch2=1111
#  outputs: seg=0001110 (0000011 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=0000
#  outputs: seg=1000000 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=0001
#  outputs: seg=1111001 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=0010
#  outputs: seg=0100100 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=0011
#  outputs: seg=0110000 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=0100
#  outputs: seg=0011001 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=0101
#  outputs: seg=0010010 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=0110
#  outputs: seg=0000010 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=0111
#  outputs: seg=1111000 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=1000
#  outputs: seg=0000000 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=1001
#  outputs: seg=0010000 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=1010
#  outputs: seg=0001000 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=1011
#  outputs: seg=0000011 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=1100
#  outputs: seg=1000110 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=1101
#  outputs: seg=0100001 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=1110
#  outputs: seg=0000110 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1100, switch2=1111
#  outputs: seg=0001110 (1000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=0000
#  outputs: seg=1000000 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=0001
#  outputs: seg=1111001 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=0010
#  outputs: seg=0100100 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=0011
#  outputs: seg=0110000 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=0100
#  outputs: seg=0011001 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=0101
#  outputs: seg=0010010 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=0110
#  outputs: seg=0000010 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=0111
#  outputs: seg=1111000 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=1000
#  outputs: seg=0000000 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=1001
#  outputs: seg=0010000 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=1010
#  outputs: seg=0001000 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=1011
#  outputs: seg=0000011 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=1100
#  outputs: seg=1000110 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=1101
#  outputs: seg=0100001 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=1110
#  outputs: seg=0000110 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1101, switch2=1111
#  outputs: seg=0001110 (0100001 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=0000
#  outputs: seg=1000000 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=0001
#  outputs: seg=1111001 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=0010
#  outputs: seg=0100100 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=0011
#  outputs: seg=0110000 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=0100
#  outputs: seg=0011001 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=0101
#  outputs: seg=0010010 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=0110
#  outputs: seg=0000010 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=0111
#  outputs: seg=1111000 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=1000
#  outputs: seg=0000000 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=1001
#  outputs: seg=0010000 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=1010
#  outputs: seg=0001000 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=1011
#  outputs: seg=0000011 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=1100
#  outputs: seg=1000110 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=1101
#  outputs: seg=0100001 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=1110
#  outputs: seg=0000110 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1110, switch2=1111
#  outputs: seg=0001110 (0000110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=0000
#  outputs: seg=1000000 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=0001
#  outputs: seg=1111001 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=0010
#  outputs: seg=0100100 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=0011
#  outputs: seg=0110000 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=0100
#  outputs: seg=0011001 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=0101
#  outputs: seg=0010010 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=0110
#  outputs: seg=0000010 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=0111
#  outputs: seg=1111000 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=1000
#  outputs: seg=0000000 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=1001
#  outputs: seg=0010000 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=1010
#  outputs: seg=0001000 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=1011
#  outputs: seg=0000011 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=1100
#  outputs: seg=1000110 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=1101
#  outputs: seg=0100001 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=1110
#  outputs: seg=0000110 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=1111, switch2=1111
#  outputs: seg=0001110 (0001110 expected), anode1=1 (0 expected), anode2=0 (1 expected)
# Error: inputs: switch1=0000, switch2=0000
#  outputs: seg=1000000 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=0001
#  outputs: seg=1000000 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=0010
#  outputs: seg=1000000 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=0011
#  outputs: seg=1000000 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=0100
#  outputs: seg=1000000 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=0101
#  outputs: seg=1000000 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=0110
#  outputs: seg=1000000 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=0111
#  outputs: seg=1000000 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=1000
#  outputs: seg=1000000 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=1001
#  outputs: seg=1000000 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=1010
#  outputs: seg=1000000 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=1011
#  outputs: seg=1000000 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=1100
#  outputs: seg=1000000 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=1101
#  outputs: seg=1000000 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=1110
#  outputs: seg=1000000 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0000, switch2=1111
#  outputs: seg=1000000 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=0000
#  outputs: seg=1111001 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=0001
#  outputs: seg=1111001 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=0010
#  outputs: seg=1111001 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=0011
#  outputs: seg=1111001 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=0100
#  outputs: seg=1111001 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=0101
#  outputs: seg=1111001 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=0110
#  outputs: seg=1111001 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=0111
#  outputs: seg=1111001 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=1000
#  outputs: seg=1111001 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=1001
#  outputs: seg=1111001 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=1010
#  outputs: seg=1111001 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=1011
#  outputs: seg=1111001 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=1100
#  outputs: seg=1111001 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=1101
#  outputs: seg=1111001 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=1110
#  outputs: seg=1111001 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0001, switch2=1111
#  outputs: seg=1111001 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=0000
#  outputs: seg=0100100 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=0001
#  outputs: seg=0100100 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=0010
#  outputs: seg=0100100 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=0011
#  outputs: seg=0100100 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=0100
#  outputs: seg=0100100 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=0101
#  outputs: seg=0100100 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=0110
#  outputs: seg=0100100 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=0111
#  outputs: seg=0100100 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=1000
#  outputs: seg=0100100 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=1001
#  outputs: seg=0100100 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=1010
#  outputs: seg=0100100 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=1011
#  outputs: seg=0100100 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=1100
#  outputs: seg=0100100 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=1101
#  outputs: seg=0100100 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=1110
#  outputs: seg=0100100 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0010, switch2=1111
#  outputs: seg=0100100 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=0000
#  outputs: seg=0110000 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=0001
#  outputs: seg=0110000 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=0010
#  outputs: seg=0110000 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=0011
#  outputs: seg=0110000 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=0100
#  outputs: seg=0110000 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=0101
#  outputs: seg=0110000 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=0110
#  outputs: seg=0110000 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=0111
#  outputs: seg=0110000 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=1000
#  outputs: seg=0110000 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=1001
#  outputs: seg=0110000 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=1010
#  outputs: seg=0110000 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=1011
#  outputs: seg=0110000 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=1100
#  outputs: seg=0110000 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=1101
#  outputs: seg=0110000 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=1110
#  outputs: seg=0110000 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0011, switch2=1111
#  outputs: seg=0110000 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=0000
#  outputs: seg=0011001 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=0001
#  outputs: seg=0011001 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=0010
#  outputs: seg=0011001 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=0011
#  outputs: seg=0011001 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=0100
#  outputs: seg=0011001 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=0101
#  outputs: seg=0011001 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=0110
#  outputs: seg=0011001 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=0111
#  outputs: seg=0011001 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=1000
#  outputs: seg=0011001 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=1001
#  outputs: seg=0011001 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=1010
#  outputs: seg=0011001 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=1011
#  outputs: seg=0011001 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=1100
#  outputs: seg=0011001 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=1101
#  outputs: seg=0011001 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=1110
#  outputs: seg=0011001 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0100, switch2=1111
#  outputs: seg=0011001 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=0000
#  outputs: seg=0010010 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=0001
#  outputs: seg=0010010 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=0010
#  outputs: seg=0010010 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=0011
#  outputs: seg=0010010 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=0100
#  outputs: seg=0010010 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=0101
#  outputs: seg=0010010 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=0110
#  outputs: seg=0010010 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=0111
#  outputs: seg=0010010 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=1000
#  outputs: seg=0010010 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=1001
#  outputs: seg=0010010 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=1010
#  outputs: seg=0010010 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=1011
#  outputs: seg=0010010 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=1100
#  outputs: seg=0010010 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=1101
#  outputs: seg=0010010 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=1110
#  outputs: seg=0010010 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0101, switch2=1111
#  outputs: seg=0010010 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=0000
#  outputs: seg=0000010 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=0001
#  outputs: seg=0000010 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=0010
#  outputs: seg=0000010 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=0011
#  outputs: seg=0000010 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=0100
#  outputs: seg=0000010 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=0101
#  outputs: seg=0000010 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=0110
#  outputs: seg=0000010 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=0111
#  outputs: seg=0000010 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=1000
#  outputs: seg=0000010 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=1001
#  outputs: seg=0000010 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=1010
#  outputs: seg=0000010 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=1011
#  outputs: seg=0000010 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=1100
#  outputs: seg=0000010 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=1101
#  outputs: seg=0000010 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=1110
#  outputs: seg=0000010 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0110, switch2=1111
#  outputs: seg=0000010 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=0000
#  outputs: seg=1111000 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=0001
#  outputs: seg=1111000 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=0010
#  outputs: seg=1111000 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=0011
#  outputs: seg=1111000 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=0100
#  outputs: seg=1111000 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=0101
#  outputs: seg=1111000 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=0110
#  outputs: seg=1111000 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=0111
#  outputs: seg=1111000 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=1000
#  outputs: seg=1111000 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=1001
#  outputs: seg=1111000 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=1010
#  outputs: seg=1111000 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=1011
#  outputs: seg=1111000 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=1100
#  outputs: seg=1111000 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=1101
#  outputs: seg=1111000 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=1110
#  outputs: seg=1111000 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=0111, switch2=1111
#  outputs: seg=1111000 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=0000
#  outputs: seg=0000000 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=0001
#  outputs: seg=0000000 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=0010
#  outputs: seg=0000000 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=0011
#  outputs: seg=0000000 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=0100
#  outputs: seg=0000000 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=0101
#  outputs: seg=0000000 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=0110
#  outputs: seg=0000000 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=0111
#  outputs: seg=0000000 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=1000
#  outputs: seg=0000000 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=1001
#  outputs: seg=0000000 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=1010
#  outputs: seg=0000000 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=1011
#  outputs: seg=0000000 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=1100
#  outputs: seg=0000000 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=1101
#  outputs: seg=0000000 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=1110
#  outputs: seg=0000000 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1000, switch2=1111
#  outputs: seg=0000000 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=0000
#  outputs: seg=0010000 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=0001
#  outputs: seg=0010000 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=0010
#  outputs: seg=0010000 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=0011
#  outputs: seg=0010000 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=0100
#  outputs: seg=0010000 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=0101
#  outputs: seg=0010000 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=0110
#  outputs: seg=0010000 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=0111
#  outputs: seg=0010000 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=1000
#  outputs: seg=0010000 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=1001
#  outputs: seg=0010000 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=1010
#  outputs: seg=0010000 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=1011
#  outputs: seg=0010000 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=1100
#  outputs: seg=0010000 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=1101
#  outputs: seg=0010000 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=1110
#  outputs: seg=0010000 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1001, switch2=1111
#  outputs: seg=0010000 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=0000
#  outputs: seg=0001000 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=0001
#  outputs: seg=0001000 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=0010
#  outputs: seg=0001000 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=0011
#  outputs: seg=0001000 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=0100
#  outputs: seg=0001000 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=0101
#  outputs: seg=0001000 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=0110
#  outputs: seg=0001000 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=0111
#  outputs: seg=0001000 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=1000
#  outputs: seg=0001000 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=1001
#  outputs: seg=0001000 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=1010
#  outputs: seg=0001000 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=1011
#  outputs: seg=0001000 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=1100
#  outputs: seg=0001000 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=1101
#  outputs: seg=0001000 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=1110
#  outputs: seg=0001000 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1010, switch2=1111
#  outputs: seg=0001000 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=0000
#  outputs: seg=0000011 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=0001
#  outputs: seg=0000011 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=0010
#  outputs: seg=0000011 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=0011
#  outputs: seg=0000011 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=0100
#  outputs: seg=0000011 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=0101
#  outputs: seg=0000011 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=0110
#  outputs: seg=0000011 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=0111
#  outputs: seg=0000011 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=1000
#  outputs: seg=0000011 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=1001
#  outputs: seg=0000011 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=1010
#  outputs: seg=0000011 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=1011
#  outputs: seg=0000011 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=1100
#  outputs: seg=0000011 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=1101
#  outputs: seg=0000011 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=1110
#  outputs: seg=0000011 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1011, switch2=1111
#  outputs: seg=0000011 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=0000
#  outputs: seg=1000110 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=0001
#  outputs: seg=1000110 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=0010
#  outputs: seg=1000110 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=0011
#  outputs: seg=1000110 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=0100
#  outputs: seg=1000110 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=0101
#  outputs: seg=1000110 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=0110
#  outputs: seg=1000110 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=0111
#  outputs: seg=1000110 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=1000
#  outputs: seg=1000110 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=1001
#  outputs: seg=1000110 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=1010
#  outputs: seg=1000110 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=1011
#  outputs: seg=1000110 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=1100
#  outputs: seg=1000110 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=1101
#  outputs: seg=1000110 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=1110
#  outputs: seg=1000110 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1100, switch2=1111
#  outputs: seg=1000110 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=0000
#  outputs: seg=0100001 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=0001
#  outputs: seg=0100001 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=0010
#  outputs: seg=0100001 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=0011
#  outputs: seg=0100001 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=0100
#  outputs: seg=0100001 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=0101
#  outputs: seg=0100001 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=0110
#  outputs: seg=0100001 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=0111
#  outputs: seg=0100001 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=1000
#  outputs: seg=0100001 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=1001
#  outputs: seg=0100001 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=1010
#  outputs: seg=0100001 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=1011
#  outputs: seg=0100001 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=1100
#  outputs: seg=0100001 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=1101
#  outputs: seg=0100001 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=1110
#  outputs: seg=0100001 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1101, switch2=1111
#  outputs: seg=0100001 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=0000
#  outputs: seg=0000110 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=0001
#  outputs: seg=0000110 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=0010
#  outputs: seg=0000110 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=0011
#  outputs: seg=0000110 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=0100
#  outputs: seg=0000110 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=0101
#  outputs: seg=0000110 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=0110
#  outputs: seg=0000110 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=0111
#  outputs: seg=0000110 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=1000
#  outputs: seg=0000110 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=1001
#  outputs: seg=0000110 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=1010
#  outputs: seg=0000110 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=1011
#  outputs: seg=0000110 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=1100
#  outputs: seg=0000110 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=1101
#  outputs: seg=0000110 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=1110
#  outputs: seg=0000110 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1110, switch2=1111
#  outputs: seg=0000110 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=0000
#  outputs: seg=0001110 (1000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=0001
#  outputs: seg=0001110 (1111001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=0010
#  outputs: seg=0001110 (0100100 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=0011
#  outputs: seg=0001110 (0110000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=0100
#  outputs: seg=0001110 (0011001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=0101
#  outputs: seg=0001110 (0010010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=0110
#  outputs: seg=0001110 (0000010 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=0111
#  outputs: seg=0001110 (1111000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=1000
#  outputs: seg=0001110 (0000000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=1001
#  outputs: seg=0001110 (0010000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=1010
#  outputs: seg=0001110 (0001000 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=1011
#  outputs: seg=0001110 (0000011 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=1100
#  outputs: seg=0001110 (1000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=1101
#  outputs: seg=0001110 (0100001 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=1110
#  outputs: seg=0001110 (0000110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Error: inputs: switch1=1111, switch2=1111
#  outputs: seg=0001110 (0001110 expected), anode1=0 (1 expected), anode2=1 (0 expected)
# Compile of dual_seven_seg.sv was successful.
# Compile of lab02.sv was successful.
# Compile of lab02_tb.sv was successful.
# Compile of led_summation.sv was successful.
# Compile of seven_segment.sv was successful.
# Compile of top.sv was successful.
# Compile of dual_seven_seg_tb.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui -L iCE40UP -voptargs=+acc work.dual_seven_seg_tb
# End time: 18:37:26 on Sep 05,2024, Elapsed time: 0:04:14
# Errors: 0, Warnings: 3
# vsim -gui -L iCE40UP -voptargs="+acc" work.dual_seven_seg_tb 
# Start time: 18:37:26 on Sep 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
add wave -position end  sim:/dual_seven_seg_tb/switch1
add wave -position end  sim:/dual_seven_seg_tb/switch2
add wave -position end  sim:/dual_seven_seg_tb/segment
add wave -position end  sim:/dual_seven_seg_tb/seg_expected
add wave -position end  sim:/dual_seven_seg_tb/seg2_expected
add wave -position end  sim:/dual_seven_seg_tb/anode1
add wave -position end  sim:/dual_seven_seg_tb/anode1_expected
add wave -position end  sim:/dual_seven_seg_tb/anode2
add wave -position end  sim:/dual_seven_seg_tb/anode2_expected
run 100000
restart -f
# Closing VCD file "dual_seven_seg_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
run 200
restart -f
# Closing VCD file "dual_seven_seg_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
run 500
restart -f
# Closing VCD file "dual_seven_seg_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
run 2000
restart -f
# Closing VCD file "dual_seven_seg_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.dual_seven_seg_tb_sv_unit(fast)
# Loading work.dual_seven_seg_tb(fast)
# Loading work.dual_seven_seg_sv_unit(fast)
# Loading work.dual_seven_seg(fast)
# Loading work.seven_segment(fast)
run 10000
add wave -position 26  sim:/dual_seven_seg_tb/anode1
add wave -position 27  sim:/dual_seven_seg_tb/anode1_expected
add wave -position 28  sim:/dual_seven_seg_tb/anode2
add wave -position 29  sim:/dual_seven_seg_tb/anode2_expected
