

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 30 12:35:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   71|   71|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    521|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    3166|   1850|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    337|    -|
|Register         |        -|    -|     437|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    3603|   2708|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_64ns_66ns_88_5_1_U1        |mul_64ns_66ns_88_5_1        |        0|   4|  441|  256|    0|
    |mul_8ns_32s_32_2_1_U5          |mul_8ns_32s_32_2_1          |        0|   0|  165|   50|    0|
    |sdiv_18s_64ns_16_22_seq_1_U4   |sdiv_18s_64ns_16_22_seq_1   |        0|   0|  779|  469|    0|
    |sdiv_64ns_64ns_2_68_seq_1_U3   |sdiv_64ns_64ns_2_68_seq_1   |        0|   0|  779|  469|    0|
    |udiv_32s_32ns_32_36_seq_1_U7   |udiv_32s_32ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_16ns_17ns_17_20_seq_1_U2  |urem_16ns_17ns_17_20_seq_1  |        0|   0|  214|  130|    0|
    |urem_32ns_17ns_16_36_seq_1_U6  |urem_32ns_17ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   4| 3166| 1850|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_16s_16s_16_4_1_U8   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U9   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U10  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U11  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_273_p2    |         +|   0|  0|  33|          31|          31|
    |add_ln25_fu_116_p2    |         +|   0|  0|  24|          17|          10|
    |add_ln28_fu_142_p2    |         +|   0|  0|  71|          64|           9|
    |add_ln34_fu_226_p2    |         +|   0|  0|  24|          17|           9|
    |add_ln36_1_fu_308_p2  |         +|   0|  0|  33|          33|          33|
    |add_ln36_2_fu_298_p2  |         +|   0|  0|  24|          17|           7|
    |add_ln36_fu_289_p2    |         +|   0|  0|  40|          33|          33|
    |grp_fu_249_p1         |         +|   0|  0|  39|          32|          10|
    |grp_fu_168_p1         |         -|   0|  0|  24|           9|          17|
    |result_fu_313_p2      |         -|   0|  0|  33|           1|          33|
    |sub_ln25_fu_126_p2    |         -|   0|  0|  71|          64|          64|
    |v_fu_279_p2           |         -|   0|  0|  33|          31|          31|
    |and_ln31_fu_208_p2    |       and|   0|  0|  32|          32|          32|
    |and_ln32_fu_212_p2    |       and|   0|  0|   8|           8|           8|
    |icmp_ln23_fu_106_p2   |      icmp|   0|  0|  13|          16|           1|
    |grp_fu_181_p0         |    select|   0|  0|   2|           1|           2|
    |xor_ln27_fu_136_p2    |       xor|   0|  0|  17|          17|          17|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 521|         423|         347|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  337|         72|    1|         72|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  337|         72|    1|         72|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln28_reg_380    |  64|   0|   64|          0|
    |add_ln36_reg_490    |  33|   0|   33|          0|
    |and_ln31_reg_425    |  32|   0|   32|          0|
    |and_ln32_reg_430    |   8|   0|    8|          0|
    |ap_CS_fsm           |  71|   0|   71|          0|
    |icmp_ln23_reg_365   |   1|   0|    1|          0|
    |mul_ln30_1_reg_460  |  16|   0|   16|          0|
    |mul_ln30_reg_410    |  16|   0|   16|          0|
    |mul_ln31_reg_440    |  32|   0|   32|          0|
    |sdiv_ln23_reg_485   |   2|   0|    2|          0|
    |sub_ln25_reg_370    |  64|   0|   64|          0|
    |trunc_ln2_reg_415   |  16|   0|   16|          0|
    |urem_ln33_reg_445   |  17|   0|   17|          0|
    |v_15_reg_355        |  32|   0|   32|          0|
    |v_6_1_reg_480       |  16|   0|   16|          0|
    |xor_ln27_reg_375    |  17|   0|   17|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 437|   0|  437|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   32|     ap_none|             p|        scalar|
|p_11       |   in|   16|     ap_none|          p_11|        scalar|
|p_17       |   in|   64|     ap_none|          p_17|        scalar|
|p_19       |   in|   32|     ap_none|          p_19|        scalar|
|p_21       |   in|    8|     ap_none|          p_21|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

