/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az82-419
+ date
Sat Sep 17 02:12:11 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1663380731
+ CACTUS_STARTTIME=1663380731
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Sep 17 2022 (01:42:29)
Run date:          Sep 17 2022 (02:12:12+0000)
Run host:          fv-az82-419.ou3itxwc2spe5nxnxxppousbrf.dx.internal.cloudapp.net (pid=108507)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az82-419
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110660KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e929e478-bc83-7245-9ab2-e23230fc1860, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1019-azure, OSVersion="#24~20.04.1-Ubuntu SMP Tue Aug 23 15:52:52 UTC 2022", HostName=fv-az82-419, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110660KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00258721 sec
      iterations=10000000... time=0.0274533 sec
      iterations=100000000... time=0.284608 sec
      iterations=400000000... time=1.15095 sec
      iterations=400000000... time=0.84701 sec
      result: 2.63212 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00305361 sec
      iterations=10000000... time=0.0304592 sec
      iterations=100000000... time=0.306784 sec
      iterations=400000000... time=1.27649 sec
      result: 10.0275 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00222491 sec
      iterations=10000000... time=0.0186988 sec
      iterations=100000000... time=0.189244 sec
      iterations=600000000... time=1.17228 sec
      result: 8.18916 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001305 sec
      iterations=10000... time=0.0012946 sec
      iterations=100000... time=0.0132064 sec
      iterations=1000000... time=0.134955 sec
      iterations=8000000... time=1.14035 sec
      result: 1.42544 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000573001 sec
      iterations=10000... time=0.00482261 sec
      iterations=100000... time=0.0467791 sec
      iterations=1000000... time=0.470443 sec
      iterations=2000000... time=0.917671 sec
      iterations=4000000... time=1.81153 sec
      result: 4.52883 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.8e-05 sec
      iterations=1000... time=0.000274101 sec
      iterations=10000... time=0.00273931 sec
      iterations=100000... time=0.0278294 sec
      iterations=1000000... time=0.319299 sec
      iterations=3000000... time=1.12566 sec
      result: 65.4974 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.2e-06 sec
      iterations=10... time=4.41e-05 sec
      iterations=100... time=0.000422001 sec
      iterations=1000... time=0.0127564 sec
      iterations=10000... time=0.0857827 sec
      iterations=100000... time=0.611128 sec
      iterations=200000... time=1.11669 sec
      result: 35.2125 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.4e-06 sec
      iterations=10000... time=2.65e-05 sec
      iterations=100000... time=0.000259301 sec
      iterations=1000000... time=0.00296111 sec
      iterations=10000000... time=0.0284569 sec
      iterations=100000000... time=0.387855 sec
      iterations=300000000... time=1.1236 sec
      result: 0.468168 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.02e-05 sec
      iterations=10000... time=0.0001794 sec
      iterations=100000... time=0.00176851 sec
      iterations=1000000... time=0.0292215 sec
      iterations=10000000... time=0.20687 sec
      iterations=50000000... time=1.17748 sec
      result: 2.9437 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=5.55e-05 sec
      iterations=1000... time=0.000507502 sec
      iterations=10000... time=0.00523332 sec
      iterations=100000... time=0.052033 sec
      iterations=1000000... time=0.760912 sec
      iterations=2000000... time=1.56806 sec
      result: 31.3458 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.4e-06 sec
      iterations=10... time=8.0501e-05 sec
      iterations=100... time=0.000800903 sec
      iterations=1000... time=0.00831873 sec
      iterations=10000... time=0.150524 sec
      iterations=70000... time=0.755262 sec
      iterations=140000... time=1.41929 sec
      result: 19.3936 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.38e-05 sec
      iterations=10... time=0.000252701 sec
      iterations=100... time=0.00199221 sec
      iterations=1000... time=0.0200903 sec
      iterations=10000... time=0.266876 sec
      iterations=40000... time=1.13702 sec
      result: 0.0607907 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000250601 sec
      iterations=10... time=0.000709803 sec
      iterations=100... time=0.0162141 sec
      iterations=1000... time=0.0921666 sec
      iterations=10000... time=0.985636 sec
      iterations=20000... time=1.98668 sec
      result: 0.122486 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00403871 sec
      iterations=10... time=0.0758397 sec
      iterations=100... time=0.464866 sec
      iterations=200... time=1.04859 sec
      result: 0.282579 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00443412 sec
      iterations=10000000... time=0.0402902 sec
      iterations=100000000... time=0.382249 sec
      iterations=300000000... time=1.13846 sec
      iterations=300000000... time=0.822592 sec
      result: 1.89952 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00707517 sec
      iterations=10000000... time=0.0415593 sec
      iterations=100000000... time=0.418131 sec
      iterations=300000000... time=1.23371 sec
      result: 7.78142 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00299176 sec
      iterations=10000000... time=0.0269988 sec
      iterations=100000000... time=0.253992 sec
      iterations=400000000... time=1.03143 sec
      result: 6.20496 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149401 sec
      iterations=10000... time=0.00162841 sec
      iterations=100000... time=0.0210816 sec
      iterations=1000000... time=0.187458 sec
      iterations=6000000... time=1.13295 sec
      result: 1.88826 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000457052 sec
      iterations=10000... time=0.00901758 sec
      iterations=100000... time=0.0559679 sec
      iterations=1000000... time=0.638694 sec
      iterations=2000000... time=1.21973 sec
      result: 6.09864 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.05e-06 sec
      iterations=100... time=2.61e-05 sec
      iterations=1000... time=0.000256651 sec
      iterations=10000... time=0.00289566 sec
      iterations=100000... time=0.0391154 sec
      iterations=1000000... time=0.379877 sec
      iterations=3000000... time=1.10817 sec
      result: 66.5311 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=1.40505e-05 sec
      iterations=10... time=4.7e-05 sec
      iterations=100... time=0.000481702 sec
      iterations=1000... time=0.00463722 sec
      iterations=10000... time=0.0760496 sec
      iterations=100000... time=0.599171 sec
      iterations=200000... time=1.10542 sec
      result: 35.5717 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.65e-06 sec
      iterations=10000... time=2.84e-05 sec
      iterations=100000... time=0.000277101 sec
      iterations=1000000... time=0.00278031 sec
      iterations=10000000... time=0.0311314 sec
      iterations=100000000... time=0.295571 sec
      iterations=400000000... time=1.15972 sec
      result: 0.362412 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.96e-05 sec
      iterations=10000... time=0.00017435 sec
      iterations=100000... time=0.00188546 sec
      iterations=1000000... time=0.0182203 sec
      iterations=10000000... time=0.179815 sec
      iterations=60000000... time=1.06574 sec
      result: 2.22029 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=5.45e-06 sec
      iterations=100... time=5.11e-05 sec
      iterations=1000... time=0.000558602 sec
      iterations=10000... time=0.00520972 sec
      iterations=100000... time=0.0551478 sec
      iterations=1000000... time=0.583087 sec
      iterations=2000000... time=1.15884 sec
      result: 42.4147 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.65e-06 sec
      iterations=10... time=7.545e-05 sec
      iterations=100... time=0.000752603 sec
      iterations=1000... time=0.00788903 sec
      iterations=10000... time=0.081113 sec
      iterations=100000... time=0.829592 sec
      iterations=200000... time=1.61043 sec
      result: 24.4169 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=7.8e-06 sec
      iterations=10... time=7.26e-05 sec
      iterations=100... time=0.000721803 sec
      iterations=1000... time=0.00737322 sec
      iterations=10000... time=0.0744289 sec
      iterations=100000... time=0.756552 sec
      iterations=200000... time=1.51585 sec
      result: 0.0961835 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.225e-05 sec
      iterations=10... time=0.000407851 sec
      iterations=100... time=0.00408316 sec
      iterations=1000... time=0.0446514 sec
      iterations=10000... time=0.438263 sec
      iterations=30000... time=1.26994 sec
      result: 0.137771 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1150 nsec
    MPI bandwidth: 3.63483 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Sep 17 02:13:03 UTC 2022
+ echo Done.
Done.
  Elapsed time: 51.7 s
