# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 684 \
    name C_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_2 \
    op interface \
    ports { C_2_address0 { O 8 vector } C_2_ce0 { O 1 bit } C_2_we0 { O 1 bit } C_2_d0 { O 24 vector } C_2_address1 { O 8 vector } C_2_ce1 { O 1 bit } C_2_we1 { O 1 bit } C_2_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 685 \
    name C_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_6 \
    op interface \
    ports { C_6_address0 { O 8 vector } C_6_ce0 { O 1 bit } C_6_we0 { O 1 bit } C_6_d0 { O 24 vector } C_6_address1 { O 8 vector } C_6_ce1 { O 1 bit } C_6_we1 { O 1 bit } C_6_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 686 \
    name C_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_10 \
    op interface \
    ports { C_10_address0 { O 8 vector } C_10_ce0 { O 1 bit } C_10_we0 { O 1 bit } C_10_d0 { O 24 vector } C_10_address1 { O 8 vector } C_10_ce1 { O 1 bit } C_10_we1 { O 1 bit } C_10_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 687 \
    name C_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_14 \
    op interface \
    ports { C_14_address0 { O 8 vector } C_14_ce0 { O 1 bit } C_14_we0 { O 1 bit } C_14_d0 { O 24 vector } C_14_address1 { O 8 vector } C_14_ce1 { O 1 bit } C_14_we1 { O 1 bit } C_14_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 688 \
    name C_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_18 \
    op interface \
    ports { C_18_address0 { O 8 vector } C_18_ce0 { O 1 bit } C_18_we0 { O 1 bit } C_18_d0 { O 24 vector } C_18_address1 { O 8 vector } C_18_ce1 { O 1 bit } C_18_we1 { O 1 bit } C_18_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 689 \
    name C_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_22 \
    op interface \
    ports { C_22_address0 { O 8 vector } C_22_ce0 { O 1 bit } C_22_we0 { O 1 bit } C_22_d0 { O 24 vector } C_22_address1 { O 8 vector } C_22_ce1 { O 1 bit } C_22_we1 { O 1 bit } C_22_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 690 \
    name C_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_26 \
    op interface \
    ports { C_26_address0 { O 8 vector } C_26_ce0 { O 1 bit } C_26_we0 { O 1 bit } C_26_d0 { O 24 vector } C_26_address1 { O 8 vector } C_26_ce1 { O 1 bit } C_26_we1 { O 1 bit } C_26_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 691 \
    name C_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_30 \
    op interface \
    ports { C_30_address0 { O 8 vector } C_30_ce0 { O 1 bit } C_30_we0 { O 1 bit } C_30_d0 { O 24 vector } C_30_address1 { O 8 vector } C_30_ce1 { O 1 bit } C_30_we1 { O 1 bit } C_30_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 692 \
    name C_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_34 \
    op interface \
    ports { C_34_address0 { O 8 vector } C_34_ce0 { O 1 bit } C_34_we0 { O 1 bit } C_34_d0 { O 24 vector } C_34_address1 { O 8 vector } C_34_ce1 { O 1 bit } C_34_we1 { O 1 bit } C_34_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 693 \
    name C_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_38 \
    op interface \
    ports { C_38_address0 { O 8 vector } C_38_ce0 { O 1 bit } C_38_we0 { O 1 bit } C_38_d0 { O 24 vector } C_38_address1 { O 8 vector } C_38_ce1 { O 1 bit } C_38_we1 { O 1 bit } C_38_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 694 \
    name C_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_42 \
    op interface \
    ports { C_42_address0 { O 8 vector } C_42_ce0 { O 1 bit } C_42_we0 { O 1 bit } C_42_d0 { O 24 vector } C_42_address1 { O 8 vector } C_42_ce1 { O 1 bit } C_42_we1 { O 1 bit } C_42_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 695 \
    name C_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_46 \
    op interface \
    ports { C_46_address0 { O 8 vector } C_46_ce0 { O 1 bit } C_46_we0 { O 1 bit } C_46_d0 { O 24 vector } C_46_address1 { O 8 vector } C_46_ce1 { O 1 bit } C_46_we1 { O 1 bit } C_46_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 696 \
    name C_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_50 \
    op interface \
    ports { C_50_address0 { O 8 vector } C_50_ce0 { O 1 bit } C_50_we0 { O 1 bit } C_50_d0 { O 24 vector } C_50_address1 { O 8 vector } C_50_ce1 { O 1 bit } C_50_we1 { O 1 bit } C_50_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 697 \
    name C_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_54 \
    op interface \
    ports { C_54_address0 { O 8 vector } C_54_ce0 { O 1 bit } C_54_we0 { O 1 bit } C_54_d0 { O 24 vector } C_54_address1 { O 8 vector } C_54_ce1 { O 1 bit } C_54_we1 { O 1 bit } C_54_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 698 \
    name C_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_58 \
    op interface \
    ports { C_58_address0 { O 8 vector } C_58_ce0 { O 1 bit } C_58_we0 { O 1 bit } C_58_d0 { O 24 vector } C_58_address1 { O 8 vector } C_58_ce1 { O 1 bit } C_58_we1 { O 1 bit } C_58_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 699 \
    name C_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_62 \
    op interface \
    ports { C_62_address0 { O 8 vector } C_62_ce0 { O 1 bit } C_62_we0 { O 1 bit } C_62_d0 { O 24 vector } C_62_address1 { O 8 vector } C_62_ce1 { O 1 bit } C_62_we1 { O 1 bit } C_62_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 700 \
    name tmp_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_1 \
    op interface \
    ports { tmp_1_address0 { O 8 vector } tmp_1_ce0 { O 1 bit } tmp_1_q0 { I 24 vector } tmp_1_address1 { O 8 vector } tmp_1_ce1 { O 1 bit } tmp_1_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 701 \
    name tmp_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_5 \
    op interface \
    ports { tmp_5_address0 { O 8 vector } tmp_5_ce0 { O 1 bit } tmp_5_q0 { I 24 vector } tmp_5_address1 { O 8 vector } tmp_5_ce1 { O 1 bit } tmp_5_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 702 \
    name tmp_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_9 \
    op interface \
    ports { tmp_9_address0 { O 8 vector } tmp_9_ce0 { O 1 bit } tmp_9_q0 { I 24 vector } tmp_9_address1 { O 8 vector } tmp_9_ce1 { O 1 bit } tmp_9_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 703 \
    name tmp_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_13 \
    op interface \
    ports { tmp_13_address0 { O 8 vector } tmp_13_ce0 { O 1 bit } tmp_13_q0 { I 24 vector } tmp_13_address1 { O 8 vector } tmp_13_ce1 { O 1 bit } tmp_13_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 704 \
    name tmp_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_17 \
    op interface \
    ports { tmp_17_address0 { O 8 vector } tmp_17_ce0 { O 1 bit } tmp_17_q0 { I 24 vector } tmp_17_address1 { O 8 vector } tmp_17_ce1 { O 1 bit } tmp_17_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 705 \
    name tmp_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_21 \
    op interface \
    ports { tmp_21_address0 { O 8 vector } tmp_21_ce0 { O 1 bit } tmp_21_q0 { I 24 vector } tmp_21_address1 { O 8 vector } tmp_21_ce1 { O 1 bit } tmp_21_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 706 \
    name tmp_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_25 \
    op interface \
    ports { tmp_25_address0 { O 8 vector } tmp_25_ce0 { O 1 bit } tmp_25_q0 { I 24 vector } tmp_25_address1 { O 8 vector } tmp_25_ce1 { O 1 bit } tmp_25_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 707 \
    name tmp_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_29 \
    op interface \
    ports { tmp_29_address0 { O 8 vector } tmp_29_ce0 { O 1 bit } tmp_29_q0 { I 24 vector } tmp_29_address1 { O 8 vector } tmp_29_ce1 { O 1 bit } tmp_29_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 708 \
    name tmp_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_33 \
    op interface \
    ports { tmp_33_address0 { O 8 vector } tmp_33_ce0 { O 1 bit } tmp_33_q0 { I 24 vector } tmp_33_address1 { O 8 vector } tmp_33_ce1 { O 1 bit } tmp_33_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 709 \
    name tmp_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_37 \
    op interface \
    ports { tmp_37_address0 { O 8 vector } tmp_37_ce0 { O 1 bit } tmp_37_q0 { I 24 vector } tmp_37_address1 { O 8 vector } tmp_37_ce1 { O 1 bit } tmp_37_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 710 \
    name tmp_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_41 \
    op interface \
    ports { tmp_41_address0 { O 8 vector } tmp_41_ce0 { O 1 bit } tmp_41_q0 { I 24 vector } tmp_41_address1 { O 8 vector } tmp_41_ce1 { O 1 bit } tmp_41_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 711 \
    name tmp_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_45 \
    op interface \
    ports { tmp_45_address0 { O 8 vector } tmp_45_ce0 { O 1 bit } tmp_45_q0 { I 24 vector } tmp_45_address1 { O 8 vector } tmp_45_ce1 { O 1 bit } tmp_45_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 712 \
    name tmp_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_49 \
    op interface \
    ports { tmp_49_address0 { O 8 vector } tmp_49_ce0 { O 1 bit } tmp_49_q0 { I 24 vector } tmp_49_address1 { O 8 vector } tmp_49_ce1 { O 1 bit } tmp_49_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 713 \
    name tmp_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_53 \
    op interface \
    ports { tmp_53_address0 { O 8 vector } tmp_53_ce0 { O 1 bit } tmp_53_q0 { I 24 vector } tmp_53_address1 { O 8 vector } tmp_53_ce1 { O 1 bit } tmp_53_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 714 \
    name tmp_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_57 \
    op interface \
    ports { tmp_57_address0 { O 8 vector } tmp_57_ce0 { O 1 bit } tmp_57_q0 { I 24 vector } tmp_57_address1 { O 8 vector } tmp_57_ce1 { O 1 bit } tmp_57_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 715 \
    name tmp_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_61 \
    op interface \
    ports { tmp_61_address0 { O 8 vector } tmp_61_ce0 { O 1 bit } tmp_61_q0 { I 24 vector } tmp_61_address1 { O 8 vector } tmp_61_ce1 { O 1 bit } tmp_61_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_61'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name lshr_ln7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lshr_ln7 \
    op interface \
    ports { lshr_ln7 { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name conv7_i_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv7_i_1 \
    op interface \
    ports { conv7_i_1 { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_kernel_flow_control_loop_pipe_sequential_init_U
set CompName top_kernel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_kernel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


