// Seed: 2328586283
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7,
    input id_8,
    input id_9,
    input id_10,
    output reg id_11
);
  assign id_7 = id_8;
  initial begin
    if (1) begin
      id_6 <= {("" && id_2) {1}};
      if (id_2) id_7 = id_0;
      id_11 <= 1'd0;
    end
    id_11 <= 1'b0 * id_2 - 1;
  end
endmodule
