/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [2:0] _01_;
  wire [24:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_9z;
  reg [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_13z;
  reg [19:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_18z;
  wire [40:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [39:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [34:0] celloutsig_1_6z;
  reg [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_6z[18] & celloutsig_1_2z[11]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[3] | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[4] | celloutsig_0_0z[9]) & celloutsig_0_0z[17]);
  assign celloutsig_1_15z = celloutsig_1_8z[10:1] + celloutsig_1_11z[11:2];
  assign celloutsig_0_4z = celloutsig_0_0z[17:14] + { celloutsig_0_0z[2:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_9z[11:8] + { celloutsig_0_1z[4:2], celloutsig_0_2z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_1z[5:0];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_0z[11:10], celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_1z[3:1], celloutsig_0_7z, _00_ } / { 1'h1, in_data[29:25], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_7z / { 1'h1, celloutsig_0_4z[1:0] };
  assign celloutsig_0_16z = in_data[55:52] / { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_1_16z = celloutsig_1_6z[7:1] >= celloutsig_1_14z[14:8];
  assign celloutsig_1_5z = { celloutsig_1_0z[4:0], celloutsig_1_4z, celloutsig_1_4z } >= celloutsig_1_0z[11:5];
  assign celloutsig_0_3z = in_data[72:48] <= { in_data[27:12], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[98:97], celloutsig_1_0z } || in_data[131:118];
  assign celloutsig_0_12z = celloutsig_0_11z[6:1] % { 1'h1, in_data[59:55] };
  assign celloutsig_0_20z = { celloutsig_0_9z[12:4], celloutsig_0_6z } % { 1'h1, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_1_19z = in_data[155:115] % { 1'h1, celloutsig_1_18z[12:8], celloutsig_1_6z[34:1], 1'h1 };
  assign celloutsig_1_3z = in_data[155:151] != celloutsig_1_0z[11:7];
  assign celloutsig_0_13z = - celloutsig_0_1z[7:1];
  assign celloutsig_0_7z = ~ in_data[36:34];
  assign celloutsig_1_4z = | { in_data[167:145], celloutsig_1_0z };
  assign celloutsig_1_10z = _01_[2] & celloutsig_1_3z;
  assign celloutsig_1_2z = in_data[180:141] <<< { in_data[138:112], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_6z[10:5], celloutsig_1_5z, celloutsig_1_9z, _01_, celloutsig_1_10z, celloutsig_1_3z } - celloutsig_1_11z[13:1];
  assign celloutsig_1_18z = { in_data[119:105], celloutsig_1_16z, celloutsig_1_1z } - { celloutsig_1_15z[5:3], celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[37:13] ~^ in_data[69:45];
  assign celloutsig_1_11z = { in_data[141:133], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z } ~^ { celloutsig_1_8z[10:0], _01_ };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_4z } ~^ { _00_[5:3], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_1z = celloutsig_0_0z[14:6] ~^ in_data[38:30];
  assign celloutsig_0_19z = celloutsig_0_16z ~^ { celloutsig_0_15z[2:1], celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_19z[1], celloutsig_0_13z } ~^ { _00_[4:3], celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_6z = ~((in_data[10] & celloutsig_0_4z[0]) | celloutsig_0_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_12z[0] & celloutsig_0_13z[3]) | celloutsig_0_13z[4]);
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 20'h00000;
    else if (!clkin_data[160]) celloutsig_1_14z = { in_data[191:187], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 12'h000;
    else if (!clkin_data[128]) celloutsig_1_0z = in_data[110:99];
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 13'h0000;
    else if (clkin_data[128]) celloutsig_1_8z = celloutsig_1_6z[18:6];
  assign celloutsig_1_6z[34:1] = celloutsig_1_2z[37:4] ~^ { celloutsig_1_2z[24:6], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z[0] = 1'h1;
  assign { out_data[144:96], out_data[41:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z[35:4], celloutsig_0_20z, celloutsig_0_21z };
endmodule
