<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/aarch64/sharedRuntime_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 2003, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2014, 2020, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #include &quot;precompiled.hpp&quot;
  27 #include &quot;asm/macroAssembler.hpp&quot;
  28 #include &quot;asm/macroAssembler.inline.hpp&quot;
  29 #include &quot;code/debugInfoRec.hpp&quot;
  30 #include &quot;code/icBuffer.hpp&quot;
  31 #include &quot;code/vtableStubs.hpp&quot;
  32 #include &quot;interpreter/interpreter.hpp&quot;
  33 #include &quot;interpreter/interp_masm.hpp&quot;
  34 #include &quot;logging/log.hpp&quot;
  35 #include &quot;memory/resourceArea.hpp&quot;
  36 #include &quot;nativeInst_aarch64.hpp&quot;
  37 #include &quot;oops/compiledICHolder.hpp&quot;
  38 #include &quot;oops/klass.inline.hpp&quot;
  39 #include &quot;runtime/safepointMechanism.hpp&quot;
  40 #include &quot;runtime/sharedRuntime.hpp&quot;
  41 #include &quot;runtime/vframeArray.hpp&quot;
  42 #include &quot;utilities/align.hpp&quot;
  43 #include &quot;vmreg_aarch64.inline.hpp&quot;
  44 #ifdef COMPILER1
  45 #include &quot;c1/c1_Runtime1.hpp&quot;
  46 #endif
  47 #ifdef COMPILER2
  48 #include &quot;adfiles/ad_aarch64.hpp&quot;
  49 #include &quot;opto/runtime.hpp&quot;
  50 #endif
  51 #if INCLUDE_JVMCI
  52 #include &quot;jvmci/jvmciJavaClasses.hpp&quot;
  53 #endif
  54 
  55 #define __ masm-&gt;
  56 
  57 const int StackAlignmentInSlots = StackAlignmentInBytes / VMRegImpl::stack_slot_size;
  58 
  59 class SimpleRuntimeFrame {
  60 
  61   public:
  62 
  63   // Most of the runtime stubs have this simple frame layout.
  64   // This class exists to make the layout shared in one place.
  65   // Offsets are for compiler stack slots, which are jints.
  66   enum layout {
  67     // The frame sender code expects that rbp will be in the &quot;natural&quot; place and
  68     // will override any oopMap setting for it. We must therefore force the layout
  69     // so that it agrees with the frame sender code.
  70     // we don&#39;t expect any arg reg save area so aarch64 asserts that
  71     // frame::arg_reg_save_area_bytes == 0
  72     rbp_off = 0,
  73     rbp_off2,
  74     return_off, return_off2,
  75     framesize
  76   };
  77 };
  78 
  79 // FIXME -- this is used by C1
  80 class RegisterSaver {
  81  public:
  82   static OopMap* save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words, bool save_vectors = false);
  83   static void restore_live_registers(MacroAssembler* masm, bool restore_vectors = false);
  84 
  85   // Offsets into the register save area
  86   // Used by deoptimization when it is managing result register
  87   // values on its own
  88 
  89   static int r0_offset_in_bytes(void)    { return (32 + r0-&gt;encoding()) * wordSize; }
  90   static int reg_offset_in_bytes(Register r)    { return r0_offset_in_bytes() + r-&gt;encoding() * wordSize; }
  91   static int rmethod_offset_in_bytes(void)    { return reg_offset_in_bytes(rmethod); }
  92   static int rscratch1_offset_in_bytes(void)    { return (32 + rscratch1-&gt;encoding()) * wordSize; }
  93   static int v0_offset_in_bytes(void)   { return 0; }
  94   static int return_offset_in_bytes(void) { return (32 /* floats*/ + 31 /* gregs*/) * wordSize; }
  95 
  96   // During deoptimization only the result registers need to be restored,
  97   // all the other values have already been extracted.
  98   static void restore_result_registers(MacroAssembler* masm);
  99 
 100     // Capture info about frame layout
 101   enum layout {
 102                 fpu_state_off = 0,
 103                 fpu_state_end = fpu_state_off + FPUStateSizeInWords - 1,
 104                 // The frame sender code expects that rfp will be in
 105                 // the &quot;natural&quot; place and will override any oopMap
 106                 // setting for it. We must therefore force the layout
 107                 // so that it agrees with the frame sender code.
 108                 r0_off = fpu_state_off + FPUStateSizeInWords,
 109                 rfp_off = r0_off + (RegisterImpl::number_of_registers - 2) * RegisterImpl::max_slots_per_register,
 110                 return_off = rfp_off + RegisterImpl::max_slots_per_register,      // slot for return address
 111                 reg_save_size = return_off + RegisterImpl::max_slots_per_register};
 112 
 113 };
 114 
 115 OopMap* RegisterSaver::save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words, bool save_vectors) {
 116 #if COMPILER2_OR_JVMCI
 117   if (save_vectors) {
 118     // Save upper half of vector registers
 119     int vect_words = FloatRegisterImpl::number_of_registers * FloatRegisterImpl::extra_save_slots_per_register /
 120                      VMRegImpl::slots_per_word;
 121     additional_frame_words += vect_words;
 122   }
 123 #else
 124   assert(!save_vectors, &quot;vectors are generated only by C2 and JVMCI&quot;);
 125 #endif
 126 
 127   int frame_size_in_bytes = align_up(additional_frame_words * wordSize +
 128                                      reg_save_size * BytesPerInt, 16);
 129   // OopMap frame size is in compiler stack slots (jint&#39;s) not bytes or words
 130   int frame_size_in_slots = frame_size_in_bytes / BytesPerInt;
 131   // The caller will allocate additional_frame_words
 132   int additional_frame_slots = additional_frame_words * wordSize / BytesPerInt;
 133   // CodeBlob frame size is in words.
 134   int frame_size_in_words = frame_size_in_bytes / wordSize;
 135   *total_frame_words = frame_size_in_words;
 136 
 137   // Save Integer and Float registers.
 138   __ enter();
 139   __ push_CPU_state(save_vectors);
 140 
 141   // Set an oopmap for the call site.  This oopmap will map all
 142   // oop-registers and debug-info registers as callee-saved.  This
 143   // will allow deoptimization at this safepoint to find all possible
 144   // debug-info recordings, as well as let GC find all oops.
 145 
 146   OopMapSet *oop_maps = new OopMapSet();
 147   OopMap* oop_map = new OopMap(frame_size_in_slots, 0);
 148 
 149   for (int i = 0; i &lt; RegisterImpl::number_of_registers; i++) {
 150     Register r = as_Register(i);
 151     if (r &lt;= rfp &amp;&amp; r != rscratch1 &amp;&amp; r != rscratch2) {
 152       // SP offsets are in 4-byte words.
 153       // Register slots are 8 bytes wide, 32 floating-point registers.
 154       int sp_offset = RegisterImpl::max_slots_per_register * i +
 155                       FloatRegisterImpl::save_slots_per_register * FloatRegisterImpl::number_of_registers;
 156       oop_map-&gt;set_callee_saved(VMRegImpl::stack2reg(sp_offset + additional_frame_slots),
 157                                 r-&gt;as_VMReg());
 158     }
 159   }
 160 
 161   for (int i = 0; i &lt; FloatRegisterImpl::number_of_registers; i++) {
 162     FloatRegister r = as_FloatRegister(i);
 163     int sp_offset = save_vectors ? (FloatRegisterImpl::max_slots_per_register * i) :
 164                                    (FloatRegisterImpl::save_slots_per_register * i);
 165     oop_map-&gt;set_callee_saved(VMRegImpl::stack2reg(sp_offset),
 166                               r-&gt;as_VMReg());
 167   }
 168 
 169   return oop_map;
 170 }
 171 
 172 void RegisterSaver::restore_live_registers(MacroAssembler* masm, bool restore_vectors) {
 173 #if !COMPILER2_OR_JVMCI
 174   assert(!restore_vectors, &quot;vectors are generated only by C2 and JVMCI&quot;);
 175 #endif
 176   __ pop_CPU_state(restore_vectors);
 177   __ leave();
 178 
 179 }
 180 
 181 void RegisterSaver::restore_result_registers(MacroAssembler* masm) {
 182 
 183   // Just restore result register. Only used by deoptimization. By
 184   // now any callee save register that needs to be restored to a c2
 185   // caller of the deoptee has been extracted into the vframeArray
 186   // and will be stuffed into the c2i adapter we create for later
 187   // restoration so only result registers need to be restored here.
 188 
 189   // Restore fp result register
 190   __ ldrd(v0, Address(sp, v0_offset_in_bytes()));
 191   // Restore integer result register
 192   __ ldr(r0, Address(sp, r0_offset_in_bytes()));
 193 
 194   // Pop all of the register save are off the stack
 195   __ add(sp, sp, align_up(return_offset_in_bytes(), 16));
 196 }
 197 
 198 // Is vector&#39;s size (in bytes) bigger than a size saved by default?
 199 // 8 bytes vector registers are saved by default on AArch64.
 200 bool SharedRuntime::is_wide_vector(int size) {
 201   return size &gt; 8;
 202 }
 203 
 204 size_t SharedRuntime::trampoline_size() {
 205   return 16;
 206 }
 207 
 208 void SharedRuntime::generate_trampoline(MacroAssembler *masm, address destination) {
 209   __ mov(rscratch1, destination);
 210   __ br(rscratch1);
 211 }
 212 
 213 // The java_calling_convention describes stack locations as ideal slots on
 214 // a frame with no abi restrictions. Since we must observe abi restrictions
 215 // (like the placement of the register window) the slots must be biased by
 216 // the following value.
 217 static int reg2offset_in(VMReg r) {
 218   // Account for saved rfp and lr
 219   // This should really be in_preserve_stack_slots
 220   return (r-&gt;reg2stack() + 4) * VMRegImpl::stack_slot_size;
 221 }
 222 
 223 static int reg2offset_out(VMReg r) {
 224   return (r-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
 225 }
 226 
 227 // ---------------------------------------------------------------------------
 228 // Read the array of BasicTypes from a signature, and compute where the
 229 // arguments should go.  Values in the VMRegPair regs array refer to 4-byte
 230 // quantities.  Values less than VMRegImpl::stack0 are registers, those above
 231 // refer to 4-byte stack slots.  All stack slots are based off of the stack pointer
 232 // as framesizes are fixed.
 233 // VMRegImpl::stack0 refers to the first slot 0(sp).
 234 // and VMRegImpl::stack0+1 refers to the memory word 4-byes higher.  Register
 235 // up to RegisterImpl::number_of_registers) are the 64-bit
 236 // integer registers.
 237 
 238 // Note: the INPUTS in sig_bt are in units of Java argument words,
 239 // which are 64-bit.  The OUTPUTS are in 32-bit units.
 240 
 241 // The Java calling convention is a &quot;shifted&quot; version of the C ABI.
 242 // By skipping the first C ABI register we can call non-static jni
 243 // methods with small numbers of arguments without having to shuffle
 244 // the arguments at all. Since we control the java ABI we ought to at
 245 // least get some advantage out of it.
 246 
 247 int SharedRuntime::java_calling_convention(const BasicType *sig_bt,
 248                                            VMRegPair *regs,
 249                                            int total_args_passed,
 250                                            int is_outgoing) {
 251 
 252   // Create the mapping between argument positions and
 253   // registers.
 254   static const Register INT_ArgReg[Argument::n_int_register_parameters_j] = {
 255     j_rarg0, j_rarg1, j_rarg2, j_rarg3, j_rarg4, j_rarg5, j_rarg6, j_rarg7
 256   };
 257   static const FloatRegister FP_ArgReg[Argument::n_float_register_parameters_j] = {
 258     j_farg0, j_farg1, j_farg2, j_farg3,
 259     j_farg4, j_farg5, j_farg6, j_farg7
 260   };
 261 
 262 
 263   uint int_args = 0;
 264   uint fp_args = 0;
 265   uint stk_args = 0; // inc by 2 each time
 266 
 267   for (int i = 0; i &lt; total_args_passed; i++) {
 268     switch (sig_bt[i]) {
 269     case T_BOOLEAN:
 270     case T_CHAR:
 271     case T_BYTE:
 272     case T_SHORT:
 273     case T_INT:
 274       if (int_args &lt; Argument::n_int_register_parameters_j) {
 275         regs[i].set1(INT_ArgReg[int_args++]-&gt;as_VMReg());
 276       } else {
 277         regs[i].set1(VMRegImpl::stack2reg(stk_args));
 278         stk_args += 2;
 279       }
 280       break;
 281     case T_VOID:
 282       // halves of T_LONG or T_DOUBLE
 283       assert(i != 0 &amp;&amp; (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), &quot;expecting half&quot;);
 284       regs[i].set_bad();
 285       break;
 286     case T_LONG:
 287       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
 288       // fall through
 289     case T_OBJECT:
 290     case T_ARRAY:
 291     case T_ADDRESS:
 292       if (int_args &lt; Argument::n_int_register_parameters_j) {
 293         regs[i].set2(INT_ArgReg[int_args++]-&gt;as_VMReg());
 294       } else {
 295         regs[i].set2(VMRegImpl::stack2reg(stk_args));
 296         stk_args += 2;
 297       }
 298       break;
 299     case T_FLOAT:
 300       if (fp_args &lt; Argument::n_float_register_parameters_j) {
 301         regs[i].set1(FP_ArgReg[fp_args++]-&gt;as_VMReg());
 302       } else {
 303         regs[i].set1(VMRegImpl::stack2reg(stk_args));
 304         stk_args += 2;
 305       }
 306       break;
 307     case T_DOUBLE:
 308       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
 309       if (fp_args &lt; Argument::n_float_register_parameters_j) {
 310         regs[i].set2(FP_ArgReg[fp_args++]-&gt;as_VMReg());
 311       } else {
 312         regs[i].set2(VMRegImpl::stack2reg(stk_args));
 313         stk_args += 2;
 314       }
 315       break;
 316     default:
 317       ShouldNotReachHere();
 318       break;
 319     }
 320   }
 321 
 322   return align_up(stk_args, 2);
 323 }
 324 
 325 // Patch the callers callsite with entry to compiled code if it exists.
 326 static void patch_callers_callsite(MacroAssembler *masm) {
 327   Label L;
 328   __ ldr(rscratch1, Address(rmethod, in_bytes(Method::code_offset())));
 329   __ cbz(rscratch1, L);
 330 
 331   __ enter();
 332   __ push_CPU_state();
 333 
 334   // VM needs caller&#39;s callsite
 335   // VM needs target method
 336   // This needs to be a long call since we will relocate this adapter to
 337   // the codeBuffer and it may not reach
 338 
 339 #ifndef PRODUCT
 340   assert(frame::arg_reg_save_area_bytes == 0, &quot;not expecting frame reg save area&quot;);
 341 #endif
 342 
 343   __ mov(c_rarg0, rmethod);
 344   __ mov(c_rarg1, lr);
 345   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite)));
 346   __ blr(rscratch1);
 347   __ maybe_isb();
 348 
 349   __ pop_CPU_state();
 350   // restore sp
 351   __ leave();
 352   __ bind(L);
 353 }
 354 
 355 static void gen_c2i_adapter(MacroAssembler *masm,
 356                             int total_args_passed,
 357                             int comp_args_on_stack,
 358                             const BasicType *sig_bt,
 359                             const VMRegPair *regs,
 360                             Label&amp; skip_fixup) {
 361   // Before we get into the guts of the C2I adapter, see if we should be here
 362   // at all.  We&#39;ve come from compiled code and are attempting to jump to the
 363   // interpreter, which means the caller made a static call to get here
 364   // (vcalls always get a compiled target if there is one).  Check for a
 365   // compiled target.  If there is one, we need to patch the caller&#39;s call.
 366   patch_callers_callsite(masm);
 367 
 368   __ bind(skip_fixup);
 369 
 370   int words_pushed = 0;
 371 
 372   // Since all args are passed on the stack, total_args_passed *
 373   // Interpreter::stackElementSize is the space we need.
 374 
 375   int extraspace = total_args_passed * Interpreter::stackElementSize;
 376 
 377   __ mov(r13, sp);
 378 
 379   // stack is aligned, keep it that way
 380   extraspace = align_up(extraspace, 2*wordSize);
 381 
 382   if (extraspace)
 383     __ sub(sp, sp, extraspace);
 384 
 385   // Now write the args into the outgoing interpreter space
 386   for (int i = 0; i &lt; total_args_passed; i++) {
 387     if (sig_bt[i] == T_VOID) {
 388       assert(i &gt; 0 &amp;&amp; (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), &quot;missing half&quot;);
 389       continue;
 390     }
 391 
 392     // offset to start parameters
 393     int st_off   = (total_args_passed - i - 1) * Interpreter::stackElementSize;
 394     int next_off = st_off - Interpreter::stackElementSize;
 395 
 396     // Say 4 args:
 397     // i   st_off
 398     // 0   32 T_LONG
 399     // 1   24 T_VOID
 400     // 2   16 T_OBJECT
 401     // 3    8 T_BOOL
 402     // -    0 return address
 403     //
 404     // However to make thing extra confusing. Because we can fit a long/double in
 405     // a single slot on a 64 bt vm and it would be silly to break them up, the interpreter
 406     // leaves one slot empty and only stores to a single slot. In this case the
 407     // slot that is occupied is the T_VOID slot. See I said it was confusing.
 408 
 409     VMReg r_1 = regs[i].first();
 410     VMReg r_2 = regs[i].second();
 411     if (!r_1-&gt;is_valid()) {
 412       assert(!r_2-&gt;is_valid(), &quot;&quot;);
 413       continue;
 414     }
 415     if (r_1-&gt;is_stack()) {
 416       // memory to memory use rscratch1
 417       int ld_off = (r_1-&gt;reg2stack() * VMRegImpl::stack_slot_size
 418                     + extraspace
 419                     + words_pushed * wordSize);
 420       if (!r_2-&gt;is_valid()) {
 421         // sign extend??
 422         __ ldrw(rscratch1, Address(sp, ld_off));
 423         __ str(rscratch1, Address(sp, st_off));
 424 
 425       } else {
 426 
 427         __ ldr(rscratch1, Address(sp, ld_off));
 428 
 429         // Two VMREgs|OptoRegs can be T_OBJECT, T_ADDRESS, T_DOUBLE, T_LONG
 430         // T_DOUBLE and T_LONG use two slots in the interpreter
 431         if ( sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
 432           // ld_off == LSW, ld_off+wordSize == MSW
 433           // st_off == MSW, next_off == LSW
 434           __ str(rscratch1, Address(sp, next_off));
 435 #ifdef ASSERT
 436           // Overwrite the unused slot with known junk
 437           __ mov(rscratch1, 0xdeadffffdeadaaaaul);
 438           __ str(rscratch1, Address(sp, st_off));
 439 #endif /* ASSERT */
 440         } else {
 441           __ str(rscratch1, Address(sp, st_off));
 442         }
 443       }
 444     } else if (r_1-&gt;is_Register()) {
 445       Register r = r_1-&gt;as_Register();
 446       if (!r_2-&gt;is_valid()) {
 447         // must be only an int (or less ) so move only 32bits to slot
 448         // why not sign extend??
 449         __ str(r, Address(sp, st_off));
 450       } else {
 451         // Two VMREgs|OptoRegs can be T_OBJECT, T_ADDRESS, T_DOUBLE, T_LONG
 452         // T_DOUBLE and T_LONG use two slots in the interpreter
 453         if ( sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
 454           // long/double in gpr
 455 #ifdef ASSERT
 456           // Overwrite the unused slot with known junk
 457           __ mov(rscratch1, 0xdeadffffdeadaaabul);
 458           __ str(rscratch1, Address(sp, st_off));
 459 #endif /* ASSERT */
 460           __ str(r, Address(sp, next_off));
 461         } else {
 462           __ str(r, Address(sp, st_off));
 463         }
 464       }
 465     } else {
 466       assert(r_1-&gt;is_FloatRegister(), &quot;&quot;);
 467       if (!r_2-&gt;is_valid()) {
 468         // only a float use just part of the slot
 469         __ strs(r_1-&gt;as_FloatRegister(), Address(sp, st_off));
 470       } else {
 471 #ifdef ASSERT
 472         // Overwrite the unused slot with known junk
 473         __ mov(rscratch1, 0xdeadffffdeadaaacul);
 474         __ str(rscratch1, Address(sp, st_off));
 475 #endif /* ASSERT */
 476         __ strd(r_1-&gt;as_FloatRegister(), Address(sp, next_off));
 477       }
 478     }
 479   }
 480 
 481   __ mov(esp, sp); // Interp expects args on caller&#39;s expression stack
 482 
 483   __ ldr(rscratch1, Address(rmethod, in_bytes(Method::interpreter_entry_offset())));
 484   __ br(rscratch1);
 485 }
 486 
 487 
 488 void SharedRuntime::gen_i2c_adapter(MacroAssembler *masm,
 489                                     int total_args_passed,
 490                                     int comp_args_on_stack,
 491                                     const BasicType *sig_bt,
 492                                     const VMRegPair *regs) {
 493 
 494   // Note: r13 contains the senderSP on entry. We must preserve it since
 495   // we may do a i2c -&gt; c2i transition if we lose a race where compiled
 496   // code goes non-entrant while we get args ready.
 497 
 498   // In addition we use r13 to locate all the interpreter args because
 499   // we must align the stack to 16 bytes.
 500 
 501   // Adapters are frameless.
 502 
 503   // An i2c adapter is frameless because the *caller* frame, which is
 504   // interpreted, routinely repairs its own esp (from
 505   // interpreter_frame_last_sp), even if a callee has modified the
 506   // stack pointer.  It also recalculates and aligns sp.
 507 
 508   // A c2i adapter is frameless because the *callee* frame, which is
 509   // interpreted, routinely repairs its caller&#39;s sp (from sender_sp,
 510   // which is set up via the senderSP register).
 511 
 512   // In other words, if *either* the caller or callee is interpreted, we can
 513   // get the stack pointer repaired after a call.
 514 
 515   // This is why c2i and i2c adapters cannot be indefinitely composed.
 516   // In particular, if a c2i adapter were to somehow call an i2c adapter,
 517   // both caller and callee would be compiled methods, and neither would
 518   // clean up the stack pointer changes performed by the two adapters.
 519   // If this happens, control eventually transfers back to the compiled
 520   // caller, but with an uncorrected stack, causing delayed havoc.
 521 
 522   if (VerifyAdapterCalls &amp;&amp;
 523       (Interpreter::code() != NULL || StubRoutines::code1() != NULL)) {
 524 #if 0
 525     // So, let&#39;s test for cascading c2i/i2c adapters right now.
 526     //  assert(Interpreter::contains($return_addr) ||
 527     //         StubRoutines::contains($return_addr),
 528     //         &quot;i2c adapter must return to an interpreter frame&quot;);
 529     __ block_comment(&quot;verify_i2c { &quot;);
 530     Label L_ok;
 531     if (Interpreter::code() != NULL)
 532       range_check(masm, rax, r11,
 533                   Interpreter::code()-&gt;code_start(), Interpreter::code()-&gt;code_end(),
 534                   L_ok);
 535     if (StubRoutines::code1() != NULL)
 536       range_check(masm, rax, r11,
 537                   StubRoutines::code1()-&gt;code_begin(), StubRoutines::code1()-&gt;code_end(),
 538                   L_ok);
 539     if (StubRoutines::code2() != NULL)
 540       range_check(masm, rax, r11,
 541                   StubRoutines::code2()-&gt;code_begin(), StubRoutines::code2()-&gt;code_end(),
 542                   L_ok);
 543     const char* msg = &quot;i2c adapter must return to an interpreter frame&quot;;
 544     __ block_comment(msg);
 545     __ stop(msg);
 546     __ bind(L_ok);
 547     __ block_comment(&quot;} verify_i2ce &quot;);
 548 #endif
 549   }
 550 
 551   // Cut-out for having no stack args.
 552   int comp_words_on_stack = align_up(comp_args_on_stack*VMRegImpl::stack_slot_size, wordSize)&gt;&gt;LogBytesPerWord;
 553   if (comp_args_on_stack) {
 554     __ sub(rscratch1, sp, comp_words_on_stack * wordSize);
 555     __ andr(sp, rscratch1, -16);
 556   }
 557 
 558   // Will jump to the compiled code just as if compiled code was doing it.
 559   // Pre-load the register-jump target early, to schedule it better.
 560   __ ldr(rscratch1, Address(rmethod, in_bytes(Method::from_compiled_offset())));
 561 
 562 #if INCLUDE_JVMCI
 563   if (EnableJVMCI || UseAOT) {
 564     // check if this call should be routed towards a specific entry point
 565     __ ldr(rscratch2, Address(rthread, in_bytes(JavaThread::jvmci_alternate_call_target_offset())));
 566     Label no_alternative_target;
 567     __ cbz(rscratch2, no_alternative_target);
 568     __ mov(rscratch1, rscratch2);
 569     __ str(zr, Address(rthread, in_bytes(JavaThread::jvmci_alternate_call_target_offset())));
 570     __ bind(no_alternative_target);
 571   }
 572 #endif // INCLUDE_JVMCI
 573 
 574   // Now generate the shuffle code.
 575   for (int i = 0; i &lt; total_args_passed; i++) {
 576     if (sig_bt[i] == T_VOID) {
 577       assert(i &gt; 0 &amp;&amp; (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), &quot;missing half&quot;);
 578       continue;
 579     }
 580 
 581     // Pick up 0, 1 or 2 words from SP+offset.
 582 
 583     assert(!regs[i].second()-&gt;is_valid() || regs[i].first()-&gt;next() == regs[i].second(),
 584             &quot;scrambled load targets?&quot;);
 585     // Load in argument order going down.
 586     int ld_off = (total_args_passed - i - 1)*Interpreter::stackElementSize;
 587     // Point to interpreter value (vs. tag)
 588     int next_off = ld_off - Interpreter::stackElementSize;
 589     //
 590     //
 591     //
 592     VMReg r_1 = regs[i].first();
 593     VMReg r_2 = regs[i].second();
 594     if (!r_1-&gt;is_valid()) {
 595       assert(!r_2-&gt;is_valid(), &quot;&quot;);
 596       continue;
 597     }
 598     if (r_1-&gt;is_stack()) {
 599       // Convert stack slot to an SP offset (+ wordSize to account for return address )
 600       int st_off = regs[i].first()-&gt;reg2stack()*VMRegImpl::stack_slot_size;
 601       if (!r_2-&gt;is_valid()) {
 602         // sign extend???
 603         __ ldrsw(rscratch2, Address(esp, ld_off));
 604         __ str(rscratch2, Address(sp, st_off));
 605       } else {
 606         //
 607         // We are using two optoregs. This can be either T_OBJECT,
 608         // T_ADDRESS, T_LONG, or T_DOUBLE the interpreter allocates
 609         // two slots but only uses one for thr T_LONG or T_DOUBLE case
 610         // So we must adjust where to pick up the data to match the
 611         // interpreter.
 612         //
 613         // Interpreter local[n] == MSW, local[n+1] == LSW however locals
 614         // are accessed as negative so LSW is at LOW address
 615 
 616         // ld_off is MSW so get LSW
 617         const int offset = (sig_bt[i]==T_LONG||sig_bt[i]==T_DOUBLE)?
 618                            next_off : ld_off;
 619         __ ldr(rscratch2, Address(esp, offset));
 620         // st_off is LSW (i.e. reg.first())
 621         __ str(rscratch2, Address(sp, st_off));
 622       }
 623     } else if (r_1-&gt;is_Register()) {  // Register argument
 624       Register r = r_1-&gt;as_Register();
 625       if (r_2-&gt;is_valid()) {
 626         //
 627         // We are using two VMRegs. This can be either T_OBJECT,
 628         // T_ADDRESS, T_LONG, or T_DOUBLE the interpreter allocates
 629         // two slots but only uses one for thr T_LONG or T_DOUBLE case
 630         // So we must adjust where to pick up the data to match the
 631         // interpreter.
 632 
 633         const int offset = (sig_bt[i]==T_LONG||sig_bt[i]==T_DOUBLE)?
 634                            next_off : ld_off;
 635 
 636         // this can be a misaligned move
 637         __ ldr(r, Address(esp, offset));
 638       } else {
 639         // sign extend and use a full word?
 640         __ ldrw(r, Address(esp, ld_off));
 641       }
 642     } else {
 643       if (!r_2-&gt;is_valid()) {
 644         __ ldrs(r_1-&gt;as_FloatRegister(), Address(esp, ld_off));
 645       } else {
 646         __ ldrd(r_1-&gt;as_FloatRegister(), Address(esp, next_off));
 647       }
 648     }
 649   }
 650 
 651   // 6243940 We might end up in handle_wrong_method if
 652   // the callee is deoptimized as we race thru here. If that
 653   // happens we don&#39;t want to take a safepoint because the
 654   // caller frame will look interpreted and arguments are now
 655   // &quot;compiled&quot; so it is much better to make this transition
 656   // invisible to the stack walking code. Unfortunately if
 657   // we try and find the callee by normal means a safepoint
 658   // is possible. So we stash the desired callee in the thread
 659   // and the vm will find there should this case occur.
 660 
 661   __ str(rmethod, Address(rthread, JavaThread::callee_target_offset()));
 662 
 663   __ br(rscratch1);
 664 }
 665 
 666 // ---------------------------------------------------------------
 667 AdapterHandlerEntry* SharedRuntime::generate_i2c2i_adapters(MacroAssembler *masm,
 668                                                             int total_args_passed,
 669                                                             int comp_args_on_stack,
 670                                                             const BasicType *sig_bt,
 671                                                             const VMRegPair *regs,
 672                                                             AdapterFingerPrint* fingerprint) {
 673   address i2c_entry = __ pc();
 674 
 675   gen_i2c_adapter(masm, total_args_passed, comp_args_on_stack, sig_bt, regs);
 676 
 677   address c2i_unverified_entry = __ pc();
 678   Label skip_fixup;
 679 
 680   Label ok;
 681 
 682   Register holder = rscratch2;
 683   Register receiver = j_rarg0;
 684   Register tmp = r10;  // A call-clobbered register not used for arg passing
 685 
 686   // -------------------------------------------------------------------------
 687   // Generate a C2I adapter.  On entry we know rmethod holds the Method* during calls
 688   // to the interpreter.  The args start out packed in the compiled layout.  They
 689   // need to be unpacked into the interpreter layout.  This will almost always
 690   // require some stack space.  We grow the current (compiled) stack, then repack
 691   // the args.  We  finally end in a jump to the generic interpreter entry point.
 692   // On exit from the interpreter, the interpreter will restore our SP (lest the
 693   // compiled code, which relys solely on SP and not FP, get sick).
 694 
 695   {
 696     __ block_comment(&quot;c2i_unverified_entry {&quot;);
 697     __ load_klass(rscratch1, receiver);
 698     __ ldr(tmp, Address(holder, CompiledICHolder::holder_klass_offset()));
 699     __ cmp(rscratch1, tmp);
 700     __ ldr(rmethod, Address(holder, CompiledICHolder::holder_metadata_offset()));
 701     __ br(Assembler::EQ, ok);
 702     __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 703 
 704     __ bind(ok);
 705     // Method might have been compiled since the call site was patched to
 706     // interpreted; if that is the case treat it as a miss so we can get
 707     // the call site corrected.
 708     __ ldr(rscratch1, Address(rmethod, in_bytes(Method::code_offset())));
 709     __ cbz(rscratch1, skip_fixup);
 710     __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 711     __ block_comment(&quot;} c2i_unverified_entry&quot;);
 712   }
 713 
 714   address c2i_entry = __ pc();
 715 
 716   // Class initialization barrier for static methods
 717   address c2i_no_clinit_check_entry = NULL;
 718   if (VM_Version::supports_fast_class_init_checks()) {
 719     Label L_skip_barrier;
 720 
 721     { // Bypass the barrier for non-static methods
 722       __ ldrw(rscratch1, Address(rmethod, Method::access_flags_offset()));
 723       __ andsw(zr, rscratch1, JVM_ACC_STATIC);
 724       __ br(Assembler::EQ, L_skip_barrier); // non-static
 725     }
 726 
 727     __ load_method_holder(rscratch2, rmethod);
 728     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
 729     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 730 
 731     __ bind(L_skip_barrier);
 732     c2i_no_clinit_check_entry = __ pc();
 733   }
 734 
 735   gen_c2i_adapter(masm, total_args_passed, comp_args_on_stack, sig_bt, regs, skip_fixup);
 736 
 737   __ flush();
 738   return AdapterHandlerLibrary::new_entry(fingerprint, i2c_entry, c2i_entry, c2i_unverified_entry, c2i_no_clinit_check_entry);
 739 }
 740 
 741 int SharedRuntime::c_calling_convention(const BasicType *sig_bt,
 742                                          VMRegPair *regs,
 743                                          VMRegPair *regs2,
 744                                          int total_args_passed) {
 745   assert(regs2 == NULL, &quot;not needed on AArch64&quot;);
 746 
 747 // We return the amount of VMRegImpl stack slots we need to reserve for all
 748 // the arguments NOT counting out_preserve_stack_slots.
 749 
 750     static const Register INT_ArgReg[Argument::n_int_register_parameters_c] = {
 751       c_rarg0, c_rarg1, c_rarg2, c_rarg3, c_rarg4, c_rarg5,  c_rarg6,  c_rarg7
 752     };
 753     static const FloatRegister FP_ArgReg[Argument::n_float_register_parameters_c] = {
 754       c_farg0, c_farg1, c_farg2, c_farg3,
 755       c_farg4, c_farg5, c_farg6, c_farg7
 756     };
 757 
 758     uint int_args = 0;
 759     uint fp_args = 0;
 760     uint stk_args = 0; // inc by 2 each time
 761 
 762     for (int i = 0; i &lt; total_args_passed; i++) {
 763       switch (sig_bt[i]) {
 764       case T_BOOLEAN:
 765       case T_CHAR:
 766       case T_BYTE:
 767       case T_SHORT:
 768       case T_INT:
 769         if (int_args &lt; Argument::n_int_register_parameters_c) {
 770           regs[i].set1(INT_ArgReg[int_args++]-&gt;as_VMReg());
 771         } else {
 772           regs[i].set1(VMRegImpl::stack2reg(stk_args));
 773           stk_args += 2;
 774         }
 775         break;
 776       case T_LONG:
 777         assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
 778         // fall through
 779       case T_OBJECT:
 780       case T_ARRAY:
 781       case T_ADDRESS:
 782       case T_METADATA:
 783         if (int_args &lt; Argument::n_int_register_parameters_c) {
 784           regs[i].set2(INT_ArgReg[int_args++]-&gt;as_VMReg());
 785         } else {
 786           regs[i].set2(VMRegImpl::stack2reg(stk_args));
 787           stk_args += 2;
 788         }
 789         break;
 790       case T_FLOAT:
 791         if (fp_args &lt; Argument::n_float_register_parameters_c) {
 792           regs[i].set1(FP_ArgReg[fp_args++]-&gt;as_VMReg());
 793         } else {
 794           regs[i].set1(VMRegImpl::stack2reg(stk_args));
 795           stk_args += 2;
 796         }
 797         break;
 798       case T_DOUBLE:
 799         assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
 800         if (fp_args &lt; Argument::n_float_register_parameters_c) {
 801           regs[i].set2(FP_ArgReg[fp_args++]-&gt;as_VMReg());
 802         } else {
 803           regs[i].set2(VMRegImpl::stack2reg(stk_args));
 804           stk_args += 2;
 805         }
 806         break;
 807       case T_VOID: // Halves of longs and doubles
 808         assert(i != 0 &amp;&amp; (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), &quot;expecting half&quot;);
 809         regs[i].set_bad();
 810         break;
 811       default:
 812         ShouldNotReachHere();
 813         break;
 814       }
 815     }
 816 
 817   return stk_args;
 818 }
 819 
 820 // On 64 bit we will store integer like items to the stack as
 821 // 64 bits items (sparc abi) even though java would only store
 822 // 32bits for a parameter. On 32bit it will simply be 32 bits
 823 // So this routine will do 32-&gt;32 on 32bit and 32-&gt;64 on 64bit
 824 static void move32_64(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
 825   if (src.first()-&gt;is_stack()) {
 826     if (dst.first()-&gt;is_stack()) {
 827       // stack to stack
 828       __ ldr(rscratch1, Address(rfp, reg2offset_in(src.first())));
 829       __ str(rscratch1, Address(sp, reg2offset_out(dst.first())));
 830     } else {
 831       // stack to reg
 832       __ ldrsw(dst.first()-&gt;as_Register(), Address(rfp, reg2offset_in(src.first())));
 833     }
 834   } else if (dst.first()-&gt;is_stack()) {
 835     // reg to stack
 836     // Do we really have to sign extend???
 837     // __ movslq(src.first()-&gt;as_Register(), src.first()-&gt;as_Register());
 838     __ str(src.first()-&gt;as_Register(), Address(sp, reg2offset_out(dst.first())));
 839   } else {
 840     if (dst.first() != src.first()) {
 841       __ sxtw(dst.first()-&gt;as_Register(), src.first()-&gt;as_Register());
 842     }
 843   }
 844 }
 845 
 846 // An oop arg. Must pass a handle not the oop itself
 847 static void object_move(MacroAssembler* masm,
 848                         OopMap* map,
 849                         int oop_handle_offset,
 850                         int framesize_in_slots,
 851                         VMRegPair src,
 852                         VMRegPair dst,
 853                         bool is_receiver,
 854                         int* receiver_offset) {
 855 
 856   // must pass a handle. First figure out the location we use as a handle
 857 
 858   Register rHandle = dst.first()-&gt;is_stack() ? rscratch2 : dst.first()-&gt;as_Register();
 859 
 860   // See if oop is NULL if it is we need no handle
 861 
 862   if (src.first()-&gt;is_stack()) {
 863 
 864     // Oop is already on the stack as an argument
 865     int offset_in_older_frame = src.first()-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots();
 866     map-&gt;set_oop(VMRegImpl::stack2reg(offset_in_older_frame + framesize_in_slots));
 867     if (is_receiver) {
 868       *receiver_offset = (offset_in_older_frame + framesize_in_slots) * VMRegImpl::stack_slot_size;
 869     }
 870 
 871     __ ldr(rscratch1, Address(rfp, reg2offset_in(src.first())));
 872     __ lea(rHandle, Address(rfp, reg2offset_in(src.first())));
 873     // conditionally move a NULL
 874     __ cmp(rscratch1, zr);
 875     __ csel(rHandle, zr, rHandle, Assembler::EQ);
 876   } else {
 877 
 878     // Oop is in an a register we must store it to the space we reserve
 879     // on the stack for oop_handles and pass a handle if oop is non-NULL
 880 
 881     const Register rOop = src.first()-&gt;as_Register();
 882     int oop_slot;
 883     if (rOop == j_rarg0)
 884       oop_slot = 0;
 885     else if (rOop == j_rarg1)
 886       oop_slot = 1;
 887     else if (rOop == j_rarg2)
 888       oop_slot = 2;
 889     else if (rOop == j_rarg3)
 890       oop_slot = 3;
 891     else if (rOop == j_rarg4)
 892       oop_slot = 4;
 893     else if (rOop == j_rarg5)
 894       oop_slot = 5;
 895     else if (rOop == j_rarg6)
 896       oop_slot = 6;
 897     else {
 898       assert(rOop == j_rarg7, &quot;wrong register&quot;);
 899       oop_slot = 7;
 900     }
 901 
 902     oop_slot = oop_slot * VMRegImpl::slots_per_word + oop_handle_offset;
 903     int offset = oop_slot*VMRegImpl::stack_slot_size;
 904 
 905     map-&gt;set_oop(VMRegImpl::stack2reg(oop_slot));
 906     // Store oop in handle area, may be NULL
 907     __ str(rOop, Address(sp, offset));
 908     if (is_receiver) {
 909       *receiver_offset = offset;
 910     }
 911 
 912     __ cmp(rOop, zr);
 913     __ lea(rHandle, Address(sp, offset));
 914     // conditionally move a NULL
 915     __ csel(rHandle, zr, rHandle, Assembler::EQ);
 916   }
 917 
 918   // If arg is on the stack then place it otherwise it is already in correct reg.
 919   if (dst.first()-&gt;is_stack()) {
 920     __ str(rHandle, Address(sp, reg2offset_out(dst.first())));
 921   }
 922 }
 923 
 924 // A float arg may have to do float reg int reg conversion
 925 static void float_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
 926   assert(src.first()-&gt;is_stack() &amp;&amp; dst.first()-&gt;is_stack() ||
 927          src.first()-&gt;is_reg() &amp;&amp; dst.first()-&gt;is_reg(), &quot;Unexpected error&quot;);
 928   if (src.first()-&gt;is_stack()) {
 929     if (dst.first()-&gt;is_stack()) {
 930       __ ldrw(rscratch1, Address(rfp, reg2offset_in(src.first())));
 931       __ strw(rscratch1, Address(sp, reg2offset_out(dst.first())));
 932     } else {
 933       ShouldNotReachHere();
 934     }
 935   } else if (src.first() != dst.first()) {
 936     if (src.is_single_phys_reg() &amp;&amp; dst.is_single_phys_reg())
 937       __ fmovs(dst.first()-&gt;as_FloatRegister(), src.first()-&gt;as_FloatRegister());
 938     else
 939       ShouldNotReachHere();
 940   }
 941 }
 942 
 943 // A long move
 944 static void long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
 945   if (src.first()-&gt;is_stack()) {
 946     if (dst.first()-&gt;is_stack()) {
 947       // stack to stack
 948       __ ldr(rscratch1, Address(rfp, reg2offset_in(src.first())));
 949       __ str(rscratch1, Address(sp, reg2offset_out(dst.first())));
 950     } else {
 951       // stack to reg
 952       __ ldr(dst.first()-&gt;as_Register(), Address(rfp, reg2offset_in(src.first())));
 953     }
 954   } else if (dst.first()-&gt;is_stack()) {
 955     // reg to stack
 956     // Do we really have to sign extend???
 957     // __ movslq(src.first()-&gt;as_Register(), src.first()-&gt;as_Register());
 958     __ str(src.first()-&gt;as_Register(), Address(sp, reg2offset_out(dst.first())));
 959   } else {
 960     if (dst.first() != src.first()) {
 961       __ mov(dst.first()-&gt;as_Register(), src.first()-&gt;as_Register());
 962     }
 963   }
 964 }
 965 
 966 
 967 // A double move
 968 static void double_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
 969   assert(src.first()-&gt;is_stack() &amp;&amp; dst.first()-&gt;is_stack() ||
 970          src.first()-&gt;is_reg() &amp;&amp; dst.first()-&gt;is_reg(), &quot;Unexpected error&quot;);
 971   if (src.first()-&gt;is_stack()) {
 972     if (dst.first()-&gt;is_stack()) {
 973       __ ldr(rscratch1, Address(rfp, reg2offset_in(src.first())));
 974       __ str(rscratch1, Address(sp, reg2offset_out(dst.first())));
 975     } else {
 976       ShouldNotReachHere();
 977     }
 978   } else if (src.first() != dst.first()) {
 979     if (src.is_single_phys_reg() &amp;&amp; dst.is_single_phys_reg())
 980       __ fmovd(dst.first()-&gt;as_FloatRegister(), src.first()-&gt;as_FloatRegister());
 981     else
 982       ShouldNotReachHere();
 983   }
 984 }
 985 
 986 
 987 void SharedRuntime::save_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
 988   // We always ignore the frame_slots arg and just use the space just below frame pointer
 989   // which by this time is free to use
 990   switch (ret_type) {
 991   case T_FLOAT:
 992     __ strs(v0, Address(rfp, -wordSize));
 993     break;
 994   case T_DOUBLE:
 995     __ strd(v0, Address(rfp, -wordSize));
 996     break;
 997   case T_VOID:  break;
 998   default: {
 999     __ str(r0, Address(rfp, -wordSize));
1000     }
1001   }
1002 }
1003 
1004 void SharedRuntime::restore_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
1005   // We always ignore the frame_slots arg and just use the space just below frame pointer
1006   // which by this time is free to use
1007   switch (ret_type) {
1008   case T_FLOAT:
1009     __ ldrs(v0, Address(rfp, -wordSize));
1010     break;
1011   case T_DOUBLE:
1012     __ ldrd(v0, Address(rfp, -wordSize));
1013     break;
1014   case T_VOID:  break;
1015   default: {
1016     __ ldr(r0, Address(rfp, -wordSize));
1017     }
1018   }
1019 }
1020 static void save_args(MacroAssembler *masm, int arg_count, int first_arg, VMRegPair *args) {
1021   RegSet x;
1022   for ( int i = first_arg ; i &lt; arg_count ; i++ ) {
1023     if (args[i].first()-&gt;is_Register()) {
1024       x = x + args[i].first()-&gt;as_Register();
1025     } else if (args[i].first()-&gt;is_FloatRegister()) {
1026       __ strd(args[i].first()-&gt;as_FloatRegister(), Address(__ pre(sp, -2 * wordSize)));
1027     }
1028   }
1029   __ push(x, sp);
1030 }
1031 
1032 static void restore_args(MacroAssembler *masm, int arg_count, int first_arg, VMRegPair *args) {
1033   RegSet x;
1034   for ( int i = first_arg ; i &lt; arg_count ; i++ ) {
1035     if (args[i].first()-&gt;is_Register()) {
1036       x = x + args[i].first()-&gt;as_Register();
1037     } else {
1038       ;
1039     }
1040   }
1041   __ pop(x, sp);
1042   for ( int i = arg_count - 1 ; i &gt;= first_arg ; i-- ) {
1043     if (args[i].first()-&gt;is_Register()) {
1044       ;
1045     } else if (args[i].first()-&gt;is_FloatRegister()) {
1046       __ ldrd(args[i].first()-&gt;as_FloatRegister(), Address(__ post(sp, 2 * wordSize)));
1047     }
1048   }
1049 }
1050 
1051 
1052 // Check GCLocker::needs_gc and enter the runtime if it&#39;s true.  This
1053 // keeps a new JNI critical region from starting until a GC has been
1054 // forced.  Save down any oops in registers and describe them in an
1055 // OopMap.
1056 static void check_needs_gc_for_critical_native(MacroAssembler* masm,
1057                                                int stack_slots,
1058                                                int total_c_args,
1059                                                int total_in_args,
1060                                                int arg_save_area,
1061                                                OopMapSet* oop_maps,
1062                                                VMRegPair* in_regs,
1063                                                BasicType* in_sig_bt) { Unimplemented(); }
1064 
1065 // Unpack an array argument into a pointer to the body and the length
1066 // if the array is non-null, otherwise pass 0 for both.
1067 static void unpack_array_argument(MacroAssembler* masm, VMRegPair reg, BasicType in_elem_type, VMRegPair body_arg, VMRegPair length_arg) { Unimplemented(); }
1068 
1069 
1070 class ComputeMoveOrder: public StackObj {
1071   class MoveOperation: public ResourceObj {
1072     friend class ComputeMoveOrder;
1073    private:
1074     VMRegPair        _src;
1075     VMRegPair        _dst;
1076     int              _src_index;
1077     int              _dst_index;
1078     bool             _processed;
1079     MoveOperation*  _next;
1080     MoveOperation*  _prev;
1081 
1082     static int get_id(VMRegPair r) { Unimplemented(); return 0; }
1083 
1084    public:
1085     MoveOperation(int src_index, VMRegPair src, int dst_index, VMRegPair dst):
1086       _src(src)
1087     , _dst(dst)
1088     , _src_index(src_index)
1089     , _dst_index(dst_index)
1090     , _processed(false)
1091     , _next(NULL)
1092     , _prev(NULL) { Unimplemented(); }
1093 
1094     VMRegPair src() const              { Unimplemented(); return _src; }
1095     int src_id() const                 { Unimplemented(); return 0; }
1096     int src_index() const              { Unimplemented(); return 0; }
1097     VMRegPair dst() const              { Unimplemented(); return _src; }
1098     void set_dst(int i, VMRegPair dst) { Unimplemented(); }
1099     int dst_index() const              { Unimplemented(); return 0; }
1100     int dst_id() const                 { Unimplemented(); return 0; }
1101     MoveOperation* next() const        { Unimplemented(); return 0; }
1102     MoveOperation* prev() const        { Unimplemented(); return 0; }
1103     void set_processed()               { Unimplemented(); }
1104     bool is_processed() const          { Unimplemented(); return 0; }
1105 
1106     // insert
1107     void break_cycle(VMRegPair temp_register) { Unimplemented(); }
1108 
1109     void link(GrowableArray&lt;MoveOperation*&gt;&amp; killer) { Unimplemented(); }
1110   };
1111 
1112  private:
1113   GrowableArray&lt;MoveOperation*&gt; edges;
1114 
1115  public:
1116   ComputeMoveOrder(int total_in_args, VMRegPair* in_regs, int total_c_args, VMRegPair* out_regs,
1117                     BasicType* in_sig_bt, GrowableArray&lt;int&gt;&amp; arg_order, VMRegPair tmp_vmreg) { Unimplemented(); }
1118 
1119   // Collected all the move operations
1120   void add_edge(int src_index, VMRegPair src, int dst_index, VMRegPair dst) { Unimplemented(); }
1121 
1122   // Walk the edges breaking cycles between moves.  The result list
1123   // can be walked in order to produce the proper set of loads
1124   GrowableArray&lt;MoveOperation*&gt;* get_store_order(VMRegPair temp_register) { Unimplemented(); return 0; }
1125 };
1126 
1127 
1128 static void rt_call(MacroAssembler* masm, address dest, int gpargs, int fpargs, int type) {
1129   CodeBlob *cb = CodeCache::find_blob(dest);
1130   if (cb) {
1131     __ far_call(RuntimeAddress(dest));
1132   } else {
1133     assert((unsigned)gpargs &lt; 256, &quot;eek!&quot;);
1134     assert((unsigned)fpargs &lt; 32, &quot;eek!&quot;);
1135     __ lea(rscratch1, RuntimeAddress(dest));
1136     __ blr(rscratch1);
1137     __ maybe_isb();
1138   }
1139 }
1140 
1141 static void verify_oop_args(MacroAssembler* masm,
1142                             const methodHandle&amp; method,
1143                             const BasicType* sig_bt,
1144                             const VMRegPair* regs) {
1145   Register temp_reg = r19;  // not part of any compiled calling seq
1146   if (VerifyOops) {
1147     for (int i = 0; i &lt; method-&gt;size_of_parameters(); i++) {
1148       if (sig_bt[i] == T_OBJECT ||
1149           sig_bt[i] == T_ARRAY) {
1150         VMReg r = regs[i].first();
1151         assert(r-&gt;is_valid(), &quot;bad oop arg&quot;);
1152         if (r-&gt;is_stack()) {
1153           __ ldr(temp_reg, Address(sp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size));
1154           __ verify_oop(temp_reg);
1155         } else {
1156           __ verify_oop(r-&gt;as_Register());
1157         }
1158       }
1159     }
1160   }
1161 }
1162 
1163 static void gen_special_dispatch(MacroAssembler* masm,
1164                                  const methodHandle&amp; method,
1165                                  const BasicType* sig_bt,
1166                                  const VMRegPair* regs) {
1167   verify_oop_args(masm, method, sig_bt, regs);
1168   vmIntrinsics::ID iid = method-&gt;intrinsic_id();
1169 
1170   // Now write the args into the outgoing interpreter space
1171   bool     has_receiver   = false;
1172   Register receiver_reg   = noreg;
1173   int      member_arg_pos = -1;
1174   Register member_reg     = noreg;
1175   int      ref_kind       = MethodHandles::signature_polymorphic_intrinsic_ref_kind(iid);
1176   if (ref_kind != 0) {
1177     member_arg_pos = method-&gt;size_of_parameters() - 1;  // trailing MemberName argument
1178     member_reg = r19;  // known to be free at this point
1179     has_receiver = MethodHandles::ref_kind_has_receiver(ref_kind);
1180   } else if (iid == vmIntrinsics::_invokeBasic) {
1181     has_receiver = true;
1182   } else {
1183     fatal(&quot;unexpected intrinsic id %d&quot;, iid);
1184   }
1185 
1186   if (member_reg != noreg) {
1187     // Load the member_arg into register, if necessary.
1188     SharedRuntime::check_member_name_argument_is_last_argument(method, sig_bt, regs);
1189     VMReg r = regs[member_arg_pos].first();
1190     if (r-&gt;is_stack()) {
1191       __ ldr(member_reg, Address(sp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size));
1192     } else {
1193       // no data motion is needed
1194       member_reg = r-&gt;as_Register();
1195     }
1196   }
1197 
1198   if (has_receiver) {
1199     // Make sure the receiver is loaded into a register.
1200     assert(method-&gt;size_of_parameters() &gt; 0, &quot;oob&quot;);
1201     assert(sig_bt[0] == T_OBJECT, &quot;receiver argument must be an object&quot;);
1202     VMReg r = regs[0].first();
1203     assert(r-&gt;is_valid(), &quot;bad receiver arg&quot;);
1204     if (r-&gt;is_stack()) {
1205       // Porting note:  This assumes that compiled calling conventions always
1206       // pass the receiver oop in a register.  If this is not true on some
1207       // platform, pick a temp and load the receiver from stack.
1208       fatal(&quot;receiver always in a register&quot;);
1209       receiver_reg = r2;  // known to be free at this point
1210       __ ldr(receiver_reg, Address(sp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size));
1211     } else {
1212       // no data motion is needed
1213       receiver_reg = r-&gt;as_Register();
1214     }
1215   }
1216 
1217   // Figure out which address we are really jumping to:
1218   MethodHandles::generate_method_handle_dispatch(masm, iid,
1219                                                  receiver_reg, member_reg, /*for_compiler_entry:*/ true);
1220 }
1221 
1222 // ---------------------------------------------------------------------------
1223 // Generate a native wrapper for a given method.  The method takes arguments
1224 // in the Java compiled code convention, marshals them to the native
1225 // convention (handlizes oops, etc), transitions to native, makes the call,
1226 // returns to java state (possibly blocking), unhandlizes any result and
1227 // returns.
1228 //
1229 // Critical native functions are a shorthand for the use of
1230 // GetPrimtiveArrayCritical and disallow the use of any other JNI
1231 // functions.  The wrapper is expected to unpack the arguments before
1232 // passing them to the callee and perform checks before and after the
1233 // native call to ensure that they GCLocker
1234 // lock_critical/unlock_critical semantics are followed.  Some other
1235 // parts of JNI setup are skipped like the tear down of the JNI handle
1236 // block and the check for pending exceptions it&#39;s impossible for them
1237 // to be thrown.
1238 //
1239 // They are roughly structured like this:
1240 //    if (GCLocker::needs_gc())
1241 //      SharedRuntime::block_for_jni_critical();
1242 //    tranistion to thread_in_native
1243 //    unpack arrray arguments and call native entry point
1244 //    check for safepoint in progress
1245 //    check if any thread suspend flags are set
1246 //      call into JVM and possible unlock the JNI critical
1247 //      if a GC was suppressed while in the critical native.
1248 //    transition back to thread_in_Java
1249 //    return to caller
1250 //
1251 nmethod* SharedRuntime::generate_native_wrapper(MacroAssembler* masm,
1252                                                 const methodHandle&amp; method,
1253                                                 int compile_id,
1254                                                 BasicType* in_sig_bt,
1255                                                 VMRegPair* in_regs,
1256                                                 BasicType ret_type,
1257                                                 address critical_entry) {
1258   if (method-&gt;is_method_handle_intrinsic()) {
1259     vmIntrinsics::ID iid = method-&gt;intrinsic_id();
1260     intptr_t start = (intptr_t)__ pc();
1261     int vep_offset = ((intptr_t)__ pc()) - start;
1262 
1263     // First instruction must be a nop as it may need to be patched on deoptimisation
1264     __ nop();
1265     gen_special_dispatch(masm,
1266                          method,
1267                          in_sig_bt,
1268                          in_regs);
1269     int frame_complete = ((intptr_t)__ pc()) - start;  // not complete, period
1270     __ flush();
1271     int stack_slots = SharedRuntime::out_preserve_stack_slots();  // no out slots at all, actually
1272     return nmethod::new_native_nmethod(method,
1273                                        compile_id,
1274                                        masm-&gt;code(),
1275                                        vep_offset,
1276                                        frame_complete,
1277                                        stack_slots / VMRegImpl::slots_per_word,
1278                                        in_ByteSize(-1),
1279                                        in_ByteSize(-1),
1280                                        (OopMapSet*)NULL);
1281   }
1282   bool is_critical_native = true;
1283   address native_func = critical_entry;
1284   if (native_func == NULL) {
1285     native_func = method-&gt;native_function();
1286     is_critical_native = false;
1287   }
1288   assert(native_func != NULL, &quot;must have function&quot;);
1289 
1290   // An OopMap for lock (and class if static)
1291   OopMapSet *oop_maps = new OopMapSet();
1292   intptr_t start = (intptr_t)__ pc();
1293 
1294   // We have received a description of where all the java arg are located
1295   // on entry to the wrapper. We need to convert these args to where
1296   // the jni function will expect them. To figure out where they go
1297   // we convert the java signature to a C signature by inserting
1298   // the hidden arguments as arg[0] and possibly arg[1] (static method)
1299 
1300   const int total_in_args = method-&gt;size_of_parameters();
1301   int total_c_args = total_in_args;
1302   if (!is_critical_native) {
1303     total_c_args += 1;
1304     if (method-&gt;is_static()) {
1305       total_c_args++;
1306     }
1307   } else {
1308     for (int i = 0; i &lt; total_in_args; i++) {
1309       if (in_sig_bt[i] == T_ARRAY) {
1310         total_c_args++;
1311       }
1312     }
1313   }
1314 
1315   BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_c_args);
1316   VMRegPair* out_regs   = NEW_RESOURCE_ARRAY(VMRegPair, total_c_args);
1317   BasicType* in_elem_bt = NULL;
1318 
1319   int argc = 0;
1320   if (!is_critical_native) {
1321     out_sig_bt[argc++] = T_ADDRESS;
1322     if (method-&gt;is_static()) {
1323       out_sig_bt[argc++] = T_OBJECT;
1324     }
1325 
1326     for (int i = 0; i &lt; total_in_args ; i++ ) {
1327       out_sig_bt[argc++] = in_sig_bt[i];
1328     }
1329   } else {
1330     in_elem_bt = NEW_RESOURCE_ARRAY(BasicType, total_in_args);
1331     SignatureStream ss(method-&gt;signature());
1332     for (int i = 0; i &lt; total_in_args ; i++ ) {
1333       if (in_sig_bt[i] == T_ARRAY) {
1334         // Arrays are passed as int, elem* pair
1335         out_sig_bt[argc++] = T_INT;
1336         out_sig_bt[argc++] = T_ADDRESS;
1337         ss.skip_array_prefix(1);  // skip one &#39;[&#39;
1338         assert(ss.is_primitive(), &quot;primitive type expected&quot;);
1339         in_elem_bt[i] = ss.type();
1340       } else {
1341         out_sig_bt[argc++] = in_sig_bt[i];
1342         in_elem_bt[i] = T_VOID;
1343       }
1344       if (in_sig_bt[i] != T_VOID) {
1345         assert(in_sig_bt[i] == ss.type() ||
1346                in_sig_bt[i] == T_ARRAY, &quot;must match&quot;);
1347         ss.next();
1348       }
1349     }
1350   }
1351 
1352   // Now figure out where the args must be stored and how much stack space
1353   // they require.
1354   int out_arg_slots;
1355   out_arg_slots = c_calling_convention(out_sig_bt, out_regs, NULL, total_c_args);
1356 
1357   // Compute framesize for the wrapper.  We need to handlize all oops in
1358   // incoming registers
1359 
1360   // Calculate the total number of stack slots we will need.
1361 
1362   // First count the abi requirement plus all of the outgoing args
1363   int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
1364 
1365   // Now the space for the inbound oop handle area
1366   int total_save_slots = 8 * VMRegImpl::slots_per_word;  // 8 arguments passed in registers
1367   if (is_critical_native) {
1368     // Critical natives may have to call out so they need a save area
1369     // for register arguments.
1370     int double_slots = 0;
1371     int single_slots = 0;
1372     for ( int i = 0; i &lt; total_in_args; i++) {
1373       if (in_regs[i].first()-&gt;is_Register()) {
1374         const Register reg = in_regs[i].first()-&gt;as_Register();
1375         switch (in_sig_bt[i]) {
1376           case T_BOOLEAN:
1377           case T_BYTE:
1378           case T_SHORT:
1379           case T_CHAR:
1380           case T_INT:  single_slots++; break;
1381           case T_ARRAY:  // specific to LP64 (7145024)
1382           case T_LONG: double_slots++; break;
1383           default:  ShouldNotReachHere();
1384         }
1385       } else if (in_regs[i].first()-&gt;is_FloatRegister()) {
1386         ShouldNotReachHere();
1387       }
1388     }
1389     total_save_slots = double_slots * 2 + single_slots;
1390     // align the save area
1391     if (double_slots != 0) {
1392       stack_slots = align_up(stack_slots, 2);
1393     }
1394   }
1395 
1396   int oop_handle_offset = stack_slots;
1397   stack_slots += total_save_slots;
1398 
1399   // Now any space we need for handlizing a klass if static method
1400 
1401   int klass_slot_offset = 0;
1402   int klass_offset = -1;
1403   int lock_slot_offset = 0;
1404   bool is_static = false;
1405 
1406   if (method-&gt;is_static()) {
1407     klass_slot_offset = stack_slots;
1408     stack_slots += VMRegImpl::slots_per_word;
1409     klass_offset = klass_slot_offset * VMRegImpl::stack_slot_size;
1410     is_static = true;
1411   }
1412 
1413   // Plus a lock if needed
1414 
1415   if (method-&gt;is_synchronized()) {
1416     lock_slot_offset = stack_slots;
1417     stack_slots += VMRegImpl::slots_per_word;
1418   }
1419 
1420   // Now a place (+2) to save return values or temp during shuffling
1421   // + 4 for return address (which we own) and saved rfp
1422   stack_slots += 6;
1423 
1424   // Ok The space we have allocated will look like:
1425   //
1426   //
1427   // FP-&gt; |                     |
1428   //      |---------------------|
1429   //      | 2 slots for moves   |
1430   //      |---------------------|
1431   //      | lock box (if sync)  |
1432   //      |---------------------| &lt;- lock_slot_offset
1433   //      | klass (if static)   |
1434   //      |---------------------| &lt;- klass_slot_offset
1435   //      | oopHandle area      |
1436   //      |---------------------| &lt;- oop_handle_offset (8 java arg registers)
1437   //      | outbound memory     |
1438   //      | based arguments     |
1439   //      |                     |
1440   //      |---------------------|
1441   //      |                     |
1442   // SP-&gt; | out_preserved_slots |
1443   //
1444   //
1445 
1446 
1447   // Now compute actual number of stack words we need rounding to make
1448   // stack properly aligned.
1449   stack_slots = align_up(stack_slots, StackAlignmentInSlots);
1450 
1451   int stack_size = stack_slots * VMRegImpl::stack_slot_size;
1452 
1453   // First thing make an ic check to see if we should even be here
1454 
1455   // We are free to use all registers as temps without saving them and
1456   // restoring them except rfp. rfp is the only callee save register
1457   // as far as the interpreter and the compiler(s) are concerned.
1458 
1459 
1460   const Register ic_reg = rscratch2;
1461   const Register receiver = j_rarg0;
1462 
1463   Label hit;
1464   Label exception_pending;
1465 
1466   assert_different_registers(ic_reg, receiver, rscratch1);
1467   __ verify_oop(receiver);
1468   __ cmp_klass(receiver, ic_reg, rscratch1);
1469   __ br(Assembler::EQ, hit);
1470 
1471   __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
1472 
1473   // Verified entry point must be aligned
1474   __ align(8);
1475 
1476   __ bind(hit);
1477 
1478   int vep_offset = ((intptr_t)__ pc()) - start;
1479 
1480   // If we have to make this method not-entrant we&#39;ll overwrite its
1481   // first instruction with a jump.  For this action to be legal we
1482   // must ensure that this first instruction is a B, BL, NOP, BKPT,
1483   // SVC, HVC, or SMC.  Make it a NOP.
1484   __ nop();
1485 
1486   if (VM_Version::supports_fast_class_init_checks() &amp;&amp; method-&gt;needs_clinit_barrier()) {
1487     Label L_skip_barrier;
1488     __ mov_metadata(rscratch2, method-&gt;method_holder()); // InstanceKlass*
1489     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
1490     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
1491 
1492     __ bind(L_skip_barrier);
1493   }
1494 
1495   // Generate stack overflow check
1496   if (UseStackBanging) {
1497     __ bang_stack_with_offset(JavaThread::stack_shadow_zone_size());
1498   } else {
1499     Unimplemented();
1500   }
1501 
1502   // Generate a new frame for the wrapper.
1503   __ enter();
1504   // -2 because return address is already present and so is saved rfp
1505   __ sub(sp, sp, stack_size - 2*wordSize);
1506 
1507   // Frame is now completed as far as size and linkage.
1508   int frame_complete = ((intptr_t)__ pc()) - start;
1509 
1510   // We use r20 as the oop handle for the receiver/klass
1511   // It is callee save so it survives the call to native
1512 
1513   const Register oop_handle_reg = r20;
1514 
1515   if (is_critical_native) {
1516     check_needs_gc_for_critical_native(masm, stack_slots, total_c_args, total_in_args,
1517                                        oop_handle_offset, oop_maps, in_regs, in_sig_bt);
1518   }
1519 
1520   //
1521   // We immediately shuffle the arguments so that any vm call we have to
1522   // make from here on out (sync slow path, jvmti, etc.) we will have
1523   // captured the oops from our caller and have a valid oopMap for
1524   // them.
1525 
1526   // -----------------
1527   // The Grand Shuffle
1528 
1529   // The Java calling convention is either equal (linux) or denser (win64) than the
1530   // c calling convention. However the because of the jni_env argument the c calling
1531   // convention always has at least one more (and two for static) arguments than Java.
1532   // Therefore if we move the args from java -&gt; c backwards then we will never have
1533   // a register-&gt;register conflict and we don&#39;t have to build a dependency graph
1534   // and figure out how to break any cycles.
1535   //
1536 
1537   // Record esp-based slot for receiver on stack for non-static methods
1538   int receiver_offset = -1;
1539 
1540   // This is a trick. We double the stack slots so we can claim
1541   // the oops in the caller&#39;s frame. Since we are sure to have
1542   // more args than the caller doubling is enough to make
1543   // sure we can capture all the incoming oop args from the
1544   // caller.
1545   //
1546   OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
1547 
1548   // Mark location of rfp (someday)
1549   // map-&gt;set_callee_saved(VMRegImpl::stack2reg( stack_slots - 2), stack_slots * 2, 0, vmreg(rfp));
1550 
1551 
1552   int float_args = 0;
1553   int int_args = 0;
1554 
1555 #ifdef ASSERT
1556   bool reg_destroyed[RegisterImpl::number_of_registers];
1557   bool freg_destroyed[FloatRegisterImpl::number_of_registers];
1558   for ( int r = 0 ; r &lt; RegisterImpl::number_of_registers ; r++ ) {
1559     reg_destroyed[r] = false;
1560   }
1561   for ( int f = 0 ; f &lt; FloatRegisterImpl::number_of_registers ; f++ ) {
1562     freg_destroyed[f] = false;
1563   }
1564 
1565 #endif /* ASSERT */
1566 
1567   // This may iterate in two different directions depending on the
1568   // kind of native it is.  The reason is that for regular JNI natives
1569   // the incoming and outgoing registers are offset upwards and for
1570   // critical natives they are offset down.
1571   GrowableArray&lt;int&gt; arg_order(2 * total_in_args);
1572   VMRegPair tmp_vmreg;
1573   tmp_vmreg.set2(r19-&gt;as_VMReg());
1574 
1575   if (!is_critical_native) {
1576     for (int i = total_in_args - 1, c_arg = total_c_args - 1; i &gt;= 0; i--, c_arg--) {
1577       arg_order.push(i);
1578       arg_order.push(c_arg);
1579     }
1580   } else {
1581     // Compute a valid move order, using tmp_vmreg to break any cycles
1582     ComputeMoveOrder cmo(total_in_args, in_regs, total_c_args, out_regs, in_sig_bt, arg_order, tmp_vmreg);
1583   }
1584 
1585   int temploc = -1;
1586   for (int ai = 0; ai &lt; arg_order.length(); ai += 2) {
1587     int i = arg_order.at(ai);
1588     int c_arg = arg_order.at(ai + 1);
1589     __ block_comment(err_msg(&quot;move %d -&gt; %d&quot;, i, c_arg));
1590     if (c_arg == -1) {
1591       assert(is_critical_native, &quot;should only be required for critical natives&quot;);
1592       // This arg needs to be moved to a temporary
1593       __ mov(tmp_vmreg.first()-&gt;as_Register(), in_regs[i].first()-&gt;as_Register());
1594       in_regs[i] = tmp_vmreg;
1595       temploc = i;
1596       continue;
1597     } else if (i == -1) {
1598       assert(is_critical_native, &quot;should only be required for critical natives&quot;);
1599       // Read from the temporary location
1600       assert(temploc != -1, &quot;must be valid&quot;);
1601       i = temploc;
1602       temploc = -1;
1603     }
1604 #ifdef ASSERT
1605     if (in_regs[i].first()-&gt;is_Register()) {
1606       assert(!reg_destroyed[in_regs[i].first()-&gt;as_Register()-&gt;encoding()], &quot;destroyed reg!&quot;);
1607     } else if (in_regs[i].first()-&gt;is_FloatRegister()) {
1608       assert(!freg_destroyed[in_regs[i].first()-&gt;as_FloatRegister()-&gt;encoding()], &quot;destroyed reg!&quot;);
1609     }
1610     if (out_regs[c_arg].first()-&gt;is_Register()) {
1611       reg_destroyed[out_regs[c_arg].first()-&gt;as_Register()-&gt;encoding()] = true;
1612     } else if (out_regs[c_arg].first()-&gt;is_FloatRegister()) {
1613       freg_destroyed[out_regs[c_arg].first()-&gt;as_FloatRegister()-&gt;encoding()] = true;
1614     }
1615 #endif /* ASSERT */
1616     switch (in_sig_bt[i]) {
1617       case T_ARRAY:
1618         if (is_critical_native) {
1619           unpack_array_argument(masm, in_regs[i], in_elem_bt[i], out_regs[c_arg + 1], out_regs[c_arg]);
1620           c_arg++;
1621 #ifdef ASSERT
1622           if (out_regs[c_arg].first()-&gt;is_Register()) {
1623             reg_destroyed[out_regs[c_arg].first()-&gt;as_Register()-&gt;encoding()] = true;
1624           } else if (out_regs[c_arg].first()-&gt;is_FloatRegister()) {
1625             freg_destroyed[out_regs[c_arg].first()-&gt;as_FloatRegister()-&gt;encoding()] = true;
1626           }
1627 #endif
1628           int_args++;
1629           break;
1630         }
1631       case T_OBJECT:
1632         assert(!is_critical_native, &quot;no oop arguments&quot;);
1633         object_move(masm, map, oop_handle_offset, stack_slots, in_regs[i], out_regs[c_arg],
1634                     ((i == 0) &amp;&amp; (!is_static)),
1635                     &amp;receiver_offset);
1636         int_args++;
1637         break;
1638       case T_VOID:
1639         break;
1640 
1641       case T_FLOAT:
1642         float_move(masm, in_regs[i], out_regs[c_arg]);
1643         float_args++;
1644         break;
1645 
1646       case T_DOUBLE:
1647         assert( i + 1 &lt; total_in_args &amp;&amp;
1648                 in_sig_bt[i + 1] == T_VOID &amp;&amp;
1649                 out_sig_bt[c_arg+1] == T_VOID, &quot;bad arg list&quot;);
1650         double_move(masm, in_regs[i], out_regs[c_arg]);
1651         float_args++;
1652         break;
1653 
1654       case T_LONG :
1655         long_move(masm, in_regs[i], out_regs[c_arg]);
1656         int_args++;
1657         break;
1658 
1659       case T_ADDRESS: assert(false, &quot;found T_ADDRESS in java args&quot;);
1660 
1661       default:
1662         move32_64(masm, in_regs[i], out_regs[c_arg]);
1663         int_args++;
1664     }
1665   }
1666 
1667   // point c_arg at the first arg that is already loaded in case we
1668   // need to spill before we call out
1669   int c_arg = total_c_args - total_in_args;
1670 
1671   // Pre-load a static method&#39;s oop into c_rarg1.
1672   if (method-&gt;is_static() &amp;&amp; !is_critical_native) {
1673 
1674     //  load oop into a register
1675     __ movoop(c_rarg1,
1676               JNIHandles::make_local(method-&gt;method_holder()-&gt;java_mirror()),
1677               /*immediate*/true);
1678 
1679     // Now handlize the static class mirror it&#39;s known not-null.
1680     __ str(c_rarg1, Address(sp, klass_offset));
1681     map-&gt;set_oop(VMRegImpl::stack2reg(klass_slot_offset));
1682 
1683     // Now get the handle
1684     __ lea(c_rarg1, Address(sp, klass_offset));
1685     // and protect the arg if we must spill
1686     c_arg--;
1687   }
1688 
1689   // Change state to native (we save the return address in the thread, since it might not
1690   // be pushed on the stack when we do a stack traversal).
1691   // We use the same pc/oopMap repeatedly when we call out
1692 
1693   Label native_return;
1694   __ set_last_Java_frame(sp, noreg, native_return, rscratch1);
1695 
1696   Label dtrace_method_entry, dtrace_method_entry_done;
1697   {
1698     unsigned long offset;
1699     __ adrp(rscratch1, ExternalAddress((address)&amp;DTraceMethodProbes), offset);
1700     __ ldrb(rscratch1, Address(rscratch1, offset));
1701     __ cbnzw(rscratch1, dtrace_method_entry);
1702     __ bind(dtrace_method_entry_done);
1703   }
1704 
1705   // RedefineClasses() tracing support for obsolete method entry
1706   if (log_is_enabled(Trace, redefine, class, obsolete)) {
1707     // protect the args we&#39;ve loaded
1708     save_args(masm, total_c_args, c_arg, out_regs);
1709     __ mov_metadata(c_rarg1, method());
1710     __ call_VM_leaf(
1711       CAST_FROM_FN_PTR(address, SharedRuntime::rc_trace_method_entry),
1712       rthread, c_rarg1);
1713     restore_args(masm, total_c_args, c_arg, out_regs);
1714   }
1715 
1716   // Lock a synchronized method
1717 
1718   // Register definitions used by locking and unlocking
1719 
1720   const Register swap_reg = r0;
1721   const Register obj_reg  = r19;  // Will contain the oop
1722   const Register lock_reg = r13;  // Address of compiler lock object (BasicLock)
1723   const Register old_hdr  = r13;  // value of old header at unlock time
1724   const Register tmp = lr;
1725 
1726   Label slow_path_lock;
1727   Label lock_done;
1728 
1729   if (method-&gt;is_synchronized()) {
1730     assert(!is_critical_native, &quot;unhandled&quot;);
1731 
1732     const int mark_word_offset = BasicLock::displaced_header_offset_in_bytes();
1733 
1734     // Get the handle (the 2nd argument)
1735     __ mov(oop_handle_reg, c_rarg1);
1736 
1737     // Get address of the box
1738 
1739     __ lea(lock_reg, Address(sp, lock_slot_offset * VMRegImpl::stack_slot_size));
1740 
1741     // Load the oop from the handle
1742     __ ldr(obj_reg, Address(oop_handle_reg, 0));
1743 
1744     __ resolve(IS_NOT_NULL, obj_reg);
1745 
1746     if (UseBiasedLocking) {
1747       __ biased_locking_enter(lock_reg, obj_reg, swap_reg, tmp, false, lock_done, &amp;slow_path_lock);
1748     }
1749 
1750     // Load (object-&gt;mark() | 1) into swap_reg %r0
1751     __ ldr(rscratch1, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
1752     __ orr(swap_reg, rscratch1, 1);
1753 
1754     // Save (object-&gt;mark() | 1) into BasicLock&#39;s displaced header
1755     __ str(swap_reg, Address(lock_reg, mark_word_offset));
1756 
1757     // src -&gt; dest iff dest == r0 else r0 &lt;- dest
1758     { Label here;
1759       __ cmpxchg_obj_header(r0, lock_reg, obj_reg, rscratch1, lock_done, /*fallthrough*/NULL);
1760     }
1761 
1762     // Hmm should this move to the slow path code area???
1763 
1764     // Test if the oopMark is an obvious stack pointer, i.e.,
1765     //  1) (mark &amp; 3) == 0, and
1766     //  2) sp &lt;= mark &lt; mark + os::pagesize()
1767     // These 3 tests can be done by evaluating the following
1768     // expression: ((mark - sp) &amp; (3 - os::vm_page_size())),
1769     // assuming both stack pointer and pagesize have their
1770     // least significant 2 bits clear.
1771     // NOTE: the oopMark is in swap_reg %r0 as the result of cmpxchg
1772 
1773     __ sub(swap_reg, sp, swap_reg);
1774     __ neg(swap_reg, swap_reg);
1775     __ ands(swap_reg, swap_reg, 3 - os::vm_page_size());
1776 
1777     // Save the test result, for recursive case, the result is zero
1778     __ str(swap_reg, Address(lock_reg, mark_word_offset));
1779     __ br(Assembler::NE, slow_path_lock);
1780 
1781     // Slow path will re-enter here
1782 
1783     __ bind(lock_done);
1784   }
1785 
1786 
1787   // Finally just about ready to make the JNI call
1788 
1789   // get JNIEnv* which is first argument to native
1790   if (!is_critical_native) {
1791     __ lea(c_rarg0, Address(rthread, in_bytes(JavaThread::jni_environment_offset())));
1792   }
1793 
1794   // Now set thread in native
1795   __ mov(rscratch1, _thread_in_native);
1796   __ lea(rscratch2, Address(rthread, JavaThread::thread_state_offset()));
1797   __ stlrw(rscratch1, rscratch2);
1798 
1799   {
1800     int return_type = 0;
1801     switch (ret_type) {
1802     case T_VOID: break;
1803       return_type = 0; break;
1804     case T_CHAR:
1805     case T_BYTE:
1806     case T_SHORT:
1807     case T_INT:
1808     case T_BOOLEAN:
1809     case T_LONG:
1810       return_type = 1; break;
1811     case T_ARRAY:
1812     case T_OBJECT:
1813       return_type = 1; break;
1814     case T_FLOAT:
1815       return_type = 2; break;
1816     case T_DOUBLE:
1817       return_type = 3; break;
1818     default:
1819       ShouldNotReachHere();
1820     }
1821     rt_call(masm, native_func,
1822             int_args + 2, // AArch64 passes up to 8 args in int registers
1823             float_args,   // and up to 8 float args
1824             return_type);
1825   }
1826 
1827   __ bind(native_return);
1828 
1829   intptr_t return_pc = (intptr_t) __ pc();
1830   oop_maps-&gt;add_gc_map(return_pc - start, map);
1831 
1832   // Unpack native results.
1833   switch (ret_type) {
1834   case T_BOOLEAN: __ c2bool(r0);                     break;
1835   case T_CHAR   : __ ubfx(r0, r0, 0, 16);            break;
1836   case T_BYTE   : __ sbfx(r0, r0, 0, 8);             break;
1837   case T_SHORT  : __ sbfx(r0, r0, 0, 16);            break;
1838   case T_INT    : __ sbfx(r0, r0, 0, 32);            break;
1839   case T_DOUBLE :
1840   case T_FLOAT  :
1841     // Result is in v0 we&#39;ll save as needed
1842     break;
1843   case T_ARRAY:                 // Really a handle
1844   case T_OBJECT:                // Really a handle
1845       break; // can&#39;t de-handlize until after safepoint check
1846   case T_VOID: break;
1847   case T_LONG: break;
1848   default       : ShouldNotReachHere();
1849   }
1850 
1851   // Switch thread to &quot;native transition&quot; state before reading the synchronization state.
1852   // This additional state is necessary because reading and testing the synchronization
1853   // state is not atomic w.r.t. GC, as this scenario demonstrates:
1854   //     Java thread A, in _thread_in_native state, loads _not_synchronized and is preempted.
1855   //     VM thread changes sync state to synchronizing and suspends threads for GC.
1856   //     Thread A is resumed to finish this native method, but doesn&#39;t block here since it
1857   //     didn&#39;t see any synchronization is progress, and escapes.
1858   __ mov(rscratch1, _thread_in_native_trans);
1859 
1860   __ strw(rscratch1, Address(rthread, JavaThread::thread_state_offset()));
1861 
1862   // Force this write out before the read below
1863   __ dmb(Assembler::ISH);
1864 
1865   // check for safepoint operation in progress and/or pending suspend requests
1866   Label safepoint_in_progress, safepoint_in_progress_done;
1867   {
1868     __ safepoint_poll_acquire(safepoint_in_progress);
1869     __ ldrw(rscratch1, Address(rthread, JavaThread::suspend_flags_offset()));
1870     __ cbnzw(rscratch1, safepoint_in_progress);
1871     __ bind(safepoint_in_progress_done);
1872   }
1873 
1874   // change thread state
1875   Label after_transition;
1876   __ mov(rscratch1, _thread_in_Java);
1877   __ lea(rscratch2, Address(rthread, JavaThread::thread_state_offset()));
1878   __ stlrw(rscratch1, rscratch2);
1879   __ bind(after_transition);
1880 
1881   Label reguard;
1882   Label reguard_done;
1883   __ ldrb(rscratch1, Address(rthread, JavaThread::stack_guard_state_offset()));
1884   __ cmpw(rscratch1, JavaThread::stack_guard_yellow_reserved_disabled);
1885   __ br(Assembler::EQ, reguard);
1886   __ bind(reguard_done);
1887 
1888   // native result if any is live
1889 
1890   // Unlock
1891   Label unlock_done;
1892   Label slow_path_unlock;
1893   if (method-&gt;is_synchronized()) {
1894 
1895     // Get locked oop from the handle we passed to jni
1896     __ ldr(obj_reg, Address(oop_handle_reg, 0));
1897 
1898     __ resolve(IS_NOT_NULL, obj_reg);
1899 
1900     Label done;
1901 
1902     if (UseBiasedLocking) {
1903       __ biased_locking_exit(obj_reg, old_hdr, done);
1904     }
1905 
1906     // Simple recursive lock?
1907 
1908     __ ldr(rscratch1, Address(sp, lock_slot_offset * VMRegImpl::stack_slot_size));
1909     __ cbz(rscratch1, done);
1910 
1911     // Must save r0 if if it is live now because cmpxchg must use it
1912     if (ret_type != T_FLOAT &amp;&amp; ret_type != T_DOUBLE &amp;&amp; ret_type != T_VOID) {
1913       save_native_result(masm, ret_type, stack_slots);
1914     }
1915 
1916 
1917     // get address of the stack lock
1918     __ lea(r0, Address(sp, lock_slot_offset * VMRegImpl::stack_slot_size));
1919     //  get old displaced header
1920     __ ldr(old_hdr, Address(r0, 0));
1921 
1922     // Atomic swap old header if oop still contains the stack lock
1923     Label succeed;
1924     __ cmpxchg_obj_header(r0, old_hdr, obj_reg, rscratch1, succeed, &amp;slow_path_unlock);
1925     __ bind(succeed);
1926 
1927     // slow path re-enters here
1928     __ bind(unlock_done);
1929     if (ret_type != T_FLOAT &amp;&amp; ret_type != T_DOUBLE &amp;&amp; ret_type != T_VOID) {
1930       restore_native_result(masm, ret_type, stack_slots);
1931     }
1932 
1933     __ bind(done);
1934   }
1935 
1936   Label dtrace_method_exit, dtrace_method_exit_done;
1937   {
1938     unsigned long offset;
1939     __ adrp(rscratch1, ExternalAddress((address)&amp;DTraceMethodProbes), offset);
1940     __ ldrb(rscratch1, Address(rscratch1, offset));
1941     __ cbnzw(rscratch1, dtrace_method_exit);
1942     __ bind(dtrace_method_exit_done);
1943   }
1944 
1945   __ reset_last_Java_frame(false);
1946 
1947   // Unbox oop result, e.g. JNIHandles::resolve result.
1948   if (is_reference_type(ret_type)) {
1949     __ resolve_jobject(r0, rthread, rscratch2);
1950   }
1951 
1952   if (CheckJNICalls) {
1953     // clear_pending_jni_exception_check
1954     __ str(zr, Address(rthread, JavaThread::pending_jni_exception_check_fn_offset()));
1955   }
1956 
1957   if (!is_critical_native) {
1958     // reset handle block
1959     __ ldr(r2, Address(rthread, JavaThread::active_handles_offset()));
1960     __ str(zr, Address(r2, JNIHandleBlock::top_offset_in_bytes()));
1961   }
1962 
1963   __ leave();
1964 
1965   if (!is_critical_native) {
1966     // Any exception pending?
1967     __ ldr(rscratch1, Address(rthread, in_bytes(Thread::pending_exception_offset())));
1968     __ cbnz(rscratch1, exception_pending);
1969   }
1970 
1971   // We&#39;re done
1972   __ ret(lr);
1973 
1974   // Unexpected paths are out of line and go here
1975 
1976   if (!is_critical_native) {
1977     // forward the exception
1978     __ bind(exception_pending);
1979 
1980     // and forward the exception
1981     __ far_jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
1982   }
1983 
1984   // Slow path locking &amp; unlocking
1985   if (method-&gt;is_synchronized()) {
1986 
1987     __ block_comment(&quot;Slow path lock {&quot;);
1988     __ bind(slow_path_lock);
1989 
1990     // has last_Java_frame setup. No exceptions so do vanilla call not call_VM
1991     // args are (oop obj, BasicLock* lock, JavaThread* thread)
1992 
1993     // protect the args we&#39;ve loaded
1994     save_args(masm, total_c_args, c_arg, out_regs);
1995 
1996     __ mov(c_rarg0, obj_reg);
1997     __ mov(c_rarg1, lock_reg);
1998     __ mov(c_rarg2, rthread);
1999 
2000     // Not a leaf but we have last_Java_frame setup as we want
2001     __ call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_locking_C), 3);
2002     restore_args(masm, total_c_args, c_arg, out_regs);
2003 
2004 #ifdef ASSERT
2005     { Label L;
2006       __ ldr(rscratch1, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2007       __ cbz(rscratch1, L);
2008       __ stop(&quot;no pending exception allowed on exit from monitorenter&quot;);
2009       __ bind(L);
2010     }
2011 #endif
2012     __ b(lock_done);
2013 
2014     __ block_comment(&quot;} Slow path lock&quot;);
2015 
2016     __ block_comment(&quot;Slow path unlock {&quot;);
2017     __ bind(slow_path_unlock);
2018 
2019     // If we haven&#39;t already saved the native result we must save it now as xmm registers
2020     // are still exposed.
2021 
2022     if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
2023       save_native_result(masm, ret_type, stack_slots);
2024     }
2025 
2026     __ mov(c_rarg2, rthread);
2027     __ lea(c_rarg1, Address(sp, lock_slot_offset * VMRegImpl::stack_slot_size));
2028     __ mov(c_rarg0, obj_reg);
2029 
2030     // Save pending exception around call to VM (which contains an EXCEPTION_MARK)
2031     // NOTE that obj_reg == r19 currently
2032     __ ldr(r19, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2033     __ str(zr, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2034 
2035     rt_call(masm, CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_unlocking_C), 3, 0, 1);
2036 
2037 #ifdef ASSERT
2038     {
2039       Label L;
2040       __ ldr(rscratch1, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2041       __ cbz(rscratch1, L);
2042       __ stop(&quot;no pending exception allowed on exit complete_monitor_unlocking_C&quot;);
2043       __ bind(L);
2044     }
2045 #endif /* ASSERT */
2046 
2047     __ str(r19, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2048 
2049     if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
2050       restore_native_result(masm, ret_type, stack_slots);
2051     }
2052     __ b(unlock_done);
2053 
2054     __ block_comment(&quot;} Slow path unlock&quot;);
2055 
2056   } // synchronized
2057 
2058   // SLOW PATH Reguard the stack if needed
2059 
2060   __ bind(reguard);
2061   save_native_result(masm, ret_type, stack_slots);
2062   rt_call(masm, CAST_FROM_FN_PTR(address, SharedRuntime::reguard_yellow_pages), 0, 0, 0);
2063   restore_native_result(masm, ret_type, stack_slots);
2064   // and continue
2065   __ b(reguard_done);
2066 
2067   // SLOW PATH safepoint
2068   {
2069     __ block_comment(&quot;safepoint {&quot;);
2070     __ bind(safepoint_in_progress);
2071 
2072     // Don&#39;t use call_VM as it will see a possible pending exception and forward it
2073     // and never return here preventing us from clearing _last_native_pc down below.
2074     //
2075     save_native_result(masm, ret_type, stack_slots);
2076     __ mov(c_rarg0, rthread);
2077 #ifndef PRODUCT
2078   assert(frame::arg_reg_save_area_bytes == 0, &quot;not expecting frame reg save area&quot;);
2079 #endif
2080     if (!is_critical_native) {
2081       __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans)));
2082     } else {
2083       __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans_and_transition)));
2084     }
2085     __ blr(rscratch1);
2086     __ maybe_isb();
2087     // Restore any method result value
2088     restore_native_result(masm, ret_type, stack_slots);
2089 
2090     if (is_critical_native) {
2091       // The call above performed the transition to thread_in_Java so
2092       // skip the transition logic above.
2093       __ b(after_transition);
2094     }
2095 
2096     __ b(safepoint_in_progress_done);
2097     __ block_comment(&quot;} safepoint&quot;);
2098   }
2099 
2100   // SLOW PATH dtrace support
2101   {
2102     __ block_comment(&quot;dtrace entry {&quot;);
2103     __ bind(dtrace_method_entry);
2104 
2105     // We have all of the arguments setup at this point. We must not touch any register
2106     // argument registers at this point (what if we save/restore them there are no oop?
2107 
2108     save_args(masm, total_c_args, c_arg, out_regs);
2109     __ mov_metadata(c_rarg1, method());
2110     __ call_VM_leaf(
2111       CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_entry),
2112       rthread, c_rarg1);
2113     restore_args(masm, total_c_args, c_arg, out_regs);
2114     __ b(dtrace_method_entry_done);
2115     __ block_comment(&quot;} dtrace entry&quot;);
2116   }
2117 
2118   {
2119     __ block_comment(&quot;dtrace exit {&quot;);
2120     __ bind(dtrace_method_exit);
2121     save_native_result(masm, ret_type, stack_slots);
2122     __ mov_metadata(c_rarg1, method());
2123     __ call_VM_leaf(
2124          CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit),
2125          rthread, c_rarg1);
2126     restore_native_result(masm, ret_type, stack_slots);
2127     __ b(dtrace_method_exit_done);
2128     __ block_comment(&quot;} dtrace exit&quot;);
2129   }
2130 
2131 
2132   __ flush();
2133 
2134   nmethod *nm = nmethod::new_native_nmethod(method,
2135                                             compile_id,
2136                                             masm-&gt;code(),
2137                                             vep_offset,
2138                                             frame_complete,
2139                                             stack_slots / VMRegImpl::slots_per_word,
2140                                             (is_static ? in_ByteSize(klass_offset) : in_ByteSize(receiver_offset)),
2141                                             in_ByteSize(lock_slot_offset*VMRegImpl::stack_slot_size),
2142                                             oop_maps);
2143 
2144   if (is_critical_native) {
2145     nm-&gt;set_lazy_critical_native(true);
2146   }
2147 
2148   return nm;
2149 
2150 }
2151 
2152 // this function returns the adjust size (in number of words) to a c2i adapter
2153 // activation for use during deoptimization
2154 int Deoptimization::last_frame_adjust(int callee_parameters, int callee_locals) {
2155   assert(callee_locals &gt;= callee_parameters,
2156           &quot;test and remove; got more parms than locals&quot;);
2157   if (callee_locals &lt; callee_parameters)
2158     return 0;                   // No adjustment for negative locals
2159   int diff = (callee_locals - callee_parameters) * Interpreter::stackElementWords;
2160   // diff is counted in stack words
2161   return align_up(diff, 2);
2162 }
2163 
2164 
2165 //------------------------------generate_deopt_blob----------------------------
2166 void SharedRuntime::generate_deopt_blob() {
2167   // Allocate space for the code
2168   ResourceMark rm;
2169   // Setup code generation tools
2170   int pad = 0;
2171 #if INCLUDE_JVMCI
2172   if (EnableJVMCI || UseAOT) {
2173     pad += 512; // Increase the buffer size when compiling for JVMCI
2174   }
2175 #endif
2176   CodeBuffer buffer(&quot;deopt_blob&quot;, 2048+pad, 1024);
2177   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
2178   int frame_size_in_words;
2179   OopMap* map = NULL;
2180   OopMapSet *oop_maps = new OopMapSet();
2181 
2182   // -------------
2183   // This code enters when returning to a de-optimized nmethod.  A return
2184   // address has been pushed on the the stack, and return values are in
2185   // registers.
2186   // If we are doing a normal deopt then we were called from the patched
2187   // nmethod from the point we returned to the nmethod. So the return
2188   // address on the stack is wrong by NativeCall::instruction_size
2189   // We will adjust the value so it looks like we have the original return
2190   // address on the stack (like when we eagerly deoptimized).
2191   // In the case of an exception pending when deoptimizing, we enter
2192   // with a return address on the stack that points after the call we patched
2193   // into the exception handler. We have the following register state from,
2194   // e.g., the forward exception stub (see stubGenerator_x86_64.cpp).
2195   //    r0: exception oop
2196   //    r19: exception handler
2197   //    r3: throwing pc
2198   // So in this case we simply jam r3 into the useless return address and
2199   // the stack looks just like we want.
2200   //
2201   // At this point we need to de-opt.  We save the argument return
2202   // registers.  We call the first C routine, fetch_unroll_info().  This
2203   // routine captures the return values and returns a structure which
2204   // describes the current frame size and the sizes of all replacement frames.
2205   // The current frame is compiled code and may contain many inlined
2206   // functions, each with their own JVM state.  We pop the current frame, then
2207   // push all the new frames.  Then we call the C routine unpack_frames() to
2208   // populate these frames.  Finally unpack_frames() returns us the new target
2209   // address.  Notice that callee-save registers are BLOWN here; they have
2210   // already been captured in the vframeArray at the time the return PC was
2211   // patched.
2212   address start = __ pc();
2213   Label cont;
2214 
2215   // Prolog for non exception case!
2216 
2217   // Save everything in sight.
2218   map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2219 
2220   // Normal deoptimization.  Save exec mode for unpack_frames.
2221   __ movw(rcpool, Deoptimization::Unpack_deopt); // callee-saved
2222   __ b(cont);
2223 
2224   int reexecute_offset = __ pc() - start;
2225 #if INCLUDE_JVMCI &amp;&amp; !defined(COMPILER1)
2226   if (EnableJVMCI &amp;&amp; UseJVMCICompiler) {
2227     // JVMCI does not use this kind of deoptimization
2228     __ should_not_reach_here();
2229   }
2230 #endif
2231 
2232   // Reexecute case
2233   // return address is the pc describes what bci to do re-execute at
2234 
2235   // No need to update map as each call to save_live_registers will produce identical oopmap
2236   (void) RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2237 
2238   __ movw(rcpool, Deoptimization::Unpack_reexecute); // callee-saved
2239   __ b(cont);
2240 
2241 #if INCLUDE_JVMCI
2242   Label after_fetch_unroll_info_call;
2243   int implicit_exception_uncommon_trap_offset = 0;
2244   int uncommon_trap_offset = 0;
2245 
2246   if (EnableJVMCI || UseAOT) {
2247     implicit_exception_uncommon_trap_offset = __ pc() - start;
2248 
2249     __ ldr(lr, Address(rthread, in_bytes(JavaThread::jvmci_implicit_exception_pc_offset())));
2250     __ str(zr, Address(rthread, in_bytes(JavaThread::jvmci_implicit_exception_pc_offset())));
2251 
2252     uncommon_trap_offset = __ pc() - start;
2253 
2254     // Save everything in sight.
2255     RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2256     // fetch_unroll_info needs to call last_java_frame()
2257     Label retaddr;
2258     __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
2259 
2260     __ ldrw(c_rarg1, Address(rthread, in_bytes(JavaThread::pending_deoptimization_offset())));
2261     __ movw(rscratch1, -1);
2262     __ strw(rscratch1, Address(rthread, in_bytes(JavaThread::pending_deoptimization_offset())));
2263 
2264     __ movw(rcpool, (int32_t)Deoptimization::Unpack_reexecute);
2265     __ mov(c_rarg0, rthread);
2266     __ movw(c_rarg2, rcpool); // exec mode
2267     __ lea(rscratch1,
2268            RuntimeAddress(CAST_FROM_FN_PTR(address,
2269                                            Deoptimization::uncommon_trap)));
2270     __ blr(rscratch1);
2271     __ bind(retaddr);
2272     oop_maps-&gt;add_gc_map( __ pc()-start, map-&gt;deep_copy());
2273 
2274     __ reset_last_Java_frame(false);
2275 
2276     __ b(after_fetch_unroll_info_call);
2277   } // EnableJVMCI
2278 #endif // INCLUDE_JVMCI
2279 
2280   int exception_offset = __ pc() - start;
2281 
2282   // Prolog for exception case
2283 
2284   // all registers are dead at this entry point, except for r0, and
2285   // r3 which contain the exception oop and exception pc
2286   // respectively.  Set them in TLS and fall thru to the
2287   // unpack_with_exception_in_tls entry point.
2288 
2289   __ str(r3, Address(rthread, JavaThread::exception_pc_offset()));
2290   __ str(r0, Address(rthread, JavaThread::exception_oop_offset()));
2291 
2292   int exception_in_tls_offset = __ pc() - start;
2293 
2294   // new implementation because exception oop is now passed in JavaThread
2295 
2296   // Prolog for exception case
2297   // All registers must be preserved because they might be used by LinearScan
2298   // Exceptiop oop and throwing PC are passed in JavaThread
2299   // tos: stack at point of call to method that threw the exception (i.e. only
2300   // args are on the stack, no return address)
2301 
2302   // The return address pushed by save_live_registers will be patched
2303   // later with the throwing pc. The correct value is not available
2304   // now because loading it from memory would destroy registers.
2305 
2306   // NB: The SP at this point must be the SP of the method that is
2307   // being deoptimized.  Deoptimization assumes that the frame created
2308   // here by save_live_registers is immediately below the method&#39;s SP.
2309   // This is a somewhat fragile mechanism.
2310 
2311   // Save everything in sight.
2312   map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2313 
2314   // Now it is safe to overwrite any register
2315 
2316   // Deopt during an exception.  Save exec mode for unpack_frames.
2317   __ mov(rcpool, Deoptimization::Unpack_exception); // callee-saved
2318 
2319   // load throwing pc from JavaThread and patch it as the return address
2320   // of the current frame. Then clear the field in JavaThread
2321 
2322   __ ldr(r3, Address(rthread, JavaThread::exception_pc_offset()));
2323   __ str(r3, Address(rfp, wordSize));
2324   __ str(zr, Address(rthread, JavaThread::exception_pc_offset()));
2325 
2326 #ifdef ASSERT
2327   // verify that there is really an exception oop in JavaThread
2328   __ ldr(r0, Address(rthread, JavaThread::exception_oop_offset()));
2329   __ verify_oop(r0);
2330 
2331   // verify that there is no pending exception
2332   Label no_pending_exception;
2333   __ ldr(rscratch1, Address(rthread, Thread::pending_exception_offset()));
2334   __ cbz(rscratch1, no_pending_exception);
2335   __ stop(&quot;must not have pending exception here&quot;);
2336   __ bind(no_pending_exception);
2337 #endif
2338 
2339   __ bind(cont);
2340 
2341   // Call C code.  Need thread and this frame, but NOT official VM entry
2342   // crud.  We cannot block on this call, no GC can happen.
2343   //
2344   // UnrollBlock* fetch_unroll_info(JavaThread* thread)
2345 
2346   // fetch_unroll_info needs to call last_java_frame().
2347 
2348   Label retaddr;
2349   __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
2350 #ifdef ASSERT0
2351   { Label L;
2352     __ ldr(rscratch1, Address(rthread,
2353                               JavaThread::last_Java_fp_offset()));
2354     __ cbz(rscratch1, L);
2355     __ stop(&quot;SharedRuntime::generate_deopt_blob: last_Java_fp not cleared&quot;);
2356     __ bind(L);
2357   }
2358 #endif // ASSERT
2359   __ mov(c_rarg0, rthread);
2360   __ mov(c_rarg1, rcpool);
2361   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::fetch_unroll_info)));
2362   __ blr(rscratch1);
2363   __ bind(retaddr);
2364 
2365   // Need to have an oopmap that tells fetch_unroll_info where to
2366   // find any register it might need.
2367   oop_maps-&gt;add_gc_map(__ pc() - start, map);
2368 
2369   __ reset_last_Java_frame(false);
2370 
2371 #if INCLUDE_JVMCI
2372   if (EnableJVMCI || UseAOT) {
2373     __ bind(after_fetch_unroll_info_call);
2374   }
2375 #endif
2376 
2377   // Load UnrollBlock* into r5
2378   __ mov(r5, r0);
2379 
2380   __ ldrw(rcpool, Address(r5, Deoptimization::UnrollBlock::unpack_kind_offset_in_bytes()));
2381    Label noException;
2382   __ cmpw(rcpool, Deoptimization::Unpack_exception);   // Was exception pending?
2383   __ br(Assembler::NE, noException);
2384   __ ldr(r0, Address(rthread, JavaThread::exception_oop_offset()));
2385   // QQQ this is useless it was NULL above
2386   __ ldr(r3, Address(rthread, JavaThread::exception_pc_offset()));
2387   __ str(zr, Address(rthread, JavaThread::exception_oop_offset()));
2388   __ str(zr, Address(rthread, JavaThread::exception_pc_offset()));
2389 
2390   __ verify_oop(r0);
2391 
2392   // Overwrite the result registers with the exception results.
2393   __ str(r0, Address(sp, RegisterSaver::r0_offset_in_bytes()));
2394   // I think this is useless
2395   // __ str(r3, Address(sp, RegisterSaver::r3_offset_in_bytes()));
2396 
2397   __ bind(noException);
2398 
2399   // Only register save data is on the stack.
2400   // Now restore the result registers.  Everything else is either dead
2401   // or captured in the vframeArray.
2402   RegisterSaver::restore_result_registers(masm);
2403 
2404   // All of the register save area has been popped of the stack. Only the
2405   // return address remains.
2406 
2407   // Pop all the frames we must move/replace.
2408   //
2409   // Frame picture (youngest to oldest)
2410   // 1: self-frame (no frame link)
2411   // 2: deopting frame  (no frame link)
2412   // 3: caller of deopting frame (could be compiled/interpreted).
2413   //
2414   // Note: by leaving the return address of self-frame on the stack
2415   // and using the size of frame 2 to adjust the stack
2416   // when we are done the return to frame 3 will still be on the stack.
2417 
2418   // Pop deoptimized frame
2419   __ ldrw(r2, Address(r5, Deoptimization::UnrollBlock::size_of_deoptimized_frame_offset_in_bytes()));
2420   __ sub(r2, r2, 2 * wordSize);
2421   __ add(sp, sp, r2);
2422   __ ldp(rfp, lr, __ post(sp, 2 * wordSize));
2423   // LR should now be the return address to the caller (3)
2424 
2425 #ifdef ASSERT
2426   // Compilers generate code that bang the stack by as much as the
2427   // interpreter would need. So this stack banging should never
2428   // trigger a fault. Verify that it does not on non product builds.
2429   if (UseStackBanging) {
2430     __ ldrw(r19, Address(r5, Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
2431     __ bang_stack_size(r19, r2);
2432   }
2433 #endif
2434   // Load address of array of frame pcs into r2
2435   __ ldr(r2, Address(r5, Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
2436 
2437   // Trash the old pc
2438   // __ addptr(sp, wordSize);  FIXME ????
2439 
2440   // Load address of array of frame sizes into r4
2441   __ ldr(r4, Address(r5, Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes()));
2442 
2443   // Load counter into r3
2444   __ ldrw(r3, Address(r5, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes()));
2445 
2446   // Now adjust the caller&#39;s stack to make up for the extra locals
2447   // but record the original sp so that we can save it in the skeletal interpreter
2448   // frame and the stack walking of interpreter_sender will get the unextended sp
2449   // value and not the &quot;real&quot; sp value.
2450 
2451   const Register sender_sp = r6;
2452 
2453   __ mov(sender_sp, sp);
2454   __ ldrw(r19, Address(r5,
2455                        Deoptimization::UnrollBlock::
2456                        caller_adjustment_offset_in_bytes()));
2457   __ sub(sp, sp, r19);
2458 
2459   // Push interpreter frames in a loop
2460   __ mov(rscratch1, (address)0xDEADDEAD);        // Make a recognizable pattern
2461   __ mov(rscratch2, rscratch1);
2462   Label loop;
2463   __ bind(loop);
2464   __ ldr(r19, Address(__ post(r4, wordSize)));          // Load frame size
2465   __ sub(r19, r19, 2*wordSize);           // We&#39;ll push pc and fp by hand
2466   __ ldr(lr, Address(__ post(r2, wordSize)));  // Load pc
2467   __ enter();                           // Save old &amp; set new fp
2468   __ sub(sp, sp, r19);                  // Prolog
2469   // This value is corrected by layout_activation_impl
2470   __ str(zr, Address(rfp, frame::interpreter_frame_last_sp_offset * wordSize));
2471   __ str(sender_sp, Address(rfp, frame::interpreter_frame_sender_sp_offset * wordSize)); // Make it walkable
2472   __ mov(sender_sp, sp);               // Pass sender_sp to next frame
2473   __ sub(r3, r3, 1);                   // Decrement counter
2474   __ cbnz(r3, loop);
2475 
2476     // Re-push self-frame
2477   __ ldr(lr, Address(r2));
2478   __ enter();
2479 
2480   // Allocate a full sized register save area.  We subtract 2 because
2481   // enter() just pushed 2 words
2482   __ sub(sp, sp, (frame_size_in_words - 2) * wordSize);
2483 
2484   // Restore frame locals after moving the frame
2485   __ strd(v0, Address(sp, RegisterSaver::v0_offset_in_bytes()));
2486   __ str(r0, Address(sp, RegisterSaver::r0_offset_in_bytes()));
2487 
2488   // Call C code.  Need thread but NOT official VM entry
2489   // crud.  We cannot block on this call, no GC can happen.  Call should
2490   // restore return values to their stack-slots with the new SP.
2491   //
2492   // void Deoptimization::unpack_frames(JavaThread* thread, int exec_mode)
2493 
2494   // Use rfp because the frames look interpreted now
2495   // Don&#39;t need the precise return PC here, just precise enough to point into this code blob.
2496   address the_pc = __ pc();
2497   __ set_last_Java_frame(sp, rfp, the_pc, rscratch1);
2498 
2499   __ mov(c_rarg0, rthread);
2500   __ movw(c_rarg1, rcpool); // second arg: exec_mode
2501   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
2502   __ blr(rscratch1);
2503 
2504   // Set an oopmap for the call site
2505   // Use the same PC we used for the last java frame
2506   oop_maps-&gt;add_gc_map(the_pc - start,
2507                        new OopMap( frame_size_in_words, 0 ));
2508 
2509   // Clear fp AND pc
2510   __ reset_last_Java_frame(true);
2511 
2512   // Collect return values
2513   __ ldrd(v0, Address(sp, RegisterSaver::v0_offset_in_bytes()));
2514   __ ldr(r0, Address(sp, RegisterSaver::r0_offset_in_bytes()));
2515   // I think this is useless (throwing pc?)
2516   // __ ldr(r3, Address(sp, RegisterSaver::r3_offset_in_bytes()));
2517 
2518   // Pop self-frame.
2519   __ leave();                           // Epilog
2520 
2521   // Jump to interpreter
2522   __ ret(lr);
2523 
2524   // Make sure all code is generated
2525   masm-&gt;flush();
2526 
2527   _deopt_blob = DeoptimizationBlob::create(&amp;buffer, oop_maps, 0, exception_offset, reexecute_offset, frame_size_in_words);
2528   _deopt_blob-&gt;set_unpack_with_exception_in_tls_offset(exception_in_tls_offset);
2529 #if INCLUDE_JVMCI
2530   if (EnableJVMCI || UseAOT) {
2531     _deopt_blob-&gt;set_uncommon_trap_offset(uncommon_trap_offset);
2532     _deopt_blob-&gt;set_implicit_exception_uncommon_trap_offset(implicit_exception_uncommon_trap_offset);
2533   }
2534 #endif
2535 }
2536 
2537 uint SharedRuntime::out_preserve_stack_slots() {
2538   return 0;
2539 }
2540 
2541 #ifdef COMPILER2
2542 //------------------------------generate_uncommon_trap_blob--------------------
2543 void SharedRuntime::generate_uncommon_trap_blob() {
2544   // Allocate space for the code
2545   ResourceMark rm;
2546   // Setup code generation tools
2547   CodeBuffer buffer(&quot;uncommon_trap_blob&quot;, 2048, 1024);
2548   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
2549 
2550   assert(SimpleRuntimeFrame::framesize % 4 == 0, &quot;sp not 16-byte aligned&quot;);
2551 
2552   address start = __ pc();
2553 
2554   // Push self-frame.  We get here with a return address in LR
2555   // and sp should be 16 byte aligned
2556   // push rfp and retaddr by hand
2557   __ stp(rfp, lr, Address(__ pre(sp, -2 * wordSize)));
2558   // we don&#39;t expect an arg reg save area
2559 #ifndef PRODUCT
2560   assert(frame::arg_reg_save_area_bytes == 0, &quot;not expecting frame reg save area&quot;);
2561 #endif
2562   // compiler left unloaded_class_index in j_rarg0 move to where the
2563   // runtime expects it.
2564   if (c_rarg1 != j_rarg0) {
2565     __ movw(c_rarg1, j_rarg0);
2566   }
2567 
2568   // we need to set the past SP to the stack pointer of the stub frame
2569   // and the pc to the address where this runtime call will return
2570   // although actually any pc in this code blob will do).
2571   Label retaddr;
2572   __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
2573 
2574   // Call C code.  Need thread but NOT official VM entry
2575   // crud.  We cannot block on this call, no GC can happen.  Call should
2576   // capture callee-saved registers as well as return values.
2577   // Thread is in rdi already.
2578   //
2579   // UnrollBlock* uncommon_trap(JavaThread* thread, jint unloaded_class_index);
2580   //
2581   // n.b. 2 gp args, 0 fp args, integral return type
2582 
2583   __ mov(c_rarg0, rthread);
2584   __ movw(c_rarg2, (unsigned)Deoptimization::Unpack_uncommon_trap);
2585   __ lea(rscratch1,
2586          RuntimeAddress(CAST_FROM_FN_PTR(address,
2587                                          Deoptimization::uncommon_trap)));
2588   __ blr(rscratch1);
2589   __ bind(retaddr);
2590 
2591   // Set an oopmap for the call site
2592   OopMapSet* oop_maps = new OopMapSet();
2593   OopMap* map = new OopMap(SimpleRuntimeFrame::framesize, 0);
2594 
2595   // location of rfp is known implicitly by the frame sender code
2596 
2597   oop_maps-&gt;add_gc_map(__ pc() - start, map);
2598 
2599   __ reset_last_Java_frame(false);
2600 
2601   // move UnrollBlock* into r4
2602   __ mov(r4, r0);
2603 
2604 #ifdef ASSERT
2605   { Label L;
2606     __ ldrw(rscratch1, Address(r4, Deoptimization::UnrollBlock::unpack_kind_offset_in_bytes()));
2607     __ cmpw(rscratch1, (unsigned)Deoptimization::Unpack_uncommon_trap);
2608     __ br(Assembler::EQ, L);
2609     __ stop(&quot;SharedRuntime::generate_deopt_blob: last_Java_fp not cleared&quot;);
2610     __ bind(L);
2611   }
2612 #endif
2613 
2614   // Pop all the frames we must move/replace.
2615   //
2616   // Frame picture (youngest to oldest)
2617   // 1: self-frame (no frame link)
2618   // 2: deopting frame  (no frame link)
2619   // 3: caller of deopting frame (could be compiled/interpreted).
2620 
2621   // Pop self-frame.  We have no frame, and must rely only on r0 and sp.
2622   __ add(sp, sp, (SimpleRuntimeFrame::framesize) &lt;&lt; LogBytesPerInt); // Epilog!
2623 
2624   // Pop deoptimized frame (int)
2625   __ ldrw(r2, Address(r4,
2626                       Deoptimization::UnrollBlock::
2627                       size_of_deoptimized_frame_offset_in_bytes()));
2628   __ sub(r2, r2, 2 * wordSize);
2629   __ add(sp, sp, r2);
2630   __ ldp(rfp, lr, __ post(sp, 2 * wordSize));
2631   // LR should now be the return address to the caller (3) frame
2632 
2633 #ifdef ASSERT
2634   // Compilers generate code that bang the stack by as much as the
2635   // interpreter would need. So this stack banging should never
2636   // trigger a fault. Verify that it does not on non product builds.
2637   if (UseStackBanging) {
2638     __ ldrw(r1, Address(r4,
2639                         Deoptimization::UnrollBlock::
2640                         total_frame_sizes_offset_in_bytes()));
2641     __ bang_stack_size(r1, r2);
2642   }
2643 #endif
2644 
2645   // Load address of array of frame pcs into r2 (address*)
2646   __ ldr(r2, Address(r4,
2647                      Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
2648 
2649   // Load address of array of frame sizes into r5 (intptr_t*)
2650   __ ldr(r5, Address(r4,
2651                      Deoptimization::UnrollBlock::
2652                      frame_sizes_offset_in_bytes()));
2653 
2654   // Counter
2655   __ ldrw(r3, Address(r4,
2656                       Deoptimization::UnrollBlock::
2657                       number_of_frames_offset_in_bytes())); // (int)
2658 
2659   // Now adjust the caller&#39;s stack to make up for the extra locals but
2660   // record the original sp so that we can save it in the skeletal
2661   // interpreter frame and the stack walking of interpreter_sender
2662   // will get the unextended sp value and not the &quot;real&quot; sp value.
2663 
2664   const Register sender_sp = r8;
2665 
2666   __ mov(sender_sp, sp);
2667   __ ldrw(r1, Address(r4,
2668                       Deoptimization::UnrollBlock::
2669                       caller_adjustment_offset_in_bytes())); // (int)
2670   __ sub(sp, sp, r1);
2671 
2672   // Push interpreter frames in a loop
2673   Label loop;
2674   __ bind(loop);
2675   __ ldr(r1, Address(r5, 0));       // Load frame size
2676   __ sub(r1, r1, 2 * wordSize);     // We&#39;ll push pc and rfp by hand
2677   __ ldr(lr, Address(r2, 0));       // Save return address
2678   __ enter();                       // and old rfp &amp; set new rfp
2679   __ sub(sp, sp, r1);               // Prolog
2680   __ str(sender_sp, Address(rfp, frame::interpreter_frame_sender_sp_offset * wordSize)); // Make it walkable
2681   // This value is corrected by layout_activation_impl
2682   __ str(zr, Address(rfp, frame::interpreter_frame_last_sp_offset * wordSize));
2683   __ mov(sender_sp, sp);          // Pass sender_sp to next frame
2684   __ add(r5, r5, wordSize);       // Bump array pointer (sizes)
2685   __ add(r2, r2, wordSize);       // Bump array pointer (pcs)
2686   __ subsw(r3, r3, 1);            // Decrement counter
2687   __ br(Assembler::GT, loop);
2688   __ ldr(lr, Address(r2, 0));     // save final return address
2689   // Re-push self-frame
2690   __ enter();                     // &amp; old rfp &amp; set new rfp
2691 
2692   // Use rfp because the frames look interpreted now
2693   // Save &quot;the_pc&quot; since it cannot easily be retrieved using the last_java_SP after we aligned SP.
2694   // Don&#39;t need the precise return PC here, just precise enough to point into this code blob.
2695   address the_pc = __ pc();
2696   __ set_last_Java_frame(sp, rfp, the_pc, rscratch1);
2697 
2698   // Call C code.  Need thread but NOT official VM entry
2699   // crud.  We cannot block on this call, no GC can happen.  Call should
2700   // restore return values to their stack-slots with the new SP.
2701   // Thread is in rdi already.
2702   //
2703   // BasicType unpack_frames(JavaThread* thread, int exec_mode);
2704   //
2705   // n.b. 2 gp args, 0 fp args, integral return type
2706 
2707   // sp should already be aligned
2708   __ mov(c_rarg0, rthread);
2709   __ movw(c_rarg1, (unsigned)Deoptimization::Unpack_uncommon_trap);
2710   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
2711   __ blr(rscratch1);
2712 
2713   // Set an oopmap for the call site
2714   // Use the same PC we used for the last java frame
2715   oop_maps-&gt;add_gc_map(the_pc - start, new OopMap(SimpleRuntimeFrame::framesize, 0));
2716 
2717   // Clear fp AND pc
2718   __ reset_last_Java_frame(true);
2719 
2720   // Pop self-frame.
2721   __ leave();                 // Epilog
2722 
2723   // Jump to interpreter
2724   __ ret(lr);
2725 
2726   // Make sure all code is generated
2727   masm-&gt;flush();
2728 
2729   _uncommon_trap_blob =  UncommonTrapBlob::create(&amp;buffer, oop_maps,
2730                                                  SimpleRuntimeFrame::framesize &gt;&gt; 1);
2731 }
2732 #endif // COMPILER2
2733 
2734 
2735 //------------------------------generate_handler_blob------
2736 //
2737 // Generate a special Compile2Runtime blob that saves all registers,
2738 // and setup oopmap.
2739 //
2740 SafepointBlob* SharedRuntime::generate_handler_blob(address call_ptr, int poll_type) {
2741   ResourceMark rm;
2742   OopMapSet *oop_maps = new OopMapSet();
2743   OopMap* map;
2744 
2745   // Allocate space for the code.  Setup code generation tools.
2746   CodeBuffer buffer(&quot;handler_blob&quot;, 2048, 1024);
2747   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
2748 
2749   address start   = __ pc();
2750   address call_pc = NULL;
2751   int frame_size_in_words;
2752   bool cause_return = (poll_type == POLL_AT_RETURN);
2753   bool save_vectors = (poll_type == POLL_AT_VECTOR_LOOP);
2754 
2755   // Save Integer and Float registers.
2756   map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words, save_vectors);
2757 
2758   // The following is basically a call_VM.  However, we need the precise
2759   // address of the call in order to generate an oopmap. Hence, we do all the
2760   // work outselves.
2761 
2762   Label retaddr;
2763   __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
2764 
2765   // The return address must always be correct so that frame constructor never
2766   // sees an invalid pc.
2767 
2768   if (!cause_return) {
2769     // overwrite the return address pushed by save_live_registers
2770     // Additionally, r20 is a callee-saved register so we can look at
2771     // it later to determine if someone changed the return address for
2772     // us!
2773     __ ldr(r20, Address(rthread, JavaThread::saved_exception_pc_offset()));
2774     __ str(r20, Address(rfp, wordSize));
2775   }
2776 
2777   // Do the call
2778   __ mov(c_rarg0, rthread);
2779   __ lea(rscratch1, RuntimeAddress(call_ptr));
2780   __ blr(rscratch1);
2781   __ bind(retaddr);
2782 
2783   // Set an oopmap for the call site.  This oopmap will map all
2784   // oop-registers and debug-info registers as callee-saved.  This
2785   // will allow deoptimization at this safepoint to find all possible
2786   // debug-info recordings, as well as let GC find all oops.
2787 
2788   oop_maps-&gt;add_gc_map( __ pc() - start, map);
2789 
2790   Label noException;
2791 
2792   __ reset_last_Java_frame(false);
2793 
2794   __ maybe_isb();
2795   __ membar(Assembler::LoadLoad | Assembler::LoadStore);
2796 
2797   __ ldr(rscratch1, Address(rthread, Thread::pending_exception_offset()));
2798   __ cbz(rscratch1, noException);
2799 
2800   // Exception pending
2801 
2802   RegisterSaver::restore_live_registers(masm, save_vectors);
2803 
2804   __ far_jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
2805 
2806   // No exception case
2807   __ bind(noException);
2808 
2809   Label no_adjust, bail;
2810   if (!cause_return) {
2811     // If our stashed return pc was modified by the runtime we avoid touching it
2812     __ ldr(rscratch1, Address(rfp, wordSize));
2813     __ cmp(r20, rscratch1);
2814     __ br(Assembler::NE, no_adjust);
2815 
2816 #ifdef ASSERT
2817     // Verify the correct encoding of the poll we&#39;re about to skip.
2818     // See NativeInstruction::is_ldrw_to_zr()
2819     __ ldrw(rscratch1, Address(r20));
2820     __ ubfx(rscratch2, rscratch1, 22, 10);
2821     __ cmpw(rscratch2, 0b1011100101);
2822     __ br(Assembler::NE, bail);
2823     __ ubfx(rscratch2, rscratch1, 0, 5);
2824     __ cmpw(rscratch2, 0b11111);
2825     __ br(Assembler::NE, bail);
2826 #endif
2827     // Adjust return pc forward to step over the safepoint poll instruction
2828     __ add(r20, r20, NativeInstruction::instruction_size);
2829     __ str(r20, Address(rfp, wordSize));
2830   }
2831 
2832   __ bind(no_adjust);
2833   // Normal exit, restore registers and exit.
2834   RegisterSaver::restore_live_registers(masm, save_vectors);
2835 
2836   __ ret(lr);
2837 
2838 #ifdef ASSERT
2839   __ bind(bail);
2840   __ stop(&quot;Attempting to adjust pc to skip safepoint poll but the return point is not what we expected&quot;);
2841 #endif
2842 
2843   // Make sure all code is generated
2844   masm-&gt;flush();
2845 
2846   // Fill-out other meta info
2847   return SafepointBlob::create(&amp;buffer, oop_maps, frame_size_in_words);
2848 }
2849 
2850 //
2851 // generate_resolve_blob - call resolution (static/virtual/opt-virtual/ic-miss
2852 //
2853 // Generate a stub that calls into vm to find out the proper destination
2854 // of a java call. All the argument registers are live at this point
2855 // but since this is generic code we don&#39;t know what they are and the caller
2856 // must do any gc of the args.
2857 //
2858 RuntimeStub* SharedRuntime::generate_resolve_blob(address destination, const char* name) {
2859   assert (StubRoutines::forward_exception_entry() != NULL, &quot;must be generated before&quot;);
2860 
2861   // allocate space for the code
2862   ResourceMark rm;
2863 
2864   CodeBuffer buffer(name, 1000, 512);
2865   MacroAssembler* masm                = new MacroAssembler(&amp;buffer);
2866 
2867   int frame_size_in_words;
2868 
2869   OopMapSet *oop_maps = new OopMapSet();
2870   OopMap* map = NULL;
2871 
2872   int start = __ offset();
2873 
2874   map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2875 
2876   int frame_complete = __ offset();
2877 
2878   {
2879     Label retaddr;
2880     __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
2881 
2882     __ mov(c_rarg0, rthread);
2883     __ lea(rscratch1, RuntimeAddress(destination));
2884 
2885     __ blr(rscratch1);
2886     __ bind(retaddr);
2887   }
2888 
2889   // Set an oopmap for the call site.
2890   // We need this not only for callee-saved registers, but also for volatile
2891   // registers that the compiler might be keeping live across a safepoint.
2892 
2893   oop_maps-&gt;add_gc_map( __ offset() - start, map);
2894 
2895   __ maybe_isb();
2896 
2897   // r0 contains the address we are going to jump to assuming no exception got installed
2898 
2899   // clear last_Java_sp
2900   __ reset_last_Java_frame(false);
2901   // check for pending exceptions
2902   Label pending;
2903   __ ldr(rscratch1, Address(rthread, Thread::pending_exception_offset()));
2904   __ cbnz(rscratch1, pending);
2905 
2906   // get the returned Method*
2907   __ get_vm_result_2(rmethod, rthread);
2908   __ str(rmethod, Address(sp, RegisterSaver::reg_offset_in_bytes(rmethod)));
2909 
2910   // r0 is where we want to jump, overwrite rscratch1 which is saved and scratch
2911   __ str(r0, Address(sp, RegisterSaver::rscratch1_offset_in_bytes()));
2912   RegisterSaver::restore_live_registers(masm);
2913 
2914   // We are back the the original state on entry and ready to go.
2915 
2916   __ br(rscratch1);
2917 
2918   // Pending exception after the safepoint
2919 
2920   __ bind(pending);
2921 
2922   RegisterSaver::restore_live_registers(masm);
2923 
2924   // exception pending =&gt; remove activation and forward to exception handler
2925 
2926   __ str(zr, Address(rthread, JavaThread::vm_result_offset()));
2927 
2928   __ ldr(r0, Address(rthread, Thread::pending_exception_offset()));
2929   __ far_jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
2930 
2931   // -------------
2932   // make sure all code is generated
2933   masm-&gt;flush();
2934 
2935   // return the  blob
2936   // frame_size_words or bytes??
2937   return RuntimeStub::new_runtime_stub(name, &amp;buffer, frame_complete, frame_size_in_words, oop_maps, true);
2938 }
2939 
2940 #ifdef COMPILER2
2941 // This is here instead of runtime_x86_64.cpp because it uses SimpleRuntimeFrame
2942 //
2943 //------------------------------generate_exception_blob---------------------------
2944 // creates exception blob at the end
2945 // Using exception blob, this code is jumped from a compiled method.
2946 // (see emit_exception_handler in x86_64.ad file)
2947 //
2948 // Given an exception pc at a call we call into the runtime for the
2949 // handler in this method. This handler might merely restore state
2950 // (i.e. callee save registers) unwind the frame and jump to the
2951 // exception handler for the nmethod if there is no Java level handler
2952 // for the nmethod.
2953 //
2954 // This code is entered with a jmp.
2955 //
2956 // Arguments:
2957 //   r0: exception oop
2958 //   r3: exception pc
2959 //
2960 // Results:
2961 //   r0: exception oop
2962 //   r3: exception pc in caller or ???
2963 //   destination: exception handler of caller
2964 //
2965 // Note: the exception pc MUST be at a call (precise debug information)
2966 //       Registers r0, r3, r2, r4, r5, r8-r11 are not callee saved.
2967 //
2968 
2969 void OptoRuntime::generate_exception_blob() {
2970   assert(!OptoRuntime::is_callee_saved_register(R3_num), &quot;&quot;);
2971   assert(!OptoRuntime::is_callee_saved_register(R0_num), &quot;&quot;);
2972   assert(!OptoRuntime::is_callee_saved_register(R2_num), &quot;&quot;);
2973 
2974   assert(SimpleRuntimeFrame::framesize % 4 == 0, &quot;sp not 16-byte aligned&quot;);
2975 
2976   // Allocate space for the code
2977   ResourceMark rm;
2978   // Setup code generation tools
2979   CodeBuffer buffer(&quot;exception_blob&quot;, 2048, 1024);
2980   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
2981 
2982   // TODO check various assumptions made here
2983   //
2984   // make sure we do so before running this
2985 
2986   address start = __ pc();
2987 
2988   // push rfp and retaddr by hand
2989   // Exception pc is &#39;return address&#39; for stack walker
2990   __ stp(rfp, lr, Address(__ pre(sp, -2 * wordSize)));
2991   // there are no callee save registers and we don&#39;t expect an
2992   // arg reg save area
2993 #ifndef PRODUCT
2994   assert(frame::arg_reg_save_area_bytes == 0, &quot;not expecting frame reg save area&quot;);
2995 #endif
2996   // Store exception in Thread object. We cannot pass any arguments to the
2997   // handle_exception call, since we do not want to make any assumption
2998   // about the size of the frame where the exception happened in.
2999   __ str(r0, Address(rthread, JavaThread::exception_oop_offset()));
3000   __ str(r3, Address(rthread, JavaThread::exception_pc_offset()));
3001 
3002   // This call does all the hard work.  It checks if an exception handler
3003   // exists in the method.
3004   // If so, it returns the handler address.
3005   // If not, it prepares for stack-unwinding, restoring the callee-save
3006   // registers of the frame being removed.
3007   //
3008   // address OptoRuntime::handle_exception_C(JavaThread* thread)
3009   //
3010   // n.b. 1 gp arg, 0 fp args, integral return type
3011 
3012   // the stack should always be aligned
3013   address the_pc = __ pc();
3014   __ set_last_Java_frame(sp, noreg, the_pc, rscratch1);
3015   __ mov(c_rarg0, rthread);
3016   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, OptoRuntime::handle_exception_C)));
3017   __ blr(rscratch1);
3018   __ maybe_isb();
3019 
3020   // Set an oopmap for the call site.  This oopmap will only be used if we
3021   // are unwinding the stack.  Hence, all locations will be dead.
3022   // Callee-saved registers will be the same as the frame above (i.e.,
3023   // handle_exception_stub), since they were restored when we got the
3024   // exception.
3025 
3026   OopMapSet* oop_maps = new OopMapSet();
3027 
3028   oop_maps-&gt;add_gc_map(the_pc - start, new OopMap(SimpleRuntimeFrame::framesize, 0));
3029 
3030   __ reset_last_Java_frame(false);
3031 
3032   // Restore callee-saved registers
3033 
3034   // rfp is an implicitly saved callee saved register (i.e. the calling
3035   // convention will save restore it in prolog/epilog) Other than that
3036   // there are no callee save registers now that adapter frames are gone.
3037   // and we dont&#39; expect an arg reg save area
3038   __ ldp(rfp, r3, Address(__ post(sp, 2 * wordSize)));
3039 
3040   // r0: exception handler
3041 
3042   // We have a handler in r0 (could be deopt blob).
3043   __ mov(r8, r0);
3044 
3045   // Get the exception oop
3046   __ ldr(r0, Address(rthread, JavaThread::exception_oop_offset()));
3047   // Get the exception pc in case we are deoptimized
3048   __ ldr(r4, Address(rthread, JavaThread::exception_pc_offset()));
3049 #ifdef ASSERT
3050   __ str(zr, Address(rthread, JavaThread::exception_handler_pc_offset()));
3051   __ str(zr, Address(rthread, JavaThread::exception_pc_offset()));
3052 #endif
3053   // Clear the exception oop so GC no longer processes it as a root.
3054   __ str(zr, Address(rthread, JavaThread::exception_oop_offset()));
3055 
3056   // r0: exception oop
3057   // r8:  exception handler
3058   // r4: exception pc
3059   // Jump to handler
3060 
3061   __ br(r8);
3062 
3063   // Make sure all code is generated
3064   masm-&gt;flush();
3065 
3066   // Set exception blob
3067   _exception_blob =  ExceptionBlob::create(&amp;buffer, oop_maps, SimpleRuntimeFrame::framesize &gt;&gt; 1);
3068 }
3069 #endif // COMPILER2
    </pre>
  </body>
</html>