// Seed: 25733847
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output wor id_2,
    output wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wand id_13,
    input wor id_14,
    input tri0 id_15
    , id_29,
    input wire id_16,
    input supply0 id_17,
    output wor id_18,
    input wand id_19,
    input tri1 id_20,
    output wand id_21
    , id_30,
    input uwire id_22,
    input tri1 id_23,
    input wire id_24,
    output tri1 id_25,
    input supply1 id_26,
    input tri id_27
);
  wor id_31 = id_24;
  assign id_2 = id_15;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input  tri1 id_2
);
  assign id_1 = 1 == id_2;
  module_0(
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
