// Seed: 1323127236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  module_2 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_1 (
    output wire id_0,
    output tri  id_1,
    input  tri0 id_2,
    output tri1 id_3#(1)
    , id_5
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_5[1] = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
endmodule
