# Half-adder
VHDL
Basic Half adder program executed in Vivado using VHDL language
The code is generated and verified using FPGA (zybo board)
