{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "VGA_0",
    "component_reference": "xilinx.com:user:VGA_Lab5:1.0",
    "ip_revision": "3",
    "gen_directory": "../../../../OExp02-IP2SOC.gen/sources_1/ip/VGA_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "VGA_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a100t" } ],
        "PACKAGE": [ { "value": "csg324" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "3" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../OExp02-IP2SOC.gen/sources_1/ip/VGA_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk_25m": [ { "direction": "in" } ],
        "clk_100m": [ { "direction": "in" } ],
        "rst": [ { "direction": "in" } ],
        "PC_IF": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "inst_IF": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "PC_ID": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "inst_ID": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "PC_Ex": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "MemRW_Ex": [ { "direction": "in" } ],
        "MemRW_Mem": [ { "direction": "in" } ],
        "Data_out": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "Addr_out": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "Data_out_WB": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x0": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x1": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x2": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x3": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x4": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x5": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x6": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x7": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x8": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x9": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x10": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x11": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x12": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x13": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x14": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x15": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x16": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x17": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x18": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x19": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x20": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x21": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x22": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x23": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x24": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x25": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x26": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x27": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x28": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x29": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x30": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "x31": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "hs": [ { "direction": "out" } ],
        "vs": [ { "direction": "out" } ],
        "vga_r": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "vga_g": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "vga_b": [ { "direction": "out", "size_left": "3", "size_right": "0" } ]
      },
      "interfaces": {
        "rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "rst" } ]
          }
        }
      }
    }
  }
}