
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={3,imm}                                Premise(F2)
	S3= ICache[addr]={3,imm}                                    Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU.IMMUHit                                   Premise(F7)
	S15= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={3,imm}                                     ICache-Search(S17,S3)
	S20= ICache.Out=>IR.In                                      Premise(F9)
	S21= IR.In={3,imm}                                          Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={3,imm}                                   Path(S19,S22)
	S24= ICache.Hit=>CU.ICacheHit                               Premise(F11)
	S25= CU.ICacheHit=ICacheHit(addr)                           Path(S18,S24)
	S26= CtrlASIDIn=0                                           Premise(F12)
	S27= CtrlCP0=0                                              Premise(F13)
	S28= CP0[ASID]=pid                                          CP0-Hold(S0,S27)
	S29= CtrlEPCIn=0                                            Premise(F14)
	S30= CtrlExCodeIn=0                                         Premise(F15)
	S31= CtrlIMMU=0                                             Premise(F16)
	S32= CtrlPC=0                                               Premise(F17)
	S33= CtrlPCInc=1                                            Premise(F18)
	S34= PC[Out]=addr+4                                         PC-Inc(S1,S32,S33)
	S35= PC[CIA]=addr                                           PC-Inc(S1,S32,S33)
	S36= CtrlIAddrReg=0                                         Premise(F19)
	S37= CtrlICache=0                                           Premise(F20)
	S38= ICache[addr]={3,imm}                                   ICache-Hold(S3,S37)
	S39= CtrlIR=1                                               Premise(F21)
	S40= [IR]={3,imm}                                           IR-Write(S21,S39)
	S41= CtrlICacheReg=0                                        Premise(F22)
	S42= CtrlIMem=0                                             Premise(F23)
	S43= IMem[{pid,addr}]={3,imm}                               IMem-Hold(S2,S42)
	S44= CtrlIRMux=0                                            Premise(F24)
	S45= CtrlGPR=0                                              Premise(F25)

ID	S46= CP0.ASID=pid                                           CP0-Read-ASID(S28)
	S47= PC.Out=addr+4                                          PC-Out(S34)
	S48= PC.CIA=addr                                            PC-Out(S35)
	S49= PC.CIA31_28=addr[31:28]                                PC-Out(S35)
	S50= IR.Out={3,imm}                                         IR-Out(S40)
	S51= IR.Out31_26=3                                          IR-Out(S40)
	S52= IR.Out25_0=imm                                         IR-Out(S40)
	S53= IR.Out31_26=>CU.Op                                     Premise(F40)
	S54= CU.Op=3                                                Path(S51,S53)
	S55= PC.CIA31_28=>ADDREXT.PCpart                            Premise(F41)
	S56= ADDREXT.PCpart=addr[31:28]                             Path(S49,S55)
	S57= IR.Out25_0=>ADDREXT.In                                 Premise(F42)
	S58= ADDREXT.In=imm                                         Path(S52,S57)
	S59= ADDREXT.Out={addr[31:28],imm,2'b0}                     ADDREXT-EXT(S56,S58)
	S60= ADDREXT.Out=>PC.In                                     Premise(F43)
	S61= PC.In={addr[31:28],imm,2'b0}                           Path(S59,S60)
	S62= GPR.WReg=5'd31                                         Premise(F44)
	S63= PC.Out=>GPR.WData                                      Premise(F45)
	S64= GPR.WData=addr+4                                       Path(S47,S63)
	S65= CtrlASIDIn=0                                           Premise(F46)
	S66= CtrlCP0=0                                              Premise(F47)
	S67= CP0[ASID]=pid                                          CP0-Hold(S28,S66)
	S68= CtrlEPCIn=0                                            Premise(F48)
	S69= CtrlExCodeIn=0                                         Premise(F49)
	S70= CtrlIMMU=0                                             Premise(F50)
	S71= CtrlPC=1                                               Premise(F51)
	S72= CtrlPCInc=0                                            Premise(F52)
	S73= PC[CIA]=addr                                           PC-Hold(S35,S72)
	S74= PC[Out]={addr[31:28],imm,2'b0}                         PC-Write(S61,S71,S72)
	S75= CtrlIAddrReg=0                                         Premise(F53)
	S76= CtrlICache=0                                           Premise(F54)
	S77= ICache[addr]={3,imm}                                   ICache-Hold(S38,S76)
	S78= CtrlIR=0                                               Premise(F55)
	S79= [IR]={3,imm}                                           IR-Hold(S40,S78)
	S80= CtrlICacheReg=0                                        Premise(F56)
	S81= CtrlIMem=0                                             Premise(F57)
	S82= IMem[{pid,addr}]={3,imm}                               IMem-Hold(S43,S81)
	S83= CtrlIRMux=0                                            Premise(F58)
	S84= CtrlGPR=1                                              Premise(F59)
	S85= GPR[5'd31]=addr+4                                      GPR-Write(S62,S64,S84)

EX	S86= CP0.ASID=pid                                           CP0-Read-ASID(S67)
	S87= PC.CIA=addr                                            PC-Out(S73)
	S88= PC.CIA31_28=addr[31:28]                                PC-Out(S73)
	S89= PC.Out={addr[31:28],imm,2'b0}                          PC-Out(S74)
	S90= IR.Out={3,imm}                                         IR-Out(S79)
	S91= IR.Out31_26=3                                          IR-Out(S79)
	S92= IR.Out25_0=imm                                         IR-Out(S79)
	S93= CtrlASIDIn=0                                           Premise(F60)
	S94= CtrlCP0=0                                              Premise(F61)
	S95= CP0[ASID]=pid                                          CP0-Hold(S67,S94)
	S96= CtrlEPCIn=0                                            Premise(F62)
	S97= CtrlExCodeIn=0                                         Premise(F63)
	S98= CtrlIMMU=0                                             Premise(F64)
	S99= CtrlPC=0                                               Premise(F65)
	S100= CtrlPCInc=0                                           Premise(F66)
	S101= PC[CIA]=addr                                          PC-Hold(S73,S100)
	S102= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S74,S99,S100)
	S103= CtrlIAddrReg=0                                        Premise(F67)
	S104= CtrlICache=0                                          Premise(F68)
	S105= ICache[addr]={3,imm}                                  ICache-Hold(S77,S104)
	S106= CtrlIR=0                                              Premise(F69)
	S107= [IR]={3,imm}                                          IR-Hold(S79,S106)
	S108= CtrlICacheReg=0                                       Premise(F70)
	S109= CtrlIMem=0                                            Premise(F71)
	S110= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S82,S109)
	S111= CtrlIRMux=0                                           Premise(F72)
	S112= CtrlGPR=0                                             Premise(F73)
	S113= GPR[5'd31]=addr+4                                     GPR-Hold(S85,S112)

MEM	S114= CP0.ASID=pid                                          CP0-Read-ASID(S95)
	S115= PC.CIA=addr                                           PC-Out(S101)
	S116= PC.CIA31_28=addr[31:28]                               PC-Out(S101)
	S117= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S102)
	S118= IR.Out={3,imm}                                        IR-Out(S107)
	S119= IR.Out31_26=3                                         IR-Out(S107)
	S120= IR.Out25_0=imm                                        IR-Out(S107)
	S121= CtrlASIDIn=0                                          Premise(F74)
	S122= CtrlCP0=0                                             Premise(F75)
	S123= CP0[ASID]=pid                                         CP0-Hold(S95,S122)
	S124= CtrlEPCIn=0                                           Premise(F76)
	S125= CtrlExCodeIn=0                                        Premise(F77)
	S126= CtrlIMMU=0                                            Premise(F78)
	S127= CtrlPC=0                                              Premise(F79)
	S128= CtrlPCInc=0                                           Premise(F80)
	S129= PC[CIA]=addr                                          PC-Hold(S101,S128)
	S130= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S102,S127,S128)
	S131= CtrlIAddrReg=0                                        Premise(F81)
	S132= CtrlICache=0                                          Premise(F82)
	S133= ICache[addr]={3,imm}                                  ICache-Hold(S105,S132)
	S134= CtrlIR=0                                              Premise(F83)
	S135= [IR]={3,imm}                                          IR-Hold(S107,S134)
	S136= CtrlICacheReg=0                                       Premise(F84)
	S137= CtrlIMem=0                                            Premise(F85)
	S138= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S110,S137)
	S139= CtrlIRMux=0                                           Premise(F86)
	S140= CtrlGPR=0                                             Premise(F87)
	S141= GPR[5'd31]=addr+4                                     GPR-Hold(S113,S140)

WB	S142= CP0.ASID=pid                                          CP0-Read-ASID(S123)
	S143= PC.CIA=addr                                           PC-Out(S129)
	S144= PC.CIA31_28=addr[31:28]                               PC-Out(S129)
	S145= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S130)
	S146= IR.Out={3,imm}                                        IR-Out(S135)
	S147= IR.Out31_26=3                                         IR-Out(S135)
	S148= IR.Out25_0=imm                                        IR-Out(S135)
	S149= CtrlASIDIn=0                                          Premise(F116)
	S150= CtrlCP0=0                                             Premise(F117)
	S151= CP0[ASID]=pid                                         CP0-Hold(S123,S150)
	S152= CtrlEPCIn=0                                           Premise(F118)
	S153= CtrlExCodeIn=0                                        Premise(F119)
	S154= CtrlIMMU=0                                            Premise(F120)
	S155= CtrlPC=0                                              Premise(F121)
	S156= CtrlPCInc=0                                           Premise(F122)
	S157= PC[CIA]=addr                                          PC-Hold(S129,S156)
	S158= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S130,S155,S156)
	S159= CtrlIAddrReg=0                                        Premise(F123)
	S160= CtrlICache=0                                          Premise(F124)
	S161= ICache[addr]={3,imm}                                  ICache-Hold(S133,S160)
	S162= CtrlIR=0                                              Premise(F125)
	S163= [IR]={3,imm}                                          IR-Hold(S135,S162)
	S164= CtrlICacheReg=0                                       Premise(F126)
	S165= CtrlIMem=0                                            Premise(F127)
	S166= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S138,S165)
	S167= CtrlIRMux=0                                           Premise(F128)
	S168= CtrlGPR=0                                             Premise(F129)
	S169= GPR[5'd31]=addr+4                                     GPR-Hold(S141,S168)

POST	S151= CP0[ASID]=pid                                         CP0-Hold(S123,S150)
	S157= PC[CIA]=addr                                          PC-Hold(S129,S156)
	S158= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S130,S155,S156)
	S161= ICache[addr]={3,imm}                                  ICache-Hold(S133,S160)
	S163= [IR]={3,imm}                                          IR-Hold(S135,S162)
	S166= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S138,S165)
	S169= GPR[5'd31]=addr+4                                     GPR-Hold(S141,S168)

