<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Cpll3" module="Cpll3" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2016 09 01 10:19:16.343" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="Cpll3.lpc" type="lpc" modified="2016 09 01 10:19:13.913"/>
		<File name="Cpll3.v" type="top_level_verilog" modified="2016 09 01 10:19:13.948"/>
		<File name="Cpll3_tmpl.v" type="template_verilog" modified="2016 09 01 10:19:13.948"/>
  </Package>
</DiamondModule>
