
IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (3 6)  (99 535)  (99 535)  IO control bit: IOUP_IE_1

 (16 8)  (76 536)  (76 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (76 537)  (76 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (77 537)  (77 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (77 541)  (77 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0



IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (12 10)  (268 539)  (268 539)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (269 539)  (269 539)  routing T_5_33.lc_trk_g1_4 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (250 540)  (250 540)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g1_4
 (5 13)  (251 541)  (251 541)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g1_4
 (7 13)  (253 541)  (253 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_horz_r_0 <X> T_6_33.span4_horz_l_12


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_vert_4 <X> T_8_33.lc_trk_g1_4
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (5 9)  (509 537)  (509 537)  routing T_10_33.span4_vert_16 <X> T_10_33.lc_trk_g1_0
 (6 9)  (510 537)  (510 537)  routing T_10_33.span4_vert_16 <X> T_10_33.lc_trk_g1_0
 (7 9)  (511 537)  (511 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_0 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (4 8)  (832 536)  (832 536)  routing T_16_33.span4_vert_0 <X> T_16_33.lc_trk_g1_0
 (6 9)  (834 537)  (834 537)  routing T_16_33.span4_vert_0 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (4 14)  (832 543)  (832 543)  routing T_16_33.logic_op_bot_6 <X> T_16_33.lc_trk_g1_6
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit
 (4 15)  (832 542)  (832 542)  routing T_16_33.logic_op_bot_6 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_bot_6 lc_trk_g1_6


IO_Tile_17_33

 (7 4)  (893 532)  (893 532)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_bnl_5 lc_trk_g0_5
 (8 4)  (894 532)  (894 532)  routing T_17_33.logic_op_bnl_5 <X> T_17_33.lc_trk_g0_5
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g0_5 <X> T_17_33.wire_gbuf/in


IO_Tile_18_33

 (13 3)  (963 530)  (963 530)  routing T_18_33.span4_vert_31 <X> T_18_33.span4_horz_r_1


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (5 4)  (1107 532)  (1107 532)  routing T_21_33.span4_horz_r_13 <X> T_21_33.lc_trk_g0_5
 (7 4)  (1109 532)  (1109 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1110 532)  (1110 532)  routing T_21_33.span4_horz_r_13 <X> T_21_33.lc_trk_g0_5
 (13 10)  (1125 539)  (1125 539)  routing T_21_33.lc_trk_g0_5 <X> T_21_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1094 539)  (1094 539)  IOB_1 IO Functioning bit
 (13 11)  (1125 538)  (1125 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1095 541)  (1095 541)  IOB_1 IO Functioning bit
 (16 14)  (1094 543)  (1094 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (16 0)  (1202 528)  (1202 528)  IOB_0 IO Functioning bit
 (17 3)  (1203 530)  (1203 530)  IOB_0 IO Functioning bit
 (4 4)  (1214 532)  (1214 532)  routing T_23_33.span4_vert_4 <X> T_23_33.lc_trk_g0_4
 (13 4)  (1233 532)  (1233 532)  routing T_23_33.lc_trk_g0_4 <X> T_23_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1202 532)  (1202 532)  IOB_0 IO Functioning bit
 (6 5)  (1216 533)  (1216 533)  routing T_23_33.span4_vert_4 <X> T_23_33.lc_trk_g0_4
 (7 5)  (1217 533)  (1217 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (13 5)  (1233 533)  (1233 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (16 0)  (1256 528)  (1256 528)  IOB_0 IO Functioning bit
 (17 3)  (1257 530)  (1257 530)  IOB_0 IO Functioning bit
 (12 4)  (1286 532)  (1286 532)  routing T_24_33.lc_trk_g1_7 <X> T_24_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 532)  (1287 532)  routing T_24_33.lc_trk_g1_7 <X> T_24_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 532)  (1256 532)  IOB_0 IO Functioning bit
 (12 5)  (1286 533)  (1286 533)  routing T_24_33.lc_trk_g1_7 <X> T_24_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 533)  (1287 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (5 14)  (1269 543)  (1269 543)  routing T_24_33.span4_vert_23 <X> T_24_33.lc_trk_g1_7
 (6 14)  (1270 543)  (1270 543)  routing T_24_33.span4_vert_23 <X> T_24_33.lc_trk_g1_7
 (7 14)  (1271 543)  (1271 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7


IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (5 6)  (1323 535)  (1323 535)  routing T_25_33.span4_vert_47 <X> T_25_33.lc_trk_g0_7
 (6 6)  (1324 535)  (1324 535)  routing T_25_33.span4_vert_47 <X> T_25_33.lc_trk_g0_7
 (7 6)  (1325 535)  (1325 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1326 535)  (1326 535)  routing T_25_33.span4_vert_47 <X> T_25_33.lc_trk_g0_7
 (8 7)  (1326 534)  (1326 534)  routing T_25_33.span4_vert_47 <X> T_25_33.lc_trk_g0_7
 (13 10)  (1341 539)  (1341 539)  routing T_25_33.lc_trk_g0_7 <X> T_25_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1310 539)  (1310 539)  IOB_1 IO Functioning bit
 (12 11)  (1340 538)  (1340 538)  routing T_25_33.lc_trk_g0_7 <X> T_25_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1341 538)  (1341 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1311 541)  (1311 541)  IOB_1 IO Functioning bit
 (16 14)  (1310 543)  (1310 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (4 4)  (1418 532)  (1418 532)  routing T_27_33.span4_vert_44 <X> T_27_33.lc_trk_g0_4
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (4 5)  (1418 533)  (1418 533)  routing T_27_33.span4_vert_44 <X> T_27_33.lc_trk_g0_4
 (5 5)  (1419 533)  (1419 533)  routing T_27_33.span4_vert_44 <X> T_27_33.lc_trk_g0_4
 (6 5)  (1420 533)  (1420 533)  routing T_27_33.span4_vert_44 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span12_vert_6 <X> T_28_33.lc_trk_g1_6
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (4 15)  (1472 542)  (1472 542)  routing T_28_33.span12_vert_6 <X> T_28_33.lc_trk_g1_6
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span12_vert_6 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit
 (5 15)  (1581 542)  (1581 542)  routing T_30_33.span4_vert_22 <X> T_30_33.lc_trk_g1_6
 (6 15)  (1582 542)  (1582 542)  routing T_30_33.span4_vert_22 <X> T_30_33.lc_trk_g1_6
 (7 15)  (1583 542)  (1583 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_22 lc_trk_g1_6


LogicTile_4_32

 (19 6)  (199 518)  (199 518)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_5_32

 (29 0)  (263 512)  (263 512)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 512)  (264 512)  routing T_5_32.lc_trk_g0_7 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 512)  (266 512)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (41 0)  (275 512)  (275 512)  LC_0 Logic Functioning bit
 (43 0)  (277 512)  (277 512)  LC_0 Logic Functioning bit
 (51 0)  (285 512)  (285 512)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (30 1)  (264 513)  (264 513)  routing T_5_32.lc_trk_g0_7 <X> T_5_32.wire_logic_cluster/lc_0/in_1
 (41 1)  (275 513)  (275 513)  LC_0 Logic Functioning bit
 (43 1)  (277 513)  (277 513)  LC_0 Logic Functioning bit
 (49 1)  (283 513)  (283 513)  Carry_In_Mux bit 

 (22 2)  (256 514)  (256 514)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 514)  (257 514)  routing T_5_32.sp12_h_l_12 <X> T_5_32.lc_trk_g0_7


LogicTile_7_32

 (15 0)  (357 512)  (357 512)  routing T_7_32.sp4_v_b_17 <X> T_7_32.lc_trk_g0_1
 (16 0)  (358 512)  (358 512)  routing T_7_32.sp4_v_b_17 <X> T_7_32.lc_trk_g0_1
 (17 0)  (359 512)  (359 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (15 1)  (357 513)  (357 513)  routing T_7_32.sp4_v_t_5 <X> T_7_32.lc_trk_g0_0
 (16 1)  (358 513)  (358 513)  routing T_7_32.sp4_v_t_5 <X> T_7_32.lc_trk_g0_0
 (17 1)  (359 513)  (359 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (1 2)  (343 514)  (343 514)  routing T_7_32.glb_netwk_5 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (2 2)  (344 514)  (344 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (369 514)  (369 514)  routing T_7_32.lc_trk_g3_1 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 514)  (370 514)  routing T_7_32.lc_trk_g3_1 <X> T_7_32.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 514)  (371 514)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 514)  (373 514)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 514)  (374 514)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 514)  (376 514)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 514)  (378 514)  LC_1 Logic Functioning bit
 (38 2)  (380 514)  (380 514)  LC_1 Logic Functioning bit
 (45 2)  (387 514)  (387 514)  LC_1 Logic Functioning bit
 (0 3)  (342 515)  (342 515)  routing T_7_32.glb_netwk_5 <X> T_7_32.wire_logic_cluster/lc_7/clk
 (31 3)  (373 515)  (373 515)  routing T_7_32.lc_trk_g1_7 <X> T_7_32.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 515)  (378 515)  LC_1 Logic Functioning bit
 (38 3)  (380 515)  (380 515)  LC_1 Logic Functioning bit
 (45 3)  (387 515)  (387 515)  LC_1 Logic Functioning bit
 (1 4)  (343 516)  (343 516)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (359 516)  (359 516)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 516)  (360 516)  routing T_7_32.wire_logic_cluster/lc_1/out <X> T_7_32.lc_trk_g1_1
 (21 4)  (363 516)  (363 516)  routing T_7_32.sp4_v_b_3 <X> T_7_32.lc_trk_g1_3
 (22 4)  (364 516)  (364 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (365 516)  (365 516)  routing T_7_32.sp4_v_b_3 <X> T_7_32.lc_trk_g1_3
 (27 4)  (369 516)  (369 516)  routing T_7_32.lc_trk_g1_0 <X> T_7_32.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 516)  (371 516)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 516)  (374 516)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 516)  (375 516)  routing T_7_32.lc_trk_g2_1 <X> T_7_32.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 516)  (379 516)  LC_2 Logic Functioning bit
 (39 4)  (381 516)  (381 516)  LC_2 Logic Functioning bit
 (40 4)  (382 516)  (382 516)  LC_2 Logic Functioning bit
 (41 4)  (383 516)  (383 516)  LC_2 Logic Functioning bit
 (42 4)  (384 516)  (384 516)  LC_2 Logic Functioning bit
 (43 4)  (385 516)  (385 516)  LC_2 Logic Functioning bit
 (0 5)  (342 517)  (342 517)  routing T_7_32.glb_netwk_3 <X> T_7_32.wire_logic_cluster/lc_7/cen
 (15 5)  (357 517)  (357 517)  routing T_7_32.sp4_v_t_5 <X> T_7_32.lc_trk_g1_0
 (16 5)  (358 517)  (358 517)  routing T_7_32.sp4_v_t_5 <X> T_7_32.lc_trk_g1_0
 (17 5)  (359 517)  (359 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (369 517)  (369 517)  routing T_7_32.lc_trk_g1_1 <X> T_7_32.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 517)  (371 517)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 517)  (378 517)  LC_2 Logic Functioning bit
 (37 5)  (379 517)  (379 517)  LC_2 Logic Functioning bit
 (38 5)  (380 517)  (380 517)  LC_2 Logic Functioning bit
 (39 5)  (381 517)  (381 517)  LC_2 Logic Functioning bit
 (40 5)  (382 517)  (382 517)  LC_2 Logic Functioning bit
 (41 5)  (383 517)  (383 517)  LC_2 Logic Functioning bit
 (42 5)  (384 517)  (384 517)  LC_2 Logic Functioning bit
 (43 5)  (385 517)  (385 517)  LC_2 Logic Functioning bit
 (21 6)  (363 518)  (363 518)  routing T_7_32.sp4_v_b_7 <X> T_7_32.lc_trk_g1_7
 (22 6)  (364 518)  (364 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (365 518)  (365 518)  routing T_7_32.sp4_v_b_7 <X> T_7_32.lc_trk_g1_7
 (26 6)  (368 518)  (368 518)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 518)  (370 518)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 518)  (371 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 518)  (372 518)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 518)  (374 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 518)  (375 518)  routing T_7_32.lc_trk_g2_0 <X> T_7_32.wire_logic_cluster/lc_3/in_3
 (38 6)  (380 518)  (380 518)  LC_3 Logic Functioning bit
 (41 6)  (383 518)  (383 518)  LC_3 Logic Functioning bit
 (43 6)  (385 518)  (385 518)  LC_3 Logic Functioning bit
 (48 6)  (390 518)  (390 518)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (392 518)  (392 518)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (393 518)  (393 518)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (364 519)  (364 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (368 519)  (368 519)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 519)  (369 519)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 519)  (371 519)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 519)  (372 519)  routing T_7_32.lc_trk_g2_6 <X> T_7_32.wire_logic_cluster/lc_3/in_1
 (39 7)  (381 519)  (381 519)  LC_3 Logic Functioning bit
 (41 7)  (383 519)  (383 519)  LC_3 Logic Functioning bit
 (43 7)  (385 519)  (385 519)  LC_3 Logic Functioning bit
 (17 8)  (359 520)  (359 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (364 520)  (364 520)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (365 520)  (365 520)  routing T_7_32.sp12_v_b_11 <X> T_7_32.lc_trk_g2_3
 (28 8)  (370 520)  (370 520)  routing T_7_32.lc_trk_g2_3 <X> T_7_32.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 520)  (371 520)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 520)  (373 520)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 520)  (374 520)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 520)  (375 520)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 520)  (376 520)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 520)  (378 520)  LC_4 Logic Functioning bit
 (37 8)  (379 520)  (379 520)  LC_4 Logic Functioning bit
 (38 8)  (380 520)  (380 520)  LC_4 Logic Functioning bit
 (42 8)  (384 520)  (384 520)  LC_4 Logic Functioning bit
 (50 8)  (392 520)  (392 520)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (359 521)  (359 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (368 521)  (368 521)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 521)  (369 521)  routing T_7_32.lc_trk_g1_3 <X> T_7_32.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 521)  (371 521)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 521)  (372 521)  routing T_7_32.lc_trk_g2_3 <X> T_7_32.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 521)  (373 521)  routing T_7_32.lc_trk_g3_6 <X> T_7_32.wire_logic_cluster/lc_4/in_3
 (39 9)  (381 521)  (381 521)  LC_4 Logic Functioning bit
 (40 9)  (382 521)  (382 521)  LC_4 Logic Functioning bit
 (41 9)  (383 521)  (383 521)  LC_4 Logic Functioning bit
 (43 9)  (385 521)  (385 521)  LC_4 Logic Functioning bit
 (22 11)  (364 523)  (364 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 523)  (365 523)  routing T_7_32.sp4_h_r_30 <X> T_7_32.lc_trk_g2_6
 (24 11)  (366 523)  (366 523)  routing T_7_32.sp4_h_r_30 <X> T_7_32.lc_trk_g2_6
 (25 11)  (367 523)  (367 523)  routing T_7_32.sp4_h_r_30 <X> T_7_32.lc_trk_g2_6
 (17 12)  (359 524)  (359 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (371 524)  (371 524)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 524)  (373 524)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 524)  (374 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 524)  (376 524)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 524)  (379 524)  LC_6 Logic Functioning bit
 (39 12)  (381 524)  (381 524)  LC_6 Logic Functioning bit
 (40 12)  (382 524)  (382 524)  LC_6 Logic Functioning bit
 (41 12)  (383 524)  (383 524)  LC_6 Logic Functioning bit
 (42 12)  (384 524)  (384 524)  LC_6 Logic Functioning bit
 (43 12)  (385 524)  (385 524)  LC_6 Logic Functioning bit
 (52 12)  (394 524)  (394 524)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (360 525)  (360 525)  routing T_7_32.sp4_r_v_b_41 <X> T_7_32.lc_trk_g3_1
 (29 13)  (371 525)  (371 525)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 525)  (373 525)  routing T_7_32.lc_trk_g1_6 <X> T_7_32.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 525)  (378 525)  LC_6 Logic Functioning bit
 (37 13)  (379 525)  (379 525)  LC_6 Logic Functioning bit
 (38 13)  (380 525)  (380 525)  LC_6 Logic Functioning bit
 (39 13)  (381 525)  (381 525)  LC_6 Logic Functioning bit
 (40 13)  (382 525)  (382 525)  LC_6 Logic Functioning bit
 (41 13)  (383 525)  (383 525)  LC_6 Logic Functioning bit
 (42 13)  (384 525)  (384 525)  LC_6 Logic Functioning bit
 (43 13)  (385 525)  (385 525)  LC_6 Logic Functioning bit
 (52 13)  (394 525)  (394 525)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (342 526)  (342 526)  routing T_7_32.glb_netwk_4 <X> T_7_32.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 526)  (343 526)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (367 526)  (367 526)  routing T_7_32.wire_logic_cluster/lc_6/out <X> T_7_32.lc_trk_g3_6
 (22 15)  (364 527)  (364 527)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_32

 (14 0)  (410 512)  (410 512)  routing T_8_32.bnr_op_0 <X> T_8_32.lc_trk_g0_0
 (15 0)  (411 512)  (411 512)  routing T_8_32.sp4_h_r_17 <X> T_8_32.lc_trk_g0_1
 (16 0)  (412 512)  (412 512)  routing T_8_32.sp4_h_r_17 <X> T_8_32.lc_trk_g0_1
 (17 0)  (413 512)  (413 512)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 512)  (414 512)  routing T_8_32.sp4_h_r_17 <X> T_8_32.lc_trk_g0_1
 (28 0)  (424 512)  (424 512)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.wire_bram/ram/WDATA_7
 (29 0)  (425 512)  (425 512)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_3 wire_bram/ram/WDATA_7
 (12 1)  (408 513)  (408 513)  routing T_8_32.sp4_h_r_2 <X> T_8_32.sp4_v_b_2
 (14 1)  (410 513)  (410 513)  routing T_8_32.bnr_op_0 <X> T_8_32.lc_trk_g0_0
 (17 1)  (413 513)  (413 513)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (414 513)  (414 513)  routing T_8_32.sp4_h_r_17 <X> T_8_32.lc_trk_g0_1
 (30 1)  (426 513)  (426 513)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.wire_bram/ram/WDATA_7
 (39 1)  (435 513)  (435 513)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_7 sp4_v_b_16
 (1 2)  (397 514)  (397 514)  routing T_8_32.glb_netwk_5 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (15 2)  (411 514)  (411 514)  routing T_8_32.sp12_h_r_5 <X> T_8_32.lc_trk_g0_5
 (17 2)  (413 514)  (413 514)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (414 514)  (414 514)  routing T_8_32.sp12_h_r_5 <X> T_8_32.lc_trk_g0_5
 (21 2)  (417 514)  (417 514)  routing T_8_32.sp4_v_b_7 <X> T_8_32.lc_trk_g0_7
 (22 2)  (418 514)  (418 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (419 514)  (419 514)  routing T_8_32.sp4_v_b_7 <X> T_8_32.lc_trk_g0_7
 (28 2)  (424 514)  (424 514)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WDATA_6
 (29 2)  (425 514)  (425 514)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_6
 (30 2)  (426 514)  (426 514)  routing T_8_32.lc_trk_g2_4 <X> T_8_32.wire_bram/ram/WDATA_6
 (0 3)  (396 515)  (396 515)  routing T_8_32.glb_netwk_5 <X> T_8_32.wire_bram/ram/WCLK
 (18 3)  (414 515)  (414 515)  routing T_8_32.sp12_h_r_5 <X> T_8_32.lc_trk_g0_5
 (39 3)  (435 515)  (435 515)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_6 sp4_v_t_7
 (0 4)  (396 516)  (396 516)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.wire_bram/ram/WCLKE
 (1 4)  (397 516)  (397 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (22 4)  (418 516)  (418 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (425 516)  (425 516)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (426 516)  (426 516)  routing T_8_32.lc_trk_g0_7 <X> T_8_32.wire_bram/ram/WDATA_5
 (38 4)  (434 516)  (434 516)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (0 5)  (396 517)  (396 517)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.wire_bram/ram/WCLKE
 (1 5)  (397 517)  (397 517)  routing T_8_32.lc_trk_g3_3 <X> T_8_32.wire_bram/ram/WCLKE
 (17 5)  (413 517)  (413 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (422 517)  (422 517)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.input0_2
 (28 5)  (424 517)  (424 517)  routing T_8_32.lc_trk_g2_2 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (30 5)  (426 517)  (426 517)  routing T_8_32.lc_trk_g0_7 <X> T_8_32.wire_bram/ram/WDATA_5
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (16 6)  (412 518)  (412 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 518)  (414 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.lc_trk_g1_5
 (28 6)  (424 518)  (424 518)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.wire_bram/ram/WDATA_4
 (29 6)  (425 518)  (425 518)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_4
 (30 6)  (426 518)  (426 518)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.wire_bram/ram/WDATA_4
 (40 6)  (436 518)  (436 518)  Enable bit of Mux _out_links/OutMuxa_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_23
 (27 7)  (423 519)  (423 519)  routing T_8_32.lc_trk_g1_0 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (30 7)  (426 519)  (426 519)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.wire_bram/ram/WDATA_4
 (14 8)  (410 520)  (410 520)  routing T_8_32.sp12_v_b_0 <X> T_8_32.lc_trk_g2_0
 (21 8)  (417 520)  (417 520)  routing T_8_32.sp4_h_r_35 <X> T_8_32.lc_trk_g2_3
 (22 8)  (418 520)  (418 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 520)  (419 520)  routing T_8_32.sp4_h_r_35 <X> T_8_32.lc_trk_g2_3
 (24 8)  (420 520)  (420 520)  routing T_8_32.sp4_h_r_35 <X> T_8_32.lc_trk_g2_3
 (25 8)  (421 520)  (421 520)  routing T_8_32.sp4_v_b_26 <X> T_8_32.lc_trk_g2_2
 (26 8)  (422 520)  (422 520)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.input0_4
 (27 8)  (423 520)  (423 520)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.wire_bram/ram/WDATA_3
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 520)  (426 520)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.wire_bram/ram/WDATA_3
 (38 8)  (434 520)  (434 520)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (14 9)  (410 521)  (410 521)  routing T_8_32.sp12_v_b_0 <X> T_8_32.lc_trk_g2_0
 (15 9)  (411 521)  (411 521)  routing T_8_32.sp12_v_b_0 <X> T_8_32.lc_trk_g2_0
 (17 9)  (413 521)  (413 521)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (418 521)  (418 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (419 521)  (419 521)  routing T_8_32.sp4_v_b_26 <X> T_8_32.lc_trk_g2_2
 (27 9)  (423 521)  (423 521)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.input0_4
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (426 521)  (426 521)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.wire_bram/ram/WDATA_3
 (26 10)  (422 522)  (422 522)  routing T_8_32.lc_trk_g0_5 <X> T_8_32.input0_5
 (28 10)  (424 522)  (424 522)  routing T_8_32.lc_trk_g2_0 <X> T_8_32.wire_bram/ram/WDATA_2
 (29 10)  (425 522)  (425 522)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_2
 (14 11)  (410 523)  (410 523)  routing T_8_32.sp4_r_v_b_36 <X> T_8_32.lc_trk_g2_4
 (17 11)  (413 523)  (413 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (418 523)  (418 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 523)  (421 523)  routing T_8_32.sp4_r_v_b_38 <X> T_8_32.lc_trk_g2_6
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (41 11)  (437 523)  (437 523)  Enable bit of Mux _out_links/OutMux9_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_11
 (21 12)  (417 524)  (417 524)  routing T_8_32.sp4_v_t_22 <X> T_8_32.lc_trk_g3_3
 (22 12)  (418 524)  (418 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 524)  (419 524)  routing T_8_32.sp4_v_t_22 <X> T_8_32.lc_trk_g3_3
 (29 12)  (425 524)  (425 524)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (38 12)  (434 524)  (434 524)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (21 13)  (417 525)  (417 525)  routing T_8_32.sp4_v_t_22 <X> T_8_32.lc_trk_g3_3
 (22 13)  (418 525)  (418 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 525)  (421 525)  routing T_8_32.sp4_r_v_b_42 <X> T_8_32.lc_trk_g3_2
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g1_3 <X> T_8_32.input0_6
 (27 13)  (423 525)  (423 525)  routing T_8_32.lc_trk_g1_3 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (0 14)  (396 526)  (396 526)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.wire_bram/ram/WE
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 526)  (412 526)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g3_5
 (17 14)  (413 526)  (413 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 526)  (414 526)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g3_5
 (29 14)  (425 526)  (425 526)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_0 wire_bram/ram/WDATA_0
 (0 15)  (396 527)  (396 527)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.wire_bram/ram/WE
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.wire_bram/ram/WE
 (18 15)  (414 527)  (414 527)  routing T_8_32.sp4_v_b_37 <X> T_8_32.lc_trk_g3_5
 (22 15)  (418 527)  (418 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (419 527)  (419 527)  routing T_8_32.sp4_h_r_30 <X> T_8_32.lc_trk_g3_6
 (24 15)  (420 527)  (420 527)  routing T_8_32.sp4_h_r_30 <X> T_8_32.lc_trk_g3_6
 (25 15)  (421 527)  (421 527)  routing T_8_32.sp4_h_r_30 <X> T_8_32.lc_trk_g3_6
 (26 15)  (422 527)  (422 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_7
 (27 15)  (423 527)  (423 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_7
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (39 15)  (435 527)  (435 527)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_9_32

 (3 8)  (441 520)  (441 520)  routing T_9_32.sp12_h_r_1 <X> T_9_32.sp12_v_b_1
 (3 9)  (441 521)  (441 521)  routing T_9_32.sp12_h_r_1 <X> T_9_32.sp12_v_b_1
 (4 11)  (442 523)  (442 523)  routing T_9_32.sp4_v_b_1 <X> T_9_32.sp4_h_l_43
 (19 14)  (457 526)  (457 526)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_10_32

 (19 1)  (511 513)  (511 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (1 2)  (493 514)  (493 514)  routing T_10_32.glb_netwk_5 <X> T_10_32.wire_logic_cluster/lc_7/clk
 (2 2)  (494 514)  (494 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (492 515)  (492 515)  routing T_10_32.glb_netwk_5 <X> T_10_32.wire_logic_cluster/lc_7/clk
 (3 3)  (495 515)  (495 515)  routing T_10_32.sp12_v_b_0 <X> T_10_32.sp12_h_l_23
 (0 4)  (492 516)  (492 516)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_7/cen
 (1 4)  (493 516)  (493 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 517)  (492 517)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_7/cen
 (1 5)  (493 517)  (493 517)  routing T_10_32.lc_trk_g3_3 <X> T_10_32.wire_logic_cluster/lc_7/cen
 (25 6)  (517 518)  (517 518)  routing T_10_32.sp4_v_b_6 <X> T_10_32.lc_trk_g1_6
 (22 7)  (514 519)  (514 519)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (515 519)  (515 519)  routing T_10_32.sp4_v_b_6 <X> T_10_32.lc_trk_g1_6
 (14 10)  (506 522)  (506 522)  routing T_10_32.sp4_v_b_36 <X> T_10_32.lc_trk_g2_4
 (25 10)  (517 522)  (517 522)  routing T_10_32.sp4_v_b_30 <X> T_10_32.lc_trk_g2_6
 (4 11)  (496 523)  (496 523)  routing T_10_32.sp4_v_b_1 <X> T_10_32.sp4_h_l_43
 (14 11)  (506 523)  (506 523)  routing T_10_32.sp4_v_b_36 <X> T_10_32.lc_trk_g2_4
 (16 11)  (508 523)  (508 523)  routing T_10_32.sp4_v_b_36 <X> T_10_32.lc_trk_g2_4
 (17 11)  (509 523)  (509 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (514 523)  (514 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 523)  (515 523)  routing T_10_32.sp4_v_b_30 <X> T_10_32.lc_trk_g2_6
 (14 12)  (506 524)  (506 524)  routing T_10_32.sp4_v_t_21 <X> T_10_32.lc_trk_g3_0
 (21 12)  (513 524)  (513 524)  routing T_10_32.sp4_h_r_43 <X> T_10_32.lc_trk_g3_3
 (22 12)  (514 524)  (514 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 524)  (515 524)  routing T_10_32.sp4_h_r_43 <X> T_10_32.lc_trk_g3_3
 (24 12)  (516 524)  (516 524)  routing T_10_32.sp4_h_r_43 <X> T_10_32.lc_trk_g3_3
 (14 13)  (506 525)  (506 525)  routing T_10_32.sp4_v_t_21 <X> T_10_32.lc_trk_g3_0
 (16 13)  (508 525)  (508 525)  routing T_10_32.sp4_v_t_21 <X> T_10_32.lc_trk_g3_0
 (17 13)  (509 525)  (509 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (513 525)  (513 525)  routing T_10_32.sp4_h_r_43 <X> T_10_32.lc_trk_g3_3
 (0 14)  (492 526)  (492 526)  routing T_10_32.glb_netwk_4 <X> T_10_32.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 526)  (493 526)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (504 526)  (504 526)  routing T_10_32.sp4_v_b_11 <X> T_10_32.sp4_h_l_46
 (26 14)  (518 526)  (518 526)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 526)  (520 526)  routing T_10_32.lc_trk_g2_6 <X> T_10_32.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 526)  (521 526)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 526)  (522 526)  routing T_10_32.lc_trk_g2_6 <X> T_10_32.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 526)  (523 526)  routing T_10_32.lc_trk_g2_4 <X> T_10_32.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 526)  (524 526)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 526)  (525 526)  routing T_10_32.lc_trk_g2_4 <X> T_10_32.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 526)  (529 526)  LC_7 Logic Functioning bit
 (39 14)  (531 526)  (531 526)  LC_7 Logic Functioning bit
 (40 14)  (532 526)  (532 526)  LC_7 Logic Functioning bit
 (41 14)  (533 526)  (533 526)  LC_7 Logic Functioning bit
 (42 14)  (534 526)  (534 526)  LC_7 Logic Functioning bit
 (43 14)  (535 526)  (535 526)  LC_7 Logic Functioning bit
 (45 14)  (537 526)  (537 526)  LC_7 Logic Functioning bit
 (47 14)  (539 526)  (539 526)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (518 527)  (518 527)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 527)  (519 527)  routing T_10_32.lc_trk_g1_6 <X> T_10_32.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 527)  (521 527)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 527)  (522 527)  routing T_10_32.lc_trk_g2_6 <X> T_10_32.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 527)  (524 527)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (525 527)  (525 527)  routing T_10_32.lc_trk_g3_0 <X> T_10_32.input_2_7
 (34 15)  (526 527)  (526 527)  routing T_10_32.lc_trk_g3_0 <X> T_10_32.input_2_7
 (39 15)  (531 527)  (531 527)  LC_7 Logic Functioning bit
 (40 15)  (532 527)  (532 527)  LC_7 Logic Functioning bit
 (41 15)  (533 527)  (533 527)  LC_7 Logic Functioning bit
 (43 15)  (535 527)  (535 527)  LC_7 Logic Functioning bit
 (45 15)  (537 527)  (537 527)  LC_7 Logic Functioning bit


LogicTile_11_32

 (9 6)  (555 518)  (555 518)  routing T_11_32.sp4_v_b_4 <X> T_11_32.sp4_h_l_41
 (5 10)  (551 522)  (551 522)  routing T_11_32.sp4_v_b_6 <X> T_11_32.sp4_h_l_43
 (3 12)  (549 524)  (549 524)  routing T_11_32.sp12_v_b_1 <X> T_11_32.sp12_h_r_1
 (3 13)  (549 525)  (549 525)  routing T_11_32.sp12_v_b_1 <X> T_11_32.sp12_h_r_1


LogicTile_16_32

 (22 4)  (838 516)  (838 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 516)  (839 516)  routing T_16_32.sp4_v_b_19 <X> T_16_32.lc_trk_g1_3
 (24 4)  (840 516)  (840 516)  routing T_16_32.sp4_v_b_19 <X> T_16_32.lc_trk_g1_3
 (21 6)  (837 518)  (837 518)  routing T_16_32.sp4_v_b_7 <X> T_16_32.lc_trk_g1_7
 (22 6)  (838 518)  (838 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (839 518)  (839 518)  routing T_16_32.sp4_v_b_7 <X> T_16_32.lc_trk_g1_7
 (28 6)  (844 518)  (844 518)  routing T_16_32.lc_trk_g2_4 <X> T_16_32.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 518)  (845 518)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 518)  (846 518)  routing T_16_32.lc_trk_g2_4 <X> T_16_32.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 518)  (848 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 518)  (849 518)  routing T_16_32.lc_trk_g3_3 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 518)  (850 518)  routing T_16_32.lc_trk_g3_3 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 518)  (852 518)  LC_3 Logic Functioning bit
 (38 6)  (854 518)  (854 518)  LC_3 Logic Functioning bit
 (47 6)  (863 518)  (863 518)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (31 7)  (847 519)  (847 519)  routing T_16_32.lc_trk_g3_3 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 519)  (852 519)  LC_3 Logic Functioning bit
 (38 7)  (854 519)  (854 519)  LC_3 Logic Functioning bit
 (48 7)  (864 519)  (864 519)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (838 520)  (838 520)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 520)  (839 520)  routing T_16_32.sp12_v_b_19 <X> T_16_32.lc_trk_g2_3
 (21 9)  (837 521)  (837 521)  routing T_16_32.sp12_v_b_19 <X> T_16_32.lc_trk_g2_3
 (14 10)  (830 522)  (830 522)  routing T_16_32.sp4_v_b_36 <X> T_16_32.lc_trk_g2_4
 (27 10)  (843 522)  (843 522)  routing T_16_32.lc_trk_g1_7 <X> T_16_32.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 522)  (845 522)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 522)  (846 522)  routing T_16_32.lc_trk_g1_7 <X> T_16_32.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 522)  (848 522)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 522)  (850 522)  routing T_16_32.lc_trk_g1_3 <X> T_16_32.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 522)  (852 522)  LC_5 Logic Functioning bit
 (37 10)  (853 522)  (853 522)  LC_5 Logic Functioning bit
 (38 10)  (854 522)  (854 522)  LC_5 Logic Functioning bit
 (39 10)  (855 522)  (855 522)  LC_5 Logic Functioning bit
 (41 10)  (857 522)  (857 522)  LC_5 Logic Functioning bit
 (43 10)  (859 522)  (859 522)  LC_5 Logic Functioning bit
 (14 11)  (830 523)  (830 523)  routing T_16_32.sp4_v_b_36 <X> T_16_32.lc_trk_g2_4
 (16 11)  (832 523)  (832 523)  routing T_16_32.sp4_v_b_36 <X> T_16_32.lc_trk_g2_4
 (17 11)  (833 523)  (833 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (30 11)  (846 523)  (846 523)  routing T_16_32.lc_trk_g1_7 <X> T_16_32.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 523)  (847 523)  routing T_16_32.lc_trk_g1_3 <X> T_16_32.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 523)  (852 523)  LC_5 Logic Functioning bit
 (37 11)  (853 523)  (853 523)  LC_5 Logic Functioning bit
 (38 11)  (854 523)  (854 523)  LC_5 Logic Functioning bit
 (39 11)  (855 523)  (855 523)  LC_5 Logic Functioning bit
 (41 11)  (857 523)  (857 523)  LC_5 Logic Functioning bit
 (43 11)  (859 523)  (859 523)  LC_5 Logic Functioning bit
 (22 12)  (838 524)  (838 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (848 524)  (848 524)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 524)  (849 524)  routing T_16_32.lc_trk_g2_3 <X> T_16_32.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 524)  (856 524)  LC_6 Logic Functioning bit
 (41 12)  (857 524)  (857 524)  LC_6 Logic Functioning bit
 (42 12)  (858 524)  (858 524)  LC_6 Logic Functioning bit
 (43 12)  (859 524)  (859 524)  LC_6 Logic Functioning bit
 (31 13)  (847 525)  (847 525)  routing T_16_32.lc_trk_g2_3 <X> T_16_32.wire_logic_cluster/lc_6/in_3
 (40 13)  (856 525)  (856 525)  LC_6 Logic Functioning bit
 (41 13)  (857 525)  (857 525)  LC_6 Logic Functioning bit
 (42 13)  (858 525)  (858 525)  LC_6 Logic Functioning bit
 (43 13)  (859 525)  (859 525)  LC_6 Logic Functioning bit


LogicTile_18_32

 (3 11)  (931 523)  (931 523)  routing T_18_32.sp12_v_b_1 <X> T_18_32.sp12_h_l_22


LogicTile_19_32

 (3 13)  (985 525)  (985 525)  routing T_19_32.sp12_h_l_22 <X> T_19_32.sp12_h_r_1


LogicTile_22_32

 (2 14)  (1146 526)  (1146 526)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_32

 (1 3)  (1253 515)  (1253 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


RAM_Tile_25_32

 (8 15)  (1314 527)  (1314 527)  routing T_25_32.sp4_h_l_47 <X> T_25_32.sp4_v_t_47


LogicTile_27_32

 (6 14)  (1408 526)  (1408 526)  routing T_27_32.sp4_h_l_41 <X> T_27_32.sp4_v_t_44


LogicTile_1_31

 (8 0)  (26 496)  (26 496)  routing T_1_31.sp4_v_b_7 <X> T_1_31.sp4_h_r_1
 (9 0)  (27 496)  (27 496)  routing T_1_31.sp4_v_b_7 <X> T_1_31.sp4_h_r_1
 (10 0)  (28 496)  (28 496)  routing T_1_31.sp4_v_b_7 <X> T_1_31.sp4_h_r_1
 (14 0)  (32 496)  (32 496)  routing T_1_31.sp4_v_b_8 <X> T_1_31.lc_trk_g0_0
 (27 0)  (45 496)  (45 496)  routing T_1_31.lc_trk_g3_0 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 496)  (46 496)  routing T_1_31.lc_trk_g3_0 <X> T_1_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 496)  (47 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 496)  (50 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (55 496)  (55 496)  LC_0 Logic Functioning bit
 (39 0)  (57 496)  (57 496)  LC_0 Logic Functioning bit
 (44 0)  (62 496)  (62 496)  LC_0 Logic Functioning bit
 (45 0)  (63 496)  (63 496)  LC_0 Logic Functioning bit
 (47 0)  (65 496)  (65 496)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (32 497)  (32 497)  routing T_1_31.sp4_v_b_8 <X> T_1_31.lc_trk_g0_0
 (16 1)  (34 497)  (34 497)  routing T_1_31.sp4_v_b_8 <X> T_1_31.lc_trk_g0_0
 (17 1)  (35 497)  (35 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (29 1)  (47 497)  (47 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (41 1)  (59 497)  (59 497)  LC_0 Logic Functioning bit
 (43 1)  (61 497)  (61 497)  LC_0 Logic Functioning bit
 (45 1)  (63 497)  (63 497)  LC_0 Logic Functioning bit
 (47 1)  (65 497)  (65 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (67 497)  (67 497)  Carry_In_Mux bit 

 (1 2)  (19 498)  (19 498)  routing T_1_31.glb_netwk_5 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (2 2)  (20 498)  (20 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (45 498)  (45 498)  routing T_1_31.lc_trk_g3_1 <X> T_1_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 498)  (46 498)  routing T_1_31.lc_trk_g3_1 <X> T_1_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 498)  (47 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 498)  (50 498)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (55 498)  (55 498)  LC_1 Logic Functioning bit
 (39 2)  (57 498)  (57 498)  LC_1 Logic Functioning bit
 (44 2)  (62 498)  (62 498)  LC_1 Logic Functioning bit
 (45 2)  (63 498)  (63 498)  LC_1 Logic Functioning bit
 (47 2)  (65 498)  (65 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (18 499)  (18 499)  routing T_1_31.glb_netwk_5 <X> T_1_31.wire_logic_cluster/lc_7/clk
 (27 3)  (45 499)  (45 499)  routing T_1_31.lc_trk_g1_0 <X> T_1_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 499)  (47 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (59 499)  (59 499)  LC_1 Logic Functioning bit
 (43 3)  (61 499)  (61 499)  LC_1 Logic Functioning bit
 (45 3)  (63 499)  (63 499)  LC_1 Logic Functioning bit
 (47 3)  (65 499)  (65 499)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (18 500)  (18 500)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_7/cen
 (1 4)  (19 500)  (19 500)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (32 500)  (32 500)  routing T_1_31.sp4_v_b_8 <X> T_1_31.lc_trk_g1_0
 (21 4)  (39 500)  (39 500)  routing T_1_31.wire_logic_cluster/lc_3/out <X> T_1_31.lc_trk_g1_3
 (22 4)  (40 500)  (40 500)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 500)  (43 500)  routing T_1_31.wire_logic_cluster/lc_2/out <X> T_1_31.lc_trk_g1_2
 (27 4)  (45 500)  (45 500)  routing T_1_31.lc_trk_g1_2 <X> T_1_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 500)  (47 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 500)  (50 500)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (55 500)  (55 500)  LC_2 Logic Functioning bit
 (39 4)  (57 500)  (57 500)  LC_2 Logic Functioning bit
 (44 4)  (62 500)  (62 500)  LC_2 Logic Functioning bit
 (45 4)  (63 500)  (63 500)  LC_2 Logic Functioning bit
 (0 5)  (18 501)  (18 501)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_7/cen
 (1 5)  (19 501)  (19 501)  routing T_1_31.lc_trk_g3_3 <X> T_1_31.wire_logic_cluster/lc_7/cen
 (5 5)  (23 501)  (23 501)  routing T_1_31.sp4_h_r_3 <X> T_1_31.sp4_v_b_3
 (14 5)  (32 501)  (32 501)  routing T_1_31.sp4_v_b_8 <X> T_1_31.lc_trk_g1_0
 (16 5)  (34 501)  (34 501)  routing T_1_31.sp4_v_b_8 <X> T_1_31.lc_trk_g1_0
 (17 5)  (35 501)  (35 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (40 501)  (40 501)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (47 501)  (47 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 501)  (48 501)  routing T_1_31.lc_trk_g1_2 <X> T_1_31.wire_logic_cluster/lc_2/in_1
 (41 5)  (59 501)  (59 501)  LC_2 Logic Functioning bit
 (43 5)  (61 501)  (61 501)  LC_2 Logic Functioning bit
 (45 5)  (63 501)  (63 501)  LC_2 Logic Functioning bit
 (46 5)  (64 501)  (64 501)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (69 501)  (69 501)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (35 502)  (35 502)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 502)  (36 502)  routing T_1_31.wire_logic_cluster/lc_5/out <X> T_1_31.lc_trk_g1_5
 (21 6)  (39 502)  (39 502)  routing T_1_31.wire_logic_cluster/lc_7/out <X> T_1_31.lc_trk_g1_7
 (22 6)  (40 502)  (40 502)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (43 502)  (43 502)  routing T_1_31.wire_logic_cluster/lc_6/out <X> T_1_31.lc_trk_g1_6
 (27 6)  (45 502)  (45 502)  routing T_1_31.lc_trk_g1_3 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 502)  (47 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 502)  (50 502)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (55 502)  (55 502)  LC_3 Logic Functioning bit
 (39 6)  (57 502)  (57 502)  LC_3 Logic Functioning bit
 (44 6)  (62 502)  (62 502)  LC_3 Logic Functioning bit
 (45 6)  (63 502)  (63 502)  LC_3 Logic Functioning bit
 (46 6)  (64 502)  (64 502)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (40 503)  (40 503)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (45 503)  (45 503)  routing T_1_31.lc_trk_g1_0 <X> T_1_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 503)  (47 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 503)  (48 503)  routing T_1_31.lc_trk_g1_3 <X> T_1_31.wire_logic_cluster/lc_3/in_1
 (41 7)  (59 503)  (59 503)  LC_3 Logic Functioning bit
 (43 7)  (61 503)  (61 503)  LC_3 Logic Functioning bit
 (45 7)  (63 503)  (63 503)  LC_3 Logic Functioning bit
 (11 8)  (29 504)  (29 504)  routing T_1_31.sp4_h_r_3 <X> T_1_31.sp4_v_b_8
 (27 8)  (45 504)  (45 504)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 504)  (46 504)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 504)  (47 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 504)  (48 504)  routing T_1_31.lc_trk_g3_4 <X> T_1_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 504)  (50 504)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (55 504)  (55 504)  LC_4 Logic Functioning bit
 (39 8)  (57 504)  (57 504)  LC_4 Logic Functioning bit
 (44 8)  (62 504)  (62 504)  LC_4 Logic Functioning bit
 (45 8)  (63 504)  (63 504)  LC_4 Logic Functioning bit
 (51 8)  (69 504)  (69 504)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (47 505)  (47 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (59 505)  (59 505)  LC_4 Logic Functioning bit
 (43 9)  (61 505)  (61 505)  LC_4 Logic Functioning bit
 (45 9)  (63 505)  (63 505)  LC_4 Logic Functioning bit
 (46 9)  (64 505)  (64 505)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (45 506)  (45 506)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 506)  (47 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 506)  (48 506)  routing T_1_31.lc_trk_g1_5 <X> T_1_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 506)  (50 506)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (55 506)  (55 506)  LC_5 Logic Functioning bit
 (39 10)  (57 506)  (57 506)  LC_5 Logic Functioning bit
 (44 10)  (62 506)  (62 506)  LC_5 Logic Functioning bit
 (45 10)  (63 506)  (63 506)  LC_5 Logic Functioning bit
 (51 10)  (69 506)  (69 506)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (45 507)  (45 507)  routing T_1_31.lc_trk_g1_0 <X> T_1_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 507)  (47 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (59 507)  (59 507)  LC_5 Logic Functioning bit
 (43 11)  (61 507)  (61 507)  LC_5 Logic Functioning bit
 (45 11)  (63 507)  (63 507)  LC_5 Logic Functioning bit
 (46 11)  (64 507)  (64 507)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (32 508)  (32 508)  routing T_1_31.wire_logic_cluster/lc_0/out <X> T_1_31.lc_trk_g3_0
 (17 12)  (35 508)  (35 508)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 508)  (36 508)  routing T_1_31.wire_logic_cluster/lc_1/out <X> T_1_31.lc_trk_g3_1
 (22 12)  (40 508)  (40 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (45 508)  (45 508)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 508)  (47 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 508)  (48 508)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 508)  (50 508)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (55 508)  (55 508)  LC_6 Logic Functioning bit
 (39 12)  (57 508)  (57 508)  LC_6 Logic Functioning bit
 (44 12)  (62 508)  (62 508)  LC_6 Logic Functioning bit
 (45 12)  (63 508)  (63 508)  LC_6 Logic Functioning bit
 (51 12)  (69 508)  (69 508)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (35 509)  (35 509)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (39 509)  (39 509)  routing T_1_31.sp4_r_v_b_43 <X> T_1_31.lc_trk_g3_3
 (29 13)  (47 509)  (47 509)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 509)  (48 509)  routing T_1_31.lc_trk_g1_6 <X> T_1_31.wire_logic_cluster/lc_6/in_1
 (41 13)  (59 509)  (59 509)  LC_6 Logic Functioning bit
 (43 13)  (61 509)  (61 509)  LC_6 Logic Functioning bit
 (45 13)  (63 509)  (63 509)  LC_6 Logic Functioning bit
 (46 13)  (64 509)  (64 509)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (18 510)  (18 510)  routing T_1_31.glb_netwk_4 <X> T_1_31.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 510)  (19 510)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 510)  (32 510)  routing T_1_31.wire_logic_cluster/lc_4/out <X> T_1_31.lc_trk_g3_4
 (27 14)  (45 510)  (45 510)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 510)  (47 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 510)  (48 510)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 510)  (50 510)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (55 510)  (55 510)  LC_7 Logic Functioning bit
 (39 14)  (57 510)  (57 510)  LC_7 Logic Functioning bit
 (45 14)  (63 510)  (63 510)  LC_7 Logic Functioning bit
 (51 14)  (69 510)  (69 510)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (35 511)  (35 511)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (45 511)  (45 511)  routing T_1_31.lc_trk_g1_0 <X> T_1_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 511)  (47 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 511)  (48 511)  routing T_1_31.lc_trk_g1_7 <X> T_1_31.wire_logic_cluster/lc_7/in_1
 (41 15)  (59 511)  (59 511)  LC_7 Logic Functioning bit
 (43 15)  (61 511)  (61 511)  LC_7 Logic Functioning bit
 (45 15)  (63 511)  (63 511)  LC_7 Logic Functioning bit
 (46 15)  (64 511)  (64 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_31

 (3 4)  (75 500)  (75 500)  routing T_2_31.sp12_v_t_23 <X> T_2_31.sp12_h_r_0
 (19 15)  (91 511)  (91 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_3_31

 (11 0)  (137 496)  (137 496)  routing T_3_31.sp4_h_l_45 <X> T_3_31.sp4_v_b_2
 (13 0)  (139 496)  (139 496)  routing T_3_31.sp4_h_l_45 <X> T_3_31.sp4_v_b_2
 (32 0)  (158 496)  (158 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (162 496)  (162 496)  LC_0 Logic Functioning bit
 (37 0)  (163 496)  (163 496)  LC_0 Logic Functioning bit
 (38 0)  (164 496)  (164 496)  LC_0 Logic Functioning bit
 (39 0)  (165 496)  (165 496)  LC_0 Logic Functioning bit
 (51 0)  (177 496)  (177 496)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (12 1)  (138 497)  (138 497)  routing T_3_31.sp4_h_l_45 <X> T_3_31.sp4_v_b_2
 (36 1)  (162 497)  (162 497)  LC_0 Logic Functioning bit
 (37 1)  (163 497)  (163 497)  LC_0 Logic Functioning bit
 (38 1)  (164 497)  (164 497)  LC_0 Logic Functioning bit
 (39 1)  (165 497)  (165 497)  LC_0 Logic Functioning bit
 (49 1)  (175 497)  (175 497)  Carry_In_Mux bit 

 (22 2)  (148 498)  (148 498)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (152 498)  (152 498)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (31 2)  (157 498)  (157 498)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 498)  (158 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 498)  (159 498)  routing T_3_31.lc_trk_g2_4 <X> T_3_31.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 498)  (162 498)  LC_1 Logic Functioning bit
 (37 2)  (163 498)  (163 498)  LC_1 Logic Functioning bit
 (38 2)  (164 498)  (164 498)  LC_1 Logic Functioning bit
 (39 2)  (165 498)  (165 498)  LC_1 Logic Functioning bit
 (41 2)  (167 498)  (167 498)  LC_1 Logic Functioning bit
 (43 2)  (169 498)  (169 498)  LC_1 Logic Functioning bit
 (47 2)  (173 498)  (173 498)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (152 499)  (152 499)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 499)  (153 499)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 499)  (154 499)  routing T_3_31.lc_trk_g3_6 <X> T_3_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 499)  (155 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 499)  (162 499)  LC_1 Logic Functioning bit
 (37 3)  (163 499)  (163 499)  LC_1 Logic Functioning bit
 (38 3)  (164 499)  (164 499)  LC_1 Logic Functioning bit
 (39 3)  (165 499)  (165 499)  LC_1 Logic Functioning bit
 (40 3)  (166 499)  (166 499)  LC_1 Logic Functioning bit
 (42 3)  (168 499)  (168 499)  LC_1 Logic Functioning bit
 (14 4)  (140 500)  (140 500)  routing T_3_31.sp4_v_b_0 <X> T_3_31.lc_trk_g1_0
 (22 4)  (148 500)  (148 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (152 500)  (152 500)  routing T_3_31.lc_trk_g3_7 <X> T_3_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 500)  (153 500)  routing T_3_31.lc_trk_g1_2 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 500)  (155 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 500)  (158 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 500)  (160 500)  routing T_3_31.lc_trk_g1_0 <X> T_3_31.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 500)  (162 500)  LC_2 Logic Functioning bit
 (38 4)  (164 500)  (164 500)  LC_2 Logic Functioning bit
 (41 4)  (167 500)  (167 500)  LC_2 Logic Functioning bit
 (43 4)  (169 500)  (169 500)  LC_2 Logic Functioning bit
 (8 5)  (134 501)  (134 501)  routing T_3_31.sp4_h_l_47 <X> T_3_31.sp4_v_b_4
 (9 5)  (135 501)  (135 501)  routing T_3_31.sp4_h_l_47 <X> T_3_31.sp4_v_b_4
 (10 5)  (136 501)  (136 501)  routing T_3_31.sp4_h_l_47 <X> T_3_31.sp4_v_b_4
 (16 5)  (142 501)  (142 501)  routing T_3_31.sp4_v_b_0 <X> T_3_31.lc_trk_g1_0
 (17 5)  (143 501)  (143 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (148 501)  (148 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (152 501)  (152 501)  routing T_3_31.lc_trk_g3_7 <X> T_3_31.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 501)  (153 501)  routing T_3_31.lc_trk_g3_7 <X> T_3_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 501)  (154 501)  routing T_3_31.lc_trk_g3_7 <X> T_3_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 501)  (155 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 501)  (156 501)  routing T_3_31.lc_trk_g1_2 <X> T_3_31.wire_logic_cluster/lc_2/in_1
 (37 5)  (163 501)  (163 501)  LC_2 Logic Functioning bit
 (39 5)  (165 501)  (165 501)  LC_2 Logic Functioning bit
 (48 5)  (174 501)  (174 501)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (26 6)  (152 502)  (152 502)  routing T_3_31.lc_trk_g0_7 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 502)  (153 502)  routing T_3_31.lc_trk_g3_1 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 502)  (154 502)  routing T_3_31.lc_trk_g3_1 <X> T_3_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 502)  (155 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 502)  (158 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 502)  (160 502)  routing T_3_31.lc_trk_g1_3 <X> T_3_31.wire_logic_cluster/lc_3/in_3
 (26 7)  (152 503)  (152 503)  routing T_3_31.lc_trk_g0_7 <X> T_3_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 503)  (155 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 503)  (157 503)  routing T_3_31.lc_trk_g1_3 <X> T_3_31.wire_logic_cluster/lc_3/in_3
 (41 7)  (167 503)  (167 503)  LC_3 Logic Functioning bit
 (43 7)  (169 503)  (169 503)  LC_3 Logic Functioning bit
 (48 7)  (174 503)  (174 503)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (153 504)  (153 504)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 504)  (154 504)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 504)  (155 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 504)  (158 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 504)  (159 504)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 504)  (160 504)  routing T_3_31.lc_trk_g3_0 <X> T_3_31.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 504)  (162 504)  LC_4 Logic Functioning bit
 (37 8)  (163 504)  (163 504)  LC_4 Logic Functioning bit
 (38 8)  (164 504)  (164 504)  LC_4 Logic Functioning bit
 (39 8)  (165 504)  (165 504)  LC_4 Logic Functioning bit
 (41 8)  (167 504)  (167 504)  LC_4 Logic Functioning bit
 (43 8)  (169 504)  (169 504)  LC_4 Logic Functioning bit
 (47 8)  (173 504)  (173 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (30 9)  (156 505)  (156 505)  routing T_3_31.lc_trk_g3_2 <X> T_3_31.wire_logic_cluster/lc_4/in_1
 (36 9)  (162 505)  (162 505)  LC_4 Logic Functioning bit
 (37 9)  (163 505)  (163 505)  LC_4 Logic Functioning bit
 (38 9)  (164 505)  (164 505)  LC_4 Logic Functioning bit
 (39 9)  (165 505)  (165 505)  LC_4 Logic Functioning bit
 (41 9)  (167 505)  (167 505)  LC_4 Logic Functioning bit
 (43 9)  (169 505)  (169 505)  LC_4 Logic Functioning bit
 (25 10)  (151 506)  (151 506)  routing T_3_31.sp4_h_r_38 <X> T_3_31.lc_trk_g2_6
 (14 11)  (140 507)  (140 507)  routing T_3_31.sp4_h_l_17 <X> T_3_31.lc_trk_g2_4
 (15 11)  (141 507)  (141 507)  routing T_3_31.sp4_h_l_17 <X> T_3_31.lc_trk_g2_4
 (16 11)  (142 507)  (142 507)  routing T_3_31.sp4_h_l_17 <X> T_3_31.lc_trk_g2_4
 (17 11)  (143 507)  (143 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (148 507)  (148 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (149 507)  (149 507)  routing T_3_31.sp4_h_r_38 <X> T_3_31.lc_trk_g2_6
 (24 11)  (150 507)  (150 507)  routing T_3_31.sp4_h_r_38 <X> T_3_31.lc_trk_g2_6
 (0 12)  (126 508)  (126 508)  routing T_3_31.glb_netwk_2 <X> T_3_31.glb2local_3
 (1 12)  (127 508)  (127 508)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (14 12)  (140 508)  (140 508)  routing T_3_31.sp4_h_l_21 <X> T_3_31.lc_trk_g3_0
 (15 12)  (141 508)  (141 508)  routing T_3_31.sp4_h_r_25 <X> T_3_31.lc_trk_g3_1
 (16 12)  (142 508)  (142 508)  routing T_3_31.sp4_h_r_25 <X> T_3_31.lc_trk_g3_1
 (17 12)  (143 508)  (143 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (151 508)  (151 508)  routing T_3_31.sp4_h_r_34 <X> T_3_31.lc_trk_g3_2
 (15 13)  (141 509)  (141 509)  routing T_3_31.sp4_h_l_21 <X> T_3_31.lc_trk_g3_0
 (16 13)  (142 509)  (142 509)  routing T_3_31.sp4_h_l_21 <X> T_3_31.lc_trk_g3_0
 (17 13)  (143 509)  (143 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (144 509)  (144 509)  routing T_3_31.sp4_h_r_25 <X> T_3_31.lc_trk_g3_1
 (22 13)  (148 509)  (148 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 509)  (149 509)  routing T_3_31.sp4_h_r_34 <X> T_3_31.lc_trk_g3_2
 (24 13)  (150 509)  (150 509)  routing T_3_31.sp4_h_r_34 <X> T_3_31.lc_trk_g3_2
 (14 14)  (140 510)  (140 510)  routing T_3_31.sp4_h_r_36 <X> T_3_31.lc_trk_g3_4
 (21 14)  (147 510)  (147 510)  routing T_3_31.sp4_v_t_26 <X> T_3_31.lc_trk_g3_7
 (22 14)  (148 510)  (148 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (149 510)  (149 510)  routing T_3_31.sp4_v_t_26 <X> T_3_31.lc_trk_g3_7
 (25 14)  (151 510)  (151 510)  routing T_3_31.sp4_h_r_46 <X> T_3_31.lc_trk_g3_6
 (26 14)  (152 510)  (152 510)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (31 14)  (157 510)  (157 510)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 510)  (158 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 510)  (159 510)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 510)  (162 510)  LC_7 Logic Functioning bit
 (37 14)  (163 510)  (163 510)  LC_7 Logic Functioning bit
 (38 14)  (164 510)  (164 510)  LC_7 Logic Functioning bit
 (39 14)  (165 510)  (165 510)  LC_7 Logic Functioning bit
 (41 14)  (167 510)  (167 510)  LC_7 Logic Functioning bit
 (43 14)  (169 510)  (169 510)  LC_7 Logic Functioning bit
 (15 15)  (141 511)  (141 511)  routing T_3_31.sp4_h_r_36 <X> T_3_31.lc_trk_g3_4
 (16 15)  (142 511)  (142 511)  routing T_3_31.sp4_h_r_36 <X> T_3_31.lc_trk_g3_4
 (17 15)  (143 511)  (143 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (147 511)  (147 511)  routing T_3_31.sp4_v_t_26 <X> T_3_31.lc_trk_g3_7
 (22 15)  (148 511)  (148 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (149 511)  (149 511)  routing T_3_31.sp4_h_r_46 <X> T_3_31.lc_trk_g3_6
 (24 15)  (150 511)  (150 511)  routing T_3_31.sp4_h_r_46 <X> T_3_31.lc_trk_g3_6
 (25 15)  (151 511)  (151 511)  routing T_3_31.sp4_h_r_46 <X> T_3_31.lc_trk_g3_6
 (27 15)  (153 511)  (153 511)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 511)  (154 511)  routing T_3_31.lc_trk_g3_4 <X> T_3_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 511)  (155 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 511)  (157 511)  routing T_3_31.lc_trk_g2_6 <X> T_3_31.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 511)  (162 511)  LC_7 Logic Functioning bit
 (37 15)  (163 511)  (163 511)  LC_7 Logic Functioning bit
 (38 15)  (164 511)  (164 511)  LC_7 Logic Functioning bit
 (39 15)  (165 511)  (165 511)  LC_7 Logic Functioning bit
 (40 15)  (166 511)  (166 511)  LC_7 Logic Functioning bit
 (42 15)  (168 511)  (168 511)  LC_7 Logic Functioning bit
 (46 15)  (172 511)  (172 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_31

 (13 12)  (193 508)  (193 508)  routing T_4_31.sp4_h_l_46 <X> T_4_31.sp4_v_b_11
 (12 13)  (192 509)  (192 509)  routing T_4_31.sp4_h_l_46 <X> T_4_31.sp4_v_b_11


LogicTile_5_31

 (14 0)  (248 496)  (248 496)  routing T_5_31.sp4_h_r_8 <X> T_5_31.lc_trk_g0_0
 (21 0)  (255 496)  (255 496)  routing T_5_31.sp4_h_r_19 <X> T_5_31.lc_trk_g0_3
 (22 0)  (256 496)  (256 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (257 496)  (257 496)  routing T_5_31.sp4_h_r_19 <X> T_5_31.lc_trk_g0_3
 (24 0)  (258 496)  (258 496)  routing T_5_31.sp4_h_r_19 <X> T_5_31.lc_trk_g0_3
 (27 0)  (261 496)  (261 496)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 496)  (263 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 496)  (264 496)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (44 0)  (278 496)  (278 496)  LC_0 Logic Functioning bit
 (15 1)  (249 497)  (249 497)  routing T_5_31.sp4_h_r_8 <X> T_5_31.lc_trk_g0_0
 (16 1)  (250 497)  (250 497)  routing T_5_31.sp4_h_r_8 <X> T_5_31.lc_trk_g0_0
 (17 1)  (251 497)  (251 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (255 497)  (255 497)  routing T_5_31.sp4_h_r_19 <X> T_5_31.lc_trk_g0_3
 (30 1)  (264 497)  (264 497)  routing T_5_31.lc_trk_g1_6 <X> T_5_31.wire_logic_cluster/lc_0/in_1
 (50 1)  (284 497)  (284 497)  Carry_In_Mux bit 

 (14 2)  (248 498)  (248 498)  routing T_5_31.sp12_h_l_3 <X> T_5_31.lc_trk_g0_4
 (27 2)  (261 498)  (261 498)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 498)  (262 498)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 498)  (263 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (35 2)  (269 498)  (269 498)  routing T_5_31.lc_trk_g2_5 <X> T_5_31.input_2_1
 (44 2)  (278 498)  (278 498)  LC_1 Logic Functioning bit
 (14 3)  (248 499)  (248 499)  routing T_5_31.sp12_h_l_3 <X> T_5_31.lc_trk_g0_4
 (15 3)  (249 499)  (249 499)  routing T_5_31.sp12_h_l_3 <X> T_5_31.lc_trk_g0_4
 (17 3)  (251 499)  (251 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (32 3)  (266 499)  (266 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (267 499)  (267 499)  routing T_5_31.lc_trk_g2_5 <X> T_5_31.input_2_1
 (28 4)  (262 500)  (262 500)  routing T_5_31.lc_trk_g2_1 <X> T_5_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 500)  (263 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (44 4)  (278 500)  (278 500)  LC_2 Logic Functioning bit
 (32 5)  (266 501)  (266 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (267 501)  (267 501)  routing T_5_31.lc_trk_g2_0 <X> T_5_31.input_2_2
 (2 6)  (236 502)  (236 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (27 6)  (261 502)  (261 502)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 502)  (262 502)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 502)  (263 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (44 6)  (278 502)  (278 502)  LC_3 Logic Functioning bit
 (22 7)  (256 503)  (256 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (257 503)  (257 503)  routing T_5_31.sp4_h_r_6 <X> T_5_31.lc_trk_g1_6
 (24 7)  (258 503)  (258 503)  routing T_5_31.sp4_h_r_6 <X> T_5_31.lc_trk_g1_6
 (25 7)  (259 503)  (259 503)  routing T_5_31.sp4_h_r_6 <X> T_5_31.lc_trk_g1_6
 (32 7)  (266 503)  (266 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (267 503)  (267 503)  routing T_5_31.lc_trk_g3_2 <X> T_5_31.input_2_3
 (34 7)  (268 503)  (268 503)  routing T_5_31.lc_trk_g3_2 <X> T_5_31.input_2_3
 (35 7)  (269 503)  (269 503)  routing T_5_31.lc_trk_g3_2 <X> T_5_31.input_2_3
 (14 8)  (248 504)  (248 504)  routing T_5_31.rgt_op_0 <X> T_5_31.lc_trk_g2_0
 (15 8)  (249 504)  (249 504)  routing T_5_31.sp12_v_b_1 <X> T_5_31.lc_trk_g2_1
 (17 8)  (251 504)  (251 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (252 504)  (252 504)  routing T_5_31.sp12_v_b_1 <X> T_5_31.lc_trk_g2_1
 (28 8)  (262 504)  (262 504)  routing T_5_31.lc_trk_g2_1 <X> T_5_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 504)  (263 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (44 8)  (278 504)  (278 504)  LC_4 Logic Functioning bit
 (15 9)  (249 505)  (249 505)  routing T_5_31.rgt_op_0 <X> T_5_31.lc_trk_g2_0
 (17 9)  (251 505)  (251 505)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (252 505)  (252 505)  routing T_5_31.sp12_v_b_1 <X> T_5_31.lc_trk_g2_1
 (32 9)  (266 505)  (266 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (15 10)  (249 506)  (249 506)  routing T_5_31.rgt_op_5 <X> T_5_31.lc_trk_g2_5
 (17 10)  (251 506)  (251 506)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (252 506)  (252 506)  routing T_5_31.rgt_op_5 <X> T_5_31.lc_trk_g2_5
 (27 10)  (261 506)  (261 506)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 506)  (262 506)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 506)  (263 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (44 10)  (278 506)  (278 506)  LC_5 Logic Functioning bit
 (32 11)  (266 507)  (266 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (269 507)  (269 507)  routing T_5_31.lc_trk_g0_3 <X> T_5_31.input_2_5
 (15 12)  (249 508)  (249 508)  routing T_5_31.sp12_v_b_1 <X> T_5_31.lc_trk_g3_1
 (17 12)  (251 508)  (251 508)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (252 508)  (252 508)  routing T_5_31.sp12_v_b_1 <X> T_5_31.lc_trk_g3_1
 (25 12)  (259 508)  (259 508)  routing T_5_31.rgt_op_2 <X> T_5_31.lc_trk_g3_2
 (28 12)  (262 508)  (262 508)  routing T_5_31.lc_trk_g2_1 <X> T_5_31.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 508)  (263 508)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (269 508)  (269 508)  routing T_5_31.lc_trk_g0_4 <X> T_5_31.input_2_6
 (44 12)  (278 508)  (278 508)  LC_6 Logic Functioning bit
 (18 13)  (252 509)  (252 509)  routing T_5_31.sp12_v_b_1 <X> T_5_31.lc_trk_g3_1
 (22 13)  (256 509)  (256 509)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (258 509)  (258 509)  routing T_5_31.rgt_op_2 <X> T_5_31.lc_trk_g3_2
 (32 13)  (266 509)  (266 509)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (25 14)  (259 510)  (259 510)  routing T_5_31.sp4_h_r_38 <X> T_5_31.lc_trk_g3_6
 (27 14)  (261 510)  (261 510)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 510)  (262 510)  routing T_5_31.lc_trk_g3_1 <X> T_5_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 510)  (263 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (35 14)  (269 510)  (269 510)  routing T_5_31.lc_trk_g3_6 <X> T_5_31.input_2_7
 (44 14)  (278 510)  (278 510)  LC_7 Logic Functioning bit
 (22 15)  (256 511)  (256 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (257 511)  (257 511)  routing T_5_31.sp4_h_r_38 <X> T_5_31.lc_trk_g3_6
 (24 15)  (258 511)  (258 511)  routing T_5_31.sp4_h_r_38 <X> T_5_31.lc_trk_g3_6
 (32 15)  (266 511)  (266 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (267 511)  (267 511)  routing T_5_31.lc_trk_g3_6 <X> T_5_31.input_2_7
 (34 15)  (268 511)  (268 511)  routing T_5_31.lc_trk_g3_6 <X> T_5_31.input_2_7
 (35 15)  (269 511)  (269 511)  routing T_5_31.lc_trk_g3_6 <X> T_5_31.input_2_7


LogicTile_6_31

 (14 0)  (302 496)  (302 496)  routing T_6_31.sp4_h_l_5 <X> T_6_31.lc_trk_g0_0
 (19 0)  (307 496)  (307 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (25 0)  (313 496)  (313 496)  routing T_6_31.bnr_op_2 <X> T_6_31.lc_trk_g0_2
 (26 0)  (314 496)  (314 496)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 496)  (315 496)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 496)  (317 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 496)  (318 496)  routing T_6_31.lc_trk_g1_4 <X> T_6_31.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 496)  (319 496)  routing T_6_31.lc_trk_g0_5 <X> T_6_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 496)  (320 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (325 496)  (325 496)  LC_0 Logic Functioning bit
 (38 0)  (326 496)  (326 496)  LC_0 Logic Functioning bit
 (39 0)  (327 496)  (327 496)  LC_0 Logic Functioning bit
 (41 0)  (329 496)  (329 496)  LC_0 Logic Functioning bit
 (42 0)  (330 496)  (330 496)  LC_0 Logic Functioning bit
 (43 0)  (331 496)  (331 496)  LC_0 Logic Functioning bit
 (14 1)  (302 497)  (302 497)  routing T_6_31.sp4_h_l_5 <X> T_6_31.lc_trk_g0_0
 (15 1)  (303 497)  (303 497)  routing T_6_31.sp4_h_l_5 <X> T_6_31.lc_trk_g0_0
 (16 1)  (304 497)  (304 497)  routing T_6_31.sp4_h_l_5 <X> T_6_31.lc_trk_g0_0
 (17 1)  (305 497)  (305 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (310 497)  (310 497)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (313 497)  (313 497)  routing T_6_31.bnr_op_2 <X> T_6_31.lc_trk_g0_2
 (26 1)  (314 497)  (314 497)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 497)  (316 497)  routing T_6_31.lc_trk_g2_6 <X> T_6_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 497)  (317 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 497)  (320 497)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 497)  (321 497)  routing T_6_31.lc_trk_g2_0 <X> T_6_31.input_2_0
 (36 1)  (324 497)  (324 497)  LC_0 Logic Functioning bit
 (37 1)  (325 497)  (325 497)  LC_0 Logic Functioning bit
 (38 1)  (326 497)  (326 497)  LC_0 Logic Functioning bit
 (40 1)  (328 497)  (328 497)  LC_0 Logic Functioning bit
 (41 1)  (329 497)  (329 497)  LC_0 Logic Functioning bit
 (42 1)  (330 497)  (330 497)  LC_0 Logic Functioning bit
 (17 2)  (305 498)  (305 498)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (306 498)  (306 498)  routing T_6_31.bnr_op_5 <X> T_6_31.lc_trk_g0_5
 (21 2)  (309 498)  (309 498)  routing T_6_31.bnr_op_7 <X> T_6_31.lc_trk_g0_7
 (22 2)  (310 498)  (310 498)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (18 3)  (306 499)  (306 499)  routing T_6_31.bnr_op_5 <X> T_6_31.lc_trk_g0_5
 (21 3)  (309 499)  (309 499)  routing T_6_31.bnr_op_7 <X> T_6_31.lc_trk_g0_7
 (21 4)  (309 500)  (309 500)  routing T_6_31.bnr_op_3 <X> T_6_31.lc_trk_g1_3
 (22 4)  (310 500)  (310 500)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (314 500)  (314 500)  routing T_6_31.lc_trk_g3_5 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 500)  (315 500)  routing T_6_31.lc_trk_g1_6 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 500)  (317 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 500)  (318 500)  routing T_6_31.lc_trk_g1_6 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 500)  (319 500)  routing T_6_31.lc_trk_g0_7 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 500)  (320 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (325 500)  (325 500)  LC_2 Logic Functioning bit
 (38 4)  (326 500)  (326 500)  LC_2 Logic Functioning bit
 (39 4)  (327 500)  (327 500)  LC_2 Logic Functioning bit
 (41 4)  (329 500)  (329 500)  LC_2 Logic Functioning bit
 (42 4)  (330 500)  (330 500)  LC_2 Logic Functioning bit
 (43 4)  (331 500)  (331 500)  LC_2 Logic Functioning bit
 (21 5)  (309 501)  (309 501)  routing T_6_31.bnr_op_3 <X> T_6_31.lc_trk_g1_3
 (27 5)  (315 501)  (315 501)  routing T_6_31.lc_trk_g3_5 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 501)  (316 501)  routing T_6_31.lc_trk_g3_5 <X> T_6_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 501)  (317 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 501)  (318 501)  routing T_6_31.lc_trk_g1_6 <X> T_6_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 501)  (319 501)  routing T_6_31.lc_trk_g0_7 <X> T_6_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 501)  (320 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (321 501)  (321 501)  routing T_6_31.lc_trk_g3_1 <X> T_6_31.input_2_2
 (34 5)  (322 501)  (322 501)  routing T_6_31.lc_trk_g3_1 <X> T_6_31.input_2_2
 (36 5)  (324 501)  (324 501)  LC_2 Logic Functioning bit
 (37 5)  (325 501)  (325 501)  LC_2 Logic Functioning bit
 (38 5)  (326 501)  (326 501)  LC_2 Logic Functioning bit
 (40 5)  (328 501)  (328 501)  LC_2 Logic Functioning bit
 (41 5)  (329 501)  (329 501)  LC_2 Logic Functioning bit
 (42 5)  (330 501)  (330 501)  LC_2 Logic Functioning bit
 (14 6)  (302 502)  (302 502)  routing T_6_31.bnr_op_4 <X> T_6_31.lc_trk_g1_4
 (25 6)  (313 502)  (313 502)  routing T_6_31.bnr_op_6 <X> T_6_31.lc_trk_g1_6
 (14 7)  (302 503)  (302 503)  routing T_6_31.bnr_op_4 <X> T_6_31.lc_trk_g1_4
 (17 7)  (305 503)  (305 503)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (310 503)  (310 503)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (313 503)  (313 503)  routing T_6_31.bnr_op_6 <X> T_6_31.lc_trk_g1_6
 (3 8)  (291 504)  (291 504)  routing T_6_31.sp12_h_r_1 <X> T_6_31.sp12_v_b_1
 (16 8)  (304 504)  (304 504)  routing T_6_31.sp12_v_t_14 <X> T_6_31.lc_trk_g2_1
 (17 8)  (305 504)  (305 504)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (25 8)  (313 504)  (313 504)  routing T_6_31.bnl_op_2 <X> T_6_31.lc_trk_g2_2
 (27 8)  (315 504)  (315 504)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 504)  (316 504)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 504)  (317 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 504)  (318 504)  routing T_6_31.lc_trk_g3_4 <X> T_6_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 504)  (320 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 504)  (321 504)  routing T_6_31.lc_trk_g2_1 <X> T_6_31.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 504)  (325 504)  LC_4 Logic Functioning bit
 (39 8)  (327 504)  (327 504)  LC_4 Logic Functioning bit
 (40 8)  (328 504)  (328 504)  LC_4 Logic Functioning bit
 (41 8)  (329 504)  (329 504)  LC_4 Logic Functioning bit
 (42 8)  (330 504)  (330 504)  LC_4 Logic Functioning bit
 (3 9)  (291 505)  (291 505)  routing T_6_31.sp12_h_r_1 <X> T_6_31.sp12_v_b_1
 (15 9)  (303 505)  (303 505)  routing T_6_31.sp4_v_t_29 <X> T_6_31.lc_trk_g2_0
 (16 9)  (304 505)  (304 505)  routing T_6_31.sp4_v_t_29 <X> T_6_31.lc_trk_g2_0
 (17 9)  (305 505)  (305 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (306 505)  (306 505)  routing T_6_31.sp12_v_t_14 <X> T_6_31.lc_trk_g2_1
 (22 9)  (310 505)  (310 505)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (313 505)  (313 505)  routing T_6_31.bnl_op_2 <X> T_6_31.lc_trk_g2_2
 (29 9)  (317 505)  (317 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 505)  (320 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (321 505)  (321 505)  routing T_6_31.lc_trk_g2_2 <X> T_6_31.input_2_4
 (35 9)  (323 505)  (323 505)  routing T_6_31.lc_trk_g2_2 <X> T_6_31.input_2_4
 (38 9)  (326 505)  (326 505)  LC_4 Logic Functioning bit
 (40 9)  (328 505)  (328 505)  LC_4 Logic Functioning bit
 (41 9)  (329 505)  (329 505)  LC_4 Logic Functioning bit
 (42 9)  (330 505)  (330 505)  LC_4 Logic Functioning bit
 (46 9)  (334 505)  (334 505)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (336 505)  (336 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (309 506)  (309 506)  routing T_6_31.sp4_v_t_26 <X> T_6_31.lc_trk_g2_7
 (22 10)  (310 506)  (310 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (311 506)  (311 506)  routing T_6_31.sp4_v_t_26 <X> T_6_31.lc_trk_g2_7
 (25 10)  (313 506)  (313 506)  routing T_6_31.sp4_v_b_38 <X> T_6_31.lc_trk_g2_6
 (26 10)  (314 506)  (314 506)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 506)  (317 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 506)  (320 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 506)  (322 506)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 506)  (323 506)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_5
 (37 10)  (325 506)  (325 506)  LC_5 Logic Functioning bit
 (38 10)  (326 506)  (326 506)  LC_5 Logic Functioning bit
 (39 10)  (327 506)  (327 506)  LC_5 Logic Functioning bit
 (41 10)  (329 506)  (329 506)  LC_5 Logic Functioning bit
 (42 10)  (330 506)  (330 506)  LC_5 Logic Functioning bit
 (43 10)  (331 506)  (331 506)  LC_5 Logic Functioning bit
 (21 11)  (309 507)  (309 507)  routing T_6_31.sp4_v_t_26 <X> T_6_31.lc_trk_g2_7
 (22 11)  (310 507)  (310 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (311 507)  (311 507)  routing T_6_31.sp4_v_b_38 <X> T_6_31.lc_trk_g2_6
 (25 11)  (313 507)  (313 507)  routing T_6_31.sp4_v_b_38 <X> T_6_31.lc_trk_g2_6
 (26 11)  (314 507)  (314 507)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 507)  (315 507)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 507)  (316 507)  routing T_6_31.lc_trk_g3_6 <X> T_6_31.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 507)  (317 507)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 507)  (318 507)  routing T_6_31.lc_trk_g0_2 <X> T_6_31.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 507)  (319 507)  routing T_6_31.lc_trk_g1_3 <X> T_6_31.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 507)  (320 507)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 507)  (321 507)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_5
 (35 11)  (323 507)  (323 507)  routing T_6_31.lc_trk_g2_7 <X> T_6_31.input_2_5
 (36 11)  (324 507)  (324 507)  LC_5 Logic Functioning bit
 (37 11)  (325 507)  (325 507)  LC_5 Logic Functioning bit
 (38 11)  (326 507)  (326 507)  LC_5 Logic Functioning bit
 (40 11)  (328 507)  (328 507)  LC_5 Logic Functioning bit
 (41 11)  (329 507)  (329 507)  LC_5 Logic Functioning bit
 (42 11)  (330 507)  (330 507)  LC_5 Logic Functioning bit
 (17 12)  (305 508)  (305 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (306 509)  (306 509)  routing T_6_31.sp4_r_v_b_41 <X> T_6_31.lc_trk_g3_1
 (16 14)  (304 510)  (304 510)  routing T_6_31.sp4_v_b_37 <X> T_6_31.lc_trk_g3_5
 (17 14)  (305 510)  (305 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (306 510)  (306 510)  routing T_6_31.sp4_v_b_37 <X> T_6_31.lc_trk_g3_5
 (14 15)  (302 511)  (302 511)  routing T_6_31.sp4_r_v_b_44 <X> T_6_31.lc_trk_g3_4
 (17 15)  (305 511)  (305 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (306 511)  (306 511)  routing T_6_31.sp4_v_b_37 <X> T_6_31.lc_trk_g3_5
 (22 15)  (310 511)  (310 511)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (311 511)  (311 511)  routing T_6_31.sp12_v_t_21 <X> T_6_31.lc_trk_g3_6
 (25 15)  (313 511)  (313 511)  routing T_6_31.sp12_v_t_21 <X> T_6_31.lc_trk_g3_6


LogicTile_7_31

 (25 0)  (367 496)  (367 496)  routing T_7_31.sp4_v_b_10 <X> T_7_31.lc_trk_g0_2
 (26 0)  (368 496)  (368 496)  routing T_7_31.lc_trk_g0_6 <X> T_7_31.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 496)  (369 496)  routing T_7_31.lc_trk_g1_4 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 496)  (371 496)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 496)  (372 496)  routing T_7_31.lc_trk_g1_4 <X> T_7_31.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 496)  (374 496)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (378 496)  (378 496)  LC_0 Logic Functioning bit
 (37 0)  (379 496)  (379 496)  LC_0 Logic Functioning bit
 (38 0)  (380 496)  (380 496)  LC_0 Logic Functioning bit
 (39 0)  (381 496)  (381 496)  LC_0 Logic Functioning bit
 (41 0)  (383 496)  (383 496)  LC_0 Logic Functioning bit
 (43 0)  (385 496)  (385 496)  LC_0 Logic Functioning bit
 (22 1)  (364 497)  (364 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (365 497)  (365 497)  routing T_7_31.sp4_v_b_10 <X> T_7_31.lc_trk_g0_2
 (25 1)  (367 497)  (367 497)  routing T_7_31.sp4_v_b_10 <X> T_7_31.lc_trk_g0_2
 (26 1)  (368 497)  (368 497)  routing T_7_31.lc_trk_g0_6 <X> T_7_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 497)  (371 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (379 497)  (379 497)  LC_0 Logic Functioning bit
 (39 1)  (381 497)  (381 497)  LC_0 Logic Functioning bit
 (40 1)  (382 497)  (382 497)  LC_0 Logic Functioning bit
 (41 1)  (383 497)  (383 497)  LC_0 Logic Functioning bit
 (42 1)  (384 497)  (384 497)  LC_0 Logic Functioning bit
 (43 1)  (385 497)  (385 497)  LC_0 Logic Functioning bit
 (47 1)  (389 497)  (389 497)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (391 497)  (391 497)  Carry_In_Mux bit 

 (14 3)  (356 499)  (356 499)  routing T_7_31.top_op_4 <X> T_7_31.lc_trk_g0_4
 (15 3)  (357 499)  (357 499)  routing T_7_31.top_op_4 <X> T_7_31.lc_trk_g0_4
 (17 3)  (359 499)  (359 499)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (364 499)  (364 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (365 499)  (365 499)  routing T_7_31.sp12_h_l_21 <X> T_7_31.lc_trk_g0_6
 (25 3)  (367 499)  (367 499)  routing T_7_31.sp12_h_l_21 <X> T_7_31.lc_trk_g0_6
 (15 4)  (357 500)  (357 500)  routing T_7_31.bot_op_1 <X> T_7_31.lc_trk_g1_1
 (17 4)  (359 500)  (359 500)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 7)  (356 503)  (356 503)  routing T_7_31.sp12_h_r_20 <X> T_7_31.lc_trk_g1_4
 (16 7)  (358 503)  (358 503)  routing T_7_31.sp12_h_r_20 <X> T_7_31.lc_trk_g1_4
 (17 7)  (359 503)  (359 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 8)  (363 504)  (363 504)  routing T_7_31.sp4_v_t_22 <X> T_7_31.lc_trk_g2_3
 (22 8)  (364 504)  (364 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 504)  (365 504)  routing T_7_31.sp4_v_t_22 <X> T_7_31.lc_trk_g2_3
 (26 8)  (368 504)  (368 504)  routing T_7_31.lc_trk_g0_4 <X> T_7_31.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 504)  (370 504)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 504)  (371 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 504)  (372 504)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 504)  (374 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 504)  (375 504)  routing T_7_31.lc_trk_g2_3 <X> T_7_31.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 504)  (377 504)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.input_2_4
 (36 8)  (378 504)  (378 504)  LC_4 Logic Functioning bit
 (37 8)  (379 504)  (379 504)  LC_4 Logic Functioning bit
 (38 8)  (380 504)  (380 504)  LC_4 Logic Functioning bit
 (42 8)  (384 504)  (384 504)  LC_4 Logic Functioning bit
 (43 8)  (385 504)  (385 504)  LC_4 Logic Functioning bit
 (21 9)  (363 505)  (363 505)  routing T_7_31.sp4_v_t_22 <X> T_7_31.lc_trk_g2_3
 (29 9)  (371 505)  (371 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 505)  (372 505)  routing T_7_31.lc_trk_g2_7 <X> T_7_31.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 505)  (373 505)  routing T_7_31.lc_trk_g2_3 <X> T_7_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 505)  (374 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (375 505)  (375 505)  routing T_7_31.lc_trk_g2_4 <X> T_7_31.input_2_4
 (37 9)  (379 505)  (379 505)  LC_4 Logic Functioning bit
 (42 9)  (384 505)  (384 505)  LC_4 Logic Functioning bit
 (43 9)  (385 505)  (385 505)  LC_4 Logic Functioning bit
 (48 9)  (390 505)  (390 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (356 506)  (356 506)  routing T_7_31.wire_logic_cluster/lc_4/out <X> T_7_31.lc_trk_g2_4
 (15 10)  (357 506)  (357 506)  routing T_7_31.sp4_v_t_32 <X> T_7_31.lc_trk_g2_5
 (16 10)  (358 506)  (358 506)  routing T_7_31.sp4_v_t_32 <X> T_7_31.lc_trk_g2_5
 (17 10)  (359 506)  (359 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (364 506)  (364 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 506)  (365 506)  routing T_7_31.sp4_v_b_47 <X> T_7_31.lc_trk_g2_7
 (24 10)  (366 506)  (366 506)  routing T_7_31.sp4_v_b_47 <X> T_7_31.lc_trk_g2_7
 (17 11)  (359 507)  (359 507)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 14)  (368 510)  (368 510)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 510)  (371 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 510)  (374 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 510)  (376 510)  routing T_7_31.lc_trk_g1_1 <X> T_7_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 510)  (377 510)  routing T_7_31.lc_trk_g2_5 <X> T_7_31.input_2_7
 (37 14)  (379 510)  (379 510)  LC_7 Logic Functioning bit
 (38 14)  (380 510)  (380 510)  LC_7 Logic Functioning bit
 (39 14)  (381 510)  (381 510)  LC_7 Logic Functioning bit
 (41 14)  (383 510)  (383 510)  LC_7 Logic Functioning bit
 (42 14)  (384 510)  (384 510)  LC_7 Logic Functioning bit
 (43 14)  (385 510)  (385 510)  LC_7 Logic Functioning bit
 (46 14)  (388 510)  (388 510)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (364 511)  (364 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 511)  (365 511)  routing T_7_31.sp4_v_b_46 <X> T_7_31.lc_trk_g3_6
 (24 15)  (366 511)  (366 511)  routing T_7_31.sp4_v_b_46 <X> T_7_31.lc_trk_g3_6
 (26 15)  (368 511)  (368 511)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 511)  (369 511)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 511)  (370 511)  routing T_7_31.lc_trk_g3_6 <X> T_7_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 511)  (371 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 511)  (372 511)  routing T_7_31.lc_trk_g0_2 <X> T_7_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 511)  (374 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (375 511)  (375 511)  routing T_7_31.lc_trk_g2_5 <X> T_7_31.input_2_7
 (36 15)  (378 511)  (378 511)  LC_7 Logic Functioning bit
 (37 15)  (379 511)  (379 511)  LC_7 Logic Functioning bit
 (38 15)  (380 511)  (380 511)  LC_7 Logic Functioning bit
 (40 15)  (382 511)  (382 511)  LC_7 Logic Functioning bit
 (41 15)  (383 511)  (383 511)  LC_7 Logic Functioning bit
 (42 15)  (384 511)  (384 511)  LC_7 Logic Functioning bit


RAM_Tile_8_31

 (11 0)  (407 496)  (407 496)  routing T_8_31.sp4_v_t_46 <X> T_8_31.sp4_v_b_2
 (17 0)  (413 496)  (413 496)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (414 496)  (414 496)  routing T_8_31.bnr_op_1 <X> T_8_31.lc_trk_g0_1
 (25 0)  (421 496)  (421 496)  routing T_8_31.sp4_v_b_10 <X> T_8_31.lc_trk_g0_2
 (27 0)  (423 496)  (423 496)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.wire_bram/ram/WDATA_15
 (29 0)  (425 496)  (425 496)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_2 wire_bram/ram/WDATA_15
 (40 0)  (436 496)  (436 496)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_17
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 497)  (408 497)  routing T_8_31.sp4_v_t_46 <X> T_8_31.sp4_v_b_2
 (15 1)  (411 497)  (411 497)  routing T_8_31.sp4_v_b_16 <X> T_8_31.lc_trk_g0_0
 (16 1)  (412 497)  (412 497)  routing T_8_31.sp4_v_b_16 <X> T_8_31.lc_trk_g0_0
 (17 1)  (413 497)  (413 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_16 lc_trk_g0_0
 (18 1)  (414 497)  (414 497)  routing T_8_31.bnr_op_1 <X> T_8_31.lc_trk_g0_1
 (22 1)  (418 497)  (418 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (419 497)  (419 497)  routing T_8_31.sp4_v_b_10 <X> T_8_31.lc_trk_g0_2
 (25 1)  (421 497)  (421 497)  routing T_8_31.sp4_v_b_10 <X> T_8_31.lc_trk_g0_2
 (30 1)  (426 497)  (426 497)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.wire_bram/ram/WDATA_15
 (1 2)  (397 498)  (397 498)  routing T_8_31.glb_netwk_5 <X> T_8_31.wire_bram/ram/RCLK
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (4 2)  (400 498)  (400 498)  routing T_8_31.sp4_v_b_4 <X> T_8_31.sp4_v_t_37
 (6 2)  (402 498)  (402 498)  routing T_8_31.sp4_v_b_4 <X> T_8_31.sp4_v_t_37
 (14 2)  (410 498)  (410 498)  routing T_8_31.sp4_v_b_4 <X> T_8_31.lc_trk_g0_4
 (21 2)  (417 498)  (417 498)  routing T_8_31.sp4_v_t_2 <X> T_8_31.lc_trk_g0_7
 (22 2)  (418 498)  (418 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (419 498)  (419 498)  routing T_8_31.sp4_v_t_2 <X> T_8_31.lc_trk_g0_7
 (27 2)  (423 498)  (423 498)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.wire_bram/ram/WDATA_14
 (28 2)  (424 498)  (424 498)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.wire_bram/ram/WDATA_14
 (29 2)  (425 498)  (425 498)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_3 wire_bram/ram/WDATA_14
 (0 3)  (396 499)  (396 499)  routing T_8_31.glb_netwk_5 <X> T_8_31.wire_bram/ram/RCLK
 (16 3)  (412 499)  (412 499)  routing T_8_31.sp4_v_b_4 <X> T_8_31.lc_trk_g0_4
 (17 3)  (413 499)  (413 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (417 499)  (417 499)  routing T_8_31.sp4_v_t_2 <X> T_8_31.lc_trk_g0_7
 (30 3)  (426 499)  (426 499)  routing T_8_31.lc_trk_g3_3 <X> T_8_31.wire_bram/ram/WDATA_14
 (22 4)  (418 500)  (418 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 500)  (419 500)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g1_3
 (24 4)  (420 500)  (420 500)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g1_3
 (26 4)  (422 500)  (422 500)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.input0_2
 (27 4)  (423 500)  (423 500)  routing T_8_31.lc_trk_g3_6 <X> T_8_31.wire_bram/ram/WDATA_13
 (28 4)  (424 500)  (424 500)  routing T_8_31.lc_trk_g3_6 <X> T_8_31.wire_bram/ram/WDATA_13
 (29 4)  (425 500)  (425 500)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_13
 (30 4)  (426 500)  (426 500)  routing T_8_31.lc_trk_g3_6 <X> T_8_31.wire_bram/ram/WDATA_13
 (21 5)  (417 501)  (417 501)  routing T_8_31.sp4_h_r_3 <X> T_8_31.lc_trk_g1_3
 (22 5)  (418 501)  (418 501)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (419 501)  (419 501)  routing T_8_31.sp12_h_l_9 <X> T_8_31.lc_trk_g1_2
 (28 5)  (424 501)  (424 501)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (30 5)  (426 501)  (426 501)  routing T_8_31.lc_trk_g3_6 <X> T_8_31.wire_bram/ram/WDATA_13
 (36 5)  (432 501)  (432 501)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (21 6)  (417 502)  (417 502)  routing T_8_31.bnr_op_7 <X> T_8_31.lc_trk_g1_7
 (22 6)  (418 502)  (418 502)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (422 502)  (422 502)  routing T_8_31.lc_trk_g2_5 <X> T_8_31.input0_3
 (27 6)  (423 502)  (423 502)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.wire_bram/ram/WDATA_12
 (29 6)  (425 502)  (425 502)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_12
 (8 7)  (404 503)  (404 503)  routing T_8_31.sp4_v_b_1 <X> T_8_31.sp4_v_t_41
 (10 7)  (406 503)  (406 503)  routing T_8_31.sp4_v_b_1 <X> T_8_31.sp4_v_t_41
 (21 7)  (417 503)  (417 503)  routing T_8_31.bnr_op_7 <X> T_8_31.lc_trk_g1_7
 (28 7)  (424 503)  (424 503)  routing T_8_31.lc_trk_g2_5 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (30 7)  (426 503)  (426 503)  routing T_8_31.lc_trk_g1_3 <X> T_8_31.wire_bram/ram/WDATA_12
 (39 7)  (435 503)  (435 503)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (27 8)  (423 504)  (423 504)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.wire_bram/ram/WDATA_11
 (28 8)  (424 504)  (424 504)  routing T_8_31.lc_trk_g3_0 <X> T_8_31.wire_bram/ram/WDATA_11
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (17 10)  (413 506)  (413 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (422 506)  (422 506)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.input0_5
 (29 10)  (425 506)  (425 506)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_10
 (40 10)  (436 506)  (436 506)  Enable bit of Mux _out_links/OutMuxa_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_27
 (15 11)  (411 507)  (411 507)  routing T_8_31.sp4_v_b_44 <X> T_8_31.lc_trk_g2_4
 (16 11)  (412 507)  (412 507)  routing T_8_31.sp4_v_b_44 <X> T_8_31.lc_trk_g2_4
 (17 11)  (413 507)  (413 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_44 lc_trk_g2_4
 (22 11)  (418 507)  (418 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (422 507)  (422 507)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (30 11)  (426 507)  (426 507)  routing T_8_31.lc_trk_g0_2 <X> T_8_31.wire_bram/ram/WDATA_10
 (4 12)  (400 508)  (400 508)  routing T_8_31.sp4_v_t_36 <X> T_8_31.sp4_v_b_9
 (6 12)  (402 508)  (402 508)  routing T_8_31.sp4_v_t_36 <X> T_8_31.sp4_v_b_9
 (22 12)  (418 508)  (418 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_14 lc_trk_g3_3
 (23 12)  (419 508)  (419 508)  routing T_8_31.sp4_h_l_14 <X> T_8_31.lc_trk_g3_3
 (24 12)  (420 508)  (420 508)  routing T_8_31.sp4_h_l_14 <X> T_8_31.lc_trk_g3_3
 (26 12)  (422 508)  (422 508)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.input0_6
 (27 12)  (423 508)  (423 508)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.wire_bram/ram/WDATA_9
 (28 12)  (424 508)  (424 508)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.wire_bram/ram/WDATA_9
 (29 12)  (425 508)  (425 508)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_9
 (14 13)  (410 509)  (410 509)  routing T_8_31.sp4_h_r_24 <X> T_8_31.lc_trk_g3_0
 (15 13)  (411 509)  (411 509)  routing T_8_31.sp4_h_r_24 <X> T_8_31.lc_trk_g3_0
 (16 13)  (412 509)  (412 509)  routing T_8_31.sp4_h_r_24 <X> T_8_31.lc_trk_g3_0
 (17 13)  (413 509)  (413 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (417 509)  (417 509)  routing T_8_31.sp4_h_l_14 <X> T_8_31.lc_trk_g3_3
 (22 13)  (418 509)  (418 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 509)  (419 509)  routing T_8_31.sp4_h_l_15 <X> T_8_31.lc_trk_g3_2
 (24 13)  (420 509)  (420 509)  routing T_8_31.sp4_h_l_15 <X> T_8_31.lc_trk_g3_2
 (25 13)  (421 509)  (421 509)  routing T_8_31.sp4_h_l_15 <X> T_8_31.lc_trk_g3_2
 (26 13)  (422 509)  (422 509)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.input0_6
 (28 13)  (424 509)  (424 509)  routing T_8_31.lc_trk_g2_6 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (30 13)  (426 509)  (426 509)  routing T_8_31.lc_trk_g3_2 <X> T_8_31.wire_bram/ram/WDATA_9
 (39 13)  (435 509)  (435 509)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_9 sp4_v_b_12
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (11 14)  (407 510)  (407 510)  routing T_8_31.sp4_h_r_5 <X> T_8_31.sp4_v_t_46
 (13 14)  (409 510)  (409 510)  routing T_8_31.sp4_h_r_5 <X> T_8_31.sp4_v_t_46
 (25 14)  (421 510)  (421 510)  routing T_8_31.sp4_v_t_27 <X> T_8_31.lc_trk_g3_6
 (27 14)  (423 510)  (423 510)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.wire_bram/ram/WDATA_8
 (29 14)  (425 510)  (425 510)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_7 wire_bram/ram/WDATA_8
 (30 14)  (426 510)  (426 510)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.wire_bram/ram/WDATA_8
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g0_4 <X> T_8_31.wire_bram/ram/RE
 (12 15)  (408 511)  (408 511)  routing T_8_31.sp4_h_r_5 <X> T_8_31.sp4_v_t_46
 (22 15)  (418 511)  (418 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (419 511)  (419 511)  routing T_8_31.sp4_v_t_27 <X> T_8_31.lc_trk_g3_6
 (25 15)  (421 511)  (421 511)  routing T_8_31.sp4_v_t_27 <X> T_8_31.lc_trk_g3_6
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (30 15)  (426 511)  (426 511)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.wire_bram/ram/WDATA_8
 (37 15)  (433 511)  (433 511)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_8 sp4_h_l_19


LogicTile_9_31

 (19 0)  (457 496)  (457 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (464 496)  (464 496)  routing T_9_31.lc_trk_g2_4 <X> T_9_31.wire_logic_cluster/lc_0/in_0
 (31 0)  (469 496)  (469 496)  routing T_9_31.lc_trk_g2_5 <X> T_9_31.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 496)  (470 496)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 496)  (471 496)  routing T_9_31.lc_trk_g2_5 <X> T_9_31.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 496)  (474 496)  LC_0 Logic Functioning bit
 (38 0)  (476 496)  (476 496)  LC_0 Logic Functioning bit
 (46 0)  (484 496)  (484 496)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (489 496)  (489 496)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (28 1)  (466 497)  (466 497)  routing T_9_31.lc_trk_g2_4 <X> T_9_31.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 497)  (467 497)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 497)  (475 497)  LC_0 Logic Functioning bit
 (39 1)  (477 497)  (477 497)  LC_0 Logic Functioning bit
 (21 2)  (459 498)  (459 498)  routing T_9_31.sp4_v_b_15 <X> T_9_31.lc_trk_g0_7
 (22 2)  (460 498)  (460 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 498)  (461 498)  routing T_9_31.sp4_v_b_15 <X> T_9_31.lc_trk_g0_7
 (8 3)  (446 499)  (446 499)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_v_t_36
 (9 3)  (447 499)  (447 499)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_v_t_36
 (21 3)  (459 499)  (459 499)  routing T_9_31.sp4_v_b_15 <X> T_9_31.lc_trk_g0_7
 (15 4)  (453 500)  (453 500)  routing T_9_31.lft_op_1 <X> T_9_31.lc_trk_g1_1
 (17 4)  (455 500)  (455 500)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (456 500)  (456 500)  routing T_9_31.lft_op_1 <X> T_9_31.lc_trk_g1_1
 (28 4)  (466 500)  (466 500)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 500)  (467 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 500)  (469 500)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 500)  (470 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 500)  (472 500)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 500)  (475 500)  LC_2 Logic Functioning bit
 (39 4)  (477 500)  (477 500)  LC_2 Logic Functioning bit
 (40 4)  (478 500)  (478 500)  LC_2 Logic Functioning bit
 (41 4)  (479 500)  (479 500)  LC_2 Logic Functioning bit
 (42 4)  (480 500)  (480 500)  LC_2 Logic Functioning bit
 (52 4)  (490 500)  (490 500)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (443 501)  (443 501)  routing T_9_31.sp4_h_r_3 <X> T_9_31.sp4_v_b_3
 (27 5)  (465 501)  (465 501)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 501)  (466 501)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 501)  (467 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 501)  (468 501)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 501)  (470 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 501)  (471 501)  routing T_9_31.lc_trk_g2_2 <X> T_9_31.input_2_2
 (35 5)  (473 501)  (473 501)  routing T_9_31.lc_trk_g2_2 <X> T_9_31.input_2_2
 (38 5)  (476 501)  (476 501)  LC_2 Logic Functioning bit
 (40 5)  (478 501)  (478 501)  LC_2 Logic Functioning bit
 (41 5)  (479 501)  (479 501)  LC_2 Logic Functioning bit
 (42 5)  (480 501)  (480 501)  LC_2 Logic Functioning bit
 (4 6)  (442 502)  (442 502)  routing T_9_31.sp4_h_r_3 <X> T_9_31.sp4_v_t_38
 (12 6)  (450 502)  (450 502)  routing T_9_31.sp4_h_r_2 <X> T_9_31.sp4_h_l_40
 (14 6)  (452 502)  (452 502)  routing T_9_31.lft_op_4 <X> T_9_31.lc_trk_g1_4
 (27 6)  (465 502)  (465 502)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 502)  (466 502)  routing T_9_31.lc_trk_g3_1 <X> T_9_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 502)  (467 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 502)  (470 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 502)  (472 502)  routing T_9_31.lc_trk_g1_1 <X> T_9_31.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 502)  (473 502)  routing T_9_31.lc_trk_g0_7 <X> T_9_31.input_2_3
 (37 6)  (475 502)  (475 502)  LC_3 Logic Functioning bit
 (39 6)  (477 502)  (477 502)  LC_3 Logic Functioning bit
 (40 6)  (478 502)  (478 502)  LC_3 Logic Functioning bit
 (41 6)  (479 502)  (479 502)  LC_3 Logic Functioning bit
 (42 6)  (480 502)  (480 502)  LC_3 Logic Functioning bit
 (53 6)  (491 502)  (491 502)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (443 503)  (443 503)  routing T_9_31.sp4_h_r_3 <X> T_9_31.sp4_v_t_38
 (13 7)  (451 503)  (451 503)  routing T_9_31.sp4_h_r_2 <X> T_9_31.sp4_h_l_40
 (15 7)  (453 503)  (453 503)  routing T_9_31.lft_op_4 <X> T_9_31.lc_trk_g1_4
 (17 7)  (455 503)  (455 503)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (464 503)  (464 503)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 503)  (466 503)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 503)  (467 503)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 503)  (470 503)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (473 503)  (473 503)  routing T_9_31.lc_trk_g0_7 <X> T_9_31.input_2_3
 (39 7)  (477 503)  (477 503)  LC_3 Logic Functioning bit
 (40 7)  (478 503)  (478 503)  LC_3 Logic Functioning bit
 (41 7)  (479 503)  (479 503)  LC_3 Logic Functioning bit
 (43 7)  (481 503)  (481 503)  LC_3 Logic Functioning bit
 (22 8)  (460 504)  (460 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (19 9)  (457 505)  (457 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (460 505)  (460 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 505)  (461 505)  routing T_9_31.sp4_v_b_42 <X> T_9_31.lc_trk_g2_2
 (24 9)  (462 505)  (462 505)  routing T_9_31.sp4_v_b_42 <X> T_9_31.lc_trk_g2_2
 (14 10)  (452 506)  (452 506)  routing T_9_31.sp4_h_r_44 <X> T_9_31.lc_trk_g2_4
 (17 10)  (455 506)  (455 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (9 11)  (447 507)  (447 507)  routing T_9_31.sp4_v_b_7 <X> T_9_31.sp4_v_t_42
 (14 11)  (452 507)  (452 507)  routing T_9_31.sp4_h_r_44 <X> T_9_31.lc_trk_g2_4
 (15 11)  (453 507)  (453 507)  routing T_9_31.sp4_h_r_44 <X> T_9_31.lc_trk_g2_4
 (16 11)  (454 507)  (454 507)  routing T_9_31.sp4_h_r_44 <X> T_9_31.lc_trk_g2_4
 (17 11)  (455 507)  (455 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (456 507)  (456 507)  routing T_9_31.sp4_r_v_b_37 <X> T_9_31.lc_trk_g2_5
 (15 12)  (453 508)  (453 508)  routing T_9_31.sp12_v_b_1 <X> T_9_31.lc_trk_g3_1
 (17 12)  (455 508)  (455 508)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (456 508)  (456 508)  routing T_9_31.sp12_v_b_1 <X> T_9_31.lc_trk_g3_1
 (18 13)  (456 509)  (456 509)  routing T_9_31.sp12_v_b_1 <X> T_9_31.lc_trk_g3_1
 (17 14)  (455 510)  (455 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (28 14)  (466 510)  (466 510)  routing T_9_31.lc_trk_g2_4 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 510)  (467 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 510)  (468 510)  routing T_9_31.lc_trk_g2_4 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 510)  (469 510)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 510)  (470 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 510)  (471 510)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 510)  (472 510)  routing T_9_31.lc_trk_g3_5 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 510)  (474 510)  LC_7 Logic Functioning bit
 (38 14)  (476 510)  (476 510)  LC_7 Logic Functioning bit
 (47 14)  (485 510)  (485 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (36 15)  (474 511)  (474 511)  LC_7 Logic Functioning bit
 (38 15)  (476 511)  (476 511)  LC_7 Logic Functioning bit
 (46 15)  (484 511)  (484 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_31

 (19 1)  (511 497)  (511 497)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (4 3)  (496 499)  (496 499)  routing T_10_31.sp4_v_b_7 <X> T_10_31.sp4_h_l_37
 (10 3)  (502 499)  (502 499)  routing T_10_31.sp4_h_l_45 <X> T_10_31.sp4_v_t_36
 (13 3)  (505 499)  (505 499)  routing T_10_31.sp4_v_b_9 <X> T_10_31.sp4_h_l_39
 (6 7)  (498 503)  (498 503)  routing T_10_31.sp4_h_r_3 <X> T_10_31.sp4_h_l_38
 (2 8)  (494 504)  (494 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 9)  (498 505)  (498 505)  routing T_10_31.sp4_h_l_43 <X> T_10_31.sp4_h_r_6
 (4 15)  (496 511)  (496 511)  routing T_10_31.sp4_v_b_4 <X> T_10_31.sp4_h_l_44


LogicTile_12_31

 (8 0)  (608 496)  (608 496)  routing T_12_31.sp4_v_b_7 <X> T_12_31.sp4_h_r_1
 (9 0)  (609 496)  (609 496)  routing T_12_31.sp4_v_b_7 <X> T_12_31.sp4_h_r_1
 (10 0)  (610 496)  (610 496)  routing T_12_31.sp4_v_b_7 <X> T_12_31.sp4_h_r_1
 (25 0)  (625 496)  (625 496)  routing T_12_31.sp4_v_b_2 <X> T_12_31.lc_trk_g0_2
 (22 1)  (622 497)  (622 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (623 497)  (623 497)  routing T_12_31.sp4_v_b_2 <X> T_12_31.lc_trk_g0_2
 (3 3)  (603 499)  (603 499)  routing T_12_31.sp12_v_b_0 <X> T_12_31.sp12_h_l_23
 (8 5)  (608 501)  (608 501)  routing T_12_31.sp4_h_l_41 <X> T_12_31.sp4_v_b_4
 (9 5)  (609 501)  (609 501)  routing T_12_31.sp4_h_l_41 <X> T_12_31.sp4_v_b_4
 (21 6)  (621 502)  (621 502)  routing T_12_31.sp4_v_b_7 <X> T_12_31.lc_trk_g1_7
 (22 6)  (622 502)  (622 502)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 502)  (623 502)  routing T_12_31.sp4_v_b_7 <X> T_12_31.lc_trk_g1_7
 (27 6)  (627 502)  (627 502)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 502)  (629 502)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 502)  (630 502)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 502)  (632 502)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 502)  (633 502)  routing T_12_31.lc_trk_g3_1 <X> T_12_31.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 502)  (634 502)  routing T_12_31.lc_trk_g3_1 <X> T_12_31.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 502)  (636 502)  LC_3 Logic Functioning bit
 (38 6)  (638 502)  (638 502)  LC_3 Logic Functioning bit
 (30 7)  (630 503)  (630 503)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 503)  (636 503)  LC_3 Logic Functioning bit
 (38 7)  (638 503)  (638 503)  LC_3 Logic Functioning bit
 (47 7)  (647 503)  (647 503)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 10)  (627 506)  (627 506)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 506)  (629 506)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 506)  (630 506)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 506)  (632 506)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 506)  (636 506)  LC_5 Logic Functioning bit
 (38 10)  (638 506)  (638 506)  LC_5 Logic Functioning bit
 (48 10)  (648 506)  (648 506)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (30 11)  (630 507)  (630 507)  routing T_12_31.lc_trk_g1_7 <X> T_12_31.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 507)  (631 507)  routing T_12_31.lc_trk_g0_2 <X> T_12_31.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 507)  (636 507)  LC_5 Logic Functioning bit
 (38 11)  (638 507)  (638 507)  LC_5 Logic Functioning bit
 (52 11)  (652 507)  (652 507)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (604 508)  (604 508)  routing T_12_31.sp4_h_l_38 <X> T_12_31.sp4_v_b_9
 (6 12)  (606 508)  (606 508)  routing T_12_31.sp4_h_l_38 <X> T_12_31.sp4_v_b_9
 (17 12)  (617 508)  (617 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (5 13)  (605 509)  (605 509)  routing T_12_31.sp4_h_l_38 <X> T_12_31.sp4_v_b_9


LogicTile_13_31

 (5 0)  (659 496)  (659 496)  routing T_13_31.sp4_h_l_44 <X> T_13_31.sp4_h_r_0
 (4 1)  (658 497)  (658 497)  routing T_13_31.sp4_h_l_44 <X> T_13_31.sp4_h_r_0
 (9 2)  (663 498)  (663 498)  routing T_13_31.sp4_v_b_1 <X> T_13_31.sp4_h_l_36
 (13 3)  (667 499)  (667 499)  routing T_13_31.sp4_v_b_9 <X> T_13_31.sp4_h_l_39


LogicTile_14_31

 (4 7)  (712 503)  (712 503)  routing T_14_31.sp4_v_b_10 <X> T_14_31.sp4_h_l_38
 (4 8)  (712 504)  (712 504)  routing T_14_31.sp4_h_l_43 <X> T_14_31.sp4_v_b_6
 (5 9)  (713 505)  (713 505)  routing T_14_31.sp4_h_l_43 <X> T_14_31.sp4_v_b_6


LogicTile_16_31

 (8 3)  (824 499)  (824 499)  routing T_16_31.sp4_h_l_36 <X> T_16_31.sp4_v_t_36


LogicTile_17_31

 (4 0)  (878 496)  (878 496)  routing T_17_31.sp4_h_l_37 <X> T_17_31.sp4_v_b_0
 (5 1)  (879 497)  (879 497)  routing T_17_31.sp4_h_l_37 <X> T_17_31.sp4_v_b_0
 (19 8)  (893 504)  (893 504)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_18_31

 (8 11)  (936 507)  (936 507)  routing T_18_31.sp4_v_b_4 <X> T_18_31.sp4_v_t_42
 (10 11)  (938 507)  (938 507)  routing T_18_31.sp4_v_b_4 <X> T_18_31.sp4_v_t_42


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (0 8)  (17 488)  (17 488)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_1_30

 (9 0)  (27 480)  (27 480)  routing T_1_30.sp4_v_t_36 <X> T_1_30.sp4_h_r_1
 (26 0)  (44 480)  (44 480)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 480)  (45 480)  routing T_1_30.lc_trk_g3_0 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 480)  (46 480)  routing T_1_30.lc_trk_g3_0 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 480)  (47 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 480)  (50 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (55 480)  (55 480)  LC_0 Logic Functioning bit
 (39 0)  (57 480)  (57 480)  LC_0 Logic Functioning bit
 (44 0)  (62 480)  (62 480)  LC_0 Logic Functioning bit
 (45 0)  (63 480)  (63 480)  LC_0 Logic Functioning bit
 (13 1)  (31 481)  (31 481)  routing T_1_30.sp4_v_t_44 <X> T_1_30.sp4_h_r_2
 (26 1)  (44 481)  (44 481)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 481)  (47 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (59 481)  (59 481)  LC_0 Logic Functioning bit
 (43 1)  (61 481)  (61 481)  LC_0 Logic Functioning bit
 (45 1)  (63 481)  (63 481)  LC_0 Logic Functioning bit
 (47 1)  (65 481)  (65 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (68 481)  (68 481)  Carry_In_Mux bit 

 (1 2)  (19 482)  (19 482)  routing T_1_30.glb_netwk_5 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (2 2)  (20 482)  (20 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (33 482)  (33 482)  routing T_1_30.sp4_v_b_21 <X> T_1_30.lc_trk_g0_5
 (16 2)  (34 482)  (34 482)  routing T_1_30.sp4_v_b_21 <X> T_1_30.lc_trk_g0_5
 (17 2)  (35 482)  (35 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (43 482)  (43 482)  routing T_1_30.sp4_v_t_3 <X> T_1_30.lc_trk_g0_6
 (26 2)  (44 482)  (44 482)  routing T_1_30.lc_trk_g0_5 <X> T_1_30.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 482)  (45 482)  routing T_1_30.lc_trk_g3_1 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 482)  (46 482)  routing T_1_30.lc_trk_g3_1 <X> T_1_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 482)  (47 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 482)  (50 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (55 482)  (55 482)  LC_1 Logic Functioning bit
 (39 2)  (57 482)  (57 482)  LC_1 Logic Functioning bit
 (44 2)  (62 482)  (62 482)  LC_1 Logic Functioning bit
 (45 2)  (63 482)  (63 482)  LC_1 Logic Functioning bit
 (0 3)  (18 483)  (18 483)  routing T_1_30.glb_netwk_5 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (22 3)  (40 483)  (40 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (41 483)  (41 483)  routing T_1_30.sp4_v_t_3 <X> T_1_30.lc_trk_g0_6
 (25 3)  (43 483)  (43 483)  routing T_1_30.sp4_v_t_3 <X> T_1_30.lc_trk_g0_6
 (29 3)  (47 483)  (47 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (59 483)  (59 483)  LC_1 Logic Functioning bit
 (43 3)  (61 483)  (61 483)  LC_1 Logic Functioning bit
 (45 3)  (63 483)  (63 483)  LC_1 Logic Functioning bit
 (47 3)  (65 483)  (65 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (18 484)  (18 484)  routing T_1_30.lc_trk_g2_2 <X> T_1_30.wire_logic_cluster/lc_7/cen
 (1 4)  (19 484)  (19 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (30 484)  (30 484)  routing T_1_30.sp4_v_t_40 <X> T_1_30.sp4_h_r_5
 (21 4)  (39 484)  (39 484)  routing T_1_30.wire_logic_cluster/lc_3/out <X> T_1_30.lc_trk_g1_3
 (22 4)  (40 484)  (40 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 484)  (43 484)  routing T_1_30.wire_logic_cluster/lc_2/out <X> T_1_30.lc_trk_g1_2
 (26 4)  (44 484)  (44 484)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 484)  (45 484)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 484)  (47 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 484)  (50 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (55 484)  (55 484)  LC_2 Logic Functioning bit
 (39 4)  (57 484)  (57 484)  LC_2 Logic Functioning bit
 (44 4)  (62 484)  (62 484)  LC_2 Logic Functioning bit
 (45 4)  (63 484)  (63 484)  LC_2 Logic Functioning bit
 (1 5)  (19 485)  (19 485)  routing T_1_30.lc_trk_g2_2 <X> T_1_30.wire_logic_cluster/lc_7/cen
 (22 5)  (40 485)  (40 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (44 485)  (44 485)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 485)  (47 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 485)  (48 485)  routing T_1_30.lc_trk_g1_2 <X> T_1_30.wire_logic_cluster/lc_2/in_1
 (41 5)  (59 485)  (59 485)  LC_2 Logic Functioning bit
 (43 5)  (61 485)  (61 485)  LC_2 Logic Functioning bit
 (45 5)  (63 485)  (63 485)  LC_2 Logic Functioning bit
 (47 5)  (65 485)  (65 485)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (69 485)  (69 485)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (35 486)  (35 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 486)  (36 486)  routing T_1_30.wire_logic_cluster/lc_5/out <X> T_1_30.lc_trk_g1_5
 (25 6)  (43 486)  (43 486)  routing T_1_30.wire_logic_cluster/lc_6/out <X> T_1_30.lc_trk_g1_6
 (26 6)  (44 486)  (44 486)  routing T_1_30.lc_trk_g0_5 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 486)  (45 486)  routing T_1_30.lc_trk_g1_3 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 486)  (47 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 486)  (50 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (55 486)  (55 486)  LC_3 Logic Functioning bit
 (39 6)  (57 486)  (57 486)  LC_3 Logic Functioning bit
 (44 6)  (62 486)  (62 486)  LC_3 Logic Functioning bit
 (45 6)  (63 486)  (63 486)  LC_3 Logic Functioning bit
 (47 6)  (65 486)  (65 486)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (40 487)  (40 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (47 487)  (47 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 487)  (48 487)  routing T_1_30.lc_trk_g1_3 <X> T_1_30.wire_logic_cluster/lc_3/in_1
 (41 7)  (59 487)  (59 487)  LC_3 Logic Functioning bit
 (43 7)  (61 487)  (61 487)  LC_3 Logic Functioning bit
 (45 7)  (63 487)  (63 487)  LC_3 Logic Functioning bit
 (51 7)  (69 487)  (69 487)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (27 488)  (27 488)  routing T_1_30.sp4_v_t_42 <X> T_1_30.sp4_h_r_7
 (26 8)  (44 488)  (44 488)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 488)  (45 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 488)  (46 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 488)  (47 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 488)  (48 488)  routing T_1_30.lc_trk_g3_4 <X> T_1_30.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 488)  (50 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (55 488)  (55 488)  LC_4 Logic Functioning bit
 (39 8)  (57 488)  (57 488)  LC_4 Logic Functioning bit
 (44 8)  (62 488)  (62 488)  LC_4 Logic Functioning bit
 (45 8)  (63 488)  (63 488)  LC_4 Logic Functioning bit
 (51 8)  (69 488)  (69 488)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (40 489)  (40 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (44 489)  (44 489)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 489)  (47 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (59 489)  (59 489)  LC_4 Logic Functioning bit
 (43 9)  (61 489)  (61 489)  LC_4 Logic Functioning bit
 (45 9)  (63 489)  (63 489)  LC_4 Logic Functioning bit
 (47 9)  (65 489)  (65 489)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (26 10)  (44 490)  (44 490)  routing T_1_30.lc_trk_g0_5 <X> T_1_30.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 490)  (45 490)  routing T_1_30.lc_trk_g1_5 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 490)  (47 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 490)  (48 490)  routing T_1_30.lc_trk_g1_5 <X> T_1_30.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 490)  (50 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (55 490)  (55 490)  LC_5 Logic Functioning bit
 (39 10)  (57 490)  (57 490)  LC_5 Logic Functioning bit
 (44 10)  (62 490)  (62 490)  LC_5 Logic Functioning bit
 (45 10)  (63 490)  (63 490)  LC_5 Logic Functioning bit
 (51 10)  (69 490)  (69 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (47 491)  (47 491)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (59 491)  (59 491)  LC_5 Logic Functioning bit
 (43 11)  (61 491)  (61 491)  LC_5 Logic Functioning bit
 (45 11)  (63 491)  (63 491)  LC_5 Logic Functioning bit
 (47 11)  (65 491)  (65 491)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (3 12)  (21 492)  (21 492)  routing T_1_30.sp12_v_b_1 <X> T_1_30.sp12_h_r_1
 (12 12)  (30 492)  (30 492)  routing T_1_30.sp4_v_t_46 <X> T_1_30.sp4_h_r_11
 (14 12)  (32 492)  (32 492)  routing T_1_30.wire_logic_cluster/lc_0/out <X> T_1_30.lc_trk_g3_0
 (17 12)  (35 492)  (35 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 492)  (36 492)  routing T_1_30.wire_logic_cluster/lc_1/out <X> T_1_30.lc_trk_g3_1
 (26 12)  (44 492)  (44 492)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 492)  (45 492)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 492)  (47 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 492)  (48 492)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 492)  (50 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (55 492)  (55 492)  LC_6 Logic Functioning bit
 (39 12)  (57 492)  (57 492)  LC_6 Logic Functioning bit
 (44 12)  (62 492)  (62 492)  LC_6 Logic Functioning bit
 (45 12)  (63 492)  (63 492)  LC_6 Logic Functioning bit
 (46 12)  (64 492)  (64 492)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (3 13)  (21 493)  (21 493)  routing T_1_30.sp12_v_b_1 <X> T_1_30.sp12_h_r_1
 (17 13)  (35 493)  (35 493)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (44 493)  (44 493)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 493)  (47 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 493)  (48 493)  routing T_1_30.lc_trk_g1_6 <X> T_1_30.wire_logic_cluster/lc_6/in_1
 (41 13)  (59 493)  (59 493)  LC_6 Logic Functioning bit
 (43 13)  (61 493)  (61 493)  LC_6 Logic Functioning bit
 (45 13)  (63 493)  (63 493)  LC_6 Logic Functioning bit
 (0 14)  (18 494)  (18 494)  routing T_1_30.glb_netwk_4 <X> T_1_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 494)  (19 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 494)  (32 494)  routing T_1_30.wire_logic_cluster/lc_4/out <X> T_1_30.lc_trk_g3_4
 (21 14)  (39 494)  (39 494)  routing T_1_30.wire_logic_cluster/lc_7/out <X> T_1_30.lc_trk_g3_7
 (22 14)  (40 494)  (40 494)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (44 494)  (44 494)  routing T_1_30.lc_trk_g0_5 <X> T_1_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 494)  (45 494)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 494)  (46 494)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 494)  (47 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 494)  (48 494)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 494)  (50 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (55 494)  (55 494)  LC_7 Logic Functioning bit
 (39 14)  (57 494)  (57 494)  LC_7 Logic Functioning bit
 (44 14)  (62 494)  (62 494)  LC_7 Logic Functioning bit
 (45 14)  (63 494)  (63 494)  LC_7 Logic Functioning bit
 (51 14)  (69 494)  (69 494)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (35 495)  (35 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (47 495)  (47 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 495)  (48 495)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_7/in_1
 (41 15)  (59 495)  (59 495)  LC_7 Logic Functioning bit
 (43 15)  (61 495)  (61 495)  LC_7 Logic Functioning bit
 (45 15)  (63 495)  (63 495)  LC_7 Logic Functioning bit
 (47 15)  (65 495)  (65 495)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0
 (4 5)  (76 485)  (76 485)  routing T_2_30.sp4_h_l_42 <X> T_2_30.sp4_h_r_3
 (6 5)  (78 485)  (78 485)  routing T_2_30.sp4_h_l_42 <X> T_2_30.sp4_h_r_3
 (11 5)  (83 485)  (83 485)  routing T_2_30.sp4_h_l_40 <X> T_2_30.sp4_h_r_5
 (8 8)  (80 488)  (80 488)  routing T_2_30.sp4_h_l_46 <X> T_2_30.sp4_h_r_7
 (10 8)  (82 488)  (82 488)  routing T_2_30.sp4_h_l_46 <X> T_2_30.sp4_h_r_7
 (4 10)  (76 490)  (76 490)  routing T_2_30.sp4_v_b_10 <X> T_2_30.sp4_v_t_43
 (6 10)  (78 490)  (78 490)  routing T_2_30.sp4_v_b_10 <X> T_2_30.sp4_v_t_43
 (4 13)  (76 493)  (76 493)  routing T_2_30.sp4_h_l_36 <X> T_2_30.sp4_h_r_9
 (6 13)  (78 493)  (78 493)  routing T_2_30.sp4_h_l_36 <X> T_2_30.sp4_h_r_9


LogicTile_3_30

 (27 0)  (153 480)  (153 480)  routing T_3_30.lc_trk_g3_0 <X> T_3_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 480)  (154 480)  routing T_3_30.lc_trk_g3_0 <X> T_3_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 480)  (155 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 480)  (157 480)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 480)  (158 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (166 480)  (166 480)  LC_0 Logic Functioning bit
 (41 0)  (167 480)  (167 480)  LC_0 Logic Functioning bit
 (42 0)  (168 480)  (168 480)  LC_0 Logic Functioning bit
 (43 0)  (169 480)  (169 480)  LC_0 Logic Functioning bit
 (44 0)  (170 480)  (170 480)  LC_0 Logic Functioning bit
 (31 1)  (157 481)  (157 481)  routing T_3_30.lc_trk_g0_7 <X> T_3_30.wire_logic_cluster/lc_0/in_3
 (40 1)  (166 481)  (166 481)  LC_0 Logic Functioning bit
 (41 1)  (167 481)  (167 481)  LC_0 Logic Functioning bit
 (42 1)  (168 481)  (168 481)  LC_0 Logic Functioning bit
 (43 1)  (169 481)  (169 481)  LC_0 Logic Functioning bit
 (49 1)  (175 481)  (175 481)  Carry_In_Mux bit 

 (11 2)  (137 482)  (137 482)  routing T_3_30.sp4_h_l_44 <X> T_3_30.sp4_v_t_39
 (21 2)  (147 482)  (147 482)  routing T_3_30.sp4_v_b_15 <X> T_3_30.lc_trk_g0_7
 (22 2)  (148 482)  (148 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (149 482)  (149 482)  routing T_3_30.sp4_v_b_15 <X> T_3_30.lc_trk_g0_7
 (27 2)  (153 482)  (153 482)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 482)  (154 482)  routing T_3_30.lc_trk_g3_1 <X> T_3_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 482)  (155 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 482)  (158 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 482)  (160 482)  routing T_3_30.lc_trk_g1_1 <X> T_3_30.wire_logic_cluster/lc_1/in_3
 (40 2)  (166 482)  (166 482)  LC_1 Logic Functioning bit
 (41 2)  (167 482)  (167 482)  LC_1 Logic Functioning bit
 (42 2)  (168 482)  (168 482)  LC_1 Logic Functioning bit
 (43 2)  (169 482)  (169 482)  LC_1 Logic Functioning bit
 (44 2)  (170 482)  (170 482)  LC_1 Logic Functioning bit
 (21 3)  (147 483)  (147 483)  routing T_3_30.sp4_v_b_15 <X> T_3_30.lc_trk_g0_7
 (40 3)  (166 483)  (166 483)  LC_1 Logic Functioning bit
 (41 3)  (167 483)  (167 483)  LC_1 Logic Functioning bit
 (42 3)  (168 483)  (168 483)  LC_1 Logic Functioning bit
 (43 3)  (169 483)  (169 483)  LC_1 Logic Functioning bit
 (8 4)  (134 484)  (134 484)  routing T_3_30.sp4_h_l_41 <X> T_3_30.sp4_h_r_4
 (15 4)  (141 484)  (141 484)  routing T_3_30.sp4_v_b_17 <X> T_3_30.lc_trk_g1_1
 (16 4)  (142 484)  (142 484)  routing T_3_30.sp4_v_b_17 <X> T_3_30.lc_trk_g1_1
 (17 4)  (143 484)  (143 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (147 484)  (147 484)  routing T_3_30.wire_logic_cluster/lc_3/out <X> T_3_30.lc_trk_g1_3
 (22 4)  (148 484)  (148 484)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (151 484)  (151 484)  routing T_3_30.wire_logic_cluster/lc_2/out <X> T_3_30.lc_trk_g1_2
 (27 4)  (153 484)  (153 484)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 484)  (155 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 484)  (158 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 484)  (159 484)  routing T_3_30.lc_trk_g2_1 <X> T_3_30.wire_logic_cluster/lc_2/in_3
 (40 4)  (166 484)  (166 484)  LC_2 Logic Functioning bit
 (41 4)  (167 484)  (167 484)  LC_2 Logic Functioning bit
 (42 4)  (168 484)  (168 484)  LC_2 Logic Functioning bit
 (43 4)  (169 484)  (169 484)  LC_2 Logic Functioning bit
 (44 4)  (170 484)  (170 484)  LC_2 Logic Functioning bit
 (8 5)  (134 485)  (134 485)  routing T_3_30.sp4_h_l_47 <X> T_3_30.sp4_v_b_4
 (9 5)  (135 485)  (135 485)  routing T_3_30.sp4_h_l_47 <X> T_3_30.sp4_v_b_4
 (10 5)  (136 485)  (136 485)  routing T_3_30.sp4_h_l_47 <X> T_3_30.sp4_v_b_4
 (22 5)  (148 485)  (148 485)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (156 485)  (156 485)  routing T_3_30.lc_trk_g1_2 <X> T_3_30.wire_logic_cluster/lc_2/in_1
 (40 5)  (166 485)  (166 485)  LC_2 Logic Functioning bit
 (41 5)  (167 485)  (167 485)  LC_2 Logic Functioning bit
 (42 5)  (168 485)  (168 485)  LC_2 Logic Functioning bit
 (43 5)  (169 485)  (169 485)  LC_2 Logic Functioning bit
 (17 6)  (143 486)  (143 486)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 486)  (144 486)  routing T_3_30.wire_logic_cluster/lc_5/out <X> T_3_30.lc_trk_g1_5
 (21 6)  (147 486)  (147 486)  routing T_3_30.wire_logic_cluster/lc_7/out <X> T_3_30.lc_trk_g1_7
 (22 6)  (148 486)  (148 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (151 486)  (151 486)  routing T_3_30.wire_logic_cluster/lc_6/out <X> T_3_30.lc_trk_g1_6
 (26 6)  (152 486)  (152 486)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 486)  (153 486)  routing T_3_30.lc_trk_g1_3 <X> T_3_30.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 486)  (155 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (37 6)  (163 486)  (163 486)  LC_3 Logic Functioning bit
 (39 6)  (165 486)  (165 486)  LC_3 Logic Functioning bit
 (40 6)  (166 486)  (166 486)  LC_3 Logic Functioning bit
 (42 6)  (168 486)  (168 486)  LC_3 Logic Functioning bit
 (44 6)  (170 486)  (170 486)  LC_3 Logic Functioning bit
 (22 7)  (148 487)  (148 487)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (152 487)  (152 487)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 487)  (153 487)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 487)  (154 487)  routing T_3_30.lc_trk_g3_6 <X> T_3_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 487)  (155 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 487)  (156 487)  routing T_3_30.lc_trk_g1_3 <X> T_3_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 487)  (162 487)  LC_3 Logic Functioning bit
 (38 7)  (164 487)  (164 487)  LC_3 Logic Functioning bit
 (41 7)  (167 487)  (167 487)  LC_3 Logic Functioning bit
 (43 7)  (169 487)  (169 487)  LC_3 Logic Functioning bit
 (13 8)  (139 488)  (139 488)  routing T_3_30.sp4_h_l_45 <X> T_3_30.sp4_v_b_8
 (15 8)  (141 488)  (141 488)  routing T_3_30.sp4_h_r_25 <X> T_3_30.lc_trk_g2_1
 (16 8)  (142 488)  (142 488)  routing T_3_30.sp4_h_r_25 <X> T_3_30.lc_trk_g2_1
 (17 8)  (143 488)  (143 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (153 488)  (153 488)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 488)  (154 488)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 488)  (155 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 488)  (156 488)  routing T_3_30.lc_trk_g3_4 <X> T_3_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 488)  (157 488)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 488)  (158 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 488)  (159 488)  routing T_3_30.lc_trk_g2_5 <X> T_3_30.wire_logic_cluster/lc_4/in_3
 (40 8)  (166 488)  (166 488)  LC_4 Logic Functioning bit
 (41 8)  (167 488)  (167 488)  LC_4 Logic Functioning bit
 (42 8)  (168 488)  (168 488)  LC_4 Logic Functioning bit
 (43 8)  (169 488)  (169 488)  LC_4 Logic Functioning bit
 (44 8)  (170 488)  (170 488)  LC_4 Logic Functioning bit
 (4 9)  (130 489)  (130 489)  routing T_3_30.sp4_h_l_47 <X> T_3_30.sp4_h_r_6
 (6 9)  (132 489)  (132 489)  routing T_3_30.sp4_h_l_47 <X> T_3_30.sp4_h_r_6
 (10 9)  (136 489)  (136 489)  routing T_3_30.sp4_h_r_2 <X> T_3_30.sp4_v_b_7
 (11 9)  (137 489)  (137 489)  routing T_3_30.sp4_h_l_45 <X> T_3_30.sp4_h_r_8
 (12 9)  (138 489)  (138 489)  routing T_3_30.sp4_h_l_45 <X> T_3_30.sp4_v_b_8
 (18 9)  (144 489)  (144 489)  routing T_3_30.sp4_h_r_25 <X> T_3_30.lc_trk_g2_1
 (40 9)  (166 489)  (166 489)  LC_4 Logic Functioning bit
 (41 9)  (167 489)  (167 489)  LC_4 Logic Functioning bit
 (42 9)  (168 489)  (168 489)  LC_4 Logic Functioning bit
 (43 9)  (169 489)  (169 489)  LC_4 Logic Functioning bit
 (15 10)  (141 490)  (141 490)  routing T_3_30.sp4_h_l_16 <X> T_3_30.lc_trk_g2_5
 (16 10)  (142 490)  (142 490)  routing T_3_30.sp4_h_l_16 <X> T_3_30.lc_trk_g2_5
 (17 10)  (143 490)  (143 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (153 490)  (153 490)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 490)  (155 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 490)  (156 490)  routing T_3_30.lc_trk_g1_5 <X> T_3_30.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 490)  (157 490)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 490)  (158 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 490)  (159 490)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 490)  (160 490)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (40 10)  (166 490)  (166 490)  LC_5 Logic Functioning bit
 (41 10)  (167 490)  (167 490)  LC_5 Logic Functioning bit
 (42 10)  (168 490)  (168 490)  LC_5 Logic Functioning bit
 (43 10)  (169 490)  (169 490)  LC_5 Logic Functioning bit
 (44 10)  (170 490)  (170 490)  LC_5 Logic Functioning bit
 (18 11)  (144 491)  (144 491)  routing T_3_30.sp4_h_l_16 <X> T_3_30.lc_trk_g2_5
 (31 11)  (157 491)  (157 491)  routing T_3_30.lc_trk_g3_7 <X> T_3_30.wire_logic_cluster/lc_5/in_3
 (40 11)  (166 491)  (166 491)  LC_5 Logic Functioning bit
 (41 11)  (167 491)  (167 491)  LC_5 Logic Functioning bit
 (42 11)  (168 491)  (168 491)  LC_5 Logic Functioning bit
 (43 11)  (169 491)  (169 491)  LC_5 Logic Functioning bit
 (6 12)  (132 492)  (132 492)  routing T_3_30.sp4_h_r_4 <X> T_3_30.sp4_v_b_9
 (14 12)  (140 492)  (140 492)  routing T_3_30.wire_logic_cluster/lc_0/out <X> T_3_30.lc_trk_g3_0
 (17 12)  (143 492)  (143 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 492)  (144 492)  routing T_3_30.wire_logic_cluster/lc_1/out <X> T_3_30.lc_trk_g3_1
 (21 12)  (147 492)  (147 492)  routing T_3_30.sp4_h_r_35 <X> T_3_30.lc_trk_g3_3
 (22 12)  (148 492)  (148 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (149 492)  (149 492)  routing T_3_30.sp4_h_r_35 <X> T_3_30.lc_trk_g3_3
 (24 12)  (150 492)  (150 492)  routing T_3_30.sp4_h_r_35 <X> T_3_30.lc_trk_g3_3
 (27 12)  (153 492)  (153 492)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 492)  (155 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 492)  (156 492)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 492)  (158 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 492)  (159 492)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 492)  (160 492)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (40 12)  (166 492)  (166 492)  LC_6 Logic Functioning bit
 (41 12)  (167 492)  (167 492)  LC_6 Logic Functioning bit
 (42 12)  (168 492)  (168 492)  LC_6 Logic Functioning bit
 (43 12)  (169 492)  (169 492)  LC_6 Logic Functioning bit
 (44 12)  (170 492)  (170 492)  LC_6 Logic Functioning bit
 (17 13)  (143 493)  (143 493)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (148 493)  (148 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (149 493)  (149 493)  routing T_3_30.sp4_h_l_15 <X> T_3_30.lc_trk_g3_2
 (24 13)  (150 493)  (150 493)  routing T_3_30.sp4_h_l_15 <X> T_3_30.lc_trk_g3_2
 (25 13)  (151 493)  (151 493)  routing T_3_30.sp4_h_l_15 <X> T_3_30.lc_trk_g3_2
 (30 13)  (156 493)  (156 493)  routing T_3_30.lc_trk_g1_6 <X> T_3_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 493)  (157 493)  routing T_3_30.lc_trk_g3_2 <X> T_3_30.wire_logic_cluster/lc_6/in_3
 (40 13)  (166 493)  (166 493)  LC_6 Logic Functioning bit
 (41 13)  (167 493)  (167 493)  LC_6 Logic Functioning bit
 (42 13)  (168 493)  (168 493)  LC_6 Logic Functioning bit
 (43 13)  (169 493)  (169 493)  LC_6 Logic Functioning bit
 (14 14)  (140 494)  (140 494)  routing T_3_30.wire_logic_cluster/lc_4/out <X> T_3_30.lc_trk_g3_4
 (22 14)  (148 494)  (148 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 494)  (149 494)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (24 14)  (150 494)  (150 494)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (27 14)  (153 494)  (153 494)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 494)  (155 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 494)  (156 494)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 494)  (158 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 494)  (159 494)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 494)  (160 494)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (40 14)  (166 494)  (166 494)  LC_7 Logic Functioning bit
 (41 14)  (167 494)  (167 494)  LC_7 Logic Functioning bit
 (42 14)  (168 494)  (168 494)  LC_7 Logic Functioning bit
 (43 14)  (169 494)  (169 494)  LC_7 Logic Functioning bit
 (44 14)  (170 494)  (170 494)  LC_7 Logic Functioning bit
 (17 15)  (143 495)  (143 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (147 495)  (147 495)  routing T_3_30.sp4_h_r_31 <X> T_3_30.lc_trk_g3_7
 (22 15)  (148 495)  (148 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (30 15)  (156 495)  (156 495)  routing T_3_30.lc_trk_g1_7 <X> T_3_30.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 495)  (157 495)  routing T_3_30.lc_trk_g3_3 <X> T_3_30.wire_logic_cluster/lc_7/in_3
 (40 15)  (166 495)  (166 495)  LC_7 Logic Functioning bit
 (41 15)  (167 495)  (167 495)  LC_7 Logic Functioning bit
 (42 15)  (168 495)  (168 495)  LC_7 Logic Functioning bit
 (43 15)  (169 495)  (169 495)  LC_7 Logic Functioning bit


LogicTile_4_30

 (21 0)  (201 480)  (201 480)  routing T_4_30.sp4_h_r_11 <X> T_4_30.lc_trk_g0_3
 (22 0)  (202 480)  (202 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (203 480)  (203 480)  routing T_4_30.sp4_h_r_11 <X> T_4_30.lc_trk_g0_3
 (24 0)  (204 480)  (204 480)  routing T_4_30.sp4_h_r_11 <X> T_4_30.lc_trk_g0_3
 (1 2)  (181 482)  (181 482)  routing T_4_30.glb_netwk_5 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (2 2)  (182 482)  (182 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (208 482)  (208 482)  routing T_4_30.lc_trk_g2_0 <X> T_4_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 482)  (209 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 482)  (212 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 482)  (213 482)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 482)  (214 482)  routing T_4_30.lc_trk_g3_1 <X> T_4_30.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 482)  (216 482)  LC_1 Logic Functioning bit
 (37 2)  (217 482)  (217 482)  LC_1 Logic Functioning bit
 (38 2)  (218 482)  (218 482)  LC_1 Logic Functioning bit
 (39 2)  (219 482)  (219 482)  LC_1 Logic Functioning bit
 (42 2)  (222 482)  (222 482)  LC_1 Logic Functioning bit
 (43 2)  (223 482)  (223 482)  LC_1 Logic Functioning bit
 (45 2)  (225 482)  (225 482)  LC_1 Logic Functioning bit
 (46 2)  (226 482)  (226 482)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (227 482)  (227 482)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (228 482)  (228 482)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (233 482)  (233 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (180 483)  (180 483)  routing T_4_30.glb_netwk_5 <X> T_4_30.wire_logic_cluster/lc_7/clk
 (26 3)  (206 483)  (206 483)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 483)  (207 483)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 483)  (208 483)  routing T_4_30.lc_trk_g3_2 <X> T_4_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 483)  (209 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 483)  (212 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (215 483)  (215 483)  routing T_4_30.lc_trk_g0_3 <X> T_4_30.input_2_1
 (36 3)  (216 483)  (216 483)  LC_1 Logic Functioning bit
 (37 3)  (217 483)  (217 483)  LC_1 Logic Functioning bit
 (38 3)  (218 483)  (218 483)  LC_1 Logic Functioning bit
 (42 3)  (222 483)  (222 483)  LC_1 Logic Functioning bit
 (43 3)  (223 483)  (223 483)  LC_1 Logic Functioning bit
 (45 3)  (225 483)  (225 483)  LC_1 Logic Functioning bit
 (51 3)  (231 483)  (231 483)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (186 484)  (186 484)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_v_b_3
 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0
 (14 9)  (194 489)  (194 489)  routing T_4_30.tnl_op_0 <X> T_4_30.lc_trk_g2_0
 (15 9)  (195 489)  (195 489)  routing T_4_30.tnl_op_0 <X> T_4_30.lc_trk_g2_0
 (17 9)  (197 489)  (197 489)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (5 12)  (185 492)  (185 492)  routing T_4_30.sp4_v_b_9 <X> T_4_30.sp4_h_r_9
 (17 12)  (197 492)  (197 492)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 492)  (198 492)  routing T_4_30.wire_logic_cluster/lc_1/out <X> T_4_30.lc_trk_g3_1
 (6 13)  (186 493)  (186 493)  routing T_4_30.sp4_v_b_9 <X> T_4_30.sp4_h_r_9
 (22 13)  (202 493)  (202 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 493)  (203 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (24 13)  (204 493)  (204 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (25 13)  (205 493)  (205 493)  routing T_4_30.sp4_h_l_15 <X> T_4_30.lc_trk_g3_2
 (0 14)  (180 494)  (180 494)  routing T_4_30.glb_netwk_4 <X> T_4_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 494)  (181 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_5_30

 (15 4)  (249 484)  (249 484)  routing T_5_30.sp4_h_l_4 <X> T_5_30.lc_trk_g1_1
 (16 4)  (250 484)  (250 484)  routing T_5_30.sp4_h_l_4 <X> T_5_30.lc_trk_g1_1
 (17 4)  (251 484)  (251 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (252 484)  (252 484)  routing T_5_30.sp4_h_l_4 <X> T_5_30.lc_trk_g1_1
 (28 4)  (262 484)  (262 484)  routing T_5_30.lc_trk_g2_3 <X> T_5_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 484)  (263 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 484)  (266 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 484)  (267 484)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 484)  (268 484)  routing T_5_30.lc_trk_g3_0 <X> T_5_30.wire_logic_cluster/lc_2/in_3
 (41 4)  (275 484)  (275 484)  LC_2 Logic Functioning bit
 (43 4)  (277 484)  (277 484)  LC_2 Logic Functioning bit
 (10 5)  (244 485)  (244 485)  routing T_5_30.sp4_h_r_11 <X> T_5_30.sp4_v_b_4
 (18 5)  (252 485)  (252 485)  routing T_5_30.sp4_h_l_4 <X> T_5_30.lc_trk_g1_1
 (30 5)  (264 485)  (264 485)  routing T_5_30.lc_trk_g2_3 <X> T_5_30.wire_logic_cluster/lc_2/in_1
 (41 5)  (275 485)  (275 485)  LC_2 Logic Functioning bit
 (43 5)  (277 485)  (277 485)  LC_2 Logic Functioning bit
 (22 8)  (256 488)  (256 488)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (257 488)  (257 488)  routing T_5_30.sp12_v_b_19 <X> T_5_30.lc_trk_g2_3
 (21 9)  (255 489)  (255 489)  routing T_5_30.sp12_v_b_19 <X> T_5_30.lc_trk_g2_3
 (14 10)  (248 490)  (248 490)  routing T_5_30.sp4_h_r_36 <X> T_5_30.lc_trk_g2_4
 (27 10)  (261 490)  (261 490)  routing T_5_30.lc_trk_g1_1 <X> T_5_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 490)  (263 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 490)  (265 490)  routing T_5_30.lc_trk_g2_4 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 490)  (266 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 490)  (267 490)  routing T_5_30.lc_trk_g2_4 <X> T_5_30.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 490)  (270 490)  LC_5 Logic Functioning bit
 (38 10)  (272 490)  (272 490)  LC_5 Logic Functioning bit
 (15 11)  (249 491)  (249 491)  routing T_5_30.sp4_h_r_36 <X> T_5_30.lc_trk_g2_4
 (16 11)  (250 491)  (250 491)  routing T_5_30.sp4_h_r_36 <X> T_5_30.lc_trk_g2_4
 (17 11)  (251 491)  (251 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (270 491)  (270 491)  LC_5 Logic Functioning bit
 (38 11)  (272 491)  (272 491)  LC_5 Logic Functioning bit
 (15 13)  (249 493)  (249 493)  routing T_5_30.sp4_v_t_29 <X> T_5_30.lc_trk_g3_0
 (16 13)  (250 493)  (250 493)  routing T_5_30.sp4_v_t_29 <X> T_5_30.lc_trk_g3_0
 (17 13)  (251 493)  (251 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_6_30

 (17 0)  (305 480)  (305 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (313 480)  (313 480)  routing T_6_30.sp4_v_b_10 <X> T_6_30.lc_trk_g0_2
 (26 0)  (314 480)  (314 480)  routing T_6_30.lc_trk_g3_5 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 480)  (315 480)  routing T_6_30.lc_trk_g3_0 <X> T_6_30.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 480)  (316 480)  routing T_6_30.lc_trk_g3_0 <X> T_6_30.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 480)  (317 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 480)  (319 480)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 480)  (320 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 480)  (321 480)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 480)  (323 480)  routing T_6_30.lc_trk_g0_6 <X> T_6_30.input_2_0
 (36 0)  (324 480)  (324 480)  LC_0 Logic Functioning bit
 (38 0)  (326 480)  (326 480)  LC_0 Logic Functioning bit
 (41 0)  (329 480)  (329 480)  LC_0 Logic Functioning bit
 (43 0)  (331 480)  (331 480)  LC_0 Logic Functioning bit
 (14 1)  (302 481)  (302 481)  routing T_6_30.sp12_h_r_16 <X> T_6_30.lc_trk_g0_0
 (16 1)  (304 481)  (304 481)  routing T_6_30.sp12_h_r_16 <X> T_6_30.lc_trk_g0_0
 (17 1)  (305 481)  (305 481)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (310 481)  (310 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (311 481)  (311 481)  routing T_6_30.sp4_v_b_10 <X> T_6_30.lc_trk_g0_2
 (25 1)  (313 481)  (313 481)  routing T_6_30.sp4_v_b_10 <X> T_6_30.lc_trk_g0_2
 (27 1)  (315 481)  (315 481)  routing T_6_30.lc_trk_g3_5 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 481)  (316 481)  routing T_6_30.lc_trk_g3_5 <X> T_6_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 481)  (317 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 481)  (319 481)  routing T_6_30.lc_trk_g2_7 <X> T_6_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 481)  (320 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (323 481)  (323 481)  routing T_6_30.lc_trk_g0_6 <X> T_6_30.input_2_0
 (37 1)  (325 481)  (325 481)  LC_0 Logic Functioning bit
 (38 1)  (326 481)  (326 481)  LC_0 Logic Functioning bit
 (41 1)  (329 481)  (329 481)  LC_0 Logic Functioning bit
 (43 1)  (331 481)  (331 481)  LC_0 Logic Functioning bit
 (47 1)  (335 481)  (335 481)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (289 482)  (289 482)  routing T_6_30.glb_netwk_5 <X> T_6_30.wire_logic_cluster/lc_7/clk
 (2 2)  (290 482)  (290 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (294 482)  (294 482)  routing T_6_30.sp4_h_l_42 <X> T_6_30.sp4_v_t_37
 (9 2)  (297 482)  (297 482)  routing T_6_30.sp4_h_r_10 <X> T_6_30.sp4_h_l_36
 (10 2)  (298 482)  (298 482)  routing T_6_30.sp4_h_r_10 <X> T_6_30.sp4_h_l_36
 (11 2)  (299 482)  (299 482)  routing T_6_30.sp4_h_l_44 <X> T_6_30.sp4_v_t_39
 (14 2)  (302 482)  (302 482)  routing T_6_30.wire_logic_cluster/lc_4/out <X> T_6_30.lc_trk_g0_4
 (22 2)  (310 482)  (310 482)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (311 482)  (311 482)  routing T_6_30.sp12_h_r_23 <X> T_6_30.lc_trk_g0_7
 (31 2)  (319 482)  (319 482)  routing T_6_30.lc_trk_g0_4 <X> T_6_30.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 482)  (320 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (326 482)  (326 482)  LC_1 Logic Functioning bit
 (39 2)  (327 482)  (327 482)  LC_1 Logic Functioning bit
 (42 2)  (330 482)  (330 482)  LC_1 Logic Functioning bit
 (43 2)  (331 482)  (331 482)  LC_1 Logic Functioning bit
 (50 2)  (338 482)  (338 482)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (341 482)  (341 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (288 483)  (288 483)  routing T_6_30.glb_netwk_5 <X> T_6_30.wire_logic_cluster/lc_7/clk
 (11 3)  (299 483)  (299 483)  routing T_6_30.sp4_h_r_2 <X> T_6_30.sp4_h_l_39
 (17 3)  (305 483)  (305 483)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (309 483)  (309 483)  routing T_6_30.sp12_h_r_23 <X> T_6_30.lc_trk_g0_7
 (22 3)  (310 483)  (310 483)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (311 483)  (311 483)  routing T_6_30.sp12_h_r_14 <X> T_6_30.lc_trk_g0_6
 (38 3)  (326 483)  (326 483)  LC_1 Logic Functioning bit
 (39 3)  (327 483)  (327 483)  LC_1 Logic Functioning bit
 (42 3)  (330 483)  (330 483)  LC_1 Logic Functioning bit
 (43 3)  (331 483)  (331 483)  LC_1 Logic Functioning bit
 (47 3)  (335 483)  (335 483)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (288 484)  (288 484)  routing T_6_30.glb_netwk_7 <X> T_6_30.wire_logic_cluster/lc_7/cen
 (1 4)  (289 484)  (289 484)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (3 4)  (291 484)  (291 484)  routing T_6_30.sp12_v_b_0 <X> T_6_30.sp12_h_r_0
 (16 4)  (304 484)  (304 484)  routing T_6_30.sp4_v_b_1 <X> T_6_30.lc_trk_g1_1
 (17 4)  (305 484)  (305 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (306 484)  (306 484)  routing T_6_30.sp4_v_b_1 <X> T_6_30.lc_trk_g1_1
 (27 4)  (315 484)  (315 484)  routing T_6_30.lc_trk_g1_0 <X> T_6_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 484)  (317 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 484)  (319 484)  routing T_6_30.lc_trk_g0_7 <X> T_6_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 484)  (320 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (326 484)  (326 484)  LC_2 Logic Functioning bit
 (39 4)  (327 484)  (327 484)  LC_2 Logic Functioning bit
 (40 4)  (328 484)  (328 484)  LC_2 Logic Functioning bit
 (43 4)  (331 484)  (331 484)  LC_2 Logic Functioning bit
 (0 5)  (288 485)  (288 485)  routing T_6_30.glb_netwk_7 <X> T_6_30.wire_logic_cluster/lc_7/cen
 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_v_b_0 <X> T_6_30.sp12_h_r_0
 (17 5)  (305 485)  (305 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (310 485)  (310 485)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (311 485)  (311 485)  routing T_6_30.sp12_h_r_10 <X> T_6_30.lc_trk_g1_2
 (29 5)  (317 485)  (317 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 485)  (319 485)  routing T_6_30.lc_trk_g0_7 <X> T_6_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 485)  (320 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (321 485)  (321 485)  routing T_6_30.lc_trk_g2_0 <X> T_6_30.input_2_2
 (36 5)  (324 485)  (324 485)  LC_2 Logic Functioning bit
 (39 5)  (327 485)  (327 485)  LC_2 Logic Functioning bit
 (40 5)  (328 485)  (328 485)  LC_2 Logic Functioning bit
 (43 5)  (331 485)  (331 485)  LC_2 Logic Functioning bit
 (14 6)  (302 486)  (302 486)  routing T_6_30.sp4_v_t_1 <X> T_6_30.lc_trk_g1_4
 (21 6)  (309 486)  (309 486)  routing T_6_30.wire_logic_cluster/lc_7/out <X> T_6_30.lc_trk_g1_7
 (22 6)  (310 486)  (310 486)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (317 486)  (317 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 486)  (319 486)  routing T_6_30.lc_trk_g2_4 <X> T_6_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 486)  (320 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 486)  (321 486)  routing T_6_30.lc_trk_g2_4 <X> T_6_30.wire_logic_cluster/lc_3/in_3
 (42 6)  (330 486)  (330 486)  LC_3 Logic Functioning bit
 (43 6)  (331 486)  (331 486)  LC_3 Logic Functioning bit
 (50 6)  (338 486)  (338 486)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (293 487)  (293 487)  routing T_6_30.sp4_h_l_38 <X> T_6_30.sp4_v_t_38
 (12 7)  (300 487)  (300 487)  routing T_6_30.sp4_h_l_40 <X> T_6_30.sp4_v_t_40
 (14 7)  (302 487)  (302 487)  routing T_6_30.sp4_v_t_1 <X> T_6_30.lc_trk_g1_4
 (16 7)  (304 487)  (304 487)  routing T_6_30.sp4_v_t_1 <X> T_6_30.lc_trk_g1_4
 (17 7)  (305 487)  (305 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (315 487)  (315 487)  routing T_6_30.lc_trk_g3_0 <X> T_6_30.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 487)  (316 487)  routing T_6_30.lc_trk_g3_0 <X> T_6_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 487)  (317 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 487)  (318 487)  routing T_6_30.lc_trk_g0_2 <X> T_6_30.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 487)  (324 487)  LC_3 Logic Functioning bit
 (37 7)  (325 487)  (325 487)  LC_3 Logic Functioning bit
 (38 7)  (326 487)  (326 487)  LC_3 Logic Functioning bit
 (39 7)  (327 487)  (327 487)  LC_3 Logic Functioning bit
 (42 7)  (330 487)  (330 487)  LC_3 Logic Functioning bit
 (43 7)  (331 487)  (331 487)  LC_3 Logic Functioning bit
 (14 8)  (302 488)  (302 488)  routing T_6_30.wire_logic_cluster/lc_0/out <X> T_6_30.lc_trk_g2_0
 (27 8)  (315 488)  (315 488)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 488)  (316 488)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 488)  (317 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 488)  (318 488)  routing T_6_30.lc_trk_g3_4 <X> T_6_30.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 488)  (319 488)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 488)  (320 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 488)  (321 488)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 488)  (322 488)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 488)  (324 488)  LC_4 Logic Functioning bit
 (41 8)  (329 488)  (329 488)  LC_4 Logic Functioning bit
 (43 8)  (331 488)  (331 488)  LC_4 Logic Functioning bit
 (50 8)  (338 488)  (338 488)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (305 489)  (305 489)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (310 489)  (310 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (314 489)  (314 489)  routing T_6_30.lc_trk_g2_2 <X> T_6_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 489)  (316 489)  routing T_6_30.lc_trk_g2_2 <X> T_6_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 489)  (317 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 489)  (319 489)  routing T_6_30.lc_trk_g3_6 <X> T_6_30.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 489)  (324 489)  LC_4 Logic Functioning bit
 (37 9)  (325 489)  (325 489)  LC_4 Logic Functioning bit
 (38 9)  (326 489)  (326 489)  LC_4 Logic Functioning bit
 (41 9)  (329 489)  (329 489)  LC_4 Logic Functioning bit
 (43 9)  (331 489)  (331 489)  LC_4 Logic Functioning bit
 (48 9)  (336 489)  (336 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (302 490)  (302 490)  routing T_6_30.bnl_op_4 <X> T_6_30.lc_trk_g2_4
 (21 10)  (309 490)  (309 490)  routing T_6_30.sp4_v_t_18 <X> T_6_30.lc_trk_g2_7
 (22 10)  (310 490)  (310 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (311 490)  (311 490)  routing T_6_30.sp4_v_t_18 <X> T_6_30.lc_trk_g2_7
 (31 10)  (319 490)  (319 490)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 490)  (320 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 490)  (322 490)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_5/in_3
 (38 10)  (326 490)  (326 490)  LC_5 Logic Functioning bit
 (39 10)  (327 490)  (327 490)  LC_5 Logic Functioning bit
 (42 10)  (330 490)  (330 490)  LC_5 Logic Functioning bit
 (43 10)  (331 490)  (331 490)  LC_5 Logic Functioning bit
 (50 10)  (338 490)  (338 490)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (302 491)  (302 491)  routing T_6_30.bnl_op_4 <X> T_6_30.lc_trk_g2_4
 (17 11)  (305 491)  (305 491)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (31 11)  (319 491)  (319 491)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_5/in_3
 (38 11)  (326 491)  (326 491)  LC_5 Logic Functioning bit
 (39 11)  (327 491)  (327 491)  LC_5 Logic Functioning bit
 (42 11)  (330 491)  (330 491)  LC_5 Logic Functioning bit
 (43 11)  (331 491)  (331 491)  LC_5 Logic Functioning bit
 (2 12)  (290 492)  (290 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (302 492)  (302 492)  routing T_6_30.wire_logic_cluster/lc_0/out <X> T_6_30.lc_trk_g3_0
 (26 12)  (314 492)  (314 492)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 492)  (317 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 492)  (320 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 492)  (322 492)  routing T_6_30.lc_trk_g1_2 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 492)  (325 492)  LC_6 Logic Functioning bit
 (45 12)  (333 492)  (333 492)  LC_6 Logic Functioning bit
 (52 12)  (340 492)  (340 492)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (305 493)  (305 493)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (314 493)  (314 493)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 493)  (315 493)  routing T_6_30.lc_trk_g1_7 <X> T_6_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 493)  (317 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 493)  (319 493)  routing T_6_30.lc_trk_g1_2 <X> T_6_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 493)  (320 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (322 493)  (322 493)  routing T_6_30.lc_trk_g1_1 <X> T_6_30.input_2_6
 (37 13)  (325 493)  (325 493)  LC_6 Logic Functioning bit
 (39 13)  (327 493)  (327 493)  LC_6 Logic Functioning bit
 (40 13)  (328 493)  (328 493)  LC_6 Logic Functioning bit
 (45 13)  (333 493)  (333 493)  LC_6 Logic Functioning bit
 (53 13)  (341 493)  (341 493)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (288 494)  (288 494)  routing T_6_30.glb_netwk_6 <X> T_6_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 494)  (289 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 494)  (302 494)  routing T_6_30.wire_logic_cluster/lc_4/out <X> T_6_30.lc_trk_g3_4
 (17 14)  (305 494)  (305 494)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 494)  (306 494)  routing T_6_30.wire_logic_cluster/lc_5/out <X> T_6_30.lc_trk_g3_5
 (26 14)  (314 494)  (314 494)  routing T_6_30.lc_trk_g0_7 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 494)  (317 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 494)  (320 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (323 494)  (323 494)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.input_2_7
 (36 14)  (324 494)  (324 494)  LC_7 Logic Functioning bit
 (37 14)  (325 494)  (325 494)  LC_7 Logic Functioning bit
 (38 14)  (326 494)  (326 494)  LC_7 Logic Functioning bit
 (40 14)  (328 494)  (328 494)  LC_7 Logic Functioning bit
 (41 14)  (329 494)  (329 494)  LC_7 Logic Functioning bit
 (0 15)  (288 495)  (288 495)  routing T_6_30.glb_netwk_6 <X> T_6_30.wire_logic_cluster/lc_7/s_r
 (3 15)  (291 495)  (291 495)  routing T_6_30.sp12_h_l_22 <X> T_6_30.sp12_v_t_22
 (17 15)  (305 495)  (305 495)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (310 495)  (310 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 495)  (313 495)  routing T_6_30.sp4_r_v_b_46 <X> T_6_30.lc_trk_g3_6
 (26 15)  (314 495)  (314 495)  routing T_6_30.lc_trk_g0_7 <X> T_6_30.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 495)  (317 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 495)  (319 495)  routing T_6_30.lc_trk_g0_2 <X> T_6_30.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 495)  (320 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (322 495)  (322 495)  routing T_6_30.lc_trk_g1_4 <X> T_6_30.input_2_7
 (36 15)  (324 495)  (324 495)  LC_7 Logic Functioning bit
 (37 15)  (325 495)  (325 495)  LC_7 Logic Functioning bit
 (40 15)  (328 495)  (328 495)  LC_7 Logic Functioning bit
 (41 15)  (329 495)  (329 495)  LC_7 Logic Functioning bit


LogicTile_7_30

 (15 0)  (357 480)  (357 480)  routing T_7_30.sp4_v_b_17 <X> T_7_30.lc_trk_g0_1
 (16 0)  (358 480)  (358 480)  routing T_7_30.sp4_v_b_17 <X> T_7_30.lc_trk_g0_1
 (17 0)  (359 480)  (359 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (364 480)  (364 480)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (365 480)  (365 480)  routing T_7_30.sp4_v_b_19 <X> T_7_30.lc_trk_g0_3
 (24 0)  (366 480)  (366 480)  routing T_7_30.sp4_v_b_19 <X> T_7_30.lc_trk_g0_3
 (25 0)  (367 480)  (367 480)  routing T_7_30.sp4_v_b_2 <X> T_7_30.lc_trk_g0_2
 (29 0)  (371 480)  (371 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (386 480)  (386 480)  LC_0 Logic Functioning bit
 (8 1)  (350 481)  (350 481)  routing T_7_30.sp4_h_l_42 <X> T_7_30.sp4_v_b_1
 (9 1)  (351 481)  (351 481)  routing T_7_30.sp4_h_l_42 <X> T_7_30.sp4_v_b_1
 (10 1)  (352 481)  (352 481)  routing T_7_30.sp4_h_l_42 <X> T_7_30.sp4_v_b_1
 (15 1)  (357 481)  (357 481)  routing T_7_30.sp4_v_t_5 <X> T_7_30.lc_trk_g0_0
 (16 1)  (358 481)  (358 481)  routing T_7_30.sp4_v_t_5 <X> T_7_30.lc_trk_g0_0
 (17 1)  (359 481)  (359 481)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (364 481)  (364 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (365 481)  (365 481)  routing T_7_30.sp4_v_b_2 <X> T_7_30.lc_trk_g0_2
 (32 1)  (374 481)  (374 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (12 2)  (354 482)  (354 482)  routing T_7_30.sp4_v_b_2 <X> T_7_30.sp4_h_l_39
 (16 2)  (358 482)  (358 482)  routing T_7_30.sp4_v_b_5 <X> T_7_30.lc_trk_g0_5
 (17 2)  (359 482)  (359 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (360 482)  (360 482)  routing T_7_30.sp4_v_b_5 <X> T_7_30.lc_trk_g0_5
 (27 2)  (369 482)  (369 482)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 482)  (371 482)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 482)  (372 482)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 482)  (374 482)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 482)  (378 482)  LC_1 Logic Functioning bit
 (39 2)  (381 482)  (381 482)  LC_1 Logic Functioning bit
 (41 2)  (383 482)  (383 482)  LC_1 Logic Functioning bit
 (42 2)  (384 482)  (384 482)  LC_1 Logic Functioning bit
 (44 2)  (386 482)  (386 482)  LC_1 Logic Functioning bit
 (3 3)  (345 483)  (345 483)  routing T_7_30.sp12_v_b_0 <X> T_7_30.sp12_h_l_23
 (15 3)  (357 483)  (357 483)  routing T_7_30.bot_op_4 <X> T_7_30.lc_trk_g0_4
 (17 3)  (359 483)  (359 483)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (372 483)  (372 483)  routing T_7_30.lc_trk_g1_7 <X> T_7_30.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 483)  (374 483)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (375 483)  (375 483)  routing T_7_30.lc_trk_g2_3 <X> T_7_30.input_2_1
 (35 3)  (377 483)  (377 483)  routing T_7_30.lc_trk_g2_3 <X> T_7_30.input_2_1
 (36 3)  (378 483)  (378 483)  LC_1 Logic Functioning bit
 (39 3)  (381 483)  (381 483)  LC_1 Logic Functioning bit
 (41 3)  (383 483)  (383 483)  LC_1 Logic Functioning bit
 (42 3)  (384 483)  (384 483)  LC_1 Logic Functioning bit
 (5 4)  (347 484)  (347 484)  routing T_7_30.sp4_v_b_9 <X> T_7_30.sp4_h_r_3
 (17 4)  (359 484)  (359 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (29 4)  (371 484)  (371 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 484)  (372 484)  routing T_7_30.lc_trk_g0_5 <X> T_7_30.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 484)  (374 484)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (377 484)  (377 484)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.input_2_2
 (36 4)  (378 484)  (378 484)  LC_2 Logic Functioning bit
 (39 4)  (381 484)  (381 484)  LC_2 Logic Functioning bit
 (41 4)  (383 484)  (383 484)  LC_2 Logic Functioning bit
 (42 4)  (384 484)  (384 484)  LC_2 Logic Functioning bit
 (44 4)  (386 484)  (386 484)  LC_2 Logic Functioning bit
 (4 5)  (346 485)  (346 485)  routing T_7_30.sp4_v_b_9 <X> T_7_30.sp4_h_r_3
 (6 5)  (348 485)  (348 485)  routing T_7_30.sp4_v_b_9 <X> T_7_30.sp4_h_r_3
 (32 5)  (374 485)  (374 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (375 485)  (375 485)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.input_2_2
 (35 5)  (377 485)  (377 485)  routing T_7_30.lc_trk_g2_6 <X> T_7_30.input_2_2
 (36 5)  (378 485)  (378 485)  LC_2 Logic Functioning bit
 (39 5)  (381 485)  (381 485)  LC_2 Logic Functioning bit
 (41 5)  (383 485)  (383 485)  LC_2 Logic Functioning bit
 (42 5)  (384 485)  (384 485)  LC_2 Logic Functioning bit
 (22 6)  (364 486)  (364 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (367 486)  (367 486)  routing T_7_30.sp4_v_t_3 <X> T_7_30.lc_trk_g1_6
 (29 6)  (371 486)  (371 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 486)  (372 486)  routing T_7_30.lc_trk_g0_4 <X> T_7_30.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 486)  (374 486)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (377 486)  (377 486)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.input_2_3
 (36 6)  (378 486)  (378 486)  LC_3 Logic Functioning bit
 (39 6)  (381 486)  (381 486)  LC_3 Logic Functioning bit
 (41 6)  (383 486)  (383 486)  LC_3 Logic Functioning bit
 (42 6)  (384 486)  (384 486)  LC_3 Logic Functioning bit
 (44 6)  (386 486)  (386 486)  LC_3 Logic Functioning bit
 (8 7)  (350 487)  (350 487)  routing T_7_30.sp4_h_l_41 <X> T_7_30.sp4_v_t_41
 (22 7)  (364 487)  (364 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (365 487)  (365 487)  routing T_7_30.sp4_v_t_3 <X> T_7_30.lc_trk_g1_6
 (25 7)  (367 487)  (367 487)  routing T_7_30.sp4_v_t_3 <X> T_7_30.lc_trk_g1_6
 (32 7)  (374 487)  (374 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (375 487)  (375 487)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.input_2_3
 (34 7)  (376 487)  (376 487)  routing T_7_30.lc_trk_g3_4 <X> T_7_30.input_2_3
 (36 7)  (378 487)  (378 487)  LC_3 Logic Functioning bit
 (39 7)  (381 487)  (381 487)  LC_3 Logic Functioning bit
 (41 7)  (383 487)  (383 487)  LC_3 Logic Functioning bit
 (42 7)  (384 487)  (384 487)  LC_3 Logic Functioning bit
 (17 8)  (359 488)  (359 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (363 488)  (363 488)  routing T_7_30.sp12_v_t_0 <X> T_7_30.lc_trk_g2_3
 (22 8)  (364 488)  (364 488)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (366 488)  (366 488)  routing T_7_30.sp12_v_t_0 <X> T_7_30.lc_trk_g2_3
 (28 8)  (370 488)  (370 488)  routing T_7_30.lc_trk_g2_1 <X> T_7_30.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 488)  (371 488)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 488)  (374 488)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (378 488)  (378 488)  LC_4 Logic Functioning bit
 (39 8)  (381 488)  (381 488)  LC_4 Logic Functioning bit
 (41 8)  (383 488)  (383 488)  LC_4 Logic Functioning bit
 (42 8)  (384 488)  (384 488)  LC_4 Logic Functioning bit
 (44 8)  (386 488)  (386 488)  LC_4 Logic Functioning bit
 (16 9)  (358 489)  (358 489)  routing T_7_30.sp12_v_b_8 <X> T_7_30.lc_trk_g2_0
 (17 9)  (359 489)  (359 489)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (363 489)  (363 489)  routing T_7_30.sp12_v_t_0 <X> T_7_30.lc_trk_g2_3
 (32 9)  (374 489)  (374 489)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (377 489)  (377 489)  routing T_7_30.lc_trk_g0_2 <X> T_7_30.input_2_4
 (36 9)  (378 489)  (378 489)  LC_4 Logic Functioning bit
 (39 9)  (381 489)  (381 489)  LC_4 Logic Functioning bit
 (41 9)  (383 489)  (383 489)  LC_4 Logic Functioning bit
 (42 9)  (384 489)  (384 489)  LC_4 Logic Functioning bit
 (25 10)  (367 490)  (367 490)  routing T_7_30.bnl_op_6 <X> T_7_30.lc_trk_g2_6
 (27 10)  (369 490)  (369 490)  routing T_7_30.lc_trk_g1_1 <X> T_7_30.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 490)  (371 490)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 490)  (374 490)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (378 490)  (378 490)  LC_5 Logic Functioning bit
 (39 10)  (381 490)  (381 490)  LC_5 Logic Functioning bit
 (41 10)  (383 490)  (383 490)  LC_5 Logic Functioning bit
 (42 10)  (384 490)  (384 490)  LC_5 Logic Functioning bit
 (44 10)  (386 490)  (386 490)  LC_5 Logic Functioning bit
 (12 11)  (354 491)  (354 491)  routing T_7_30.sp4_h_l_45 <X> T_7_30.sp4_v_t_45
 (22 11)  (364 491)  (364 491)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (367 491)  (367 491)  routing T_7_30.bnl_op_6 <X> T_7_30.lc_trk_g2_6
 (32 11)  (374 491)  (374 491)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (375 491)  (375 491)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.input_2_5
 (34 11)  (376 491)  (376 491)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.input_2_5
 (35 11)  (377 491)  (377 491)  routing T_7_30.lc_trk_g3_2 <X> T_7_30.input_2_5
 (36 11)  (378 491)  (378 491)  LC_5 Logic Functioning bit
 (39 11)  (381 491)  (381 491)  LC_5 Logic Functioning bit
 (41 11)  (383 491)  (383 491)  LC_5 Logic Functioning bit
 (42 11)  (384 491)  (384 491)  LC_5 Logic Functioning bit
 (12 12)  (354 492)  (354 492)  routing T_7_30.sp4_v_b_11 <X> T_7_30.sp4_h_r_11
 (25 12)  (367 492)  (367 492)  routing T_7_30.sp4_v_t_23 <X> T_7_30.lc_trk_g3_2
 (27 12)  (369 492)  (369 492)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 492)  (371 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 492)  (372 492)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 492)  (374 492)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (377 492)  (377 492)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.input_2_6
 (36 12)  (378 492)  (378 492)  LC_6 Logic Functioning bit
 (39 12)  (381 492)  (381 492)  LC_6 Logic Functioning bit
 (41 12)  (383 492)  (383 492)  LC_6 Logic Functioning bit
 (42 12)  (384 492)  (384 492)  LC_6 Logic Functioning bit
 (44 12)  (386 492)  (386 492)  LC_6 Logic Functioning bit
 (11 13)  (353 493)  (353 493)  routing T_7_30.sp4_v_b_11 <X> T_7_30.sp4_h_r_11
 (22 13)  (364 493)  (364 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (365 493)  (365 493)  routing T_7_30.sp4_v_t_23 <X> T_7_30.lc_trk_g3_2
 (25 13)  (367 493)  (367 493)  routing T_7_30.sp4_v_t_23 <X> T_7_30.lc_trk_g3_2
 (30 13)  (372 493)  (372 493)  routing T_7_30.lc_trk_g1_6 <X> T_7_30.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 493)  (374 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (375 493)  (375 493)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.input_2_6
 (34 13)  (376 493)  (376 493)  routing T_7_30.lc_trk_g3_5 <X> T_7_30.input_2_6
 (36 13)  (378 493)  (378 493)  LC_6 Logic Functioning bit
 (39 13)  (381 493)  (381 493)  LC_6 Logic Functioning bit
 (41 13)  (383 493)  (383 493)  LC_6 Logic Functioning bit
 (42 13)  (384 493)  (384 493)  LC_6 Logic Functioning bit
 (6 14)  (348 494)  (348 494)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_44
 (11 14)  (353 494)  (353 494)  routing T_7_30.sp4_h_l_43 <X> T_7_30.sp4_v_t_46
 (14 14)  (356 494)  (356 494)  routing T_7_30.sp4_h_r_36 <X> T_7_30.lc_trk_g3_4
 (16 14)  (358 494)  (358 494)  routing T_7_30.sp4_v_t_16 <X> T_7_30.lc_trk_g3_5
 (17 14)  (359 494)  (359 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 494)  (360 494)  routing T_7_30.sp4_v_t_16 <X> T_7_30.lc_trk_g3_5
 (28 14)  (370 494)  (370 494)  routing T_7_30.lc_trk_g2_0 <X> T_7_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 494)  (371 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 494)  (374 494)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (378 494)  (378 494)  LC_7 Logic Functioning bit
 (39 14)  (381 494)  (381 494)  LC_7 Logic Functioning bit
 (41 14)  (383 494)  (383 494)  LC_7 Logic Functioning bit
 (42 14)  (384 494)  (384 494)  LC_7 Logic Functioning bit
 (44 14)  (386 494)  (386 494)  LC_7 Logic Functioning bit
 (5 15)  (347 495)  (347 495)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_44
 (9 15)  (351 495)  (351 495)  routing T_7_30.sp4_v_b_10 <X> T_7_30.sp4_v_t_47
 (15 15)  (357 495)  (357 495)  routing T_7_30.sp4_h_r_36 <X> T_7_30.lc_trk_g3_4
 (16 15)  (358 495)  (358 495)  routing T_7_30.sp4_h_r_36 <X> T_7_30.lc_trk_g3_4
 (17 15)  (359 495)  (359 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (32 15)  (374 495)  (374 495)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (377 495)  (377 495)  routing T_7_30.lc_trk_g0_3 <X> T_7_30.input_2_7
 (36 15)  (378 495)  (378 495)  LC_7 Logic Functioning bit
 (39 15)  (381 495)  (381 495)  LC_7 Logic Functioning bit
 (41 15)  (383 495)  (383 495)  LC_7 Logic Functioning bit
 (42 15)  (384 495)  (384 495)  LC_7 Logic Functioning bit


RAM_Tile_8_30

 (5 0)  (401 480)  (401 480)  routing T_8_30.sp4_v_t_37 <X> T_8_30.sp4_h_r_0
 (14 0)  (410 480)  (410 480)  routing T_8_30.bnr_op_0 <X> T_8_30.lc_trk_g0_0
 (19 0)  (415 480)  (415 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (28 0)  (424 480)  (424 480)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_bram/ram/WDATA_7
 (29 0)  (425 480)  (425 480)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_7
 (30 0)  (426 480)  (426 480)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_bram/ram/WDATA_7
 (14 1)  (410 481)  (410 481)  routing T_8_30.bnr_op_0 <X> T_8_30.lc_trk_g0_0
 (17 1)  (413 481)  (413 481)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (19 1)  (415 481)  (415 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (418 481)  (418 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (421 481)  (421 481)  routing T_8_30.sp4_r_v_b_33 <X> T_8_30.lc_trk_g0_2
 (30 1)  (426 481)  (426 481)  routing T_8_30.lc_trk_g2_7 <X> T_8_30.wire_bram/ram/WDATA_7
 (41 1)  (437 481)  (437 481)  Enable bit of Mux _out_links/OutMux9_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_1
 (1 2)  (397 482)  (397 482)  routing T_8_30.glb_netwk_5 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (9 2)  (405 482)  (405 482)  routing T_8_30.sp4_h_r_10 <X> T_8_30.sp4_h_l_36
 (10 2)  (406 482)  (406 482)  routing T_8_30.sp4_h_r_10 <X> T_8_30.sp4_h_l_36
 (11 2)  (407 482)  (407 482)  routing T_8_30.sp4_h_l_44 <X> T_8_30.sp4_v_t_39
 (14 2)  (410 482)  (410 482)  routing T_8_30.sp4_v_b_4 <X> T_8_30.lc_trk_g0_4
 (16 2)  (412 482)  (412 482)  routing T_8_30.sp12_h_r_13 <X> T_8_30.lc_trk_g0_5
 (17 2)  (413 482)  (413 482)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (417 482)  (417 482)  routing T_8_30.sp4_h_l_2 <X> T_8_30.lc_trk_g0_7
 (22 2)  (418 482)  (418 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (419 482)  (419 482)  routing T_8_30.sp4_h_l_2 <X> T_8_30.lc_trk_g0_7
 (24 2)  (420 482)  (420 482)  routing T_8_30.sp4_h_l_2 <X> T_8_30.lc_trk_g0_7
 (29 2)  (425 482)  (425 482)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_2 wire_bram/ram/WDATA_6
 (40 2)  (436 482)  (436 482)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_19
 (0 3)  (396 483)  (396 483)  routing T_8_30.glb_netwk_5 <X> T_8_30.wire_bram/ram/WCLK
 (3 3)  (399 483)  (399 483)  routing T_8_30.sp12_v_b_0 <X> T_8_30.sp12_h_l_23
 (16 3)  (412 483)  (412 483)  routing T_8_30.sp4_v_b_4 <X> T_8_30.lc_trk_g0_4
 (17 3)  (413 483)  (413 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (30 3)  (426 483)  (426 483)  routing T_8_30.lc_trk_g0_2 <X> T_8_30.wire_bram/ram/WDATA_6
 (1 4)  (397 484)  (397 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (21 4)  (417 484)  (417 484)  routing T_8_30.sp4_h_r_19 <X> T_8_30.lc_trk_g1_3
 (22 4)  (418 484)  (418 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (419 484)  (419 484)  routing T_8_30.sp4_h_r_19 <X> T_8_30.lc_trk_g1_3
 (24 4)  (420 484)  (420 484)  routing T_8_30.sp4_h_r_19 <X> T_8_30.lc_trk_g1_3
 (29 4)  (425 484)  (425 484)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (426 484)  (426 484)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.wire_bram/ram/WDATA_5
 (40 4)  (436 484)  (436 484)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (0 5)  (396 485)  (396 485)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_bram/ram/WCLKE
 (1 5)  (397 485)  (397 485)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_bram/ram/WCLKE
 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (21 5)  (417 485)  (417 485)  routing T_8_30.sp4_h_r_19 <X> T_8_30.lc_trk_g1_3
 (6 6)  (402 486)  (402 486)  routing T_8_30.sp4_v_b_0 <X> T_8_30.sp4_v_t_38
 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (8 6)  (404 486)  (404 486)  routing T_8_30.sp4_v_t_41 <X> T_8_30.sp4_h_l_41
 (9 6)  (405 486)  (405 486)  routing T_8_30.sp4_v_t_41 <X> T_8_30.sp4_h_l_41
 (15 6)  (411 486)  (411 486)  routing T_8_30.sp4_v_t_8 <X> T_8_30.lc_trk_g1_5
 (16 6)  (412 486)  (412 486)  routing T_8_30.sp4_v_t_8 <X> T_8_30.lc_trk_g1_5
 (17 6)  (413 486)  (413 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (27 6)  (423 486)  (423 486)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.wire_bram/ram/WDATA_4
 (28 6)  (424 486)  (424 486)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.wire_bram/ram/WDATA_4
 (29 6)  (425 486)  (425 486)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_7 wire_bram/ram/WDATA_4
 (30 6)  (426 486)  (426 486)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.wire_bram/ram/WDATA_4
 (5 7)  (401 487)  (401 487)  routing T_8_30.sp4_v_b_0 <X> T_8_30.sp4_v_t_38
 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (30 7)  (426 487)  (426 487)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.wire_bram/ram/WDATA_4
 (13 8)  (409 488)  (409 488)  routing T_8_30.sp4_h_l_45 <X> T_8_30.sp4_v_b_8
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g0_7 <X> T_8_30.wire_bram/ram/WDATA_3
 (12 9)  (408 489)  (408 489)  routing T_8_30.sp4_h_l_45 <X> T_8_30.sp4_v_b_8
 (30 9)  (426 489)  (426 489)  routing T_8_30.lc_trk_g0_7 <X> T_8_30.wire_bram/ram/WDATA_3
 (21 10)  (417 490)  (417 490)  routing T_8_30.sp4_v_t_26 <X> T_8_30.lc_trk_g2_7
 (22 10)  (418 490)  (418 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (419 490)  (419 490)  routing T_8_30.sp4_v_t_26 <X> T_8_30.lc_trk_g2_7
 (29 10)  (425 490)  (425 490)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_4 wire_bram/ram/WDATA_2
 (30 10)  (426 490)  (426 490)  routing T_8_30.lc_trk_g0_4 <X> T_8_30.wire_bram/ram/WDATA_2
 (41 10)  (437 490)  (437 490)  Enable bit of Mux _out_links/OutMuxb_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_43
 (21 11)  (417 491)  (417 491)  routing T_8_30.sp4_v_t_26 <X> T_8_30.lc_trk_g2_7
 (27 12)  (423 492)  (423 492)  routing T_8_30.lc_trk_g3_0 <X> T_8_30.wire_bram/ram/WDATA_1
 (28 12)  (424 492)  (424 492)  routing T_8_30.lc_trk_g3_0 <X> T_8_30.wire_bram/ram/WDATA_1
 (29 12)  (425 492)  (425 492)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (17 13)  (413 493)  (413 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (41 13)  (437 493)  (437 493)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_13
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (11 14)  (407 494)  (407 494)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_v_t_46
 (12 14)  (408 494)  (408 494)  routing T_8_30.sp4_h_r_8 <X> T_8_30.sp4_h_l_46
 (13 14)  (409 494)  (409 494)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_v_t_46
 (22 14)  (418 494)  (418 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (425 494)  (425 494)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_0 wire_bram/ram/WDATA_0
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE
 (5 15)  (401 495)  (401 495)  routing T_8_30.sp4_h_l_44 <X> T_8_30.sp4_v_t_44
 (12 15)  (408 495)  (408 495)  routing T_8_30.sp4_h_r_5 <X> T_8_30.sp4_v_t_46
 (13 15)  (409 495)  (409 495)  routing T_8_30.sp4_h_r_8 <X> T_8_30.sp4_h_l_46
 (41 15)  (437 495)  (437 495)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_15


LogicTile_9_30

 (14 0)  (452 480)  (452 480)  routing T_9_30.sp12_h_r_0 <X> T_9_30.lc_trk_g0_0
 (21 0)  (459 480)  (459 480)  routing T_9_30.lft_op_3 <X> T_9_30.lc_trk_g0_3
 (22 0)  (460 480)  (460 480)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (462 480)  (462 480)  routing T_9_30.lft_op_3 <X> T_9_30.lc_trk_g0_3
 (29 0)  (467 480)  (467 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 480)  (470 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 480)  (471 480)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 480)  (472 480)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 480)  (474 480)  LC_0 Logic Functioning bit
 (38 0)  (476 480)  (476 480)  LC_0 Logic Functioning bit
 (14 1)  (452 481)  (452 481)  routing T_9_30.sp12_h_r_0 <X> T_9_30.lc_trk_g0_0
 (15 1)  (453 481)  (453 481)  routing T_9_30.sp12_h_r_0 <X> T_9_30.lc_trk_g0_0
 (17 1)  (455 481)  (455 481)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (19 1)  (457 481)  (457 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (30 1)  (468 481)  (468 481)  routing T_9_30.lc_trk_g0_3 <X> T_9_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 481)  (469 481)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 481)  (474 481)  LC_0 Logic Functioning bit
 (38 1)  (476 481)  (476 481)  LC_0 Logic Functioning bit
 (52 1)  (490 481)  (490 481)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (26 2)  (464 482)  (464 482)  routing T_9_30.lc_trk_g2_5 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (32 2)  (470 482)  (470 482)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 482)  (471 482)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 482)  (472 482)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 482)  (479 482)  LC_1 Logic Functioning bit
 (43 2)  (481 482)  (481 482)  LC_1 Logic Functioning bit
 (28 3)  (466 483)  (466 483)  routing T_9_30.lc_trk_g2_5 <X> T_9_30.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 483)  (467 483)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 483)  (469 483)  routing T_9_30.lc_trk_g3_3 <X> T_9_30.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 483)  (478 483)  LC_1 Logic Functioning bit
 (42 3)  (480 483)  (480 483)  LC_1 Logic Functioning bit
 (48 3)  (486 483)  (486 483)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (441 484)  (441 484)  routing T_9_30.sp12_v_b_0 <X> T_9_30.sp12_h_r_0
 (27 4)  (465 484)  (465 484)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 484)  (466 484)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 484)  (467 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 484)  (469 484)  routing T_9_30.lc_trk_g2_7 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 484)  (470 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 484)  (471 484)  routing T_9_30.lc_trk_g2_7 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 484)  (475 484)  LC_2 Logic Functioning bit
 (39 4)  (477 484)  (477 484)  LC_2 Logic Functioning bit
 (40 4)  (478 484)  (478 484)  LC_2 Logic Functioning bit
 (41 4)  (479 484)  (479 484)  LC_2 Logic Functioning bit
 (42 4)  (480 484)  (480 484)  LC_2 Logic Functioning bit
 (3 5)  (441 485)  (441 485)  routing T_9_30.sp12_v_b_0 <X> T_9_30.sp12_h_r_0
 (19 5)  (457 485)  (457 485)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (28 5)  (466 485)  (466 485)  routing T_9_30.lc_trk_g2_0 <X> T_9_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 485)  (467 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 485)  (468 485)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 485)  (469 485)  routing T_9_30.lc_trk_g2_7 <X> T_9_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 485)  (470 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (39 5)  (477 485)  (477 485)  LC_2 Logic Functioning bit
 (40 5)  (478 485)  (478 485)  LC_2 Logic Functioning bit
 (41 5)  (479 485)  (479 485)  LC_2 Logic Functioning bit
 (43 5)  (481 485)  (481 485)  LC_2 Logic Functioning bit
 (46 5)  (484 485)  (484 485)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 8)  (452 488)  (452 488)  routing T_9_30.sp4_v_t_21 <X> T_9_30.lc_trk_g2_0
 (21 8)  (459 488)  (459 488)  routing T_9_30.sp4_v_t_22 <X> T_9_30.lc_trk_g2_3
 (22 8)  (460 488)  (460 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (461 488)  (461 488)  routing T_9_30.sp4_v_t_22 <X> T_9_30.lc_trk_g2_3
 (31 8)  (469 488)  (469 488)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 488)  (470 488)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 488)  (471 488)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 488)  (472 488)  routing T_9_30.lc_trk_g3_4 <X> T_9_30.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 488)  (474 488)  LC_4 Logic Functioning bit
 (38 8)  (476 488)  (476 488)  LC_4 Logic Functioning bit
 (14 9)  (452 489)  (452 489)  routing T_9_30.sp4_v_t_21 <X> T_9_30.lc_trk_g2_0
 (16 9)  (454 489)  (454 489)  routing T_9_30.sp4_v_t_21 <X> T_9_30.lc_trk_g2_0
 (17 9)  (455 489)  (455 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (459 489)  (459 489)  routing T_9_30.sp4_v_t_22 <X> T_9_30.lc_trk_g2_3
 (27 9)  (465 489)  (465 489)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 489)  (466 489)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 489)  (467 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 489)  (475 489)  LC_4 Logic Functioning bit
 (39 9)  (477 489)  (477 489)  LC_4 Logic Functioning bit
 (53 9)  (491 489)  (491 489)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (452 490)  (452 490)  routing T_9_30.sp4_h_r_36 <X> T_9_30.lc_trk_g2_4
 (17 10)  (455 490)  (455 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (460 490)  (460 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 490)  (461 490)  routing T_9_30.sp4_v_b_47 <X> T_9_30.lc_trk_g2_7
 (24 10)  (462 490)  (462 490)  routing T_9_30.sp4_v_b_47 <X> T_9_30.lc_trk_g2_7
 (8 11)  (446 491)  (446 491)  routing T_9_30.sp4_v_b_4 <X> T_9_30.sp4_v_t_42
 (10 11)  (448 491)  (448 491)  routing T_9_30.sp4_v_b_4 <X> T_9_30.sp4_v_t_42
 (15 11)  (453 491)  (453 491)  routing T_9_30.sp4_h_r_36 <X> T_9_30.lc_trk_g2_4
 (16 11)  (454 491)  (454 491)  routing T_9_30.sp4_h_r_36 <X> T_9_30.lc_trk_g2_4
 (17 11)  (455 491)  (455 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (17 12)  (455 492)  (455 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (460 492)  (460 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 492)  (461 492)  routing T_9_30.sp4_h_r_27 <X> T_9_30.lc_trk_g3_3
 (24 12)  (462 492)  (462 492)  routing T_9_30.sp4_h_r_27 <X> T_9_30.lc_trk_g3_3
 (25 12)  (463 492)  (463 492)  routing T_9_30.sp12_v_t_1 <X> T_9_30.lc_trk_g3_2
 (28 12)  (466 492)  (466 492)  routing T_9_30.lc_trk_g2_3 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 492)  (467 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 492)  (470 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 492)  (471 492)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 492)  (472 492)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 492)  (474 492)  LC_6 Logic Functioning bit
 (38 12)  (476 492)  (476 492)  LC_6 Logic Functioning bit
 (48 12)  (486 492)  (486 492)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (459 493)  (459 493)  routing T_9_30.sp4_h_r_27 <X> T_9_30.lc_trk_g3_3
 (22 13)  (460 493)  (460 493)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (462 493)  (462 493)  routing T_9_30.sp12_v_t_1 <X> T_9_30.lc_trk_g3_2
 (25 13)  (463 493)  (463 493)  routing T_9_30.sp12_v_t_1 <X> T_9_30.lc_trk_g3_2
 (30 13)  (468 493)  (468 493)  routing T_9_30.lc_trk_g2_3 <X> T_9_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 493)  (469 493)  routing T_9_30.lc_trk_g3_2 <X> T_9_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 493)  (474 493)  LC_6 Logic Functioning bit
 (38 13)  (476 493)  (476 493)  LC_6 Logic Functioning bit
 (27 14)  (465 494)  (465 494)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 494)  (466 494)  routing T_9_30.lc_trk_g3_1 <X> T_9_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 494)  (467 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 494)  (469 494)  routing T_9_30.lc_trk_g2_4 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 494)  (470 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 494)  (471 494)  routing T_9_30.lc_trk_g2_4 <X> T_9_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 494)  (474 494)  LC_7 Logic Functioning bit
 (38 14)  (476 494)  (476 494)  LC_7 Logic Functioning bit
 (16 15)  (454 495)  (454 495)  routing T_9_30.sp12_v_b_12 <X> T_9_30.lc_trk_g3_4
 (17 15)  (455 495)  (455 495)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (36 15)  (474 495)  (474 495)  LC_7 Logic Functioning bit
 (38 15)  (476 495)  (476 495)  LC_7 Logic Functioning bit
 (52 15)  (490 495)  (490 495)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_30

 (0 0)  (492 480)  (492 480)  Negative Clock bit

 (2 2)  (494 482)  (494 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (4 2)  (496 482)  (496 482)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_v_t_37
 (6 2)  (498 482)  (498 482)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_v_t_37
 (9 2)  (501 482)  (501 482)  routing T_10_30.sp4_h_r_10 <X> T_10_30.sp4_h_l_36
 (10 2)  (502 482)  (502 482)  routing T_10_30.sp4_h_r_10 <X> T_10_30.sp4_h_l_36
 (12 2)  (504 482)  (504 482)  routing T_10_30.sp4_v_b_2 <X> T_10_30.sp4_h_l_39
 (3 3)  (495 483)  (495 483)  routing T_10_30.sp12_v_b_0 <X> T_10_30.sp12_h_l_23
 (5 3)  (497 483)  (497 483)  routing T_10_30.sp4_h_r_6 <X> T_10_30.sp4_v_t_37
 (1 4)  (493 484)  (493 484)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (28 4)  (520 484)  (520 484)  routing T_10_30.lc_trk_g2_5 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 484)  (521 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 484)  (522 484)  routing T_10_30.lc_trk_g2_5 <X> T_10_30.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 484)  (523 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 484)  (524 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 484)  (525 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 484)  (526 484)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 484)  (528 484)  LC_2 Logic Functioning bit
 (37 4)  (529 484)  (529 484)  LC_2 Logic Functioning bit
 (38 4)  (530 484)  (530 484)  LC_2 Logic Functioning bit
 (39 4)  (531 484)  (531 484)  LC_2 Logic Functioning bit
 (41 4)  (533 484)  (533 484)  LC_2 Logic Functioning bit
 (43 4)  (535 484)  (535 484)  LC_2 Logic Functioning bit
 (45 4)  (537 484)  (537 484)  LC_2 Logic Functioning bit
 (46 4)  (538 484)  (538 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (519 485)  (519 485)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 485)  (520 485)  routing T_10_30.lc_trk_g3_1 <X> T_10_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 485)  (521 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 485)  (523 485)  routing T_10_30.lc_trk_g3_6 <X> T_10_30.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 485)  (529 485)  LC_2 Logic Functioning bit
 (39 5)  (531 485)  (531 485)  LC_2 Logic Functioning bit
 (45 5)  (537 485)  (537 485)  LC_2 Logic Functioning bit
 (13 6)  (505 486)  (505 486)  routing T_10_30.sp4_h_r_5 <X> T_10_30.sp4_v_t_40
 (12 7)  (504 487)  (504 487)  routing T_10_30.sp4_h_r_5 <X> T_10_30.sp4_v_t_40
 (6 10)  (498 490)  (498 490)  routing T_10_30.sp4_v_b_3 <X> T_10_30.sp4_v_t_43
 (13 10)  (505 490)  (505 490)  routing T_10_30.sp4_v_b_8 <X> T_10_30.sp4_v_t_45
 (16 10)  (508 490)  (508 490)  routing T_10_30.sp12_v_b_21 <X> T_10_30.lc_trk_g2_5
 (17 10)  (509 490)  (509 490)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (5 11)  (497 491)  (497 491)  routing T_10_30.sp4_v_b_3 <X> T_10_30.sp4_v_t_43
 (18 11)  (510 491)  (510 491)  routing T_10_30.sp12_v_b_21 <X> T_10_30.lc_trk_g2_5
 (3 12)  (495 492)  (495 492)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_r_1
 (15 12)  (507 492)  (507 492)  routing T_10_30.sp4_h_r_33 <X> T_10_30.lc_trk_g3_1
 (16 12)  (508 492)  (508 492)  routing T_10_30.sp4_h_r_33 <X> T_10_30.lc_trk_g3_1
 (17 12)  (509 492)  (509 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 492)  (510 492)  routing T_10_30.sp4_h_r_33 <X> T_10_30.lc_trk_g3_1
 (3 13)  (495 493)  (495 493)  routing T_10_30.sp12_v_b_1 <X> T_10_30.sp12_h_r_1
 (0 14)  (492 494)  (492 494)  routing T_10_30.glb_netwk_4 <X> T_10_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 494)  (493 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (494 494)  (494 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (9 14)  (501 494)  (501 494)  routing T_10_30.sp4_v_b_10 <X> T_10_30.sp4_h_l_47
 (25 14)  (517 494)  (517 494)  routing T_10_30.sp4_h_r_46 <X> T_10_30.lc_trk_g3_6
 (22 15)  (514 495)  (514 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 495)  (515 495)  routing T_10_30.sp4_h_r_46 <X> T_10_30.lc_trk_g3_6
 (24 15)  (516 495)  (516 495)  routing T_10_30.sp4_h_r_46 <X> T_10_30.lc_trk_g3_6
 (25 15)  (517 495)  (517 495)  routing T_10_30.sp4_h_r_46 <X> T_10_30.lc_trk_g3_6


LogicTile_11_30

 (22 0)  (568 480)  (568 480)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 480)  (569 480)  routing T_11_30.sp12_h_r_11 <X> T_11_30.lc_trk_g0_3
 (25 0)  (571 480)  (571 480)  routing T_11_30.sp4_v_b_10 <X> T_11_30.lc_trk_g0_2
 (29 0)  (575 480)  (575 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 480)  (578 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 480)  (580 480)  routing T_11_30.lc_trk_g1_2 <X> T_11_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 480)  (582 480)  LC_0 Logic Functioning bit
 (37 0)  (583 480)  (583 480)  LC_0 Logic Functioning bit
 (38 0)  (584 480)  (584 480)  LC_0 Logic Functioning bit
 (39 0)  (585 480)  (585 480)  LC_0 Logic Functioning bit
 (40 0)  (586 480)  (586 480)  LC_0 Logic Functioning bit
 (41 0)  (587 480)  (587 480)  LC_0 Logic Functioning bit
 (42 0)  (588 480)  (588 480)  LC_0 Logic Functioning bit
 (43 0)  (589 480)  (589 480)  LC_0 Logic Functioning bit
 (45 0)  (591 480)  (591 480)  LC_0 Logic Functioning bit
 (46 0)  (592 480)  (592 480)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (549 481)  (549 481)  routing T_11_30.sp12_h_l_23 <X> T_11_30.sp12_v_b_0
 (22 1)  (568 481)  (568 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (569 481)  (569 481)  routing T_11_30.sp4_v_b_10 <X> T_11_30.lc_trk_g0_2
 (25 1)  (571 481)  (571 481)  routing T_11_30.sp4_v_b_10 <X> T_11_30.lc_trk_g0_2
 (26 1)  (572 481)  (572 481)  routing T_11_30.lc_trk_g0_2 <X> T_11_30.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 481)  (575 481)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 481)  (576 481)  routing T_11_30.lc_trk_g0_3 <X> T_11_30.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 481)  (577 481)  routing T_11_30.lc_trk_g1_2 <X> T_11_30.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 481)  (578 481)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 481)  (580 481)  routing T_11_30.lc_trk_g1_1 <X> T_11_30.input_2_0
 (37 1)  (583 481)  (583 481)  LC_0 Logic Functioning bit
 (45 1)  (591 481)  (591 481)  LC_0 Logic Functioning bit
 (1 2)  (547 482)  (547 482)  routing T_11_30.glb_netwk_5 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (2 2)  (548 482)  (548 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (546 483)  (546 483)  routing T_11_30.glb_netwk_5 <X> T_11_30.wire_logic_cluster/lc_7/clk
 (13 3)  (559 483)  (559 483)  routing T_11_30.sp4_v_b_9 <X> T_11_30.sp4_h_l_39
 (0 4)  (546 484)  (546 484)  routing T_11_30.lc_trk_g2_2 <X> T_11_30.wire_logic_cluster/lc_7/cen
 (1 4)  (547 484)  (547 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (557 484)  (557 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (13 4)  (559 484)  (559 484)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (15 4)  (561 484)  (561 484)  routing T_11_30.sp4_v_b_17 <X> T_11_30.lc_trk_g1_1
 (16 4)  (562 484)  (562 484)  routing T_11_30.sp4_v_b_17 <X> T_11_30.lc_trk_g1_1
 (17 4)  (563 484)  (563 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (571 484)  (571 484)  routing T_11_30.sp4_v_b_2 <X> T_11_30.lc_trk_g1_2
 (1 5)  (547 485)  (547 485)  routing T_11_30.lc_trk_g2_2 <X> T_11_30.wire_logic_cluster/lc_7/cen
 (12 5)  (558 485)  (558 485)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_v_b_5
 (22 5)  (568 485)  (568 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (569 485)  (569 485)  routing T_11_30.sp4_v_b_2 <X> T_11_30.lc_trk_g1_2
 (25 8)  (571 488)  (571 488)  routing T_11_30.sp4_v_b_26 <X> T_11_30.lc_trk_g2_2
 (3 9)  (549 489)  (549 489)  routing T_11_30.sp12_h_l_22 <X> T_11_30.sp12_v_b_1
 (22 9)  (568 489)  (568 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 489)  (569 489)  routing T_11_30.sp4_v_b_26 <X> T_11_30.lc_trk_g2_2
 (4 11)  (550 491)  (550 491)  routing T_11_30.sp4_v_b_1 <X> T_11_30.sp4_h_l_43
 (0 14)  (546 494)  (546 494)  routing T_11_30.glb_netwk_4 <X> T_11_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 494)  (547 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_30

 (13 7)  (613 487)  (613 487)  routing T_12_30.sp4_v_b_0 <X> T_12_30.sp4_h_l_40
 (4 8)  (604 488)  (604 488)  routing T_12_30.sp4_h_l_37 <X> T_12_30.sp4_v_b_6
 (6 8)  (606 488)  (606 488)  routing T_12_30.sp4_h_l_37 <X> T_12_30.sp4_v_b_6
 (5 9)  (605 489)  (605 489)  routing T_12_30.sp4_h_l_37 <X> T_12_30.sp4_v_b_6
 (12 10)  (612 490)  (612 490)  routing T_12_30.sp4_v_b_8 <X> T_12_30.sp4_h_l_45
 (3 12)  (603 492)  (603 492)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_r_1
 (3 13)  (603 493)  (603 493)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_r_1
 (5 14)  (605 494)  (605 494)  routing T_12_30.sp4_v_b_9 <X> T_12_30.sp4_h_l_44
 (10 14)  (610 494)  (610 494)  routing T_12_30.sp4_v_b_5 <X> T_12_30.sp4_h_l_47


LogicTile_13_30

 (4 4)  (658 484)  (658 484)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3
 (6 4)  (660 484)  (660 484)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3
 (11 4)  (665 484)  (665 484)  routing T_13_30.sp4_v_t_44 <X> T_13_30.sp4_v_b_5
 (13 4)  (667 484)  (667 484)  routing T_13_30.sp4_v_t_44 <X> T_13_30.sp4_v_b_5
 (5 5)  (659 485)  (659 485)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_3
 (8 13)  (662 493)  (662 493)  routing T_13_30.sp4_h_l_47 <X> T_13_30.sp4_v_b_10
 (9 13)  (663 493)  (663 493)  routing T_13_30.sp4_h_l_47 <X> T_13_30.sp4_v_b_10
 (6 14)  (660 494)  (660 494)  routing T_13_30.sp4_h_l_41 <X> T_13_30.sp4_v_t_44


LogicTile_14_30

 (3 11)  (711 491)  (711 491)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_l_22
 (4 11)  (712 491)  (712 491)  routing T_14_30.sp4_v_b_1 <X> T_14_30.sp4_h_l_43
 (10 14)  (718 494)  (718 494)  routing T_14_30.sp4_v_b_5 <X> T_14_30.sp4_h_l_47


LogicTile_16_30

 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_v_b_0


LogicTile_17_30

 (19 11)  (893 491)  (893 491)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_21_30

 (2 14)  (1092 494)  (1092 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_30

 (2 14)  (1200 494)  (1200 494)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_30

 (8 15)  (1260 495)  (1260 495)  routing T_24_30.sp4_h_l_47 <X> T_24_30.sp4_v_t_47


LogicTile_26_30

 (4 9)  (1352 489)  (1352 489)  routing T_26_30.sp4_h_l_47 <X> T_26_30.sp4_h_r_6
 (6 9)  (1354 489)  (1354 489)  routing T_26_30.sp4_h_l_47 <X> T_26_30.sp4_h_r_6


LogicTile_30_30

 (11 14)  (1575 494)  (1575 494)  routing T_30_30.sp4_h_l_43 <X> T_30_30.sp4_v_t_46


LogicTile_1_29

 (5 4)  (23 468)  (23 468)  routing T_1_29.sp4_v_t_38 <X> T_1_29.sp4_h_r_3
 (10 4)  (28 468)  (28 468)  routing T_1_29.sp4_v_t_46 <X> T_1_29.sp4_h_r_4
 (12 4)  (30 468)  (30 468)  routing T_1_29.sp4_v_t_40 <X> T_1_29.sp4_h_r_5
 (9 8)  (27 472)  (27 472)  routing T_1_29.sp4_v_t_42 <X> T_1_29.sp4_h_r_7
 (4 9)  (22 473)  (22 473)  routing T_1_29.sp4_v_t_36 <X> T_1_29.sp4_h_r_6


LogicTile_2_29

 (25 0)  (97 464)  (97 464)  routing T_2_29.wire_logic_cluster/lc_2/out <X> T_2_29.lc_trk_g0_2
 (10 1)  (82 465)  (82 465)  routing T_2_29.sp4_h_r_8 <X> T_2_29.sp4_v_b_1
 (22 1)  (94 465)  (94 465)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (73 466)  (73 466)  routing T_2_29.glb_netwk_5 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (74 466)  (74 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (72 467)  (72 467)  routing T_2_29.glb_netwk_5 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (12 4)  (84 468)  (84 468)  routing T_2_29.sp4_v_b_11 <X> T_2_29.sp4_h_r_5
 (32 4)  (104 468)  (104 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 468)  (106 468)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 468)  (108 468)  LC_2 Logic Functioning bit
 (37 4)  (109 468)  (109 468)  LC_2 Logic Functioning bit
 (38 4)  (110 468)  (110 468)  LC_2 Logic Functioning bit
 (39 4)  (111 468)  (111 468)  LC_2 Logic Functioning bit
 (45 4)  (117 468)  (117 468)  LC_2 Logic Functioning bit
 (11 5)  (83 469)  (83 469)  routing T_2_29.sp4_v_b_11 <X> T_2_29.sp4_h_r_5
 (13 5)  (85 469)  (85 469)  routing T_2_29.sp4_v_b_11 <X> T_2_29.sp4_h_r_5
 (15 5)  (87 469)  (87 469)  routing T_2_29.sp4_v_t_5 <X> T_2_29.lc_trk_g1_0
 (16 5)  (88 469)  (88 469)  routing T_2_29.sp4_v_t_5 <X> T_2_29.lc_trk_g1_0
 (17 5)  (89 469)  (89 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (36 5)  (108 469)  (108 469)  LC_2 Logic Functioning bit
 (37 5)  (109 469)  (109 469)  LC_2 Logic Functioning bit
 (38 5)  (110 469)  (110 469)  LC_2 Logic Functioning bit
 (39 5)  (111 469)  (111 469)  LC_2 Logic Functioning bit
 (15 7)  (87 471)  (87 471)  routing T_2_29.sp4_v_t_9 <X> T_2_29.lc_trk_g1_4
 (16 7)  (88 471)  (88 471)  routing T_2_29.sp4_v_t_9 <X> T_2_29.lc_trk_g1_4
 (17 7)  (89 471)  (89 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 8)  (99 472)  (99 472)  routing T_2_29.lc_trk_g1_4 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 472)  (101 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 472)  (102 472)  routing T_2_29.lc_trk_g1_4 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 472)  (104 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 472)  (106 472)  routing T_2_29.lc_trk_g1_0 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (40 8)  (112 472)  (112 472)  LC_4 Logic Functioning bit
 (42 8)  (114 472)  (114 472)  LC_4 Logic Functioning bit
 (51 8)  (123 472)  (123 472)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (99 473)  (99 473)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 473)  (100 473)  routing T_2_29.lc_trk_g3_1 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 473)  (101 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 10)  (104 474)  (104 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 474)  (108 474)  LC_5 Logic Functioning bit
 (37 10)  (109 474)  (109 474)  LC_5 Logic Functioning bit
 (38 10)  (110 474)  (110 474)  LC_5 Logic Functioning bit
 (39 10)  (111 474)  (111 474)  LC_5 Logic Functioning bit
 (45 10)  (117 474)  (117 474)  LC_5 Logic Functioning bit
 (31 11)  (103 475)  (103 475)  routing T_2_29.lc_trk_g0_2 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 475)  (108 475)  LC_5 Logic Functioning bit
 (37 11)  (109 475)  (109 475)  LC_5 Logic Functioning bit
 (38 11)  (110 475)  (110 475)  LC_5 Logic Functioning bit
 (39 11)  (111 475)  (111 475)  LC_5 Logic Functioning bit
 (46 11)  (118 475)  (118 475)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (89 476)  (89 476)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (90 476)  (90 476)  routing T_2_29.bnl_op_1 <X> T_2_29.lc_trk_g3_1
 (18 13)  (90 477)  (90 477)  routing T_2_29.bnl_op_1 <X> T_2_29.lc_trk_g3_1


LogicTile_3_29

 (27 0)  (153 464)  (153 464)  routing T_3_29.lc_trk_g1_0 <X> T_3_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 464)  (155 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 464)  (157 464)  routing T_3_29.lc_trk_g0_5 <X> T_3_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 464)  (158 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (166 464)  (166 464)  LC_0 Logic Functioning bit
 (41 0)  (167 464)  (167 464)  LC_0 Logic Functioning bit
 (42 0)  (168 464)  (168 464)  LC_0 Logic Functioning bit
 (43 0)  (169 464)  (169 464)  LC_0 Logic Functioning bit
 (44 0)  (170 464)  (170 464)  LC_0 Logic Functioning bit
 (22 1)  (148 465)  (148 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (149 465)  (149 465)  routing T_3_29.sp4_v_b_18 <X> T_3_29.lc_trk_g0_2
 (24 1)  (150 465)  (150 465)  routing T_3_29.sp4_v_b_18 <X> T_3_29.lc_trk_g0_2
 (32 1)  (158 465)  (158 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (159 465)  (159 465)  routing T_3_29.lc_trk_g2_0 <X> T_3_29.input_2_0
 (40 1)  (166 465)  (166 465)  LC_0 Logic Functioning bit
 (41 1)  (167 465)  (167 465)  LC_0 Logic Functioning bit
 (42 1)  (168 465)  (168 465)  LC_0 Logic Functioning bit
 (43 1)  (169 465)  (169 465)  LC_0 Logic Functioning bit
 (15 2)  (141 466)  (141 466)  routing T_3_29.sp4_v_b_21 <X> T_3_29.lc_trk_g0_5
 (16 2)  (142 466)  (142 466)  routing T_3_29.sp4_v_b_21 <X> T_3_29.lc_trk_g0_5
 (17 2)  (143 466)  (143 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (153 466)  (153 466)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 466)  (154 466)  routing T_3_29.lc_trk_g3_1 <X> T_3_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 466)  (155 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 466)  (158 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 466)  (160 466)  routing T_3_29.lc_trk_g1_1 <X> T_3_29.wire_logic_cluster/lc_1/in_3
 (40 2)  (166 466)  (166 466)  LC_1 Logic Functioning bit
 (41 2)  (167 466)  (167 466)  LC_1 Logic Functioning bit
 (42 2)  (168 466)  (168 466)  LC_1 Logic Functioning bit
 (43 2)  (169 466)  (169 466)  LC_1 Logic Functioning bit
 (44 2)  (170 466)  (170 466)  LC_1 Logic Functioning bit
 (22 3)  (148 467)  (148 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (149 467)  (149 467)  routing T_3_29.sp4_v_b_22 <X> T_3_29.lc_trk_g0_6
 (24 3)  (150 467)  (150 467)  routing T_3_29.sp4_v_b_22 <X> T_3_29.lc_trk_g0_6
 (32 3)  (158 467)  (158 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (159 467)  (159 467)  routing T_3_29.lc_trk_g2_1 <X> T_3_29.input_2_1
 (40 3)  (166 467)  (166 467)  LC_1 Logic Functioning bit
 (41 3)  (167 467)  (167 467)  LC_1 Logic Functioning bit
 (42 3)  (168 467)  (168 467)  LC_1 Logic Functioning bit
 (43 3)  (169 467)  (169 467)  LC_1 Logic Functioning bit
 (14 4)  (140 468)  (140 468)  routing T_3_29.wire_logic_cluster/lc_0/out <X> T_3_29.lc_trk_g1_0
 (15 4)  (141 468)  (141 468)  routing T_3_29.sp4_v_b_17 <X> T_3_29.lc_trk_g1_1
 (16 4)  (142 468)  (142 468)  routing T_3_29.sp4_v_b_17 <X> T_3_29.lc_trk_g1_1
 (17 4)  (143 468)  (143 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (147 468)  (147 468)  routing T_3_29.wire_logic_cluster/lc_3/out <X> T_3_29.lc_trk_g1_3
 (22 4)  (148 468)  (148 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (153 468)  (153 468)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 468)  (154 468)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 468)  (155 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 468)  (157 468)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 468)  (158 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 468)  (159 468)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 468)  (160 468)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 468)  (161 468)  routing T_3_29.lc_trk_g0_6 <X> T_3_29.input_2_2
 (40 4)  (166 468)  (166 468)  LC_2 Logic Functioning bit
 (41 4)  (167 468)  (167 468)  LC_2 Logic Functioning bit
 (42 4)  (168 468)  (168 468)  LC_2 Logic Functioning bit
 (43 4)  (169 468)  (169 468)  LC_2 Logic Functioning bit
 (44 4)  (170 468)  (170 468)  LC_2 Logic Functioning bit
 (17 5)  (143 469)  (143 469)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (156 469)  (156 469)  routing T_3_29.lc_trk_g3_2 <X> T_3_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 469)  (157 469)  routing T_3_29.lc_trk_g3_6 <X> T_3_29.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 469)  (158 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (161 469)  (161 469)  routing T_3_29.lc_trk_g0_6 <X> T_3_29.input_2_2
 (40 5)  (166 469)  (166 469)  LC_2 Logic Functioning bit
 (41 5)  (167 469)  (167 469)  LC_2 Logic Functioning bit
 (42 5)  (168 469)  (168 469)  LC_2 Logic Functioning bit
 (43 5)  (169 469)  (169 469)  LC_2 Logic Functioning bit
 (17 6)  (143 470)  (143 470)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 470)  (144 470)  routing T_3_29.wire_logic_cluster/lc_5/out <X> T_3_29.lc_trk_g1_5
 (25 6)  (151 470)  (151 470)  routing T_3_29.wire_logic_cluster/lc_6/out <X> T_3_29.lc_trk_g1_6
 (27 6)  (153 470)  (153 470)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 470)  (155 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 470)  (158 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 470)  (159 470)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 470)  (160 470)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (40 6)  (166 470)  (166 470)  LC_3 Logic Functioning bit
 (41 6)  (167 470)  (167 470)  LC_3 Logic Functioning bit
 (42 6)  (168 470)  (168 470)  LC_3 Logic Functioning bit
 (43 6)  (169 470)  (169 470)  LC_3 Logic Functioning bit
 (44 6)  (170 470)  (170 470)  LC_3 Logic Functioning bit
 (15 7)  (141 471)  (141 471)  routing T_3_29.sp4_v_t_9 <X> T_3_29.lc_trk_g1_4
 (16 7)  (142 471)  (142 471)  routing T_3_29.sp4_v_t_9 <X> T_3_29.lc_trk_g1_4
 (17 7)  (143 471)  (143 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (148 471)  (148 471)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (156 471)  (156 471)  routing T_3_29.lc_trk_g1_3 <X> T_3_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 471)  (157 471)  routing T_3_29.lc_trk_g3_3 <X> T_3_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 471)  (158 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (159 471)  (159 471)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.input_2_3
 (34 7)  (160 471)  (160 471)  routing T_3_29.lc_trk_g3_0 <X> T_3_29.input_2_3
 (40 7)  (166 471)  (166 471)  LC_3 Logic Functioning bit
 (41 7)  (167 471)  (167 471)  LC_3 Logic Functioning bit
 (42 7)  (168 471)  (168 471)  LC_3 Logic Functioning bit
 (43 7)  (169 471)  (169 471)  LC_3 Logic Functioning bit
 (14 8)  (140 472)  (140 472)  routing T_3_29.sp4_v_t_21 <X> T_3_29.lc_trk_g2_0
 (16 8)  (142 472)  (142 472)  routing T_3_29.sp4_v_b_33 <X> T_3_29.lc_trk_g2_1
 (17 8)  (143 472)  (143 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (144 472)  (144 472)  routing T_3_29.sp4_v_b_33 <X> T_3_29.lc_trk_g2_1
 (22 8)  (148 472)  (148 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (149 472)  (149 472)  routing T_3_29.sp4_v_t_30 <X> T_3_29.lc_trk_g2_3
 (24 8)  (150 472)  (150 472)  routing T_3_29.sp4_v_t_30 <X> T_3_29.lc_trk_g2_3
 (27 8)  (153 472)  (153 472)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 472)  (154 472)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 472)  (155 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 472)  (156 472)  routing T_3_29.lc_trk_g3_4 <X> T_3_29.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 472)  (157 472)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 472)  (158 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 472)  (159 472)  routing T_3_29.lc_trk_g2_5 <X> T_3_29.wire_logic_cluster/lc_4/in_3
 (40 8)  (166 472)  (166 472)  LC_4 Logic Functioning bit
 (41 8)  (167 472)  (167 472)  LC_4 Logic Functioning bit
 (42 8)  (168 472)  (168 472)  LC_4 Logic Functioning bit
 (43 8)  (169 472)  (169 472)  LC_4 Logic Functioning bit
 (44 8)  (170 472)  (170 472)  LC_4 Logic Functioning bit
 (14 9)  (140 473)  (140 473)  routing T_3_29.sp4_v_t_21 <X> T_3_29.lc_trk_g2_0
 (16 9)  (142 473)  (142 473)  routing T_3_29.sp4_v_t_21 <X> T_3_29.lc_trk_g2_0
 (17 9)  (143 473)  (143 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (144 473)  (144 473)  routing T_3_29.sp4_v_b_33 <X> T_3_29.lc_trk_g2_1
 (32 9)  (158 473)  (158 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (161 473)  (161 473)  routing T_3_29.lc_trk_g0_2 <X> T_3_29.input_2_4
 (40 9)  (166 473)  (166 473)  LC_4 Logic Functioning bit
 (41 9)  (167 473)  (167 473)  LC_4 Logic Functioning bit
 (42 9)  (168 473)  (168 473)  LC_4 Logic Functioning bit
 (43 9)  (169 473)  (169 473)  LC_4 Logic Functioning bit
 (15 10)  (141 474)  (141 474)  routing T_3_29.sp4_h_l_16 <X> T_3_29.lc_trk_g2_5
 (16 10)  (142 474)  (142 474)  routing T_3_29.sp4_h_l_16 <X> T_3_29.lc_trk_g2_5
 (17 10)  (143 474)  (143 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (147 474)  (147 474)  routing T_3_29.wire_logic_cluster/lc_7/out <X> T_3_29.lc_trk_g2_7
 (22 10)  (148 474)  (148 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (153 474)  (153 474)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 474)  (155 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 474)  (156 474)  routing T_3_29.lc_trk_g1_5 <X> T_3_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 474)  (157 474)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 474)  (158 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 474)  (159 474)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 474)  (160 474)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (40 10)  (166 474)  (166 474)  LC_5 Logic Functioning bit
 (41 10)  (167 474)  (167 474)  LC_5 Logic Functioning bit
 (42 10)  (168 474)  (168 474)  LC_5 Logic Functioning bit
 (43 10)  (169 474)  (169 474)  LC_5 Logic Functioning bit
 (44 10)  (170 474)  (170 474)  LC_5 Logic Functioning bit
 (14 11)  (140 475)  (140 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (15 11)  (141 475)  (141 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (16 11)  (142 475)  (142 475)  routing T_3_29.sp4_h_l_17 <X> T_3_29.lc_trk_g2_4
 (17 11)  (143 475)  (143 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (144 475)  (144 475)  routing T_3_29.sp4_h_l_16 <X> T_3_29.lc_trk_g2_5
 (22 11)  (148 475)  (148 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (157 475)  (157 475)  routing T_3_29.lc_trk_g3_7 <X> T_3_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 475)  (158 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (159 475)  (159 475)  routing T_3_29.lc_trk_g2_3 <X> T_3_29.input_2_5
 (35 11)  (161 475)  (161 475)  routing T_3_29.lc_trk_g2_3 <X> T_3_29.input_2_5
 (40 11)  (166 475)  (166 475)  LC_5 Logic Functioning bit
 (41 11)  (167 475)  (167 475)  LC_5 Logic Functioning bit
 (42 11)  (168 475)  (168 475)  LC_5 Logic Functioning bit
 (43 11)  (169 475)  (169 475)  LC_5 Logic Functioning bit
 (14 12)  (140 476)  (140 476)  routing T_3_29.sp4_h_r_40 <X> T_3_29.lc_trk_g3_0
 (17 12)  (143 476)  (143 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 476)  (144 476)  routing T_3_29.wire_logic_cluster/lc_1/out <X> T_3_29.lc_trk_g3_1
 (22 12)  (148 476)  (148 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (149 476)  (149 476)  routing T_3_29.sp4_h_r_27 <X> T_3_29.lc_trk_g3_3
 (24 12)  (150 476)  (150 476)  routing T_3_29.sp4_h_r_27 <X> T_3_29.lc_trk_g3_3
 (25 12)  (151 476)  (151 476)  routing T_3_29.wire_logic_cluster/lc_2/out <X> T_3_29.lc_trk_g3_2
 (27 12)  (153 476)  (153 476)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 476)  (155 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 476)  (156 476)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 476)  (157 476)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 476)  (158 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 476)  (160 476)  routing T_3_29.lc_trk_g1_4 <X> T_3_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 476)  (161 476)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.input_2_6
 (40 12)  (166 476)  (166 476)  LC_6 Logic Functioning bit
 (41 12)  (167 476)  (167 476)  LC_6 Logic Functioning bit
 (42 12)  (168 476)  (168 476)  LC_6 Logic Functioning bit
 (43 12)  (169 476)  (169 476)  LC_6 Logic Functioning bit
 (44 12)  (170 476)  (170 476)  LC_6 Logic Functioning bit
 (14 13)  (140 477)  (140 477)  routing T_3_29.sp4_h_r_40 <X> T_3_29.lc_trk_g3_0
 (15 13)  (141 477)  (141 477)  routing T_3_29.sp4_h_r_40 <X> T_3_29.lc_trk_g3_0
 (16 13)  (142 477)  (142 477)  routing T_3_29.sp4_h_r_40 <X> T_3_29.lc_trk_g3_0
 (17 13)  (143 477)  (143 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (147 477)  (147 477)  routing T_3_29.sp4_h_r_27 <X> T_3_29.lc_trk_g3_3
 (22 13)  (148 477)  (148 477)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (156 477)  (156 477)  routing T_3_29.lc_trk_g1_6 <X> T_3_29.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 477)  (158 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (159 477)  (159 477)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.input_2_6
 (34 13)  (160 477)  (160 477)  routing T_3_29.lc_trk_g3_5 <X> T_3_29.input_2_6
 (40 13)  (166 477)  (166 477)  LC_6 Logic Functioning bit
 (41 13)  (167 477)  (167 477)  LC_6 Logic Functioning bit
 (42 13)  (168 477)  (168 477)  LC_6 Logic Functioning bit
 (43 13)  (169 477)  (169 477)  LC_6 Logic Functioning bit
 (14 14)  (140 478)  (140 478)  routing T_3_29.wire_logic_cluster/lc_4/out <X> T_3_29.lc_trk_g3_4
 (16 14)  (142 478)  (142 478)  routing T_3_29.sp4_v_t_16 <X> T_3_29.lc_trk_g3_5
 (17 14)  (143 478)  (143 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (144 478)  (144 478)  routing T_3_29.sp4_v_t_16 <X> T_3_29.lc_trk_g3_5
 (22 14)  (148 478)  (148 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 478)  (149 478)  routing T_3_29.sp4_h_r_31 <X> T_3_29.lc_trk_g3_7
 (24 14)  (150 478)  (150 478)  routing T_3_29.sp4_h_r_31 <X> T_3_29.lc_trk_g3_7
 (28 14)  (154 478)  (154 478)  routing T_3_29.lc_trk_g2_6 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 478)  (155 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 478)  (156 478)  routing T_3_29.lc_trk_g2_6 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 478)  (157 478)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 478)  (158 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 478)  (159 478)  routing T_3_29.lc_trk_g2_4 <X> T_3_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 478)  (161 478)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.input_2_7
 (40 14)  (166 478)  (166 478)  LC_7 Logic Functioning bit
 (41 14)  (167 478)  (167 478)  LC_7 Logic Functioning bit
 (42 14)  (168 478)  (168 478)  LC_7 Logic Functioning bit
 (43 14)  (169 478)  (169 478)  LC_7 Logic Functioning bit
 (44 14)  (170 478)  (170 478)  LC_7 Logic Functioning bit
 (17 15)  (143 479)  (143 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (147 479)  (147 479)  routing T_3_29.sp4_h_r_31 <X> T_3_29.lc_trk_g3_7
 (22 15)  (148 479)  (148 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (149 479)  (149 479)  routing T_3_29.sp4_h_r_30 <X> T_3_29.lc_trk_g3_6
 (24 15)  (150 479)  (150 479)  routing T_3_29.sp4_h_r_30 <X> T_3_29.lc_trk_g3_6
 (25 15)  (151 479)  (151 479)  routing T_3_29.sp4_h_r_30 <X> T_3_29.lc_trk_g3_6
 (30 15)  (156 479)  (156 479)  routing T_3_29.lc_trk_g2_6 <X> T_3_29.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 479)  (158 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (159 479)  (159 479)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.input_2_7
 (35 15)  (161 479)  (161 479)  routing T_3_29.lc_trk_g2_7 <X> T_3_29.input_2_7
 (40 15)  (166 479)  (166 479)  LC_7 Logic Functioning bit
 (41 15)  (167 479)  (167 479)  LC_7 Logic Functioning bit
 (42 15)  (168 479)  (168 479)  LC_7 Logic Functioning bit
 (43 15)  (169 479)  (169 479)  LC_7 Logic Functioning bit


LogicTile_4_29

 (32 0)  (212 464)  (212 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 464)  (213 464)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 464)  (214 464)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 464)  (216 464)  LC_0 Logic Functioning bit
 (37 0)  (217 464)  (217 464)  LC_0 Logic Functioning bit
 (38 0)  (218 464)  (218 464)  LC_0 Logic Functioning bit
 (39 0)  (219 464)  (219 464)  LC_0 Logic Functioning bit
 (45 0)  (225 464)  (225 464)  LC_0 Logic Functioning bit
 (51 0)  (231 464)  (231 464)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (31 1)  (211 465)  (211 465)  routing T_4_29.lc_trk_g3_2 <X> T_4_29.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 465)  (216 465)  LC_0 Logic Functioning bit
 (37 1)  (217 465)  (217 465)  LC_0 Logic Functioning bit
 (38 1)  (218 465)  (218 465)  LC_0 Logic Functioning bit
 (39 1)  (219 465)  (219 465)  LC_0 Logic Functioning bit
 (47 1)  (227 465)  (227 465)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (181 466)  (181 466)  routing T_4_29.glb_netwk_5 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (2 2)  (182 466)  (182 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (180 467)  (180 467)  routing T_4_29.glb_netwk_5 <X> T_4_29.wire_logic_cluster/lc_7/clk
 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0
 (4 4)  (184 468)  (184 468)  routing T_4_29.sp4_h_l_44 <X> T_4_29.sp4_v_b_3
 (6 4)  (186 468)  (186 468)  routing T_4_29.sp4_h_l_44 <X> T_4_29.sp4_v_b_3
 (15 4)  (195 468)  (195 468)  routing T_4_29.top_op_1 <X> T_4_29.lc_trk_g1_1
 (17 4)  (197 468)  (197 468)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (5 5)  (185 469)  (185 469)  routing T_4_29.sp4_h_l_44 <X> T_4_29.sp4_v_b_3
 (18 5)  (198 469)  (198 469)  routing T_4_29.top_op_1 <X> T_4_29.lc_trk_g1_1
 (14 6)  (194 470)  (194 470)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (32 6)  (212 470)  (212 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 470)  (214 470)  routing T_4_29.lc_trk_g1_1 <X> T_4_29.wire_logic_cluster/lc_3/in_3
 (40 6)  (220 470)  (220 470)  LC_3 Logic Functioning bit
 (41 6)  (221 470)  (221 470)  LC_3 Logic Functioning bit
 (42 6)  (222 470)  (222 470)  LC_3 Logic Functioning bit
 (43 6)  (223 470)  (223 470)  LC_3 Logic Functioning bit
 (46 6)  (226 470)  (226 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (227 470)  (227 470)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (231 470)  (231 470)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (11 7)  (191 471)  (191 471)  routing T_4_29.sp4_h_r_5 <X> T_4_29.sp4_h_l_40
 (15 7)  (195 471)  (195 471)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (16 7)  (196 471)  (196 471)  routing T_4_29.sp4_h_l_1 <X> T_4_29.lc_trk_g1_4
 (17 7)  (197 471)  (197 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (40 7)  (220 471)  (220 471)  LC_3 Logic Functioning bit
 (41 7)  (221 471)  (221 471)  LC_3 Logic Functioning bit
 (42 7)  (222 471)  (222 471)  LC_3 Logic Functioning bit
 (43 7)  (223 471)  (223 471)  LC_3 Logic Functioning bit
 (48 7)  (228 471)  (228 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (231 471)  (231 471)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (185 472)  (185 472)  routing T_4_29.sp4_v_t_43 <X> T_4_29.sp4_h_r_6
 (22 10)  (202 474)  (202 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 12)  (205 476)  (205 476)  routing T_4_29.sp4_h_r_34 <X> T_4_29.lc_trk_g3_2
 (27 12)  (207 476)  (207 476)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 476)  (209 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 476)  (210 476)  routing T_4_29.lc_trk_g1_4 <X> T_4_29.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 476)  (211 476)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 476)  (212 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 476)  (213 476)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 476)  (216 476)  LC_6 Logic Functioning bit
 (38 12)  (218 476)  (218 476)  LC_6 Logic Functioning bit
 (40 12)  (220 476)  (220 476)  LC_6 Logic Functioning bit
 (41 12)  (221 476)  (221 476)  LC_6 Logic Functioning bit
 (42 12)  (222 476)  (222 476)  LC_6 Logic Functioning bit
 (43 12)  (223 476)  (223 476)  LC_6 Logic Functioning bit
 (22 13)  (202 477)  (202 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (203 477)  (203 477)  routing T_4_29.sp4_h_r_34 <X> T_4_29.lc_trk_g3_2
 (24 13)  (204 477)  (204 477)  routing T_4_29.sp4_h_r_34 <X> T_4_29.lc_trk_g3_2
 (31 13)  (211 477)  (211 477)  routing T_4_29.lc_trk_g2_7 <X> T_4_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 477)  (216 477)  LC_6 Logic Functioning bit
 (38 13)  (218 477)  (218 477)  LC_6 Logic Functioning bit
 (40 13)  (220 477)  (220 477)  LC_6 Logic Functioning bit
 (41 13)  (221 477)  (221 477)  LC_6 Logic Functioning bit
 (42 13)  (222 477)  (222 477)  LC_6 Logic Functioning bit
 (43 13)  (223 477)  (223 477)  LC_6 Logic Functioning bit
 (48 13)  (228 477)  (228 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 15)  (184 479)  (184 479)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_h_l_44


LogicTile_5_29

 (1 2)  (235 466)  (235 466)  routing T_5_29.glb_netwk_5 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (2 2)  (236 466)  (236 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (249 466)  (249 466)  routing T_5_29.top_op_5 <X> T_5_29.lc_trk_g0_5
 (17 2)  (251 466)  (251 466)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (260 466)  (260 466)  routing T_5_29.lc_trk_g2_5 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 466)  (261 466)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 466)  (262 466)  routing T_5_29.lc_trk_g3_1 <X> T_5_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 466)  (263 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 466)  (265 466)  routing T_5_29.lc_trk_g2_4 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 466)  (266 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 466)  (267 466)  routing T_5_29.lc_trk_g2_4 <X> T_5_29.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 466)  (271 466)  LC_1 Logic Functioning bit
 (39 2)  (273 466)  (273 466)  LC_1 Logic Functioning bit
 (40 2)  (274 466)  (274 466)  LC_1 Logic Functioning bit
 (41 2)  (275 466)  (275 466)  LC_1 Logic Functioning bit
 (42 2)  (276 466)  (276 466)  LC_1 Logic Functioning bit
 (0 3)  (234 467)  (234 467)  routing T_5_29.glb_netwk_5 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (18 3)  (252 467)  (252 467)  routing T_5_29.top_op_5 <X> T_5_29.lc_trk_g0_5
 (28 3)  (262 467)  (262 467)  routing T_5_29.lc_trk_g2_5 <X> T_5_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 467)  (263 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 467)  (266 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (267 467)  (267 467)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.input_2_1
 (35 3)  (269 467)  (269 467)  routing T_5_29.lc_trk_g2_3 <X> T_5_29.input_2_1
 (38 3)  (272 467)  (272 467)  LC_1 Logic Functioning bit
 (40 3)  (274 467)  (274 467)  LC_1 Logic Functioning bit
 (41 3)  (275 467)  (275 467)  LC_1 Logic Functioning bit
 (42 3)  (276 467)  (276 467)  LC_1 Logic Functioning bit
 (1 4)  (235 468)  (235 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (239 468)  (239 468)  routing T_5_29.sp4_v_b_3 <X> T_5_29.sp4_h_r_3
 (15 4)  (249 468)  (249 468)  routing T_5_29.sp4_v_b_17 <X> T_5_29.lc_trk_g1_1
 (16 4)  (250 468)  (250 468)  routing T_5_29.sp4_v_b_17 <X> T_5_29.lc_trk_g1_1
 (17 4)  (251 468)  (251 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (255 468)  (255 468)  routing T_5_29.sp4_v_b_3 <X> T_5_29.lc_trk_g1_3
 (22 4)  (256 468)  (256 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (257 468)  (257 468)  routing T_5_29.sp4_v_b_3 <X> T_5_29.lc_trk_g1_3
 (29 4)  (263 468)  (263 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 468)  (264 468)  routing T_5_29.lc_trk_g0_5 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 468)  (266 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 468)  (267 468)  routing T_5_29.lc_trk_g2_1 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 468)  (271 468)  LC_2 Logic Functioning bit
 (42 4)  (276 468)  (276 468)  LC_2 Logic Functioning bit
 (46 4)  (280 468)  (280 468)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (284 468)  (284 468)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (234 469)  (234 469)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_7/cen
 (1 5)  (235 469)  (235 469)  routing T_5_29.lc_trk_g1_3 <X> T_5_29.wire_logic_cluster/lc_7/cen
 (6 5)  (240 469)  (240 469)  routing T_5_29.sp4_v_b_3 <X> T_5_29.sp4_h_r_3
 (12 5)  (246 469)  (246 469)  routing T_5_29.sp4_h_r_5 <X> T_5_29.sp4_v_b_5
 (14 5)  (248 469)  (248 469)  routing T_5_29.sp4_h_r_0 <X> T_5_29.lc_trk_g1_0
 (15 5)  (249 469)  (249 469)  routing T_5_29.sp4_h_r_0 <X> T_5_29.lc_trk_g1_0
 (16 5)  (250 469)  (250 469)  routing T_5_29.sp4_h_r_0 <X> T_5_29.lc_trk_g1_0
 (17 5)  (251 469)  (251 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (261 469)  (261 469)  routing T_5_29.lc_trk_g1_1 <X> T_5_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 469)  (263 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (42 5)  (276 469)  (276 469)  LC_2 Logic Functioning bit
 (11 6)  (245 470)  (245 470)  routing T_5_29.sp4_v_b_9 <X> T_5_29.sp4_v_t_40
 (13 6)  (247 470)  (247 470)  routing T_5_29.sp4_v_b_9 <X> T_5_29.sp4_v_t_40
 (27 6)  (261 470)  (261 470)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 470)  (262 470)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 470)  (263 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 470)  (264 470)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 470)  (266 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 470)  (267 470)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 470)  (270 470)  LC_3 Logic Functioning bit
 (38 6)  (272 470)  (272 470)  LC_3 Logic Functioning bit
 (39 6)  (273 470)  (273 470)  LC_3 Logic Functioning bit
 (40 6)  (274 470)  (274 470)  LC_3 Logic Functioning bit
 (45 6)  (279 470)  (279 470)  LC_3 Logic Functioning bit
 (46 6)  (280 470)  (280 470)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (284 470)  (284 470)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (261 471)  (261 471)  routing T_5_29.lc_trk_g1_0 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 471)  (263 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 471)  (264 471)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 471)  (265 471)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_3/in_3
 (39 7)  (273 471)  (273 471)  LC_3 Logic Functioning bit
 (40 7)  (274 471)  (274 471)  LC_3 Logic Functioning bit
 (45 7)  (279 471)  (279 471)  LC_3 Logic Functioning bit
 (15 8)  (249 472)  (249 472)  routing T_5_29.sp4_h_r_33 <X> T_5_29.lc_trk_g2_1
 (16 8)  (250 472)  (250 472)  routing T_5_29.sp4_h_r_33 <X> T_5_29.lc_trk_g2_1
 (17 8)  (251 472)  (251 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (252 472)  (252 472)  routing T_5_29.sp4_h_r_33 <X> T_5_29.lc_trk_g2_1
 (22 8)  (256 472)  (256 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (262 472)  (262 472)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 472)  (263 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 472)  (264 472)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 472)  (266 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 472)  (267 472)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 472)  (268 472)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 472)  (269 472)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.input_2_4
 (37 8)  (271 472)  (271 472)  LC_4 Logic Functioning bit
 (39 8)  (273 472)  (273 472)  LC_4 Logic Functioning bit
 (40 8)  (274 472)  (274 472)  LC_4 Logic Functioning bit
 (52 8)  (286 472)  (286 472)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (287 472)  (287 472)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (255 473)  (255 473)  routing T_5_29.sp4_r_v_b_35 <X> T_5_29.lc_trk_g2_3
 (22 9)  (256 473)  (256 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (257 473)  (257 473)  routing T_5_29.sp4_h_l_15 <X> T_5_29.lc_trk_g2_2
 (24 9)  (258 473)  (258 473)  routing T_5_29.sp4_h_l_15 <X> T_5_29.lc_trk_g2_2
 (25 9)  (259 473)  (259 473)  routing T_5_29.sp4_h_l_15 <X> T_5_29.lc_trk_g2_2
 (26 9)  (260 473)  (260 473)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 473)  (261 473)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 473)  (262 473)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 473)  (263 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 473)  (264 473)  routing T_5_29.lc_trk_g2_7 <X> T_5_29.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 473)  (265 473)  routing T_5_29.lc_trk_g3_2 <X> T_5_29.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 473)  (266 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (267 473)  (267 473)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.input_2_4
 (34 9)  (268 473)  (268 473)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.input_2_4
 (35 9)  (269 473)  (269 473)  routing T_5_29.lc_trk_g3_7 <X> T_5_29.input_2_4
 (36 9)  (270 473)  (270 473)  LC_4 Logic Functioning bit
 (39 9)  (273 473)  (273 473)  LC_4 Logic Functioning bit
 (40 9)  (274 473)  (274 473)  LC_4 Logic Functioning bit
 (14 10)  (248 474)  (248 474)  routing T_5_29.sp4_h_r_44 <X> T_5_29.lc_trk_g2_4
 (17 10)  (251 474)  (251 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (255 474)  (255 474)  routing T_5_29.sp4_h_r_39 <X> T_5_29.lc_trk_g2_7
 (22 10)  (256 474)  (256 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (257 474)  (257 474)  routing T_5_29.sp4_h_r_39 <X> T_5_29.lc_trk_g2_7
 (24 10)  (258 474)  (258 474)  routing T_5_29.sp4_h_r_39 <X> T_5_29.lc_trk_g2_7
 (14 11)  (248 475)  (248 475)  routing T_5_29.sp4_h_r_44 <X> T_5_29.lc_trk_g2_4
 (15 11)  (249 475)  (249 475)  routing T_5_29.sp4_h_r_44 <X> T_5_29.lc_trk_g2_4
 (16 11)  (250 475)  (250 475)  routing T_5_29.sp4_h_r_44 <X> T_5_29.lc_trk_g2_4
 (17 11)  (251 475)  (251 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (252 475)  (252 475)  routing T_5_29.sp4_r_v_b_37 <X> T_5_29.lc_trk_g2_5
 (17 12)  (251 476)  (251 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (256 476)  (256 476)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (257 476)  (257 476)  routing T_5_29.sp12_v_b_19 <X> T_5_29.lc_trk_g3_3
 (25 12)  (259 476)  (259 476)  routing T_5_29.sp4_v_t_23 <X> T_5_29.lc_trk_g3_2
 (18 13)  (252 477)  (252 477)  routing T_5_29.sp4_r_v_b_41 <X> T_5_29.lc_trk_g3_1
 (21 13)  (255 477)  (255 477)  routing T_5_29.sp12_v_b_19 <X> T_5_29.lc_trk_g3_3
 (22 13)  (256 477)  (256 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (257 477)  (257 477)  routing T_5_29.sp4_v_t_23 <X> T_5_29.lc_trk_g3_2
 (25 13)  (259 477)  (259 477)  routing T_5_29.sp4_v_t_23 <X> T_5_29.lc_trk_g3_2
 (0 14)  (234 478)  (234 478)  routing T_5_29.glb_netwk_4 <X> T_5_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 478)  (235 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (256 478)  (256 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_6_29

 (21 0)  (309 464)  (309 464)  routing T_6_29.wire_logic_cluster/lc_3/out <X> T_6_29.lc_trk_g0_3
 (22 0)  (310 464)  (310 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 464)  (314 464)  routing T_6_29.lc_trk_g0_4 <X> T_6_29.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 464)  (316 464)  routing T_6_29.lc_trk_g2_1 <X> T_6_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 464)  (317 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 464)  (319 464)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 464)  (320 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 464)  (322 464)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (43 0)  (331 464)  (331 464)  LC_0 Logic Functioning bit
 (45 0)  (333 464)  (333 464)  LC_0 Logic Functioning bit
 (47 0)  (335 464)  (335 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (340 464)  (340 464)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (305 465)  (305 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (310 465)  (310 465)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (311 465)  (311 465)  routing T_6_29.sp12_h_l_17 <X> T_6_29.lc_trk_g0_2
 (25 1)  (313 465)  (313 465)  routing T_6_29.sp12_h_l_17 <X> T_6_29.lc_trk_g0_2
 (29 1)  (317 465)  (317 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 465)  (319 465)  routing T_6_29.lc_trk_g1_6 <X> T_6_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 465)  (320 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (321 465)  (321 465)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.input_2_0
 (34 1)  (322 465)  (322 465)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.input_2_0
 (41 1)  (329 465)  (329 465)  LC_0 Logic Functioning bit
 (42 1)  (330 465)  (330 465)  LC_0 Logic Functioning bit
 (43 1)  (331 465)  (331 465)  LC_0 Logic Functioning bit
 (45 1)  (333 465)  (333 465)  LC_0 Logic Functioning bit
 (47 1)  (335 465)  (335 465)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (289 466)  (289 466)  routing T_6_29.glb_netwk_5 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (2 2)  (290 466)  (290 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (300 466)  (300 466)  routing T_6_29.sp4_h_r_11 <X> T_6_29.sp4_h_l_39
 (14 2)  (302 466)  (302 466)  routing T_6_29.sp4_v_t_1 <X> T_6_29.lc_trk_g0_4
 (17 2)  (305 466)  (305 466)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (306 466)  (306 466)  routing T_6_29.wire_logic_cluster/lc_5/out <X> T_6_29.lc_trk_g0_5
 (22 2)  (310 466)  (310 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (311 466)  (311 466)  routing T_6_29.sp4_v_b_23 <X> T_6_29.lc_trk_g0_7
 (24 2)  (312 466)  (312 466)  routing T_6_29.sp4_v_b_23 <X> T_6_29.lc_trk_g0_7
 (26 2)  (314 466)  (314 466)  routing T_6_29.lc_trk_g0_7 <X> T_6_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 466)  (315 466)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 466)  (317 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 466)  (318 466)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 466)  (320 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 466)  (321 466)  routing T_6_29.lc_trk_g2_0 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 466)  (323 466)  routing T_6_29.lc_trk_g1_4 <X> T_6_29.input_2_1
 (37 2)  (325 466)  (325 466)  LC_1 Logic Functioning bit
 (39 2)  (327 466)  (327 466)  LC_1 Logic Functioning bit
 (40 2)  (328 466)  (328 466)  LC_1 Logic Functioning bit
 (41 2)  (329 466)  (329 466)  LC_1 Logic Functioning bit
 (42 2)  (330 466)  (330 466)  LC_1 Logic Functioning bit
 (43 2)  (331 466)  (331 466)  LC_1 Logic Functioning bit
 (0 3)  (288 467)  (288 467)  routing T_6_29.glb_netwk_5 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (13 3)  (301 467)  (301 467)  routing T_6_29.sp4_h_r_11 <X> T_6_29.sp4_h_l_39
 (14 3)  (302 467)  (302 467)  routing T_6_29.sp4_v_t_1 <X> T_6_29.lc_trk_g0_4
 (16 3)  (304 467)  (304 467)  routing T_6_29.sp4_v_t_1 <X> T_6_29.lc_trk_g0_4
 (17 3)  (305 467)  (305 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (314 467)  (314 467)  routing T_6_29.lc_trk_g0_7 <X> T_6_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 467)  (317 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 467)  (318 467)  routing T_6_29.lc_trk_g1_7 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 467)  (320 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (322 467)  (322 467)  routing T_6_29.lc_trk_g1_4 <X> T_6_29.input_2_1
 (38 3)  (326 467)  (326 467)  LC_1 Logic Functioning bit
 (40 3)  (328 467)  (328 467)  LC_1 Logic Functioning bit
 (41 3)  (329 467)  (329 467)  LC_1 Logic Functioning bit
 (42 3)  (330 467)  (330 467)  LC_1 Logic Functioning bit
 (0 4)  (288 468)  (288 468)  routing T_6_29.glb_netwk_7 <X> T_6_29.wire_logic_cluster/lc_7/cen
 (1 4)  (289 468)  (289 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (29 4)  (317 468)  (317 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 468)  (318 468)  routing T_6_29.lc_trk_g0_7 <X> T_6_29.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 468)  (319 468)  routing T_6_29.lc_trk_g0_5 <X> T_6_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 468)  (320 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 468)  (324 468)  LC_2 Logic Functioning bit
 (40 4)  (328 468)  (328 468)  LC_2 Logic Functioning bit
 (41 4)  (329 468)  (329 468)  LC_2 Logic Functioning bit
 (42 4)  (330 468)  (330 468)  LC_2 Logic Functioning bit
 (0 5)  (288 469)  (288 469)  routing T_6_29.glb_netwk_7 <X> T_6_29.wire_logic_cluster/lc_7/cen
 (29 5)  (317 469)  (317 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 469)  (318 469)  routing T_6_29.lc_trk_g0_7 <X> T_6_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 469)  (320 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (321 469)  (321 469)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.input_2_2
 (34 5)  (322 469)  (322 469)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.input_2_2
 (35 5)  (323 469)  (323 469)  routing T_6_29.lc_trk_g3_3 <X> T_6_29.input_2_2
 (36 5)  (324 469)  (324 469)  LC_2 Logic Functioning bit
 (37 5)  (325 469)  (325 469)  LC_2 Logic Functioning bit
 (39 5)  (327 469)  (327 469)  LC_2 Logic Functioning bit
 (41 5)  (329 469)  (329 469)  LC_2 Logic Functioning bit
 (14 6)  (302 470)  (302 470)  routing T_6_29.sp4_h_l_9 <X> T_6_29.lc_trk_g1_4
 (22 6)  (310 470)  (310 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (311 470)  (311 470)  routing T_6_29.sp4_h_r_7 <X> T_6_29.lc_trk_g1_7
 (24 6)  (312 470)  (312 470)  routing T_6_29.sp4_h_r_7 <X> T_6_29.lc_trk_g1_7
 (27 6)  (315 470)  (315 470)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 470)  (316 470)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 470)  (317 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 470)  (318 470)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 470)  (320 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 470)  (324 470)  LC_3 Logic Functioning bit
 (41 6)  (329 470)  (329 470)  LC_3 Logic Functioning bit
 (43 6)  (331 470)  (331 470)  LC_3 Logic Functioning bit
 (50 6)  (338 470)  (338 470)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (302 471)  (302 471)  routing T_6_29.sp4_h_l_9 <X> T_6_29.lc_trk_g1_4
 (15 7)  (303 471)  (303 471)  routing T_6_29.sp4_h_l_9 <X> T_6_29.lc_trk_g1_4
 (16 7)  (304 471)  (304 471)  routing T_6_29.sp4_h_l_9 <X> T_6_29.lc_trk_g1_4
 (17 7)  (305 471)  (305 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (309 471)  (309 471)  routing T_6_29.sp4_h_r_7 <X> T_6_29.lc_trk_g1_7
 (22 7)  (310 471)  (310 471)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (311 471)  (311 471)  routing T_6_29.sp12_h_l_21 <X> T_6_29.lc_trk_g1_6
 (25 7)  (313 471)  (313 471)  routing T_6_29.sp12_h_l_21 <X> T_6_29.lc_trk_g1_6
 (26 7)  (314 471)  (314 471)  routing T_6_29.lc_trk_g0_3 <X> T_6_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 471)  (317 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 471)  (318 471)  routing T_6_29.lc_trk_g3_7 <X> T_6_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 471)  (319 471)  routing T_6_29.lc_trk_g0_2 <X> T_6_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 471)  (324 471)  LC_3 Logic Functioning bit
 (37 7)  (325 471)  (325 471)  LC_3 Logic Functioning bit
 (39 7)  (327 471)  (327 471)  LC_3 Logic Functioning bit
 (40 7)  (328 471)  (328 471)  LC_3 Logic Functioning bit
 (42 7)  (330 471)  (330 471)  LC_3 Logic Functioning bit
 (3 8)  (291 472)  (291 472)  routing T_6_29.sp12_h_r_1 <X> T_6_29.sp12_v_b_1
 (12 8)  (300 472)  (300 472)  routing T_6_29.sp4_h_l_40 <X> T_6_29.sp4_h_r_8
 (14 8)  (302 472)  (302 472)  routing T_6_29.sp4_v_t_21 <X> T_6_29.lc_trk_g2_0
 (17 8)  (305 472)  (305 472)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 472)  (306 472)  routing T_6_29.wire_logic_cluster/lc_1/out <X> T_6_29.lc_trk_g2_1
 (32 8)  (320 472)  (320 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 472)  (321 472)  routing T_6_29.lc_trk_g2_1 <X> T_6_29.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 472)  (326 472)  LC_4 Logic Functioning bit
 (39 8)  (327 472)  (327 472)  LC_4 Logic Functioning bit
 (42 8)  (330 472)  (330 472)  LC_4 Logic Functioning bit
 (43 8)  (331 472)  (331 472)  LC_4 Logic Functioning bit
 (50 8)  (338 472)  (338 472)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (291 473)  (291 473)  routing T_6_29.sp12_h_r_1 <X> T_6_29.sp12_v_b_1
 (13 9)  (301 473)  (301 473)  routing T_6_29.sp4_h_l_40 <X> T_6_29.sp4_h_r_8
 (14 9)  (302 473)  (302 473)  routing T_6_29.sp4_v_t_21 <X> T_6_29.lc_trk_g2_0
 (16 9)  (304 473)  (304 473)  routing T_6_29.sp4_v_t_21 <X> T_6_29.lc_trk_g2_0
 (17 9)  (305 473)  (305 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (310 473)  (310 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (311 473)  (311 473)  routing T_6_29.sp4_v_b_42 <X> T_6_29.lc_trk_g2_2
 (24 9)  (312 473)  (312 473)  routing T_6_29.sp4_v_b_42 <X> T_6_29.lc_trk_g2_2
 (38 9)  (326 473)  (326 473)  LC_4 Logic Functioning bit
 (39 9)  (327 473)  (327 473)  LC_4 Logic Functioning bit
 (42 9)  (330 473)  (330 473)  LC_4 Logic Functioning bit
 (43 9)  (331 473)  (331 473)  LC_4 Logic Functioning bit
 (26 10)  (314 474)  (314 474)  routing T_6_29.lc_trk_g0_5 <X> T_6_29.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 474)  (316 474)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 474)  (317 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 474)  (319 474)  routing T_6_29.lc_trk_g2_4 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 474)  (320 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 474)  (321 474)  routing T_6_29.lc_trk_g2_4 <X> T_6_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 474)  (324 474)  LC_5 Logic Functioning bit
 (41 10)  (329 474)  (329 474)  LC_5 Logic Functioning bit
 (43 10)  (331 474)  (331 474)  LC_5 Logic Functioning bit
 (50 10)  (338 474)  (338 474)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (305 475)  (305 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (29 11)  (317 475)  (317 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 475)  (318 475)  routing T_6_29.lc_trk_g2_2 <X> T_6_29.wire_logic_cluster/lc_5/in_1
 (36 11)  (324 475)  (324 475)  LC_5 Logic Functioning bit
 (37 11)  (325 475)  (325 475)  LC_5 Logic Functioning bit
 (39 11)  (327 475)  (327 475)  LC_5 Logic Functioning bit
 (40 11)  (328 475)  (328 475)  LC_5 Logic Functioning bit
 (42 11)  (330 475)  (330 475)  LC_5 Logic Functioning bit
 (17 12)  (305 476)  (305 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (310 476)  (310 476)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (311 476)  (311 476)  routing T_6_29.sp12_v_b_11 <X> T_6_29.lc_trk_g3_3
 (27 12)  (315 476)  (315 476)  routing T_6_29.lc_trk_g3_0 <X> T_6_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 476)  (316 476)  routing T_6_29.lc_trk_g3_0 <X> T_6_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 476)  (317 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 476)  (320 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (326 476)  (326 476)  LC_6 Logic Functioning bit
 (39 12)  (327 476)  (327 476)  LC_6 Logic Functioning bit
 (42 12)  (330 476)  (330 476)  LC_6 Logic Functioning bit
 (43 12)  (331 476)  (331 476)  LC_6 Logic Functioning bit
 (50 12)  (338 476)  (338 476)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (305 477)  (305 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (31 13)  (319 477)  (319 477)  routing T_6_29.lc_trk_g0_3 <X> T_6_29.wire_logic_cluster/lc_6/in_3
 (38 13)  (326 477)  (326 477)  LC_6 Logic Functioning bit
 (39 13)  (327 477)  (327 477)  LC_6 Logic Functioning bit
 (42 13)  (330 477)  (330 477)  LC_6 Logic Functioning bit
 (43 13)  (331 477)  (331 477)  LC_6 Logic Functioning bit
 (0 14)  (288 478)  (288 478)  routing T_6_29.glb_netwk_6 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 478)  (289 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (293 478)  (293 478)  routing T_6_29.sp4_h_r_6 <X> T_6_29.sp4_h_l_44
 (22 14)  (310 478)  (310 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (288 479)  (288 479)  routing T_6_29.glb_netwk_6 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (4 15)  (292 479)  (292 479)  routing T_6_29.sp4_h_r_6 <X> T_6_29.sp4_h_l_44


LogicTile_7_29

 (10 0)  (352 464)  (352 464)  routing T_7_29.sp4_v_t_45 <X> T_7_29.sp4_h_r_1
 (12 0)  (354 464)  (354 464)  routing T_7_29.sp4_h_l_46 <X> T_7_29.sp4_h_r_2
 (16 0)  (358 464)  (358 464)  routing T_7_29.sp12_h_l_14 <X> T_7_29.lc_trk_g0_1
 (17 0)  (359 464)  (359 464)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (28 0)  (370 464)  (370 464)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 464)  (371 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 464)  (372 464)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 464)  (373 464)  routing T_7_29.lc_trk_g0_5 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 464)  (374 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 464)  (378 464)  LC_0 Logic Functioning bit
 (38 0)  (380 464)  (380 464)  LC_0 Logic Functioning bit
 (51 0)  (393 464)  (393 464)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (394 464)  (394 464)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (354 465)  (354 465)  routing T_7_29.sp4_h_r_2 <X> T_7_29.sp4_v_b_2
 (13 1)  (355 465)  (355 465)  routing T_7_29.sp4_h_l_46 <X> T_7_29.sp4_h_r_2
 (18 1)  (360 465)  (360 465)  routing T_7_29.sp12_h_l_14 <X> T_7_29.lc_trk_g0_1
 (30 1)  (372 465)  (372 465)  routing T_7_29.lc_trk_g2_7 <X> T_7_29.wire_logic_cluster/lc_0/in_1
 (36 1)  (378 465)  (378 465)  LC_0 Logic Functioning bit
 (38 1)  (380 465)  (380 465)  LC_0 Logic Functioning bit
 (1 2)  (343 466)  (343 466)  routing T_7_29.glb_netwk_5 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (344 466)  (344 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (351 466)  (351 466)  routing T_7_29.sp4_v_b_1 <X> T_7_29.sp4_h_l_36
 (14 2)  (356 466)  (356 466)  routing T_7_29.sp4_v_t_1 <X> T_7_29.lc_trk_g0_4
 (16 2)  (358 466)  (358 466)  routing T_7_29.sp4_v_b_13 <X> T_7_29.lc_trk_g0_5
 (17 2)  (359 466)  (359 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 466)  (360 466)  routing T_7_29.sp4_v_b_13 <X> T_7_29.lc_trk_g0_5
 (22 2)  (364 466)  (364 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (31 2)  (373 466)  (373 466)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 466)  (374 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 466)  (375 466)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 466)  (376 466)  routing T_7_29.lc_trk_g3_5 <X> T_7_29.wire_logic_cluster/lc_1/in_3
 (38 2)  (380 466)  (380 466)  LC_1 Logic Functioning bit
 (41 2)  (383 466)  (383 466)  LC_1 Logic Functioning bit
 (42 2)  (384 466)  (384 466)  LC_1 Logic Functioning bit
 (43 2)  (385 466)  (385 466)  LC_1 Logic Functioning bit
 (50 2)  (392 466)  (392 466)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 467)  (342 467)  routing T_7_29.glb_netwk_5 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (13 3)  (355 467)  (355 467)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_h_l_39
 (14 3)  (356 467)  (356 467)  routing T_7_29.sp4_v_t_1 <X> T_7_29.lc_trk_g0_4
 (16 3)  (358 467)  (358 467)  routing T_7_29.sp4_v_t_1 <X> T_7_29.lc_trk_g0_4
 (17 3)  (359 467)  (359 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (360 467)  (360 467)  routing T_7_29.sp4_v_b_13 <X> T_7_29.lc_trk_g0_5
 (21 3)  (363 467)  (363 467)  routing T_7_29.sp4_r_v_b_31 <X> T_7_29.lc_trk_g0_7
 (26 3)  (368 467)  (368 467)  routing T_7_29.lc_trk_g2_3 <X> T_7_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 467)  (370 467)  routing T_7_29.lc_trk_g2_3 <X> T_7_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 467)  (371 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (39 3)  (381 467)  (381 467)  LC_1 Logic Functioning bit
 (40 3)  (382 467)  (382 467)  LC_1 Logic Functioning bit
 (42 3)  (384 467)  (384 467)  LC_1 Logic Functioning bit
 (43 3)  (385 467)  (385 467)  LC_1 Logic Functioning bit
 (0 4)  (342 468)  (342 468)  routing T_7_29.glb_netwk_7 <X> T_7_29.wire_logic_cluster/lc_7/cen
 (1 4)  (343 468)  (343 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (14 4)  (356 468)  (356 468)  routing T_7_29.sp4_v_b_0 <X> T_7_29.lc_trk_g1_0
 (21 4)  (363 468)  (363 468)  routing T_7_29.wire_logic_cluster/lc_3/out <X> T_7_29.lc_trk_g1_3
 (22 4)  (364 468)  (364 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (374 468)  (374 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 468)  (375 468)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 468)  (376 468)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 468)  (380 468)  LC_2 Logic Functioning bit
 (39 4)  (381 468)  (381 468)  LC_2 Logic Functioning bit
 (42 4)  (384 468)  (384 468)  LC_2 Logic Functioning bit
 (43 4)  (385 468)  (385 468)  LC_2 Logic Functioning bit
 (50 4)  (392 468)  (392 468)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (342 469)  (342 469)  routing T_7_29.glb_netwk_7 <X> T_7_29.wire_logic_cluster/lc_7/cen
 (16 5)  (358 469)  (358 469)  routing T_7_29.sp4_v_b_0 <X> T_7_29.lc_trk_g1_0
 (17 5)  (359 469)  (359 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (38 5)  (380 469)  (380 469)  LC_2 Logic Functioning bit
 (39 5)  (381 469)  (381 469)  LC_2 Logic Functioning bit
 (42 5)  (384 469)  (384 469)  LC_2 Logic Functioning bit
 (43 5)  (385 469)  (385 469)  LC_2 Logic Functioning bit
 (13 6)  (355 470)  (355 470)  routing T_7_29.sp4_v_b_5 <X> T_7_29.sp4_v_t_40
 (15 6)  (357 470)  (357 470)  routing T_7_29.sp4_h_r_21 <X> T_7_29.lc_trk_g1_5
 (16 6)  (358 470)  (358 470)  routing T_7_29.sp4_h_r_21 <X> T_7_29.lc_trk_g1_5
 (17 6)  (359 470)  (359 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 470)  (360 470)  routing T_7_29.sp4_h_r_21 <X> T_7_29.lc_trk_g1_5
 (27 6)  (369 470)  (369 470)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 470)  (371 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 470)  (373 470)  routing T_7_29.lc_trk_g0_4 <X> T_7_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 470)  (374 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 470)  (378 470)  LC_3 Logic Functioning bit
 (41 6)  (383 470)  (383 470)  LC_3 Logic Functioning bit
 (43 6)  (385 470)  (385 470)  LC_3 Logic Functioning bit
 (50 6)  (392 470)  (392 470)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (351 471)  (351 471)  routing T_7_29.sp4_v_b_8 <X> T_7_29.sp4_v_t_41
 (10 7)  (352 471)  (352 471)  routing T_7_29.sp4_v_b_8 <X> T_7_29.sp4_v_t_41
 (18 7)  (360 471)  (360 471)  routing T_7_29.sp4_h_r_21 <X> T_7_29.lc_trk_g1_5
 (29 7)  (371 471)  (371 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 471)  (372 471)  routing T_7_29.lc_trk_g1_3 <X> T_7_29.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 471)  (378 471)  LC_3 Logic Functioning bit
 (37 7)  (379 471)  (379 471)  LC_3 Logic Functioning bit
 (38 7)  (380 471)  (380 471)  LC_3 Logic Functioning bit
 (41 7)  (383 471)  (383 471)  LC_3 Logic Functioning bit
 (43 7)  (385 471)  (385 471)  LC_3 Logic Functioning bit
 (51 7)  (393 471)  (393 471)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (357 472)  (357 472)  routing T_7_29.sp12_v_b_1 <X> T_7_29.lc_trk_g2_1
 (17 8)  (359 472)  (359 472)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (360 472)  (360 472)  routing T_7_29.sp12_v_b_1 <X> T_7_29.lc_trk_g2_1
 (22 8)  (364 472)  (364 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (365 472)  (365 472)  routing T_7_29.sp4_v_t_30 <X> T_7_29.lc_trk_g2_3
 (24 8)  (366 472)  (366 472)  routing T_7_29.sp4_v_t_30 <X> T_7_29.lc_trk_g2_3
 (25 8)  (367 472)  (367 472)  routing T_7_29.sp4_v_b_26 <X> T_7_29.lc_trk_g2_2
 (32 8)  (374 472)  (374 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 472)  (375 472)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 472)  (376 472)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_4/in_3
 (38 8)  (380 472)  (380 472)  LC_4 Logic Functioning bit
 (39 8)  (381 472)  (381 472)  LC_4 Logic Functioning bit
 (42 8)  (384 472)  (384 472)  LC_4 Logic Functioning bit
 (43 8)  (385 472)  (385 472)  LC_4 Logic Functioning bit
 (50 8)  (392 472)  (392 472)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (360 473)  (360 473)  routing T_7_29.sp12_v_b_1 <X> T_7_29.lc_trk_g2_1
 (22 9)  (364 473)  (364 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (365 473)  (365 473)  routing T_7_29.sp4_v_b_26 <X> T_7_29.lc_trk_g2_2
 (38 9)  (380 473)  (380 473)  LC_4 Logic Functioning bit
 (39 9)  (381 473)  (381 473)  LC_4 Logic Functioning bit
 (42 9)  (384 473)  (384 473)  LC_4 Logic Functioning bit
 (43 9)  (385 473)  (385 473)  LC_4 Logic Functioning bit
 (47 9)  (389 473)  (389 473)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (52 9)  (394 473)  (394 473)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (364 474)  (364 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (368 474)  (368 474)  routing T_7_29.lc_trk_g0_7 <X> T_7_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 474)  (369 474)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 474)  (370 474)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 474)  (371 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 474)  (374 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 474)  (375 474)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 474)  (376 474)  routing T_7_29.lc_trk_g3_1 <X> T_7_29.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 474)  (380 474)  LC_5 Logic Functioning bit
 (39 10)  (381 474)  (381 474)  LC_5 Logic Functioning bit
 (41 10)  (383 474)  (383 474)  LC_5 Logic Functioning bit
 (45 10)  (387 474)  (387 474)  LC_5 Logic Functioning bit
 (47 10)  (389 474)  (389 474)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (393 474)  (393 474)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (395 474)  (395 474)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (3 11)  (345 475)  (345 475)  routing T_7_29.sp12_v_b_1 <X> T_7_29.sp12_h_l_22
 (26 11)  (368 475)  (368 475)  routing T_7_29.lc_trk_g0_7 <X> T_7_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 475)  (371 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 475)  (372 475)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 475)  (374 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (375 475)  (375 475)  routing T_7_29.lc_trk_g2_1 <X> T_7_29.input_2_5
 (39 11)  (381 475)  (381 475)  LC_5 Logic Functioning bit
 (45 11)  (387 475)  (387 475)  LC_5 Logic Functioning bit
 (3 12)  (345 476)  (345 476)  routing T_7_29.sp12_v_b_1 <X> T_7_29.sp12_h_r_1
 (14 12)  (356 476)  (356 476)  routing T_7_29.sp4_v_t_21 <X> T_7_29.lc_trk_g3_0
 (17 12)  (359 476)  (359 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 476)  (360 476)  routing T_7_29.wire_logic_cluster/lc_1/out <X> T_7_29.lc_trk_g3_1
 (21 12)  (363 476)  (363 476)  routing T_7_29.sp4_h_r_43 <X> T_7_29.lc_trk_g3_3
 (22 12)  (364 476)  (364 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 476)  (365 476)  routing T_7_29.sp4_h_r_43 <X> T_7_29.lc_trk_g3_3
 (24 12)  (366 476)  (366 476)  routing T_7_29.sp4_h_r_43 <X> T_7_29.lc_trk_g3_3
 (26 12)  (368 476)  (368 476)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 476)  (370 476)  routing T_7_29.lc_trk_g2_1 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 476)  (371 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 476)  (373 476)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 476)  (374 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 476)  (375 476)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 476)  (376 476)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (39 12)  (381 476)  (381 476)  LC_6 Logic Functioning bit
 (45 12)  (387 476)  (387 476)  LC_6 Logic Functioning bit
 (47 12)  (389 476)  (389 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (345 477)  (345 477)  routing T_7_29.sp12_v_b_1 <X> T_7_29.sp12_h_r_1
 (14 13)  (356 477)  (356 477)  routing T_7_29.sp4_v_t_21 <X> T_7_29.lc_trk_g3_0
 (16 13)  (358 477)  (358 477)  routing T_7_29.sp4_v_t_21 <X> T_7_29.lc_trk_g3_0
 (17 13)  (359 477)  (359 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (363 477)  (363 477)  routing T_7_29.sp4_h_r_43 <X> T_7_29.lc_trk_g3_3
 (27 13)  (369 477)  (369 477)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 477)  (371 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 477)  (373 477)  routing T_7_29.lc_trk_g3_6 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 477)  (374 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (375 477)  (375 477)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.input_2_6
 (34 13)  (376 477)  (376 477)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.input_2_6
 (35 13)  (377 477)  (377 477)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.input_2_6
 (37 13)  (379 477)  (379 477)  LC_6 Logic Functioning bit
 (39 13)  (381 477)  (381 477)  LC_6 Logic Functioning bit
 (42 13)  (384 477)  (384 477)  LC_6 Logic Functioning bit
 (45 13)  (387 477)  (387 477)  LC_6 Logic Functioning bit
 (0 14)  (342 478)  (342 478)  routing T_7_29.glb_netwk_6 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 478)  (343 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (347 478)  (347 478)  routing T_7_29.sp4_h_r_6 <X> T_7_29.sp4_h_l_44
 (15 14)  (357 478)  (357 478)  routing T_7_29.sp4_h_l_24 <X> T_7_29.lc_trk_g3_5
 (16 14)  (358 478)  (358 478)  routing T_7_29.sp4_h_l_24 <X> T_7_29.lc_trk_g3_5
 (17 14)  (359 478)  (359 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (360 478)  (360 478)  routing T_7_29.sp4_h_l_24 <X> T_7_29.lc_trk_g3_5
 (28 14)  (370 478)  (370 478)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 478)  (371 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 478)  (374 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 478)  (375 478)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 478)  (376 478)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (42 14)  (384 478)  (384 478)  LC_7 Logic Functioning bit
 (45 14)  (387 478)  (387 478)  LC_7 Logic Functioning bit
 (47 14)  (389 478)  (389 478)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (342 479)  (342 479)  routing T_7_29.glb_netwk_6 <X> T_7_29.wire_logic_cluster/lc_7/s_r
 (4 15)  (346 479)  (346 479)  routing T_7_29.sp4_h_r_6 <X> T_7_29.sp4_h_l_44
 (12 15)  (354 479)  (354 479)  routing T_7_29.sp4_h_l_46 <X> T_7_29.sp4_v_t_46
 (22 15)  (364 479)  (364 479)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (365 479)  (365 479)  routing T_7_29.sp12_v_b_14 <X> T_7_29.lc_trk_g3_6
 (28 15)  (370 479)  (370 479)  routing T_7_29.lc_trk_g2_1 <X> T_7_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 479)  (371 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 479)  (372 479)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 479)  (373 479)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 479)  (374 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (376 479)  (376 479)  routing T_7_29.lc_trk_g1_0 <X> T_7_29.input_2_7
 (36 15)  (378 479)  (378 479)  LC_7 Logic Functioning bit
 (38 15)  (380 479)  (380 479)  LC_7 Logic Functioning bit
 (43 15)  (385 479)  (385 479)  LC_7 Logic Functioning bit
 (45 15)  (387 479)  (387 479)  LC_7 Logic Functioning bit
 (48 15)  (390 479)  (390 479)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (395 479)  (395 479)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_29

 (2 0)  (398 464)  (398 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_h_r_0 <X> T_8_29.sp12_v_b_0
 (14 0)  (410 464)  (410 464)  routing T_8_29.sp12_h_r_0 <X> T_8_29.lc_trk_g0_0
 (27 0)  (423 464)  (423 464)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_bram/ram/WDATA_15
 (28 0)  (424 464)  (424 464)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_bram/ram/WDATA_15
 (29 0)  (425 464)  (425 464)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_4 wire_bram/ram/WDATA_15
 (30 0)  (426 464)  (426 464)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_bram/ram/WDATA_15
 (3 1)  (399 465)  (399 465)  routing T_8_29.sp12_h_r_0 <X> T_8_29.sp12_v_b_0
 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 465)  (408 465)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_v_b_2
 (14 1)  (410 465)  (410 465)  routing T_8_29.sp12_h_r_0 <X> T_8_29.lc_trk_g0_0
 (15 1)  (411 465)  (411 465)  routing T_8_29.sp12_h_r_0 <X> T_8_29.lc_trk_g0_0
 (17 1)  (413 465)  (413 465)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (39 1)  (435 465)  (435 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_15 sp4_v_b_16
 (1 2)  (397 466)  (397 466)  routing T_8_29.glb_netwk_5 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (5 2)  (401 466)  (401 466)  routing T_8_29.sp4_v_t_37 <X> T_8_29.sp4_h_l_37
 (13 2)  (409 466)  (409 466)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_v_t_39
 (14 2)  (410 466)  (410 466)  routing T_8_29.bnr_op_4 <X> T_8_29.lc_trk_g0_4
 (15 2)  (411 466)  (411 466)  routing T_8_29.sp4_h_r_5 <X> T_8_29.lc_trk_g0_5
 (16 2)  (412 466)  (412 466)  routing T_8_29.sp4_h_r_5 <X> T_8_29.lc_trk_g0_5
 (17 2)  (413 466)  (413 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (29 2)  (425 466)  (425 466)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_4 wire_bram/ram/WDATA_14
 (30 2)  (426 466)  (426 466)  routing T_8_29.lc_trk_g0_4 <X> T_8_29.wire_bram/ram/WDATA_14
 (40 2)  (436 466)  (436 466)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_19
 (0 3)  (396 467)  (396 467)  routing T_8_29.glb_netwk_5 <X> T_8_29.wire_bram/ram/RCLK
 (6 3)  (402 467)  (402 467)  routing T_8_29.sp4_v_t_37 <X> T_8_29.sp4_h_l_37
 (12 3)  (408 467)  (408 467)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_v_t_39
 (14 3)  (410 467)  (410 467)  routing T_8_29.bnr_op_4 <X> T_8_29.lc_trk_g0_4
 (17 3)  (413 467)  (413 467)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (414 467)  (414 467)  routing T_8_29.sp4_h_r_5 <X> T_8_29.lc_trk_g0_5
 (4 4)  (400 468)  (400 468)  routing T_8_29.sp4_h_l_44 <X> T_8_29.sp4_v_b_3
 (6 4)  (402 468)  (402 468)  routing T_8_29.sp4_h_l_44 <X> T_8_29.sp4_v_b_3
 (13 4)  (409 468)  (409 468)  routing T_8_29.sp4_v_t_40 <X> T_8_29.sp4_v_b_5
 (25 4)  (421 468)  (421 468)  routing T_8_29.sp4_h_r_10 <X> T_8_29.lc_trk_g1_2
 (27 4)  (423 468)  (423 468)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.wire_bram/ram/WDATA_13
 (29 4)  (425 468)  (425 468)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (5 5)  (401 469)  (401 469)  routing T_8_29.sp4_h_l_44 <X> T_8_29.sp4_v_b_3
 (22 5)  (418 469)  (418 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 469)  (419 469)  routing T_8_29.sp4_h_r_10 <X> T_8_29.lc_trk_g1_2
 (24 5)  (420 469)  (420 469)  routing T_8_29.sp4_h_r_10 <X> T_8_29.lc_trk_g1_2
 (30 5)  (426 469)  (426 469)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.wire_bram/ram/WDATA_13
 (41 5)  (437 469)  (437 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_5
 (28 6)  (424 470)  (424 470)  routing T_8_29.lc_trk_g2_6 <X> T_8_29.wire_bram/ram/WDATA_12
 (29 6)  (425 470)  (425 470)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_12
 (30 6)  (426 470)  (426 470)  routing T_8_29.lc_trk_g2_6 <X> T_8_29.wire_bram/ram/WDATA_12
 (10 7)  (406 471)  (406 471)  routing T_8_29.sp4_h_l_46 <X> T_8_29.sp4_v_t_41
 (30 7)  (426 471)  (426 471)  routing T_8_29.lc_trk_g2_6 <X> T_8_29.wire_bram/ram/WDATA_12
 (39 7)  (435 471)  (435 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (6 8)  (402 472)  (402 472)  routing T_8_29.sp4_h_r_1 <X> T_8_29.sp4_v_b_6
 (9 8)  (405 472)  (405 472)  routing T_8_29.sp4_v_t_42 <X> T_8_29.sp4_h_r_7
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 472)  (426 472)  routing T_8_29.lc_trk_g0_5 <X> T_8_29.wire_bram/ram/WDATA_11
 (36 8)  (432 472)  (432 472)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (13 9)  (409 473)  (409 473)  routing T_8_29.sp4_v_t_38 <X> T_8_29.sp4_h_r_8
 (22 9)  (418 473)  (418 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 473)  (419 473)  routing T_8_29.sp4_h_l_15 <X> T_8_29.lc_trk_g2_2
 (24 9)  (420 473)  (420 473)  routing T_8_29.sp4_h_l_15 <X> T_8_29.lc_trk_g2_2
 (25 9)  (421 473)  (421 473)  routing T_8_29.sp4_h_l_15 <X> T_8_29.lc_trk_g2_2
 (14 10)  (410 474)  (410 474)  routing T_8_29.sp4_v_b_28 <X> T_8_29.lc_trk_g2_4
 (25 10)  (421 474)  (421 474)  routing T_8_29.rgt_op_6 <X> T_8_29.lc_trk_g2_6
 (29 10)  (425 474)  (425 474)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_10
 (16 11)  (412 475)  (412 475)  routing T_8_29.sp4_v_b_28 <X> T_8_29.lc_trk_g2_4
 (17 11)  (413 475)  (413 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (418 475)  (418 475)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (420 475)  (420 475)  routing T_8_29.rgt_op_6 <X> T_8_29.lc_trk_g2_6
 (41 11)  (437 475)  (437 475)  Enable bit of Mux _out_links/OutMux9_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_11
 (12 12)  (408 476)  (408 476)  routing T_8_29.sp4_h_l_45 <X> T_8_29.sp4_h_r_11
 (14 12)  (410 476)  (410 476)  routing T_8_29.sp4_v_t_13 <X> T_8_29.lc_trk_g3_0
 (27 12)  (423 476)  (423 476)  routing T_8_29.lc_trk_g3_0 <X> T_8_29.wire_bram/ram/WDATA_9
 (28 12)  (424 476)  (424 476)  routing T_8_29.lc_trk_g3_0 <X> T_8_29.wire_bram/ram/WDATA_9
 (29 12)  (425 476)  (425 476)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (13 13)  (409 477)  (409 477)  routing T_8_29.sp4_h_l_45 <X> T_8_29.sp4_h_r_11
 (16 13)  (412 477)  (412 477)  routing T_8_29.sp4_v_t_13 <X> T_8_29.lc_trk_g3_0
 (17 13)  (413 477)  (413 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (37 13)  (433 477)  (433 477)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (0 14)  (396 478)  (396 478)  routing T_8_29.lc_trk_g2_4 <X> T_8_29.wire_bram/ram/RE
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (28 14)  (424 478)  (424 478)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.wire_bram/ram/WDATA_8
 (29 14)  (425 478)  (425 478)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_8
 (36 14)  (432 478)  (432 478)  Enable bit of Mux _out_links/OutMux8_7 => wire_bram/ram/RDATA_8 sp4_h_r_46
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g2_4 <X> T_8_29.wire_bram/ram/RE
 (15 15)  (411 479)  (411 479)  routing T_8_29.tnr_op_4 <X> T_8_29.lc_trk_g3_4
 (17 15)  (413 479)  (413 479)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (426 479)  (426 479)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.wire_bram/ram/WDATA_8


LogicTile_9_29

 (3 0)  (441 464)  (441 464)  routing T_9_29.sp12_v_t_23 <X> T_9_29.sp12_v_b_0
 (16 0)  (454 464)  (454 464)  routing T_9_29.sp4_v_b_9 <X> T_9_29.lc_trk_g0_1
 (17 0)  (455 464)  (455 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (456 464)  (456 464)  routing T_9_29.sp4_v_b_9 <X> T_9_29.lc_trk_g0_1
 (27 0)  (465 464)  (465 464)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 464)  (467 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 464)  (468 464)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 464)  (470 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 464)  (472 464)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 464)  (474 464)  LC_0 Logic Functioning bit
 (38 0)  (476 464)  (476 464)  LC_0 Logic Functioning bit
 (18 1)  (456 465)  (456 465)  routing T_9_29.sp4_v_b_9 <X> T_9_29.lc_trk_g0_1
 (31 1)  (469 465)  (469 465)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 465)  (474 465)  LC_0 Logic Functioning bit
 (38 1)  (476 465)  (476 465)  LC_0 Logic Functioning bit
 (48 1)  (486 465)  (486 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (5 2)  (443 466)  (443 466)  routing T_9_29.sp4_h_r_9 <X> T_9_29.sp4_h_l_37
 (15 2)  (453 466)  (453 466)  routing T_9_29.lft_op_5 <X> T_9_29.lc_trk_g0_5
 (17 2)  (455 466)  (455 466)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (456 466)  (456 466)  routing T_9_29.lft_op_5 <X> T_9_29.lc_trk_g0_5
 (28 2)  (466 466)  (466 466)  routing T_9_29.lc_trk_g2_4 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 466)  (467 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 466)  (468 466)  routing T_9_29.lc_trk_g2_4 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 466)  (469 466)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 466)  (470 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 466)  (471 466)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 466)  (472 466)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 466)  (474 466)  LC_1 Logic Functioning bit
 (38 2)  (476 466)  (476 466)  LC_1 Logic Functioning bit
 (4 3)  (442 467)  (442 467)  routing T_9_29.sp4_h_r_9 <X> T_9_29.sp4_h_l_37
 (36 3)  (474 467)  (474 467)  LC_1 Logic Functioning bit
 (38 3)  (476 467)  (476 467)  LC_1 Logic Functioning bit
 (5 4)  (443 468)  (443 468)  routing T_9_29.sp4_v_b_3 <X> T_9_29.sp4_h_r_3
 (14 4)  (452 468)  (452 468)  routing T_9_29.sp4_v_b_0 <X> T_9_29.lc_trk_g1_0
 (22 4)  (460 468)  (460 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (464 468)  (464 468)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 468)  (465 468)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 468)  (466 468)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 468)  (467 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 468)  (469 468)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 468)  (470 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 468)  (471 468)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 468)  (472 468)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 468)  (474 468)  LC_2 Logic Functioning bit
 (37 4)  (475 468)  (475 468)  LC_2 Logic Functioning bit
 (38 4)  (476 468)  (476 468)  LC_2 Logic Functioning bit
 (39 4)  (477 468)  (477 468)  LC_2 Logic Functioning bit
 (40 4)  (478 468)  (478 468)  LC_2 Logic Functioning bit
 (42 4)  (480 468)  (480 468)  LC_2 Logic Functioning bit
 (43 4)  (481 468)  (481 468)  LC_2 Logic Functioning bit
 (50 4)  (488 468)  (488 468)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (444 469)  (444 469)  routing T_9_29.sp4_v_b_3 <X> T_9_29.sp4_h_r_3
 (16 5)  (454 469)  (454 469)  routing T_9_29.sp4_v_b_0 <X> T_9_29.lc_trk_g1_0
 (17 5)  (455 469)  (455 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (460 469)  (460 469)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 469)  (461 469)  routing T_9_29.sp12_h_r_10 <X> T_9_29.lc_trk_g1_2
 (26 5)  (464 469)  (464 469)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 469)  (465 469)  routing T_9_29.lc_trk_g1_7 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 469)  (467 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 469)  (469 469)  routing T_9_29.lc_trk_g3_6 <X> T_9_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 469)  (474 469)  LC_2 Logic Functioning bit
 (37 5)  (475 469)  (475 469)  LC_2 Logic Functioning bit
 (39 5)  (477 469)  (477 469)  LC_2 Logic Functioning bit
 (40 5)  (478 469)  (478 469)  LC_2 Logic Functioning bit
 (42 5)  (480 469)  (480 469)  LC_2 Logic Functioning bit
 (43 5)  (481 469)  (481 469)  LC_2 Logic Functioning bit
 (51 5)  (489 469)  (489 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (453 470)  (453 470)  routing T_9_29.sp4_v_b_21 <X> T_9_29.lc_trk_g1_5
 (16 6)  (454 470)  (454 470)  routing T_9_29.sp4_v_b_21 <X> T_9_29.lc_trk_g1_5
 (17 6)  (455 470)  (455 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (460 470)  (460 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (461 470)  (461 470)  routing T_9_29.sp4_v_b_23 <X> T_9_29.lc_trk_g1_7
 (24 6)  (462 470)  (462 470)  routing T_9_29.sp4_v_b_23 <X> T_9_29.lc_trk_g1_7
 (27 6)  (465 470)  (465 470)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 470)  (467 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 470)  (468 470)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 470)  (469 470)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 470)  (470 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 470)  (471 470)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 470)  (479 470)  LC_3 Logic Functioning bit
 (43 6)  (481 470)  (481 470)  LC_3 Logic Functioning bit
 (14 7)  (452 471)  (452 471)  routing T_9_29.sp4_r_v_b_28 <X> T_9_29.lc_trk_g1_4
 (17 7)  (455 471)  (455 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (31 7)  (469 471)  (469 471)  routing T_9_29.lc_trk_g2_6 <X> T_9_29.wire_logic_cluster/lc_3/in_3
 (41 7)  (479 471)  (479 471)  LC_3 Logic Functioning bit
 (43 7)  (481 471)  (481 471)  LC_3 Logic Functioning bit
 (51 7)  (489 471)  (489 471)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (442 472)  (442 472)  routing T_9_29.sp4_v_t_43 <X> T_9_29.sp4_v_b_6
 (8 8)  (446 472)  (446 472)  routing T_9_29.sp4_h_l_46 <X> T_9_29.sp4_h_r_7
 (10 8)  (448 472)  (448 472)  routing T_9_29.sp4_h_l_46 <X> T_9_29.sp4_h_r_7
 (15 8)  (453 472)  (453 472)  routing T_9_29.sp4_v_t_28 <X> T_9_29.lc_trk_g2_1
 (16 8)  (454 472)  (454 472)  routing T_9_29.sp4_v_t_28 <X> T_9_29.lc_trk_g2_1
 (17 8)  (455 472)  (455 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (467 472)  (467 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 472)  (470 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 472)  (471 472)  routing T_9_29.lc_trk_g2_1 <X> T_9_29.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 472)  (473 472)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.input_2_4
 (39 8)  (477 472)  (477 472)  LC_4 Logic Functioning bit
 (40 8)  (478 472)  (478 472)  LC_4 Logic Functioning bit
 (42 8)  (480 472)  (480 472)  LC_4 Logic Functioning bit
 (13 9)  (451 473)  (451 473)  routing T_9_29.sp4_v_t_38 <X> T_9_29.sp4_h_r_8
 (26 9)  (464 473)  (464 473)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 473)  (465 473)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 473)  (466 473)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 473)  (467 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 473)  (470 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (471 473)  (471 473)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.input_2_4
 (34 9)  (472 473)  (472 473)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.input_2_4
 (38 9)  (476 473)  (476 473)  LC_4 Logic Functioning bit
 (39 9)  (477 473)  (477 473)  LC_4 Logic Functioning bit
 (40 9)  (478 473)  (478 473)  LC_4 Logic Functioning bit
 (41 9)  (479 473)  (479 473)  LC_4 Logic Functioning bit
 (42 9)  (480 473)  (480 473)  LC_4 Logic Functioning bit
 (43 9)  (481 473)  (481 473)  LC_4 Logic Functioning bit
 (53 9)  (491 473)  (491 473)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (464 474)  (464 474)  routing T_9_29.lc_trk_g0_5 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 474)  (465 474)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 474)  (466 474)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 474)  (467 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 474)  (469 474)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 474)  (470 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 474)  (471 474)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 474)  (472 474)  routing T_9_29.lc_trk_g3_5 <X> T_9_29.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 474)  (475 474)  LC_5 Logic Functioning bit
 (39 10)  (477 474)  (477 474)  LC_5 Logic Functioning bit
 (40 10)  (478 474)  (478 474)  LC_5 Logic Functioning bit
 (41 10)  (479 474)  (479 474)  LC_5 Logic Functioning bit
 (42 10)  (480 474)  (480 474)  LC_5 Logic Functioning bit
 (14 11)  (452 475)  (452 475)  routing T_9_29.tnl_op_4 <X> T_9_29.lc_trk_g2_4
 (15 11)  (453 475)  (453 475)  routing T_9_29.tnl_op_4 <X> T_9_29.lc_trk_g2_4
 (17 11)  (455 475)  (455 475)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (19 11)  (457 475)  (457 475)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (460 475)  (460 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (467 475)  (467 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 475)  (468 475)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 475)  (470 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (472 475)  (472 475)  routing T_9_29.lc_trk_g1_0 <X> T_9_29.input_2_5
 (38 11)  (476 475)  (476 475)  LC_5 Logic Functioning bit
 (40 11)  (478 475)  (478 475)  LC_5 Logic Functioning bit
 (41 11)  (479 475)  (479 475)  LC_5 Logic Functioning bit
 (42 11)  (480 475)  (480 475)  LC_5 Logic Functioning bit
 (47 11)  (485 475)  (485 475)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (491 475)  (491 475)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (459 476)  (459 476)  routing T_9_29.sp12_v_t_0 <X> T_9_29.lc_trk_g3_3
 (22 12)  (460 476)  (460 476)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (462 476)  (462 476)  routing T_9_29.sp12_v_t_0 <X> T_9_29.lc_trk_g3_3
 (31 12)  (469 476)  (469 476)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 476)  (470 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 476)  (472 476)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 476)  (474 476)  LC_6 Logic Functioning bit
 (38 12)  (476 476)  (476 476)  LC_6 Logic Functioning bit
 (48 12)  (486 476)  (486 476)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (11 13)  (449 477)  (449 477)  routing T_9_29.sp4_h_l_38 <X> T_9_29.sp4_h_r_11
 (13 13)  (451 477)  (451 477)  routing T_9_29.sp4_h_l_38 <X> T_9_29.sp4_h_r_11
 (16 13)  (454 477)  (454 477)  routing T_9_29.sp12_v_b_8 <X> T_9_29.lc_trk_g3_0
 (17 13)  (455 477)  (455 477)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (459 477)  (459 477)  routing T_9_29.sp12_v_t_0 <X> T_9_29.lc_trk_g3_3
 (26 13)  (464 477)  (464 477)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 477)  (465 477)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 477)  (467 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 477)  (475 477)  LC_6 Logic Functioning bit
 (39 13)  (477 477)  (477 477)  LC_6 Logic Functioning bit
 (51 13)  (489 477)  (489 477)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (453 478)  (453 478)  routing T_9_29.sp12_v_t_2 <X> T_9_29.lc_trk_g3_5
 (17 14)  (455 478)  (455 478)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (456 478)  (456 478)  routing T_9_29.sp12_v_t_2 <X> T_9_29.lc_trk_g3_5
 (4 15)  (442 479)  (442 479)  routing T_9_29.sp4_v_b_4 <X> T_9_29.sp4_h_l_44
 (18 15)  (456 479)  (456 479)  routing T_9_29.sp12_v_t_2 <X> T_9_29.lc_trk_g3_5
 (22 15)  (460 479)  (460 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 479)  (461 479)  routing T_9_29.sp4_h_r_30 <X> T_9_29.lc_trk_g3_6
 (24 15)  (462 479)  (462 479)  routing T_9_29.sp4_h_r_30 <X> T_9_29.lc_trk_g3_6
 (25 15)  (463 479)  (463 479)  routing T_9_29.sp4_h_r_30 <X> T_9_29.lc_trk_g3_6


LogicTile_10_29

 (15 2)  (507 466)  (507 466)  routing T_10_29.sp4_h_r_21 <X> T_10_29.lc_trk_g0_5
 (16 2)  (508 466)  (508 466)  routing T_10_29.sp4_h_r_21 <X> T_10_29.lc_trk_g0_5
 (17 2)  (509 466)  (509 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (510 466)  (510 466)  routing T_10_29.sp4_h_r_21 <X> T_10_29.lc_trk_g0_5
 (19 2)  (511 466)  (511 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (517 466)  (517 466)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g0_6
 (32 2)  (524 466)  (524 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 466)  (525 466)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 466)  (526 466)  routing T_10_29.lc_trk_g3_1 <X> T_10_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 466)  (528 466)  LC_1 Logic Functioning bit
 (38 2)  (530 466)  (530 466)  LC_1 Logic Functioning bit
 (48 2)  (540 466)  (540 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (11 3)  (503 467)  (503 467)  routing T_10_29.sp4_h_r_2 <X> T_10_29.sp4_h_l_39
 (18 3)  (510 467)  (510 467)  routing T_10_29.sp4_h_r_21 <X> T_10_29.lc_trk_g0_5
 (22 3)  (514 467)  (514 467)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 467)  (515 467)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g0_6
 (24 3)  (516 467)  (516 467)  routing T_10_29.sp4_h_r_14 <X> T_10_29.lc_trk_g0_6
 (26 3)  (518 467)  (518 467)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 467)  (519 467)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 467)  (521 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 467)  (529 467)  LC_1 Logic Functioning bit
 (39 3)  (531 467)  (531 467)  LC_1 Logic Functioning bit
 (47 3)  (539 467)  (539 467)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (500 468)  (500 468)  routing T_10_29.sp4_h_l_41 <X> T_10_29.sp4_h_r_4
 (26 4)  (518 468)  (518 468)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 468)  (520 468)  routing T_10_29.lc_trk_g2_3 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 468)  (521 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 468)  (523 468)  routing T_10_29.lc_trk_g0_5 <X> T_10_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 468)  (524 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (527 468)  (527 468)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.input_2_2
 (39 4)  (531 468)  (531 468)  LC_2 Logic Functioning bit
 (40 4)  (532 468)  (532 468)  LC_2 Logic Functioning bit
 (42 4)  (534 468)  (534 468)  LC_2 Logic Functioning bit
 (9 5)  (501 469)  (501 469)  routing T_10_29.sp4_v_t_41 <X> T_10_29.sp4_v_b_4
 (14 5)  (506 469)  (506 469)  routing T_10_29.sp12_h_r_16 <X> T_10_29.lc_trk_g1_0
 (16 5)  (508 469)  (508 469)  routing T_10_29.sp12_h_r_16 <X> T_10_29.lc_trk_g1_0
 (17 5)  (509 469)  (509 469)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (514 469)  (514 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 469)  (515 469)  routing T_10_29.sp4_v_b_18 <X> T_10_29.lc_trk_g1_2
 (24 5)  (516 469)  (516 469)  routing T_10_29.sp4_v_b_18 <X> T_10_29.lc_trk_g1_2
 (26 5)  (518 469)  (518 469)  routing T_10_29.lc_trk_g0_6 <X> T_10_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 469)  (521 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 469)  (522 469)  routing T_10_29.lc_trk_g2_3 <X> T_10_29.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 469)  (524 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (526 469)  (526 469)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.input_2_2
 (35 5)  (527 469)  (527 469)  routing T_10_29.lc_trk_g1_7 <X> T_10_29.input_2_2
 (38 5)  (530 469)  (530 469)  LC_2 Logic Functioning bit
 (39 5)  (531 469)  (531 469)  LC_2 Logic Functioning bit
 (40 5)  (532 469)  (532 469)  LC_2 Logic Functioning bit
 (41 5)  (533 469)  (533 469)  LC_2 Logic Functioning bit
 (42 5)  (534 469)  (534 469)  LC_2 Logic Functioning bit
 (43 5)  (535 469)  (535 469)  LC_2 Logic Functioning bit
 (52 5)  (544 469)  (544 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 6)  (514 470)  (514 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 470)  (515 470)  routing T_10_29.sp4_v_b_23 <X> T_10_29.lc_trk_g1_7
 (24 6)  (516 470)  (516 470)  routing T_10_29.sp4_v_b_23 <X> T_10_29.lc_trk_g1_7
 (21 8)  (513 472)  (513 472)  routing T_10_29.sp4_v_t_22 <X> T_10_29.lc_trk_g2_3
 (22 8)  (514 472)  (514 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (515 472)  (515 472)  routing T_10_29.sp4_v_t_22 <X> T_10_29.lc_trk_g2_3
 (27 8)  (519 472)  (519 472)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 472)  (521 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 472)  (524 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 472)  (525 472)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 472)  (526 472)  routing T_10_29.lc_trk_g3_0 <X> T_10_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 472)  (528 472)  LC_4 Logic Functioning bit
 (38 8)  (530 472)  (530 472)  LC_4 Logic Functioning bit
 (8 9)  (500 473)  (500 473)  routing T_10_29.sp4_h_r_7 <X> T_10_29.sp4_v_b_7
 (21 9)  (513 473)  (513 473)  routing T_10_29.sp4_v_t_22 <X> T_10_29.lc_trk_g2_3
 (30 9)  (522 473)  (522 473)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 473)  (528 473)  LC_4 Logic Functioning bit
 (38 9)  (530 473)  (530 473)  LC_4 Logic Functioning bit
 (53 9)  (545 473)  (545 473)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (497 474)  (497 474)  routing T_10_29.sp4_v_b_6 <X> T_10_29.sp4_h_l_43
 (14 10)  (506 474)  (506 474)  routing T_10_29.sp4_h_r_36 <X> T_10_29.lc_trk_g2_4
 (31 10)  (523 474)  (523 474)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 474)  (524 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 474)  (525 474)  routing T_10_29.lc_trk_g2_4 <X> T_10_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 474)  (528 474)  LC_5 Logic Functioning bit
 (38 10)  (530 474)  (530 474)  LC_5 Logic Functioning bit
 (46 10)  (538 474)  (538 474)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (544 474)  (544 474)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (507 475)  (507 475)  routing T_10_29.sp4_h_r_36 <X> T_10_29.lc_trk_g2_4
 (16 11)  (508 475)  (508 475)  routing T_10_29.sp4_h_r_36 <X> T_10_29.lc_trk_g2_4
 (17 11)  (509 475)  (509 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (518 475)  (518 475)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 475)  (519 475)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 475)  (521 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 475)  (529 475)  LC_5 Logic Functioning bit
 (39 11)  (531 475)  (531 475)  LC_5 Logic Functioning bit
 (17 12)  (509 476)  (509 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (519 476)  (519 476)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 476)  (521 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 476)  (524 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 476)  (526 476)  routing T_10_29.lc_trk_g1_0 <X> T_10_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 476)  (528 476)  LC_6 Logic Functioning bit
 (38 12)  (530 476)  (530 476)  LC_6 Logic Functioning bit
 (47 12)  (539 476)  (539 476)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (509 477)  (509 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (30 13)  (522 477)  (522 477)  routing T_10_29.lc_trk_g1_2 <X> T_10_29.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 477)  (528 477)  LC_6 Logic Functioning bit
 (38 13)  (530 477)  (530 477)  LC_6 Logic Functioning bit
 (12 14)  (504 478)  (504 478)  routing T_10_29.sp4_v_b_11 <X> T_10_29.sp4_h_l_46


LogicTile_11_29

 (28 0)  (574 464)  (574 464)  routing T_11_29.lc_trk_g2_7 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 464)  (575 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 464)  (576 464)  routing T_11_29.lc_trk_g2_7 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 464)  (578 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 464)  (579 464)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 464)  (580 464)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 464)  (581 464)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.input_2_0
 (39 0)  (585 464)  (585 464)  LC_0 Logic Functioning bit
 (40 0)  (586 464)  (586 464)  LC_0 Logic Functioning bit
 (42 0)  (588 464)  (588 464)  LC_0 Logic Functioning bit
 (3 1)  (549 465)  (549 465)  routing T_11_29.sp12_h_l_23 <X> T_11_29.sp12_v_b_0
 (8 1)  (554 465)  (554 465)  routing T_11_29.sp4_h_l_36 <X> T_11_29.sp4_v_b_1
 (9 1)  (555 465)  (555 465)  routing T_11_29.sp4_h_l_36 <X> T_11_29.sp4_v_b_1
 (26 1)  (572 465)  (572 465)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 465)  (574 465)  routing T_11_29.lc_trk_g2_2 <X> T_11_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 465)  (575 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 465)  (576 465)  routing T_11_29.lc_trk_g2_7 <X> T_11_29.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 465)  (577 465)  routing T_11_29.lc_trk_g3_2 <X> T_11_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 465)  (578 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 465)  (579 465)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.input_2_0
 (35 1)  (581 465)  (581 465)  routing T_11_29.lc_trk_g2_6 <X> T_11_29.input_2_0
 (38 1)  (584 465)  (584 465)  LC_0 Logic Functioning bit
 (39 1)  (585 465)  (585 465)  LC_0 Logic Functioning bit
 (40 1)  (586 465)  (586 465)  LC_0 Logic Functioning bit
 (41 1)  (587 465)  (587 465)  LC_0 Logic Functioning bit
 (42 1)  (588 465)  (588 465)  LC_0 Logic Functioning bit
 (43 1)  (589 465)  (589 465)  LC_0 Logic Functioning bit
 (52 1)  (598 465)  (598 465)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (22 2)  (568 466)  (568 466)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (567 467)  (567 467)  routing T_11_29.sp4_r_v_b_31 <X> T_11_29.lc_trk_g0_7
 (2 4)  (548 468)  (548 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (29 4)  (575 468)  (575 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 468)  (576 468)  routing T_11_29.lc_trk_g0_7 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 468)  (578 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 468)  (580 468)  routing T_11_29.lc_trk_g1_2 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 468)  (582 468)  LC_2 Logic Functioning bit
 (38 4)  (584 468)  (584 468)  LC_2 Logic Functioning bit
 (8 5)  (554 469)  (554 469)  routing T_11_29.sp4_h_r_4 <X> T_11_29.sp4_v_b_4
 (22 5)  (568 469)  (568 469)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (569 469)  (569 469)  routing T_11_29.sp12_h_r_10 <X> T_11_29.lc_trk_g1_2
 (30 5)  (576 469)  (576 469)  routing T_11_29.lc_trk_g0_7 <X> T_11_29.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 469)  (577 469)  routing T_11_29.lc_trk_g1_2 <X> T_11_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 469)  (582 469)  LC_2 Logic Functioning bit
 (38 5)  (584 469)  (584 469)  LC_2 Logic Functioning bit
 (47 5)  (593 469)  (593 469)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (594 469)  (594 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (2 6)  (548 470)  (548 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (22 9)  (568 473)  (568 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 473)  (569 473)  routing T_11_29.sp4_v_b_42 <X> T_11_29.lc_trk_g2_2
 (24 9)  (570 473)  (570 473)  routing T_11_29.sp4_v_b_42 <X> T_11_29.lc_trk_g2_2
 (5 10)  (551 474)  (551 474)  routing T_11_29.sp4_v_b_6 <X> T_11_29.sp4_h_l_43
 (22 10)  (568 474)  (568 474)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (569 474)  (569 474)  routing T_11_29.sp12_v_t_12 <X> T_11_29.lc_trk_g2_7
 (3 11)  (549 475)  (549 475)  routing T_11_29.sp12_v_b_1 <X> T_11_29.sp12_h_l_22
 (22 11)  (568 475)  (568 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 475)  (569 475)  routing T_11_29.sp4_v_b_46 <X> T_11_29.lc_trk_g2_6
 (24 11)  (570 475)  (570 475)  routing T_11_29.sp4_v_b_46 <X> T_11_29.lc_trk_g2_6
 (5 12)  (551 476)  (551 476)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_r_9
 (11 12)  (557 476)  (557 476)  routing T_11_29.sp4_h_l_40 <X> T_11_29.sp4_v_b_11
 (13 12)  (559 476)  (559 476)  routing T_11_29.sp4_h_l_40 <X> T_11_29.sp4_v_b_11
 (25 12)  (571 476)  (571 476)  routing T_11_29.sp4_h_r_42 <X> T_11_29.lc_trk_g3_2
 (4 13)  (550 477)  (550 477)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_r_9
 (6 13)  (552 477)  (552 477)  routing T_11_29.sp4_v_b_3 <X> T_11_29.sp4_h_r_9
 (12 13)  (558 477)  (558 477)  routing T_11_29.sp4_h_l_40 <X> T_11_29.sp4_v_b_11
 (22 13)  (568 477)  (568 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 477)  (569 477)  routing T_11_29.sp4_h_r_42 <X> T_11_29.lc_trk_g3_2
 (24 13)  (570 477)  (570 477)  routing T_11_29.sp4_h_r_42 <X> T_11_29.lc_trk_g3_2
 (25 13)  (571 477)  (571 477)  routing T_11_29.sp4_h_r_42 <X> T_11_29.lc_trk_g3_2


LogicTile_12_29

 (0 0)  (600 464)  (600 464)  Negative Clock bit

 (15 0)  (615 464)  (615 464)  routing T_12_29.bot_op_1 <X> T_12_29.lc_trk_g0_1
 (17 0)  (617 464)  (617 464)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (2 2)  (602 466)  (602 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (1 3)  (601 467)  (601 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (1 4)  (601 468)  (601 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (16 4)  (616 468)  (616 468)  routing T_12_29.sp12_h_l_14 <X> T_12_29.lc_trk_g1_1
 (17 4)  (617 468)  (617 468)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (626 468)  (626 468)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 468)  (629 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 468)  (631 468)  routing T_12_29.lc_trk_g1_4 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 468)  (632 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 468)  (634 468)  routing T_12_29.lc_trk_g1_4 <X> T_12_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 468)  (636 468)  LC_2 Logic Functioning bit
 (37 4)  (637 468)  (637 468)  LC_2 Logic Functioning bit
 (38 4)  (638 468)  (638 468)  LC_2 Logic Functioning bit
 (39 4)  (639 468)  (639 468)  LC_2 Logic Functioning bit
 (41 4)  (641 468)  (641 468)  LC_2 Logic Functioning bit
 (43 4)  (643 468)  (643 468)  LC_2 Logic Functioning bit
 (45 4)  (645 468)  (645 468)  LC_2 Logic Functioning bit
 (12 5)  (612 469)  (612 469)  routing T_12_29.sp4_h_r_5 <X> T_12_29.sp4_v_b_5
 (18 5)  (618 469)  (618 469)  routing T_12_29.sp12_h_l_14 <X> T_12_29.lc_trk_g1_1
 (26 5)  (626 469)  (626 469)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 469)  (627 469)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 469)  (628 469)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 469)  (629 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 469)  (636 469)  LC_2 Logic Functioning bit
 (38 5)  (638 469)  (638 469)  LC_2 Logic Functioning bit
 (45 5)  (645 469)  (645 469)  LC_2 Logic Functioning bit
 (48 5)  (648 469)  (648 469)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 7)  (611 471)  (611 471)  routing T_12_29.sp4_h_r_5 <X> T_12_29.sp4_h_l_40
 (14 7)  (614 471)  (614 471)  routing T_12_29.sp4_h_r_4 <X> T_12_29.lc_trk_g1_4
 (15 7)  (615 471)  (615 471)  routing T_12_29.sp4_h_r_4 <X> T_12_29.lc_trk_g1_4
 (16 7)  (616 471)  (616 471)  routing T_12_29.sp4_h_r_4 <X> T_12_29.lc_trk_g1_4
 (17 7)  (617 471)  (617 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (5 8)  (605 472)  (605 472)  routing T_12_29.sp4_v_b_0 <X> T_12_29.sp4_h_r_6
 (13 8)  (613 472)  (613 472)  routing T_12_29.sp4_h_l_45 <X> T_12_29.sp4_v_b_8
 (4 9)  (604 473)  (604 473)  routing T_12_29.sp4_v_b_0 <X> T_12_29.sp4_h_r_6
 (6 9)  (606 473)  (606 473)  routing T_12_29.sp4_v_b_0 <X> T_12_29.sp4_h_r_6
 (12 9)  (612 473)  (612 473)  routing T_12_29.sp4_h_l_45 <X> T_12_29.sp4_v_b_8
 (13 12)  (613 476)  (613 476)  routing T_12_29.sp4_h_l_46 <X> T_12_29.sp4_v_b_11
 (12 13)  (612 477)  (612 477)  routing T_12_29.sp4_h_l_46 <X> T_12_29.sp4_v_b_11
 (0 14)  (600 478)  (600 478)  routing T_12_29.glb_netwk_4 <X> T_12_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 478)  (601 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 478)  (621 478)  routing T_12_29.sp4_v_t_26 <X> T_12_29.lc_trk_g3_7
 (22 14)  (622 478)  (622 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 478)  (623 478)  routing T_12_29.sp4_v_t_26 <X> T_12_29.lc_trk_g3_7
 (27 14)  (627 478)  (627 478)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 478)  (628 478)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 478)  (629 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 478)  (630 478)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 478)  (632 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 478)  (634 478)  routing T_12_29.lc_trk_g1_1 <X> T_12_29.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 478)  (637 478)  LC_7 Logic Functioning bit
 (39 14)  (639 478)  (639 478)  LC_7 Logic Functioning bit
 (45 14)  (645 478)  (645 478)  LC_7 Logic Functioning bit
 (21 15)  (621 479)  (621 479)  routing T_12_29.sp4_v_t_26 <X> T_12_29.lc_trk_g3_7
 (30 15)  (630 479)  (630 479)  routing T_12_29.lc_trk_g3_7 <X> T_12_29.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 479)  (637 479)  LC_7 Logic Functioning bit
 (39 15)  (639 479)  (639 479)  LC_7 Logic Functioning bit
 (45 15)  (645 479)  (645 479)  LC_7 Logic Functioning bit


LogicTile_13_29

 (0 0)  (654 464)  (654 464)  Negative Clock bit

 (25 0)  (679 464)  (679 464)  routing T_13_29.sp4_h_r_10 <X> T_13_29.lc_trk_g0_2
 (14 1)  (668 465)  (668 465)  routing T_13_29.sp12_h_r_16 <X> T_13_29.lc_trk_g0_0
 (16 1)  (670 465)  (670 465)  routing T_13_29.sp12_h_r_16 <X> T_13_29.lc_trk_g0_0
 (17 1)  (671 465)  (671 465)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (676 465)  (676 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 465)  (677 465)  routing T_13_29.sp4_h_r_10 <X> T_13_29.lc_trk_g0_2
 (24 1)  (678 465)  (678 465)  routing T_13_29.sp4_h_r_10 <X> T_13_29.lc_trk_g0_2
 (2 2)  (656 466)  (656 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (1 4)  (655 468)  (655 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (27 4)  (681 468)  (681 468)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 468)  (682 468)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 468)  (683 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 468)  (685 468)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 468)  (686 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 468)  (688 468)  routing T_13_29.lc_trk_g1_4 <X> T_13_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 468)  (690 468)  LC_2 Logic Functioning bit
 (37 4)  (691 468)  (691 468)  LC_2 Logic Functioning bit
 (38 4)  (692 468)  (692 468)  LC_2 Logic Functioning bit
 (39 4)  (693 468)  (693 468)  LC_2 Logic Functioning bit
 (41 4)  (695 468)  (695 468)  LC_2 Logic Functioning bit
 (43 4)  (697 468)  (697 468)  LC_2 Logic Functioning bit
 (45 4)  (699 468)  (699 468)  LC_2 Logic Functioning bit
 (26 5)  (680 469)  (680 469)  routing T_13_29.lc_trk_g0_2 <X> T_13_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 469)  (683 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 469)  (691 469)  LC_2 Logic Functioning bit
 (39 5)  (693 469)  (693 469)  LC_2 Logic Functioning bit
 (45 5)  (699 469)  (699 469)  LC_2 Logic Functioning bit
 (14 6)  (668 470)  (668 470)  routing T_13_29.sp4_v_b_4 <X> T_13_29.lc_trk_g1_4
 (21 6)  (675 470)  (675 470)  routing T_13_29.lft_op_7 <X> T_13_29.lc_trk_g1_7
 (22 6)  (676 470)  (676 470)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 470)  (678 470)  routing T_13_29.lft_op_7 <X> T_13_29.lc_trk_g1_7
 (29 6)  (683 470)  (683 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 470)  (685 470)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 470)  (686 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 470)  (688 470)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 470)  (690 470)  LC_3 Logic Functioning bit
 (38 6)  (692 470)  (692 470)  LC_3 Logic Functioning bit
 (45 6)  (699 470)  (699 470)  LC_3 Logic Functioning bit
 (16 7)  (670 471)  (670 471)  routing T_13_29.sp4_v_b_4 <X> T_13_29.lc_trk_g1_4
 (17 7)  (671 471)  (671 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (681 471)  (681 471)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 471)  (682 471)  routing T_13_29.lc_trk_g3_0 <X> T_13_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 471)  (683 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 471)  (685 471)  routing T_13_29.lc_trk_g1_7 <X> T_13_29.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 471)  (690 471)  LC_3 Logic Functioning bit
 (37 7)  (691 471)  (691 471)  LC_3 Logic Functioning bit
 (38 7)  (692 471)  (692 471)  LC_3 Logic Functioning bit
 (39 7)  (693 471)  (693 471)  LC_3 Logic Functioning bit
 (41 7)  (695 471)  (695 471)  LC_3 Logic Functioning bit
 (43 7)  (697 471)  (697 471)  LC_3 Logic Functioning bit
 (45 7)  (699 471)  (699 471)  LC_3 Logic Functioning bit
 (48 7)  (702 471)  (702 471)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 8)  (656 472)  (656 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (659 472)  (659 472)  routing T_13_29.sp4_v_b_0 <X> T_13_29.sp4_h_r_6
 (8 8)  (662 472)  (662 472)  routing T_13_29.sp4_h_l_46 <X> T_13_29.sp4_h_r_7
 (10 8)  (664 472)  (664 472)  routing T_13_29.sp4_h_l_46 <X> T_13_29.sp4_h_r_7
 (4 9)  (658 473)  (658 473)  routing T_13_29.sp4_v_b_0 <X> T_13_29.sp4_h_r_6
 (6 9)  (660 473)  (660 473)  routing T_13_29.sp4_v_b_0 <X> T_13_29.sp4_h_r_6
 (8 9)  (662 473)  (662 473)  routing T_13_29.sp4_h_l_42 <X> T_13_29.sp4_v_b_7
 (9 9)  (663 473)  (663 473)  routing T_13_29.sp4_h_l_42 <X> T_13_29.sp4_v_b_7
 (14 13)  (668 477)  (668 477)  routing T_13_29.sp4_r_v_b_40 <X> T_13_29.lc_trk_g3_0
 (17 13)  (671 477)  (671 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (654 478)  (654 478)  routing T_13_29.glb_netwk_4 <X> T_13_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 478)  (655 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 478)  (659 478)  routing T_13_29.sp4_v_b_9 <X> T_13_29.sp4_h_l_44


LogicTile_14_29

 (4 0)  (712 464)  (712 464)  routing T_14_29.sp4_h_l_43 <X> T_14_29.sp4_v_b_0
 (6 0)  (714 464)  (714 464)  routing T_14_29.sp4_h_l_43 <X> T_14_29.sp4_v_b_0
 (16 0)  (724 464)  (724 464)  routing T_14_29.sp4_v_b_9 <X> T_14_29.lc_trk_g0_1
 (17 0)  (725 464)  (725 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 464)  (726 464)  routing T_14_29.sp4_v_b_9 <X> T_14_29.lc_trk_g0_1
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_l_23 <X> T_14_29.sp12_v_b_0
 (5 1)  (713 465)  (713 465)  routing T_14_29.sp4_h_l_43 <X> T_14_29.sp4_v_b_0
 (8 1)  (716 465)  (716 465)  routing T_14_29.sp4_h_l_42 <X> T_14_29.sp4_v_b_1
 (9 1)  (717 465)  (717 465)  routing T_14_29.sp4_h_l_42 <X> T_14_29.sp4_v_b_1
 (10 1)  (718 465)  (718 465)  routing T_14_29.sp4_h_l_42 <X> T_14_29.sp4_v_b_1
 (18 1)  (726 465)  (726 465)  routing T_14_29.sp4_v_b_9 <X> T_14_29.lc_trk_g0_1
 (1 2)  (709 466)  (709 466)  routing T_14_29.glb_netwk_5 <X> T_14_29.wire_logic_cluster/lc_7/clk
 (2 2)  (710 466)  (710 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (720 466)  (720 466)  routing T_14_29.sp4_v_b_2 <X> T_14_29.sp4_h_l_39
 (0 3)  (708 467)  (708 467)  routing T_14_29.glb_netwk_5 <X> T_14_29.wire_logic_cluster/lc_7/clk
 (22 3)  (730 467)  (730 467)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (731 467)  (731 467)  routing T_14_29.sp12_h_r_14 <X> T_14_29.lc_trk_g0_6
 (0 4)  (708 468)  (708 468)  routing T_14_29.glb_netwk_7 <X> T_14_29.wire_logic_cluster/lc_7/cen
 (1 4)  (709 468)  (709 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (0 5)  (708 469)  (708 469)  routing T_14_29.glb_netwk_7 <X> T_14_29.wire_logic_cluster/lc_7/cen
 (8 5)  (716 469)  (716 469)  routing T_14_29.sp4_h_l_41 <X> T_14_29.sp4_v_b_4
 (9 5)  (717 469)  (717 469)  routing T_14_29.sp4_h_l_41 <X> T_14_29.sp4_v_b_4
 (17 8)  (725 472)  (725 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 473)  (726 473)  routing T_14_29.sp4_r_v_b_33 <X> T_14_29.lc_trk_g2_1
 (14 10)  (722 474)  (722 474)  routing T_14_29.sp4_h_r_44 <X> T_14_29.lc_trk_g2_4
 (14 11)  (722 475)  (722 475)  routing T_14_29.sp4_h_r_44 <X> T_14_29.lc_trk_g2_4
 (15 11)  (723 475)  (723 475)  routing T_14_29.sp4_h_r_44 <X> T_14_29.lc_trk_g2_4
 (16 11)  (724 475)  (724 475)  routing T_14_29.sp4_h_r_44 <X> T_14_29.lc_trk_g2_4
 (17 11)  (725 475)  (725 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 12)  (734 476)  (734 476)  routing T_14_29.lc_trk_g0_6 <X> T_14_29.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 476)  (737 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 476)  (740 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 476)  (741 476)  routing T_14_29.lc_trk_g2_1 <X> T_14_29.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 476)  (743 476)  routing T_14_29.lc_trk_g2_4 <X> T_14_29.input_2_6
 (37 12)  (745 476)  (745 476)  LC_6 Logic Functioning bit
 (45 12)  (753 476)  (753 476)  LC_6 Logic Functioning bit
 (46 12)  (754 476)  (754 476)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (734 477)  (734 477)  routing T_14_29.lc_trk_g0_6 <X> T_14_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 477)  (737 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 477)  (740 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 477)  (741 477)  routing T_14_29.lc_trk_g2_4 <X> T_14_29.input_2_6
 (36 13)  (744 477)  (744 477)  LC_6 Logic Functioning bit
 (41 13)  (749 477)  (749 477)  LC_6 Logic Functioning bit
 (43 13)  (751 477)  (751 477)  LC_6 Logic Functioning bit
 (45 13)  (753 477)  (753 477)  LC_6 Logic Functioning bit
 (48 13)  (756 477)  (756 477)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 478)  (708 478)  routing T_14_29.glb_netwk_6 <X> T_14_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 478)  (709 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 479)  (708 479)  routing T_14_29.glb_netwk_6 <X> T_14_29.wire_logic_cluster/lc_7/s_r


LogicTile_15_29

 (0 0)  (762 464)  (762 464)  Negative Clock bit

 (2 2)  (764 466)  (764 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (27 2)  (789 466)  (789 466)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 466)  (790 466)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 466)  (791 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 466)  (793 466)  routing T_15_29.lc_trk_g1_5 <X> T_15_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 466)  (794 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 466)  (796 466)  routing T_15_29.lc_trk_g1_5 <X> T_15_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 466)  (798 466)  LC_1 Logic Functioning bit
 (37 2)  (799 466)  (799 466)  LC_1 Logic Functioning bit
 (38 2)  (800 466)  (800 466)  LC_1 Logic Functioning bit
 (39 2)  (801 466)  (801 466)  LC_1 Logic Functioning bit
 (41 2)  (803 466)  (803 466)  LC_1 Logic Functioning bit
 (43 2)  (805 466)  (805 466)  LC_1 Logic Functioning bit
 (45 2)  (807 466)  (807 466)  LC_1 Logic Functioning bit
 (26 3)  (788 467)  (788 467)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 467)  (789 467)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 467)  (790 467)  routing T_15_29.lc_trk_g3_2 <X> T_15_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 467)  (791 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 467)  (792 467)  routing T_15_29.lc_trk_g3_3 <X> T_15_29.wire_logic_cluster/lc_1/in_1
 (37 3)  (799 467)  (799 467)  LC_1 Logic Functioning bit
 (39 3)  (801 467)  (801 467)  LC_1 Logic Functioning bit
 (45 3)  (807 467)  (807 467)  LC_1 Logic Functioning bit
 (47 3)  (809 467)  (809 467)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (763 468)  (763 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (8 5)  (770 469)  (770 469)  routing T_15_29.sp4_h_l_41 <X> T_15_29.sp4_v_b_4
 (9 5)  (771 469)  (771 469)  routing T_15_29.sp4_h_l_41 <X> T_15_29.sp4_v_b_4
 (15 6)  (777 470)  (777 470)  routing T_15_29.sp4_v_b_21 <X> T_15_29.lc_trk_g1_5
 (16 6)  (778 470)  (778 470)  routing T_15_29.sp4_v_b_21 <X> T_15_29.lc_trk_g1_5
 (17 6)  (779 470)  (779 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 12)  (784 476)  (784 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (787 476)  (787 476)  routing T_15_29.bnl_op_2 <X> T_15_29.lc_trk_g3_2
 (21 13)  (783 477)  (783 477)  routing T_15_29.sp4_r_v_b_43 <X> T_15_29.lc_trk_g3_3
 (22 13)  (784 477)  (784 477)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 477)  (787 477)  routing T_15_29.bnl_op_2 <X> T_15_29.lc_trk_g3_2
 (0 14)  (762 478)  (762 478)  routing T_15_29.glb_netwk_4 <X> T_15_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 478)  (763 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_29

 (1 2)  (817 466)  (817 466)  routing T_16_29.glb_netwk_5 <X> T_16_29.wire_logic_cluster/lc_7/clk
 (2 2)  (818 466)  (818 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (820 466)  (820 466)  routing T_16_29.sp4_v_b_4 <X> T_16_29.sp4_v_t_37
 (6 2)  (822 466)  (822 466)  routing T_16_29.sp4_v_b_4 <X> T_16_29.sp4_v_t_37
 (0 3)  (816 467)  (816 467)  routing T_16_29.glb_netwk_5 <X> T_16_29.wire_logic_cluster/lc_7/clk
 (0 4)  (816 468)  (816 468)  routing T_16_29.lc_trk_g2_2 <X> T_16_29.wire_logic_cluster/lc_7/cen
 (1 4)  (817 468)  (817 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (820 468)  (820 468)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_b_3
 (6 4)  (822 468)  (822 468)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_b_3
 (1 5)  (817 469)  (817 469)  routing T_16_29.lc_trk_g2_2 <X> T_16_29.wire_logic_cluster/lc_7/cen
 (3 5)  (819 469)  (819 469)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_h_r_0
 (5 5)  (821 469)  (821 469)  routing T_16_29.sp4_h_l_44 <X> T_16_29.sp4_v_b_3
 (12 6)  (828 470)  (828 470)  routing T_16_29.sp4_v_t_46 <X> T_16_29.sp4_h_l_40
 (3 7)  (819 471)  (819 471)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_v_t_23
 (11 7)  (827 471)  (827 471)  routing T_16_29.sp4_v_t_46 <X> T_16_29.sp4_h_l_40
 (13 7)  (829 471)  (829 471)  routing T_16_29.sp4_v_t_46 <X> T_16_29.sp4_h_l_40
 (22 8)  (838 472)  (838 472)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (841 472)  (841 472)  routing T_16_29.sp4_h_r_42 <X> T_16_29.lc_trk_g2_2
 (21 9)  (837 473)  (837 473)  routing T_16_29.sp4_r_v_b_35 <X> T_16_29.lc_trk_g2_3
 (22 9)  (838 473)  (838 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 473)  (839 473)  routing T_16_29.sp4_h_r_42 <X> T_16_29.lc_trk_g2_2
 (24 9)  (840 473)  (840 473)  routing T_16_29.sp4_h_r_42 <X> T_16_29.lc_trk_g2_2
 (25 9)  (841 473)  (841 473)  routing T_16_29.sp4_h_r_42 <X> T_16_29.lc_trk_g2_2
 (16 10)  (832 474)  (832 474)  routing T_16_29.sp12_v_t_10 <X> T_16_29.lc_trk_g2_5
 (17 10)  (833 474)  (833 474)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (841 474)  (841 474)  routing T_16_29.sp4_v_b_30 <X> T_16_29.lc_trk_g2_6
 (27 10)  (843 474)  (843 474)  routing T_16_29.lc_trk_g3_5 <X> T_16_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 474)  (844 474)  routing T_16_29.lc_trk_g3_5 <X> T_16_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 474)  (845 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 474)  (846 474)  routing T_16_29.lc_trk_g3_5 <X> T_16_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 474)  (847 474)  routing T_16_29.lc_trk_g2_6 <X> T_16_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 474)  (848 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 474)  (849 474)  routing T_16_29.lc_trk_g2_6 <X> T_16_29.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 474)  (851 474)  routing T_16_29.lc_trk_g2_5 <X> T_16_29.input_2_5
 (36 10)  (852 474)  (852 474)  LC_5 Logic Functioning bit
 (37 10)  (853 474)  (853 474)  LC_5 Logic Functioning bit
 (39 10)  (855 474)  (855 474)  LC_5 Logic Functioning bit
 (40 10)  (856 474)  (856 474)  LC_5 Logic Functioning bit
 (43 10)  (859 474)  (859 474)  LC_5 Logic Functioning bit
 (45 10)  (861 474)  (861 474)  LC_5 Logic Functioning bit
 (47 10)  (863 474)  (863 474)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (821 475)  (821 475)  routing T_16_29.sp4_h_l_43 <X> T_16_29.sp4_v_t_43
 (22 11)  (838 475)  (838 475)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 475)  (839 475)  routing T_16_29.sp4_v_b_30 <X> T_16_29.lc_trk_g2_6
 (26 11)  (842 475)  (842 475)  routing T_16_29.lc_trk_g2_3 <X> T_16_29.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 475)  (844 475)  routing T_16_29.lc_trk_g2_3 <X> T_16_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 475)  (845 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 475)  (847 475)  routing T_16_29.lc_trk_g2_6 <X> T_16_29.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 475)  (848 475)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 475)  (849 475)  routing T_16_29.lc_trk_g2_5 <X> T_16_29.input_2_5
 (36 11)  (852 475)  (852 475)  LC_5 Logic Functioning bit
 (38 11)  (854 475)  (854 475)  LC_5 Logic Functioning bit
 (41 11)  (857 475)  (857 475)  LC_5 Logic Functioning bit
 (43 11)  (859 475)  (859 475)  LC_5 Logic Functioning bit
 (45 11)  (861 475)  (861 475)  LC_5 Logic Functioning bit
 (0 14)  (816 478)  (816 478)  routing T_16_29.glb_netwk_4 <X> T_16_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 478)  (817 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 478)  (833 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (834 479)  (834 479)  routing T_16_29.sp4_r_v_b_45 <X> T_16_29.lc_trk_g3_5


LogicTile_17_29

 (21 4)  (895 468)  (895 468)  routing T_17_29.sp12_h_r_3 <X> T_17_29.lc_trk_g1_3
 (22 4)  (896 468)  (896 468)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 468)  (898 468)  routing T_17_29.sp12_h_r_3 <X> T_17_29.lc_trk_g1_3
 (15 5)  (889 469)  (889 469)  routing T_17_29.sp4_v_t_5 <X> T_17_29.lc_trk_g1_0
 (16 5)  (890 469)  (890 469)  routing T_17_29.sp4_v_t_5 <X> T_17_29.lc_trk_g1_0
 (17 5)  (891 469)  (891 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (895 469)  (895 469)  routing T_17_29.sp12_h_r_3 <X> T_17_29.lc_trk_g1_3
 (32 8)  (906 472)  (906 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 472)  (908 472)  routing T_17_29.lc_trk_g1_0 <X> T_17_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 472)  (910 472)  LC_4 Logic Functioning bit
 (37 8)  (911 472)  (911 472)  LC_4 Logic Functioning bit
 (38 8)  (912 472)  (912 472)  LC_4 Logic Functioning bit
 (39 8)  (913 472)  (913 472)  LC_4 Logic Functioning bit
 (40 8)  (914 472)  (914 472)  LC_4 Logic Functioning bit
 (42 8)  (916 472)  (916 472)  LC_4 Logic Functioning bit
 (26 9)  (900 473)  (900 473)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 473)  (901 473)  routing T_17_29.lc_trk_g1_3 <X> T_17_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 473)  (903 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 473)  (910 473)  LC_4 Logic Functioning bit
 (37 9)  (911 473)  (911 473)  LC_4 Logic Functioning bit
 (38 9)  (912 473)  (912 473)  LC_4 Logic Functioning bit
 (39 9)  (913 473)  (913 473)  LC_4 Logic Functioning bit
 (41 9)  (915 473)  (915 473)  LC_4 Logic Functioning bit
 (43 9)  (917 473)  (917 473)  LC_4 Logic Functioning bit
 (5 11)  (879 475)  (879 475)  routing T_17_29.sp4_h_l_43 <X> T_17_29.sp4_v_t_43


LogicTile_20_29

 (1 3)  (1037 467)  (1037 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_23_29

 (8 7)  (1206 471)  (1206 471)  routing T_23_29.sp4_h_l_41 <X> T_23_29.sp4_v_t_41


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_6 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g1_6 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g1_6 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (4 14)  (13 462)  (13 462)  routing T_0_28.span4_horz_14 <X> T_0_28.lc_trk_g1_6
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit
 (4 15)  (13 463)  (13 463)  routing T_0_28.span4_horz_14 <X> T_0_28.lc_trk_g1_6
 (6 15)  (11 463)  (11 463)  routing T_0_28.span4_horz_14 <X> T_0_28.lc_trk_g1_6
 (7 15)  (10 463)  (10 463)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_14 lc_trk_g1_6


LogicTile_1_28

 (0 0)  (18 448)  (18 448)  Negative Clock bit

 (3 0)  (21 448)  (21 448)  routing T_1_28.sp12_h_r_0 <X> T_1_28.sp12_v_b_0
 (14 0)  (32 448)  (32 448)  routing T_1_28.sp4_h_r_8 <X> T_1_28.lc_trk_g0_0
 (3 1)  (21 449)  (21 449)  routing T_1_28.sp12_h_r_0 <X> T_1_28.sp12_v_b_0
 (10 1)  (28 449)  (28 449)  routing T_1_28.sp4_h_r_8 <X> T_1_28.sp4_v_b_1
 (15 1)  (33 449)  (33 449)  routing T_1_28.sp4_h_r_8 <X> T_1_28.lc_trk_g0_0
 (16 1)  (34 449)  (34 449)  routing T_1_28.sp4_h_r_8 <X> T_1_28.lc_trk_g0_0
 (17 1)  (35 449)  (35 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (20 450)  (20 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (17 2)  (35 450)  (35 450)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (36 450)  (36 450)  routing T_1_28.wire_logic_cluster/lc_5/out <X> T_1_28.lc_trk_g0_5
 (22 2)  (40 450)  (40 450)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (43 450)  (43 450)  routing T_1_28.sp4_h_r_14 <X> T_1_28.lc_trk_g0_6
 (26 2)  (44 450)  (44 450)  routing T_1_28.lc_trk_g0_7 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 450)  (47 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 450)  (48 450)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 450)  (50 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 450)  (52 450)  routing T_1_28.lc_trk_g1_3 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 450)  (53 450)  routing T_1_28.lc_trk_g0_5 <X> T_1_28.input_2_1
 (36 2)  (54 450)  (54 450)  LC_1 Logic Functioning bit
 (37 2)  (55 450)  (55 450)  LC_1 Logic Functioning bit
 (38 2)  (56 450)  (56 450)  LC_1 Logic Functioning bit
 (41 2)  (59 450)  (59 450)  LC_1 Logic Functioning bit
 (43 2)  (61 450)  (61 450)  LC_1 Logic Functioning bit
 (45 2)  (63 450)  (63 450)  LC_1 Logic Functioning bit
 (46 2)  (64 450)  (64 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (40 451)  (40 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (41 451)  (41 451)  routing T_1_28.sp4_h_r_14 <X> T_1_28.lc_trk_g0_6
 (24 3)  (42 451)  (42 451)  routing T_1_28.sp4_h_r_14 <X> T_1_28.lc_trk_g0_6
 (26 3)  (44 451)  (44 451)  routing T_1_28.lc_trk_g0_7 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 451)  (47 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 451)  (48 451)  routing T_1_28.lc_trk_g0_6 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 451)  (49 451)  routing T_1_28.lc_trk_g1_3 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 451)  (50 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (54 451)  (54 451)  LC_1 Logic Functioning bit
 (37 3)  (55 451)  (55 451)  LC_1 Logic Functioning bit
 (38 3)  (56 451)  (56 451)  LC_1 Logic Functioning bit
 (41 3)  (59 451)  (59 451)  LC_1 Logic Functioning bit
 (42 3)  (60 451)  (60 451)  LC_1 Logic Functioning bit
 (43 3)  (61 451)  (61 451)  LC_1 Logic Functioning bit
 (45 3)  (63 451)  (63 451)  LC_1 Logic Functioning bit
 (46 3)  (64 451)  (64 451)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (40 452)  (40 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (41 452)  (41 452)  routing T_1_28.sp4_h_r_3 <X> T_1_28.lc_trk_g1_3
 (24 4)  (42 452)  (42 452)  routing T_1_28.sp4_h_r_3 <X> T_1_28.lc_trk_g1_3
 (27 4)  (45 452)  (45 452)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 452)  (47 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 452)  (48 452)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 452)  (50 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 452)  (51 452)  routing T_1_28.lc_trk_g2_1 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 452)  (53 452)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_2
 (36 4)  (54 452)  (54 452)  LC_2 Logic Functioning bit
 (45 4)  (63 452)  (63 452)  LC_2 Logic Functioning bit
 (51 4)  (69 452)  (69 452)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (21 5)  (39 453)  (39 453)  routing T_1_28.sp4_h_r_3 <X> T_1_28.lc_trk_g1_3
 (29 5)  (47 453)  (47 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 453)  (48 453)  routing T_1_28.lc_trk_g1_6 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 453)  (50 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (51 453)  (51 453)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_2
 (34 5)  (52 453)  (52 453)  routing T_1_28.lc_trk_g3_5 <X> T_1_28.input_2_2
 (36 5)  (54 453)  (54 453)  LC_2 Logic Functioning bit
 (43 5)  (61 453)  (61 453)  LC_2 Logic Functioning bit
 (45 5)  (63 453)  (63 453)  LC_2 Logic Functioning bit
 (51 5)  (69 453)  (69 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (33 454)  (33 454)  routing T_1_28.sp4_h_r_5 <X> T_1_28.lc_trk_g1_5
 (16 6)  (34 454)  (34 454)  routing T_1_28.sp4_h_r_5 <X> T_1_28.lc_trk_g1_5
 (17 6)  (35 454)  (35 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (47 454)  (47 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 454)  (49 454)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 454)  (50 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 454)  (52 454)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 454)  (54 454)  LC_3 Logic Functioning bit
 (37 6)  (55 454)  (55 454)  LC_3 Logic Functioning bit
 (38 6)  (56 454)  (56 454)  LC_3 Logic Functioning bit
 (39 6)  (57 454)  (57 454)  LC_3 Logic Functioning bit
 (40 6)  (58 454)  (58 454)  LC_3 Logic Functioning bit
 (41 6)  (59 454)  (59 454)  LC_3 Logic Functioning bit
 (42 6)  (60 454)  (60 454)  LC_3 Logic Functioning bit
 (43 6)  (61 454)  (61 454)  LC_3 Logic Functioning bit
 (48 6)  (66 454)  (66 454)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (33 455)  (33 455)  routing T_1_28.bot_op_4 <X> T_1_28.lc_trk_g1_4
 (17 7)  (35 455)  (35 455)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (36 455)  (36 455)  routing T_1_28.sp4_h_r_5 <X> T_1_28.lc_trk_g1_5
 (22 7)  (40 455)  (40 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (44 455)  (44 455)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 455)  (45 455)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 455)  (46 455)  routing T_1_28.lc_trk_g3_2 <X> T_1_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 455)  (47 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 455)  (54 455)  LC_3 Logic Functioning bit
 (37 7)  (55 455)  (55 455)  LC_3 Logic Functioning bit
 (38 7)  (56 455)  (56 455)  LC_3 Logic Functioning bit
 (39 7)  (57 455)  (57 455)  LC_3 Logic Functioning bit
 (41 7)  (59 455)  (59 455)  LC_3 Logic Functioning bit
 (43 7)  (61 455)  (61 455)  LC_3 Logic Functioning bit
 (15 8)  (33 456)  (33 456)  routing T_1_28.sp12_v_b_1 <X> T_1_28.lc_trk_g2_1
 (17 8)  (35 456)  (35 456)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (36 456)  (36 456)  routing T_1_28.sp12_v_b_1 <X> T_1_28.lc_trk_g2_1
 (10 9)  (28 457)  (28 457)  routing T_1_28.sp4_h_r_2 <X> T_1_28.sp4_v_b_7
 (18 9)  (36 457)  (36 457)  routing T_1_28.sp12_v_b_1 <X> T_1_28.lc_trk_g2_1
 (17 10)  (35 458)  (35 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (44 458)  (44 458)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (31 10)  (49 458)  (49 458)  routing T_1_28.lc_trk_g3_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 458)  (50 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 458)  (51 458)  routing T_1_28.lc_trk_g3_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 458)  (52 458)  routing T_1_28.lc_trk_g3_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 458)  (54 458)  LC_5 Logic Functioning bit
 (38 10)  (56 458)  (56 458)  LC_5 Logic Functioning bit
 (45 10)  (63 458)  (63 458)  LC_5 Logic Functioning bit
 (48 10)  (66 458)  (66 458)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (69 458)  (69 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (36 459)  (36 459)  routing T_1_28.sp4_r_v_b_37 <X> T_1_28.lc_trk_g2_5
 (28 11)  (46 459)  (46 459)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 459)  (47 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 459)  (49 459)  routing T_1_28.lc_trk_g3_7 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (37 11)  (55 459)  (55 459)  LC_5 Logic Functioning bit
 (39 11)  (57 459)  (57 459)  LC_5 Logic Functioning bit
 (45 11)  (63 459)  (63 459)  LC_5 Logic Functioning bit
 (0 12)  (18 460)  (18 460)  routing T_1_28.glb_netwk_2 <X> T_1_28.glb2local_3
 (1 12)  (19 460)  (19 460)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (3 12)  (21 460)  (21 460)  routing T_1_28.sp12_v_b_1 <X> T_1_28.sp12_h_r_1
 (21 12)  (39 460)  (39 460)  routing T_1_28.sp4_h_r_35 <X> T_1_28.lc_trk_g3_3
 (22 12)  (40 460)  (40 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (41 460)  (41 460)  routing T_1_28.sp4_h_r_35 <X> T_1_28.lc_trk_g3_3
 (24 12)  (42 460)  (42 460)  routing T_1_28.sp4_h_r_35 <X> T_1_28.lc_trk_g3_3
 (25 12)  (43 460)  (43 460)  routing T_1_28.wire_logic_cluster/lc_2/out <X> T_1_28.lc_trk_g3_2
 (3 13)  (21 461)  (21 461)  routing T_1_28.sp12_v_b_1 <X> T_1_28.sp12_h_r_1
 (22 13)  (40 461)  (40 461)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (18 462)  (18 462)  routing T_1_28.glb_netwk_6 <X> T_1_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 462)  (19 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 462)  (35 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (39 462)  (39 462)  routing T_1_28.wire_logic_cluster/lc_7/out <X> T_1_28.lc_trk_g3_7
 (22 14)  (40 462)  (40 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (44 462)  (44 462)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 462)  (45 462)  routing T_1_28.lc_trk_g3_7 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 462)  (46 462)  routing T_1_28.lc_trk_g3_7 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 462)  (47 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 462)  (48 462)  routing T_1_28.lc_trk_g3_7 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 462)  (50 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 462)  (51 462)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 462)  (52 462)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 462)  (53 462)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.input_2_7
 (36 14)  (54 462)  (54 462)  LC_7 Logic Functioning bit
 (37 14)  (55 462)  (55 462)  LC_7 Logic Functioning bit
 (38 14)  (56 462)  (56 462)  LC_7 Logic Functioning bit
 (39 14)  (57 462)  (57 462)  LC_7 Logic Functioning bit
 (42 14)  (60 462)  (60 462)  LC_7 Logic Functioning bit
 (43 14)  (61 462)  (61 462)  LC_7 Logic Functioning bit
 (45 14)  (63 462)  (63 462)  LC_7 Logic Functioning bit
 (47 14)  (65 462)  (65 462)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (70 462)  (70 462)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (71 462)  (71 462)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (18 463)  (18 463)  routing T_1_28.glb_netwk_6 <X> T_1_28.wire_logic_cluster/lc_7/s_r
 (18 15)  (36 463)  (36 463)  routing T_1_28.sp4_r_v_b_45 <X> T_1_28.lc_trk_g3_5
 (28 15)  (46 463)  (46 463)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 463)  (47 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 463)  (48 463)  routing T_1_28.lc_trk_g3_7 <X> T_1_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 463)  (49 463)  routing T_1_28.lc_trk_g3_3 <X> T_1_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 463)  (50 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (52 463)  (52 463)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.input_2_7
 (36 15)  (54 463)  (54 463)  LC_7 Logic Functioning bit
 (37 15)  (55 463)  (55 463)  LC_7 Logic Functioning bit
 (38 15)  (56 463)  (56 463)  LC_7 Logic Functioning bit
 (39 15)  (57 463)  (57 463)  LC_7 Logic Functioning bit
 (41 15)  (59 463)  (59 463)  LC_7 Logic Functioning bit
 (42 15)  (60 463)  (60 463)  LC_7 Logic Functioning bit
 (43 15)  (61 463)  (61 463)  LC_7 Logic Functioning bit
 (45 15)  (63 463)  (63 463)  LC_7 Logic Functioning bit


LogicTile_2_28

 (3 0)  (75 448)  (75 448)  routing T_2_28.sp12_h_r_0 <X> T_2_28.sp12_v_b_0
 (25 0)  (97 448)  (97 448)  routing T_2_28.sp12_h_r_2 <X> T_2_28.lc_trk_g0_2
 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_r_0 <X> T_2_28.sp12_v_b_0
 (9 1)  (81 449)  (81 449)  routing T_2_28.sp4_v_t_40 <X> T_2_28.sp4_v_b_1
 (10 1)  (82 449)  (82 449)  routing T_2_28.sp4_v_t_40 <X> T_2_28.sp4_v_b_1
 (22 1)  (94 449)  (94 449)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (96 449)  (96 449)  routing T_2_28.sp12_h_r_2 <X> T_2_28.lc_trk_g0_2
 (25 1)  (97 449)  (97 449)  routing T_2_28.sp12_h_r_2 <X> T_2_28.lc_trk_g0_2
 (15 2)  (87 450)  (87 450)  routing T_2_28.lft_op_5 <X> T_2_28.lc_trk_g0_5
 (17 2)  (89 450)  (89 450)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (90 450)  (90 450)  routing T_2_28.lft_op_5 <X> T_2_28.lc_trk_g0_5
 (26 2)  (98 450)  (98 450)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 450)  (99 450)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 450)  (101 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 450)  (102 450)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 450)  (104 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 450)  (107 450)  routing T_2_28.lc_trk_g0_5 <X> T_2_28.input_2_1
 (39 2)  (111 450)  (111 450)  LC_1 Logic Functioning bit
 (40 2)  (112 450)  (112 450)  LC_1 Logic Functioning bit
 (53 2)  (125 450)  (125 450)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (98 451)  (98 451)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 451)  (99 451)  routing T_2_28.lc_trk_g1_6 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 451)  (101 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 451)  (102 451)  routing T_2_28.lc_trk_g1_7 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 451)  (103 451)  routing T_2_28.lc_trk_g0_2 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 451)  (104 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (40 3)  (112 451)  (112 451)  LC_1 Logic Functioning bit
 (5 4)  (77 452)  (77 452)  routing T_2_28.sp4_v_b_3 <X> T_2_28.sp4_h_r_3
 (6 5)  (78 453)  (78 453)  routing T_2_28.sp4_v_b_3 <X> T_2_28.sp4_h_r_3
 (22 6)  (94 454)  (94 454)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 454)  (96 454)  routing T_2_28.bot_op_7 <X> T_2_28.lc_trk_g1_7
 (25 6)  (97 454)  (97 454)  routing T_2_28.sp4_v_b_6 <X> T_2_28.lc_trk_g1_6
 (22 7)  (94 455)  (94 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (95 455)  (95 455)  routing T_2_28.sp4_v_b_6 <X> T_2_28.lc_trk_g1_6
 (3 12)  (75 460)  (75 460)  routing T_2_28.sp12_v_b_1 <X> T_2_28.sp12_h_r_1
 (3 13)  (75 461)  (75 461)  routing T_2_28.sp12_v_b_1 <X> T_2_28.sp12_h_r_1


LogicTile_3_28

 (8 0)  (134 448)  (134 448)  routing T_3_28.sp4_v_b_1 <X> T_3_28.sp4_h_r_1
 (9 0)  (135 448)  (135 448)  routing T_3_28.sp4_v_b_1 <X> T_3_28.sp4_h_r_1
 (26 0)  (152 448)  (152 448)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 448)  (153 448)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 448)  (154 448)  routing T_3_28.lc_trk_g3_0 <X> T_3_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 448)  (155 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 448)  (158 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (163 448)  (163 448)  LC_0 Logic Functioning bit
 (39 0)  (165 448)  (165 448)  LC_0 Logic Functioning bit
 (44 0)  (170 448)  (170 448)  LC_0 Logic Functioning bit
 (45 0)  (171 448)  (171 448)  LC_0 Logic Functioning bit
 (53 0)  (179 448)  (179 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (152 449)  (152 449)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 449)  (154 449)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 449)  (155 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (167 449)  (167 449)  LC_0 Logic Functioning bit
 (43 1)  (169 449)  (169 449)  LC_0 Logic Functioning bit
 (45 1)  (171 449)  (171 449)  LC_0 Logic Functioning bit
 (49 1)  (175 449)  (175 449)  Carry_In_Mux bit 

 (1 2)  (127 450)  (127 450)  routing T_3_28.glb_netwk_5 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (2 2)  (128 450)  (128 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (153 450)  (153 450)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 450)  (154 450)  routing T_3_28.lc_trk_g3_1 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 450)  (155 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 450)  (158 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (163 450)  (163 450)  LC_1 Logic Functioning bit
 (39 2)  (165 450)  (165 450)  LC_1 Logic Functioning bit
 (44 2)  (170 450)  (170 450)  LC_1 Logic Functioning bit
 (45 2)  (171 450)  (171 450)  LC_1 Logic Functioning bit
 (0 3)  (126 451)  (126 451)  routing T_3_28.glb_netwk_5 <X> T_3_28.wire_logic_cluster/lc_7/clk
 (28 3)  (154 451)  (154 451)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 451)  (155 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (167 451)  (167 451)  LC_1 Logic Functioning bit
 (43 3)  (169 451)  (169 451)  LC_1 Logic Functioning bit
 (45 3)  (171 451)  (171 451)  LC_1 Logic Functioning bit
 (51 3)  (177 451)  (177 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (126 452)  (126 452)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_7/cen
 (1 4)  (127 452)  (127 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (138 452)  (138 452)  routing T_3_28.sp4_v_b_11 <X> T_3_28.sp4_h_r_5
 (21 4)  (147 452)  (147 452)  routing T_3_28.wire_logic_cluster/lc_3/out <X> T_3_28.lc_trk_g1_3
 (22 4)  (148 452)  (148 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (151 452)  (151 452)  routing T_3_28.wire_logic_cluster/lc_2/out <X> T_3_28.lc_trk_g1_2
 (26 4)  (152 452)  (152 452)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 452)  (153 452)  routing T_3_28.lc_trk_g1_2 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 452)  (155 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 452)  (158 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (163 452)  (163 452)  LC_2 Logic Functioning bit
 (39 4)  (165 452)  (165 452)  LC_2 Logic Functioning bit
 (44 4)  (170 452)  (170 452)  LC_2 Logic Functioning bit
 (45 4)  (171 452)  (171 452)  LC_2 Logic Functioning bit
 (1 5)  (127 453)  (127 453)  routing T_3_28.lc_trk_g2_2 <X> T_3_28.wire_logic_cluster/lc_7/cen
 (11 5)  (137 453)  (137 453)  routing T_3_28.sp4_v_b_11 <X> T_3_28.sp4_h_r_5
 (13 5)  (139 453)  (139 453)  routing T_3_28.sp4_v_b_11 <X> T_3_28.sp4_h_r_5
 (22 5)  (148 453)  (148 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (152 453)  (152 453)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 453)  (154 453)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 453)  (155 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 453)  (156 453)  routing T_3_28.lc_trk_g1_2 <X> T_3_28.wire_logic_cluster/lc_2/in_1
 (41 5)  (167 453)  (167 453)  LC_2 Logic Functioning bit
 (43 5)  (169 453)  (169 453)  LC_2 Logic Functioning bit
 (45 5)  (171 453)  (171 453)  LC_2 Logic Functioning bit
 (53 5)  (179 453)  (179 453)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (131 454)  (131 454)  routing T_3_28.sp4_v_t_44 <X> T_3_28.sp4_h_l_38
 (17 6)  (143 454)  (143 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 454)  (144 454)  routing T_3_28.wire_logic_cluster/lc_5/out <X> T_3_28.lc_trk_g1_5
 (21 6)  (147 454)  (147 454)  routing T_3_28.wire_logic_cluster/lc_7/out <X> T_3_28.lc_trk_g1_7
 (22 6)  (148 454)  (148 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (151 454)  (151 454)  routing T_3_28.wire_logic_cluster/lc_6/out <X> T_3_28.lc_trk_g1_6
 (27 6)  (153 454)  (153 454)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 454)  (155 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 454)  (158 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (163 454)  (163 454)  LC_3 Logic Functioning bit
 (39 6)  (165 454)  (165 454)  LC_3 Logic Functioning bit
 (44 6)  (170 454)  (170 454)  LC_3 Logic Functioning bit
 (45 6)  (171 454)  (171 454)  LC_3 Logic Functioning bit
 (53 6)  (179 454)  (179 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (130 455)  (130 455)  routing T_3_28.sp4_v_t_44 <X> T_3_28.sp4_h_l_38
 (6 7)  (132 455)  (132 455)  routing T_3_28.sp4_v_t_44 <X> T_3_28.sp4_h_l_38
 (22 7)  (148 455)  (148 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (154 455)  (154 455)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 455)  (155 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 455)  (156 455)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_3/in_1
 (41 7)  (167 455)  (167 455)  LC_3 Logic Functioning bit
 (43 7)  (169 455)  (169 455)  LC_3 Logic Functioning bit
 (45 7)  (171 455)  (171 455)  LC_3 Logic Functioning bit
 (15 8)  (141 456)  (141 456)  routing T_3_28.sp4_h_r_33 <X> T_3_28.lc_trk_g2_1
 (16 8)  (142 456)  (142 456)  routing T_3_28.sp4_h_r_33 <X> T_3_28.lc_trk_g2_1
 (17 8)  (143 456)  (143 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (144 456)  (144 456)  routing T_3_28.sp4_h_r_33 <X> T_3_28.lc_trk_g2_1
 (26 8)  (152 456)  (152 456)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 456)  (153 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 456)  (154 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 456)  (155 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 456)  (156 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 456)  (158 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (163 456)  (163 456)  LC_4 Logic Functioning bit
 (39 8)  (165 456)  (165 456)  LC_4 Logic Functioning bit
 (44 8)  (170 456)  (170 456)  LC_4 Logic Functioning bit
 (45 8)  (171 456)  (171 456)  LC_4 Logic Functioning bit
 (10 9)  (136 457)  (136 457)  routing T_3_28.sp4_h_r_2 <X> T_3_28.sp4_v_b_7
 (22 9)  (148 457)  (148 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (149 457)  (149 457)  routing T_3_28.sp4_v_b_42 <X> T_3_28.lc_trk_g2_2
 (24 9)  (150 457)  (150 457)  routing T_3_28.sp4_v_b_42 <X> T_3_28.lc_trk_g2_2
 (26 9)  (152 457)  (152 457)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 457)  (154 457)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 457)  (155 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (167 457)  (167 457)  LC_4 Logic Functioning bit
 (43 9)  (169 457)  (169 457)  LC_4 Logic Functioning bit
 (45 9)  (171 457)  (171 457)  LC_4 Logic Functioning bit
 (4 10)  (130 458)  (130 458)  routing T_3_28.sp4_h_r_6 <X> T_3_28.sp4_v_t_43
 (27 10)  (153 458)  (153 458)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 458)  (155 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 458)  (156 458)  routing T_3_28.lc_trk_g1_5 <X> T_3_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 458)  (158 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (163 458)  (163 458)  LC_5 Logic Functioning bit
 (39 10)  (165 458)  (165 458)  LC_5 Logic Functioning bit
 (44 10)  (170 458)  (170 458)  LC_5 Logic Functioning bit
 (45 10)  (171 458)  (171 458)  LC_5 Logic Functioning bit
 (5 11)  (131 459)  (131 459)  routing T_3_28.sp4_h_r_6 <X> T_3_28.sp4_v_t_43
 (22 11)  (148 459)  (148 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (149 459)  (149 459)  routing T_3_28.sp4_h_r_30 <X> T_3_28.lc_trk_g2_6
 (24 11)  (150 459)  (150 459)  routing T_3_28.sp4_h_r_30 <X> T_3_28.lc_trk_g2_6
 (25 11)  (151 459)  (151 459)  routing T_3_28.sp4_h_r_30 <X> T_3_28.lc_trk_g2_6
 (28 11)  (154 459)  (154 459)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 459)  (155 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (167 459)  (167 459)  LC_5 Logic Functioning bit
 (43 11)  (169 459)  (169 459)  LC_5 Logic Functioning bit
 (45 11)  (171 459)  (171 459)  LC_5 Logic Functioning bit
 (8 12)  (134 460)  (134 460)  routing T_3_28.sp4_v_b_4 <X> T_3_28.sp4_h_r_10
 (9 12)  (135 460)  (135 460)  routing T_3_28.sp4_v_b_4 <X> T_3_28.sp4_h_r_10
 (10 12)  (136 460)  (136 460)  routing T_3_28.sp4_v_b_4 <X> T_3_28.sp4_h_r_10
 (14 12)  (140 460)  (140 460)  routing T_3_28.wire_logic_cluster/lc_0/out <X> T_3_28.lc_trk_g3_0
 (17 12)  (143 460)  (143 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 460)  (144 460)  routing T_3_28.wire_logic_cluster/lc_1/out <X> T_3_28.lc_trk_g3_1
 (26 12)  (152 460)  (152 460)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 460)  (153 460)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 460)  (155 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 460)  (156 460)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 460)  (158 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (163 460)  (163 460)  LC_6 Logic Functioning bit
 (39 12)  (165 460)  (165 460)  LC_6 Logic Functioning bit
 (44 12)  (170 460)  (170 460)  LC_6 Logic Functioning bit
 (45 12)  (171 460)  (171 460)  LC_6 Logic Functioning bit
 (17 13)  (143 461)  (143 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (152 461)  (152 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 461)  (154 461)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 461)  (155 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 461)  (156 461)  routing T_3_28.lc_trk_g1_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (41 13)  (167 461)  (167 461)  LC_6 Logic Functioning bit
 (43 13)  (169 461)  (169 461)  LC_6 Logic Functioning bit
 (45 13)  (171 461)  (171 461)  LC_6 Logic Functioning bit
 (0 14)  (126 462)  (126 462)  routing T_3_28.glb_netwk_4 <X> T_3_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 462)  (127 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (138 462)  (138 462)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_h_l_46
 (14 14)  (140 462)  (140 462)  routing T_3_28.wire_logic_cluster/lc_4/out <X> T_3_28.lc_trk_g3_4
 (27 14)  (153 462)  (153 462)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 462)  (155 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 462)  (156 462)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 462)  (158 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (163 462)  (163 462)  LC_7 Logic Functioning bit
 (39 14)  (165 462)  (165 462)  LC_7 Logic Functioning bit
 (45 14)  (171 462)  (171 462)  LC_7 Logic Functioning bit
 (11 15)  (137 463)  (137 463)  routing T_3_28.sp4_v_t_46 <X> T_3_28.sp4_h_l_46
 (17 15)  (143 463)  (143 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (154 463)  (154 463)  routing T_3_28.lc_trk_g2_1 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 463)  (155 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 463)  (156 463)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (41 15)  (167 463)  (167 463)  LC_7 Logic Functioning bit
 (43 15)  (169 463)  (169 463)  LC_7 Logic Functioning bit
 (45 15)  (171 463)  (171 463)  LC_7 Logic Functioning bit


LogicTile_4_28

 (26 0)  (206 448)  (206 448)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 448)  (208 448)  routing T_4_28.lc_trk_g2_1 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 448)  (209 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 448)  (211 448)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 448)  (212 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 448)  (213 448)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 448)  (214 448)  routing T_4_28.lc_trk_g3_4 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 448)  (215 448)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.input_2_0
 (36 0)  (216 448)  (216 448)  LC_0 Logic Functioning bit
 (45 0)  (225 448)  (225 448)  LC_0 Logic Functioning bit
 (51 0)  (231 448)  (231 448)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (188 449)  (188 449)  routing T_4_28.sp4_h_l_42 <X> T_4_28.sp4_v_b_1
 (9 1)  (189 449)  (189 449)  routing T_4_28.sp4_h_l_42 <X> T_4_28.sp4_v_b_1
 (10 1)  (190 449)  (190 449)  routing T_4_28.sp4_h_l_42 <X> T_4_28.sp4_v_b_1
 (22 1)  (202 449)  (202 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (205 449)  (205 449)  routing T_4_28.sp4_r_v_b_33 <X> T_4_28.lc_trk_g0_2
 (27 1)  (207 449)  (207 449)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 449)  (208 449)  routing T_4_28.lc_trk_g3_5 <X> T_4_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 449)  (209 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 449)  (212 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (213 449)  (213 449)  routing T_4_28.lc_trk_g2_4 <X> T_4_28.input_2_0
 (44 1)  (224 449)  (224 449)  LC_0 Logic Functioning bit
 (45 1)  (225 449)  (225 449)  LC_0 Logic Functioning bit
 (1 2)  (181 450)  (181 450)  routing T_4_28.glb_netwk_5 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (182 450)  (182 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (195 450)  (195 450)  routing T_4_28.sp12_h_r_5 <X> T_4_28.lc_trk_g0_5
 (17 2)  (197 450)  (197 450)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (198 450)  (198 450)  routing T_4_28.sp12_h_r_5 <X> T_4_28.lc_trk_g0_5
 (19 2)  (199 450)  (199 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (202 450)  (202 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (203 450)  (203 450)  routing T_4_28.sp4_h_r_7 <X> T_4_28.lc_trk_g0_7
 (24 2)  (204 450)  (204 450)  routing T_4_28.sp4_h_r_7 <X> T_4_28.lc_trk_g0_7
 (31 2)  (211 450)  (211 450)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 450)  (212 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 450)  (213 450)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 450)  (214 450)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 450)  (216 450)  LC_1 Logic Functioning bit
 (0 3)  (180 451)  (180 451)  routing T_4_28.glb_netwk_5 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (18 3)  (198 451)  (198 451)  routing T_4_28.sp12_h_r_5 <X> T_4_28.lc_trk_g0_5
 (21 3)  (201 451)  (201 451)  routing T_4_28.sp4_h_r_7 <X> T_4_28.lc_trk_g0_7
 (26 3)  (206 451)  (206 451)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 451)  (208 451)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 451)  (209 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 451)  (211 451)  routing T_4_28.lc_trk_g3_7 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 451)  (212 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (213 451)  (213 451)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.input_2_1
 (34 3)  (214 451)  (214 451)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.input_2_1
 (35 3)  (215 451)  (215 451)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.input_2_1
 (37 3)  (217 451)  (217 451)  LC_1 Logic Functioning bit
 (48 3)  (228 451)  (228 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (180 452)  (180 452)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_7/cen
 (1 4)  (181 452)  (181 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (188 452)  (188 452)  routing T_4_28.sp4_v_b_10 <X> T_4_28.sp4_h_r_4
 (9 4)  (189 452)  (189 452)  routing T_4_28.sp4_v_b_10 <X> T_4_28.sp4_h_r_4
 (10 4)  (190 452)  (190 452)  routing T_4_28.sp4_v_b_10 <X> T_4_28.sp4_h_r_4
 (16 4)  (196 452)  (196 452)  routing T_4_28.sp4_v_b_9 <X> T_4_28.lc_trk_g1_1
 (17 4)  (197 452)  (197 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (198 452)  (198 452)  routing T_4_28.sp4_v_b_9 <X> T_4_28.lc_trk_g1_1
 (27 4)  (207 452)  (207 452)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 452)  (208 452)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 452)  (209 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 452)  (212 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 452)  (213 452)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 452)  (217 452)  LC_2 Logic Functioning bit
 (39 4)  (219 452)  (219 452)  LC_2 Logic Functioning bit
 (40 4)  (220 452)  (220 452)  LC_2 Logic Functioning bit
 (41 4)  (221 452)  (221 452)  LC_2 Logic Functioning bit
 (42 4)  (222 452)  (222 452)  LC_2 Logic Functioning bit
 (43 4)  (223 452)  (223 452)  LC_2 Logic Functioning bit
 (53 4)  (233 452)  (233 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (181 453)  (181 453)  routing T_4_28.lc_trk_g2_2 <X> T_4_28.wire_logic_cluster/lc_7/cen
 (4 5)  (184 453)  (184 453)  routing T_4_28.sp4_v_t_47 <X> T_4_28.sp4_h_r_3
 (18 5)  (198 453)  (198 453)  routing T_4_28.sp4_v_b_9 <X> T_4_28.lc_trk_g1_1
 (30 5)  (210 453)  (210 453)  routing T_4_28.lc_trk_g3_2 <X> T_4_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 453)  (211 453)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 453)  (217 453)  LC_2 Logic Functioning bit
 (39 5)  (219 453)  (219 453)  LC_2 Logic Functioning bit
 (40 5)  (220 453)  (220 453)  LC_2 Logic Functioning bit
 (41 5)  (221 453)  (221 453)  LC_2 Logic Functioning bit
 (42 5)  (222 453)  (222 453)  LC_2 Logic Functioning bit
 (43 5)  (223 453)  (223 453)  LC_2 Logic Functioning bit
 (5 6)  (185 454)  (185 454)  routing T_4_28.sp4_v_b_3 <X> T_4_28.sp4_h_l_38
 (26 6)  (206 454)  (206 454)  routing T_4_28.lc_trk_g0_7 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (28 6)  (208 454)  (208 454)  routing T_4_28.lc_trk_g2_0 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 454)  (209 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 454)  (212 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 454)  (214 454)  routing T_4_28.lc_trk_g1_1 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (41 6)  (221 454)  (221 454)  LC_3 Logic Functioning bit
 (43 6)  (223 454)  (223 454)  LC_3 Logic Functioning bit
 (26 7)  (206 455)  (206 455)  routing T_4_28.lc_trk_g0_7 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 455)  (209 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (47 7)  (227 455)  (227 455)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (228 455)  (228 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (231 455)  (231 455)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (186 456)  (186 456)  routing T_4_28.sp4_v_t_38 <X> T_4_28.sp4_v_b_6
 (11 8)  (191 456)  (191 456)  routing T_4_28.sp4_h_r_3 <X> T_4_28.sp4_v_b_8
 (14 8)  (194 456)  (194 456)  routing T_4_28.rgt_op_0 <X> T_4_28.lc_trk_g2_0
 (15 8)  (195 456)  (195 456)  routing T_4_28.sp4_h_r_41 <X> T_4_28.lc_trk_g2_1
 (16 8)  (196 456)  (196 456)  routing T_4_28.sp4_h_r_41 <X> T_4_28.lc_trk_g2_1
 (17 8)  (197 456)  (197 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (198 456)  (198 456)  routing T_4_28.sp4_h_r_41 <X> T_4_28.lc_trk_g2_1
 (22 8)  (202 456)  (202 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (203 456)  (203 456)  routing T_4_28.sp4_h_r_27 <X> T_4_28.lc_trk_g2_3
 (24 8)  (204 456)  (204 456)  routing T_4_28.sp4_h_r_27 <X> T_4_28.lc_trk_g2_3
 (25 8)  (205 456)  (205 456)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g2_2
 (31 8)  (211 456)  (211 456)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 456)  (212 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 456)  (213 456)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 456)  (216 456)  LC_4 Logic Functioning bit
 (37 8)  (217 456)  (217 456)  LC_4 Logic Functioning bit
 (3 9)  (183 457)  (183 457)  routing T_4_28.sp12_h_l_22 <X> T_4_28.sp12_v_b_1
 (5 9)  (185 457)  (185 457)  routing T_4_28.sp4_v_t_38 <X> T_4_28.sp4_v_b_6
 (13 9)  (193 457)  (193 457)  routing T_4_28.sp4_v_t_38 <X> T_4_28.sp4_h_r_8
 (15 9)  (195 457)  (195 457)  routing T_4_28.rgt_op_0 <X> T_4_28.lc_trk_g2_0
 (17 9)  (197 457)  (197 457)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (198 457)  (198 457)  routing T_4_28.sp4_h_r_41 <X> T_4_28.lc_trk_g2_1
 (21 9)  (201 457)  (201 457)  routing T_4_28.sp4_h_r_27 <X> T_4_28.lc_trk_g2_3
 (22 9)  (202 457)  (202 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (203 457)  (203 457)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g2_2
 (25 9)  (205 457)  (205 457)  routing T_4_28.sp4_v_t_23 <X> T_4_28.lc_trk_g2_2
 (32 9)  (212 457)  (212 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (214 457)  (214 457)  routing T_4_28.lc_trk_g1_1 <X> T_4_28.input_2_4
 (36 9)  (216 457)  (216 457)  LC_4 Logic Functioning bit
 (37 9)  (217 457)  (217 457)  LC_4 Logic Functioning bit
 (47 9)  (227 457)  (227 457)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (16 10)  (196 458)  (196 458)  routing T_4_28.sp12_v_b_21 <X> T_4_28.lc_trk_g2_5
 (17 10)  (197 458)  (197 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (202 458)  (202 458)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (203 458)  (203 458)  routing T_4_28.sp12_v_b_23 <X> T_4_28.lc_trk_g2_7
 (15 11)  (195 459)  (195 459)  routing T_4_28.sp4_v_t_33 <X> T_4_28.lc_trk_g2_4
 (16 11)  (196 459)  (196 459)  routing T_4_28.sp4_v_t_33 <X> T_4_28.lc_trk_g2_4
 (17 11)  (197 459)  (197 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (198 459)  (198 459)  routing T_4_28.sp12_v_b_21 <X> T_4_28.lc_trk_g2_5
 (21 11)  (201 459)  (201 459)  routing T_4_28.sp12_v_b_23 <X> T_4_28.lc_trk_g2_7
 (29 12)  (209 460)  (209 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 460)  (210 460)  routing T_4_28.lc_trk_g0_5 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 460)  (211 460)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 460)  (212 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 460)  (213 460)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (41 12)  (221 460)  (221 460)  LC_6 Logic Functioning bit
 (43 12)  (223 460)  (223 460)  LC_6 Logic Functioning bit
 (47 12)  (227 460)  (227 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (202 461)  (202 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (206 461)  (206 461)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 461)  (209 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 461)  (211 461)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (0 14)  (180 462)  (180 462)  routing T_4_28.glb_netwk_4 <X> T_4_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 462)  (181 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (194 462)  (194 462)  routing T_4_28.sp4_h_r_36 <X> T_4_28.lc_trk_g3_4
 (15 14)  (195 462)  (195 462)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g3_5
 (16 14)  (196 462)  (196 462)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g3_5
 (17 14)  (197 462)  (197 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (202 462)  (202 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (15 15)  (195 463)  (195 463)  routing T_4_28.sp4_h_r_36 <X> T_4_28.lc_trk_g3_4
 (16 15)  (196 463)  (196 463)  routing T_4_28.sp4_h_r_36 <X> T_4_28.lc_trk_g3_4
 (17 15)  (197 463)  (197 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (198 463)  (198 463)  routing T_4_28.sp4_h_l_16 <X> T_4_28.lc_trk_g3_5


LogicTile_5_28

 (0 0)  (234 448)  (234 448)  Negative Clock bit

 (14 0)  (248 448)  (248 448)  routing T_5_28.sp4_v_b_0 <X> T_5_28.lc_trk_g0_0
 (22 0)  (256 448)  (256 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (260 448)  (260 448)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 448)  (261 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 448)  (262 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 448)  (263 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 448)  (264 448)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 448)  (266 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 448)  (268 448)  routing T_5_28.lc_trk_g1_0 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 448)  (270 448)  LC_0 Logic Functioning bit
 (38 0)  (272 448)  (272 448)  LC_0 Logic Functioning bit
 (45 0)  (279 448)  (279 448)  LC_0 Logic Functioning bit
 (16 1)  (250 449)  (250 449)  routing T_5_28.sp4_v_b_0 <X> T_5_28.lc_trk_g0_0
 (17 1)  (251 449)  (251 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (260 449)  (260 449)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 449)  (261 449)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 449)  (262 449)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 449)  (263 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 449)  (266 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (267 449)  (267 449)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.input_2_0
 (34 1)  (268 449)  (268 449)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.input_2_0
 (39 1)  (273 449)  (273 449)  LC_0 Logic Functioning bit
 (42 1)  (276 449)  (276 449)  LC_0 Logic Functioning bit
 (45 1)  (279 449)  (279 449)  LC_0 Logic Functioning bit
 (2 2)  (236 450)  (236 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (9 2)  (243 450)  (243 450)  routing T_5_28.sp4_h_r_10 <X> T_5_28.sp4_h_l_36
 (10 2)  (244 450)  (244 450)  routing T_5_28.sp4_h_r_10 <X> T_5_28.sp4_h_l_36
 (14 2)  (248 450)  (248 450)  routing T_5_28.sp4_v_b_4 <X> T_5_28.lc_trk_g0_4
 (26 2)  (260 450)  (260 450)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 450)  (261 450)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 450)  (262 450)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 450)  (263 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 450)  (264 450)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 450)  (266 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 450)  (267 450)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 450)  (268 450)  routing T_5_28.lc_trk_g3_1 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 450)  (270 450)  LC_1 Logic Functioning bit
 (38 2)  (272 450)  (272 450)  LC_1 Logic Functioning bit
 (45 2)  (279 450)  (279 450)  LC_1 Logic Functioning bit
 (46 2)  (280 450)  (280 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (16 3)  (250 451)  (250 451)  routing T_5_28.sp4_v_b_4 <X> T_5_28.lc_trk_g0_4
 (17 3)  (251 451)  (251 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (261 451)  (261 451)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 451)  (262 451)  routing T_5_28.lc_trk_g3_4 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 451)  (263 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 451)  (264 451)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (41 3)  (275 451)  (275 451)  LC_1 Logic Functioning bit
 (43 3)  (277 451)  (277 451)  LC_1 Logic Functioning bit
 (45 3)  (279 451)  (279 451)  LC_1 Logic Functioning bit
 (14 4)  (248 452)  (248 452)  routing T_5_28.wire_logic_cluster/lc_0/out <X> T_5_28.lc_trk_g1_0
 (28 4)  (262 452)  (262 452)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 452)  (263 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 452)  (266 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 452)  (267 452)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 452)  (268 452)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 452)  (270 452)  LC_2 Logic Functioning bit
 (38 4)  (272 452)  (272 452)  LC_2 Logic Functioning bit
 (53 4)  (287 452)  (287 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (251 453)  (251 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (263 453)  (263 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 453)  (264 453)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 453)  (265 453)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 453)  (270 453)  LC_2 Logic Functioning bit
 (37 5)  (271 453)  (271 453)  LC_2 Logic Functioning bit
 (38 5)  (272 453)  (272 453)  LC_2 Logic Functioning bit
 (39 5)  (273 453)  (273 453)  LC_2 Logic Functioning bit
 (40 5)  (274 453)  (274 453)  LC_2 Logic Functioning bit
 (42 5)  (276 453)  (276 453)  LC_2 Logic Functioning bit
 (8 6)  (242 454)  (242 454)  routing T_5_28.sp4_h_r_4 <X> T_5_28.sp4_h_l_41
 (21 6)  (255 454)  (255 454)  routing T_5_28.sp4_v_b_7 <X> T_5_28.lc_trk_g1_7
 (22 6)  (256 454)  (256 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (257 454)  (257 454)  routing T_5_28.sp4_v_b_7 <X> T_5_28.lc_trk_g1_7
 (15 8)  (249 456)  (249 456)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g2_1
 (16 8)  (250 456)  (250 456)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g2_1
 (17 8)  (251 456)  (251 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (256 456)  (256 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (260 456)  (260 456)  routing T_5_28.lc_trk_g0_4 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 456)  (262 456)  routing T_5_28.lc_trk_g2_1 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 456)  (263 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 456)  (266 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 456)  (267 456)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 456)  (270 456)  LC_4 Logic Functioning bit
 (38 8)  (272 456)  (272 456)  LC_4 Logic Functioning bit
 (41 8)  (275 456)  (275 456)  LC_4 Logic Functioning bit
 (43 8)  (277 456)  (277 456)  LC_4 Logic Functioning bit
 (15 9)  (249 457)  (249 457)  routing T_5_28.sp4_v_t_29 <X> T_5_28.lc_trk_g2_0
 (16 9)  (250 457)  (250 457)  routing T_5_28.sp4_v_t_29 <X> T_5_28.lc_trk_g2_0
 (17 9)  (251 457)  (251 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (252 457)  (252 457)  routing T_5_28.sp4_h_r_25 <X> T_5_28.lc_trk_g2_1
 (29 9)  (263 457)  (263 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 457)  (265 457)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 457)  (270 457)  LC_4 Logic Functioning bit
 (38 9)  (272 457)  (272 457)  LC_4 Logic Functioning bit
 (40 9)  (274 457)  (274 457)  LC_4 Logic Functioning bit
 (42 9)  (276 457)  (276 457)  LC_4 Logic Functioning bit
 (53 9)  (287 457)  (287 457)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (246 458)  (246 458)  routing T_5_28.sp4_v_b_8 <X> T_5_28.sp4_h_l_45
 (27 10)  (261 458)  (261 458)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 458)  (263 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 458)  (264 458)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 458)  (266 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 458)  (267 458)  routing T_5_28.lc_trk_g2_0 <X> T_5_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 458)  (270 458)  LC_5 Logic Functioning bit
 (38 10)  (272 458)  (272 458)  LC_5 Logic Functioning bit
 (6 11)  (240 459)  (240 459)  routing T_5_28.sp4_h_r_6 <X> T_5_28.sp4_h_l_43
 (16 11)  (250 459)  (250 459)  routing T_5_28.sp12_v_b_12 <X> T_5_28.lc_trk_g2_4
 (17 11)  (251 459)  (251 459)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (256 459)  (256 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (260 459)  (260 459)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 459)  (262 459)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 459)  (263 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 459)  (264 459)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_5/in_1
 (36 11)  (270 459)  (270 459)  LC_5 Logic Functioning bit
 (37 11)  (271 459)  (271 459)  LC_5 Logic Functioning bit
 (38 11)  (272 459)  (272 459)  LC_5 Logic Functioning bit
 (39 11)  (273 459)  (273 459)  LC_5 Logic Functioning bit
 (41 11)  (275 459)  (275 459)  LC_5 Logic Functioning bit
 (43 11)  (277 459)  (277 459)  LC_5 Logic Functioning bit
 (53 11)  (287 459)  (287 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (251 460)  (251 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 460)  (252 460)  routing T_5_28.wire_logic_cluster/lc_1/out <X> T_5_28.lc_trk_g3_1
 (22 13)  (256 461)  (256 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 461)  (257 461)  routing T_5_28.sp4_v_b_42 <X> T_5_28.lc_trk_g3_2
 (24 13)  (258 461)  (258 461)  routing T_5_28.sp4_v_b_42 <X> T_5_28.lc_trk_g3_2
 (0 14)  (234 462)  (234 462)  routing T_5_28.glb_netwk_6 <X> T_5_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 462)  (235 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (239 462)  (239 462)  routing T_5_28.sp4_h_r_6 <X> T_5_28.sp4_h_l_44
 (22 14)  (256 462)  (256 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (262 462)  (262 462)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 462)  (263 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 462)  (264 462)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 462)  (265 462)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 462)  (266 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 462)  (267 462)  routing T_5_28.lc_trk_g2_4 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 462)  (270 462)  LC_7 Logic Functioning bit
 (38 14)  (272 462)  (272 462)  LC_7 Logic Functioning bit
 (0 15)  (234 463)  (234 463)  routing T_5_28.glb_netwk_6 <X> T_5_28.wire_logic_cluster/lc_7/s_r
 (4 15)  (238 463)  (238 463)  routing T_5_28.sp4_h_r_6 <X> T_5_28.sp4_h_l_44
 (15 15)  (249 463)  (249 463)  routing T_5_28.sp4_v_t_33 <X> T_5_28.lc_trk_g3_4
 (16 15)  (250 463)  (250 463)  routing T_5_28.sp4_v_t_33 <X> T_5_28.lc_trk_g3_4
 (17 15)  (251 463)  (251 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (255 463)  (255 463)  routing T_5_28.sp4_r_v_b_47 <X> T_5_28.lc_trk_g3_7
 (26 15)  (260 463)  (260 463)  routing T_5_28.lc_trk_g0_3 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 463)  (263 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 463)  (264 463)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (51 15)  (285 463)  (285 463)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_28

 (15 0)  (303 448)  (303 448)  routing T_6_28.sp4_h_r_1 <X> T_6_28.lc_trk_g0_1
 (16 0)  (304 448)  (304 448)  routing T_6_28.sp4_h_r_1 <X> T_6_28.lc_trk_g0_1
 (17 0)  (305 448)  (305 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (309 448)  (309 448)  routing T_6_28.wire_logic_cluster/lc_3/out <X> T_6_28.lc_trk_g0_3
 (22 0)  (310 448)  (310 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 448)  (314 448)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 448)  (315 448)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 448)  (316 448)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 448)  (317 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 448)  (318 448)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 448)  (319 448)  routing T_6_28.lc_trk_g0_5 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 448)  (320 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 448)  (324 448)  LC_0 Logic Functioning bit
 (39 0)  (327 448)  (327 448)  LC_0 Logic Functioning bit
 (40 0)  (328 448)  (328 448)  LC_0 Logic Functioning bit
 (41 0)  (329 448)  (329 448)  LC_0 Logic Functioning bit
 (18 1)  (306 449)  (306 449)  routing T_6_28.sp4_h_r_1 <X> T_6_28.lc_trk_g0_1
 (27 1)  (315 449)  (315 449)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 449)  (316 449)  routing T_6_28.lc_trk_g3_5 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 449)  (317 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 449)  (318 449)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 449)  (320 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 449)  (322 449)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.input_2_0
 (35 1)  (323 449)  (323 449)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.input_2_0
 (37 1)  (325 449)  (325 449)  LC_0 Logic Functioning bit
 (38 1)  (326 449)  (326 449)  LC_0 Logic Functioning bit
 (41 1)  (329 449)  (329 449)  LC_0 Logic Functioning bit
 (42 1)  (330 449)  (330 449)  LC_0 Logic Functioning bit
 (14 2)  (302 450)  (302 450)  routing T_6_28.sp4_v_b_4 <X> T_6_28.lc_trk_g0_4
 (17 2)  (305 450)  (305 450)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (306 450)  (306 450)  routing T_6_28.wire_logic_cluster/lc_5/out <X> T_6_28.lc_trk_g0_5
 (28 2)  (316 450)  (316 450)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 450)  (317 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 450)  (320 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 450)  (321 450)  routing T_6_28.lc_trk_g2_0 <X> T_6_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 450)  (324 450)  LC_1 Logic Functioning bit
 (41 2)  (329 450)  (329 450)  LC_1 Logic Functioning bit
 (43 2)  (331 450)  (331 450)  LC_1 Logic Functioning bit
 (50 2)  (338 450)  (338 450)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (304 451)  (304 451)  routing T_6_28.sp4_v_b_4 <X> T_6_28.lc_trk_g0_4
 (17 3)  (305 451)  (305 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (314 451)  (314 451)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 451)  (315 451)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 451)  (316 451)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 451)  (317 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 451)  (318 451)  routing T_6_28.lc_trk_g2_2 <X> T_6_28.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 451)  (324 451)  LC_1 Logic Functioning bit
 (37 3)  (325 451)  (325 451)  LC_1 Logic Functioning bit
 (39 3)  (327 451)  (327 451)  LC_1 Logic Functioning bit
 (40 3)  (328 451)  (328 451)  LC_1 Logic Functioning bit
 (42 3)  (330 451)  (330 451)  LC_1 Logic Functioning bit
 (47 3)  (335 451)  (335 451)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (309 452)  (309 452)  routing T_6_28.wire_logic_cluster/lc_3/out <X> T_6_28.lc_trk_g1_3
 (22 4)  (310 452)  (310 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (319 452)  (319 452)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 452)  (320 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 452)  (322 452)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 452)  (326 452)  LC_2 Logic Functioning bit
 (39 4)  (327 452)  (327 452)  LC_2 Logic Functioning bit
 (42 4)  (330 452)  (330 452)  LC_2 Logic Functioning bit
 (43 4)  (331 452)  (331 452)  LC_2 Logic Functioning bit
 (50 4)  (338 452)  (338 452)  Cascade bit: LH_LC02_inmux02_5

 (31 5)  (319 453)  (319 453)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_2/in_3
 (38 5)  (326 453)  (326 453)  LC_2 Logic Functioning bit
 (39 5)  (327 453)  (327 453)  LC_2 Logic Functioning bit
 (42 5)  (330 453)  (330 453)  LC_2 Logic Functioning bit
 (43 5)  (331 453)  (331 453)  LC_2 Logic Functioning bit
 (25 6)  (313 454)  (313 454)  routing T_6_28.wire_logic_cluster/lc_6/out <X> T_6_28.lc_trk_g1_6
 (29 6)  (317 454)  (317 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 454)  (318 454)  routing T_6_28.lc_trk_g0_4 <X> T_6_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 454)  (320 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 454)  (321 454)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 454)  (322 454)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 454)  (324 454)  LC_3 Logic Functioning bit
 (41 6)  (329 454)  (329 454)  LC_3 Logic Functioning bit
 (43 6)  (331 454)  (331 454)  LC_3 Logic Functioning bit
 (50 6)  (338 454)  (338 454)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (296 455)  (296 455)  routing T_6_28.sp4_h_r_4 <X> T_6_28.sp4_v_t_41
 (9 7)  (297 455)  (297 455)  routing T_6_28.sp4_h_r_4 <X> T_6_28.sp4_v_t_41
 (11 7)  (299 455)  (299 455)  routing T_6_28.sp4_h_r_9 <X> T_6_28.sp4_h_l_40
 (13 7)  (301 455)  (301 455)  routing T_6_28.sp4_h_r_9 <X> T_6_28.sp4_h_l_40
 (22 7)  (310 455)  (310 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (314 455)  (314 455)  routing T_6_28.lc_trk_g0_3 <X> T_6_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 455)  (317 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 455)  (319 455)  routing T_6_28.lc_trk_g3_3 <X> T_6_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 455)  (324 455)  LC_3 Logic Functioning bit
 (37 7)  (325 455)  (325 455)  LC_3 Logic Functioning bit
 (39 7)  (327 455)  (327 455)  LC_3 Logic Functioning bit
 (40 7)  (328 455)  (328 455)  LC_3 Logic Functioning bit
 (42 7)  (330 455)  (330 455)  LC_3 Logic Functioning bit
 (11 8)  (299 456)  (299 456)  routing T_6_28.sp4_h_r_3 <X> T_6_28.sp4_v_b_8
 (14 8)  (302 456)  (302 456)  routing T_6_28.sp4_h_l_21 <X> T_6_28.lc_trk_g2_0
 (16 8)  (304 456)  (304 456)  routing T_6_28.sp12_v_t_6 <X> T_6_28.lc_trk_g2_1
 (17 8)  (305 456)  (305 456)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (27 8)  (315 456)  (315 456)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 456)  (316 456)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 456)  (317 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 456)  (320 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 456)  (321 456)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 456)  (322 456)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 456)  (326 456)  LC_4 Logic Functioning bit
 (39 8)  (327 456)  (327 456)  LC_4 Logic Functioning bit
 (42 8)  (330 456)  (330 456)  LC_4 Logic Functioning bit
 (43 8)  (331 456)  (331 456)  LC_4 Logic Functioning bit
 (50 8)  (338 456)  (338 456)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (297 457)  (297 457)  routing T_6_28.sp4_v_t_42 <X> T_6_28.sp4_v_b_7
 (15 9)  (303 457)  (303 457)  routing T_6_28.sp4_h_l_21 <X> T_6_28.lc_trk_g2_0
 (16 9)  (304 457)  (304 457)  routing T_6_28.sp4_h_l_21 <X> T_6_28.lc_trk_g2_0
 (17 9)  (305 457)  (305 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (310 457)  (310 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 457)  (313 457)  routing T_6_28.sp4_r_v_b_34 <X> T_6_28.lc_trk_g2_2
 (31 9)  (319 457)  (319 457)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_4/in_3
 (38 9)  (326 457)  (326 457)  LC_4 Logic Functioning bit
 (39 9)  (327 457)  (327 457)  LC_4 Logic Functioning bit
 (42 9)  (330 457)  (330 457)  LC_4 Logic Functioning bit
 (43 9)  (331 457)  (331 457)  LC_4 Logic Functioning bit
 (53 9)  (341 457)  (341 457)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (315 458)  (315 458)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 458)  (316 458)  routing T_6_28.lc_trk_g3_1 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 458)  (317 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 458)  (319 458)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 458)  (320 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 458)  (321 458)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 458)  (325 458)  LC_5 Logic Functioning bit
 (39 10)  (327 458)  (327 458)  LC_5 Logic Functioning bit
 (40 10)  (328 458)  (328 458)  LC_5 Logic Functioning bit
 (42 10)  (330 458)  (330 458)  LC_5 Logic Functioning bit
 (47 10)  (335 458)  (335 458)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (296 459)  (296 459)  routing T_6_28.sp4_v_b_4 <X> T_6_28.sp4_v_t_42
 (10 11)  (298 459)  (298 459)  routing T_6_28.sp4_v_b_4 <X> T_6_28.sp4_v_t_42
 (14 11)  (302 459)  (302 459)  routing T_6_28.sp4_h_l_17 <X> T_6_28.lc_trk_g2_4
 (15 11)  (303 459)  (303 459)  routing T_6_28.sp4_h_l_17 <X> T_6_28.lc_trk_g2_4
 (16 11)  (304 459)  (304 459)  routing T_6_28.sp4_h_l_17 <X> T_6_28.lc_trk_g2_4
 (17 11)  (305 459)  (305 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (316 459)  (316 459)  routing T_6_28.lc_trk_g2_1 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 459)  (317 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (324 459)  (324 459)  LC_5 Logic Functioning bit
 (38 11)  (326 459)  (326 459)  LC_5 Logic Functioning bit
 (40 11)  (328 459)  (328 459)  LC_5 Logic Functioning bit
 (42 11)  (330 459)  (330 459)  LC_5 Logic Functioning bit
 (8 12)  (296 460)  (296 460)  routing T_6_28.sp4_v_b_10 <X> T_6_28.sp4_h_r_10
 (9 12)  (297 460)  (297 460)  routing T_6_28.sp4_v_b_10 <X> T_6_28.sp4_h_r_10
 (17 12)  (305 460)  (305 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (310 460)  (310 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (311 460)  (311 460)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (24 12)  (312 460)  (312 460)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (25 12)  (313 460)  (313 460)  routing T_6_28.sp4_h_r_34 <X> T_6_28.lc_trk_g3_2
 (26 12)  (314 460)  (314 460)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 460)  (317 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 460)  (319 460)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 460)  (320 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 460)  (321 460)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 460)  (322 460)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 460)  (324 460)  LC_6 Logic Functioning bit
 (38 12)  (326 460)  (326 460)  LC_6 Logic Functioning bit
 (39 12)  (327 460)  (327 460)  LC_6 Logic Functioning bit
 (40 12)  (328 460)  (328 460)  LC_6 Logic Functioning bit
 (41 12)  (329 460)  (329 460)  LC_6 Logic Functioning bit
 (43 12)  (331 460)  (331 460)  LC_6 Logic Functioning bit
 (47 12)  (335 460)  (335 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (338 460)  (338 460)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (302 461)  (302 461)  routing T_6_28.sp4_r_v_b_40 <X> T_6_28.lc_trk_g3_0
 (17 13)  (305 461)  (305 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (309 461)  (309 461)  routing T_6_28.sp4_h_r_27 <X> T_6_28.lc_trk_g3_3
 (22 13)  (310 461)  (310 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (311 461)  (311 461)  routing T_6_28.sp4_h_r_34 <X> T_6_28.lc_trk_g3_2
 (24 13)  (312 461)  (312 461)  routing T_6_28.sp4_h_r_34 <X> T_6_28.lc_trk_g3_2
 (28 13)  (316 461)  (316 461)  routing T_6_28.lc_trk_g2_4 <X> T_6_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 461)  (317 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 461)  (319 461)  routing T_6_28.lc_trk_g3_6 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (38 13)  (326 461)  (326 461)  LC_6 Logic Functioning bit
 (39 13)  (327 461)  (327 461)  LC_6 Logic Functioning bit
 (41 13)  (329 461)  (329 461)  LC_6 Logic Functioning bit
 (17 14)  (305 462)  (305 462)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (306 462)  (306 462)  routing T_6_28.bnl_op_5 <X> T_6_28.lc_trk_g3_5
 (32 14)  (320 462)  (320 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 462)  (322 462)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 462)  (324 462)  LC_7 Logic Functioning bit
 (39 14)  (327 462)  (327 462)  LC_7 Logic Functioning bit
 (41 14)  (329 462)  (329 462)  LC_7 Logic Functioning bit
 (42 14)  (330 462)  (330 462)  LC_7 Logic Functioning bit
 (18 15)  (306 463)  (306 463)  routing T_6_28.bnl_op_5 <X> T_6_28.lc_trk_g3_5
 (22 15)  (310 463)  (310 463)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (311 463)  (311 463)  routing T_6_28.sp12_v_t_21 <X> T_6_28.lc_trk_g3_6
 (25 15)  (313 463)  (313 463)  routing T_6_28.sp12_v_t_21 <X> T_6_28.lc_trk_g3_6
 (26 15)  (314 463)  (314 463)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 463)  (315 463)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 463)  (316 463)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 463)  (317 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 463)  (319 463)  routing T_6_28.lc_trk_g1_3 <X> T_6_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 463)  (320 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (321 463)  (321 463)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.input_2_7
 (34 15)  (322 463)  (322 463)  routing T_6_28.lc_trk_g3_0 <X> T_6_28.input_2_7
 (37 15)  (325 463)  (325 463)  LC_7 Logic Functioning bit
 (38 15)  (326 463)  (326 463)  LC_7 Logic Functioning bit
 (40 15)  (328 463)  (328 463)  LC_7 Logic Functioning bit
 (43 15)  (331 463)  (331 463)  LC_7 Logic Functioning bit
 (53 15)  (341 463)  (341 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_28

 (21 0)  (363 448)  (363 448)  routing T_7_28.wire_logic_cluster/lc_3/out <X> T_7_28.lc_trk_g0_3
 (22 0)  (364 448)  (364 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (368 448)  (368 448)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 448)  (369 448)  routing T_7_28.lc_trk_g1_4 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 448)  (371 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 448)  (372 448)  routing T_7_28.lc_trk_g1_4 <X> T_7_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 448)  (374 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 448)  (376 448)  routing T_7_28.lc_trk_g1_0 <X> T_7_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 448)  (378 448)  LC_0 Logic Functioning bit
 (37 0)  (379 448)  (379 448)  LC_0 Logic Functioning bit
 (38 0)  (380 448)  (380 448)  LC_0 Logic Functioning bit
 (39 0)  (381 448)  (381 448)  LC_0 Logic Functioning bit
 (41 0)  (383 448)  (383 448)  LC_0 Logic Functioning bit
 (43 0)  (385 448)  (385 448)  LC_0 Logic Functioning bit
 (15 1)  (357 449)  (357 449)  routing T_7_28.sp4_v_t_5 <X> T_7_28.lc_trk_g0_0
 (16 1)  (358 449)  (358 449)  routing T_7_28.sp4_v_t_5 <X> T_7_28.lc_trk_g0_0
 (17 1)  (359 449)  (359 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (368 449)  (368 449)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 449)  (370 449)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 449)  (371 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 449)  (378 449)  LC_0 Logic Functioning bit
 (38 1)  (380 449)  (380 449)  LC_0 Logic Functioning bit
 (1 2)  (343 450)  (343 450)  routing T_7_28.glb_netwk_5 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (344 450)  (344 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (354 450)  (354 450)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_h_l_39
 (21 2)  (363 450)  (363 450)  routing T_7_28.sp4_h_l_10 <X> T_7_28.lc_trk_g0_7
 (22 2)  (364 450)  (364 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (365 450)  (365 450)  routing T_7_28.sp4_h_l_10 <X> T_7_28.lc_trk_g0_7
 (24 2)  (366 450)  (366 450)  routing T_7_28.sp4_h_l_10 <X> T_7_28.lc_trk_g0_7
 (27 2)  (369 450)  (369 450)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 450)  (370 450)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 450)  (371 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 450)  (373 450)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 450)  (374 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 450)  (375 450)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 450)  (378 450)  LC_1 Logic Functioning bit
 (38 2)  (380 450)  (380 450)  LC_1 Logic Functioning bit
 (41 2)  (383 450)  (383 450)  LC_1 Logic Functioning bit
 (43 2)  (385 450)  (385 450)  LC_1 Logic Functioning bit
 (0 3)  (342 451)  (342 451)  routing T_7_28.glb_netwk_5 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (8 3)  (350 451)  (350 451)  routing T_7_28.sp4_v_b_10 <X> T_7_28.sp4_v_t_36
 (10 3)  (352 451)  (352 451)  routing T_7_28.sp4_v_b_10 <X> T_7_28.sp4_v_t_36
 (13 3)  (355 451)  (355 451)  routing T_7_28.sp4_h_r_11 <X> T_7_28.sp4_h_l_39
 (21 3)  (363 451)  (363 451)  routing T_7_28.sp4_h_l_10 <X> T_7_28.lc_trk_g0_7
 (22 3)  (364 451)  (364 451)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (365 451)  (365 451)  routing T_7_28.sp12_h_r_14 <X> T_7_28.lc_trk_g0_6
 (26 3)  (368 451)  (368 451)  routing T_7_28.lc_trk_g0_3 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 451)  (371 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 451)  (373 451)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 451)  (379 451)  LC_1 Logic Functioning bit
 (39 3)  (381 451)  (381 451)  LC_1 Logic Functioning bit
 (41 3)  (383 451)  (383 451)  LC_1 Logic Functioning bit
 (43 3)  (385 451)  (385 451)  LC_1 Logic Functioning bit
 (1 4)  (343 452)  (343 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (347 452)  (347 452)  routing T_7_28.sp4_v_b_9 <X> T_7_28.sp4_h_r_3
 (14 4)  (356 452)  (356 452)  routing T_7_28.wire_logic_cluster/lc_0/out <X> T_7_28.lc_trk_g1_0
 (26 4)  (368 452)  (368 452)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 452)  (369 452)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 452)  (371 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 452)  (372 452)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 452)  (374 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 452)  (376 452)  routing T_7_28.lc_trk_g1_0 <X> T_7_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 452)  (378 452)  LC_2 Logic Functioning bit
 (40 4)  (382 452)  (382 452)  LC_2 Logic Functioning bit
 (46 4)  (388 452)  (388 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (392 452)  (392 452)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (342 453)  (342 453)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/cen
 (4 5)  (346 453)  (346 453)  routing T_7_28.sp4_v_b_9 <X> T_7_28.sp4_h_r_3
 (6 5)  (348 453)  (348 453)  routing T_7_28.sp4_v_b_9 <X> T_7_28.sp4_h_r_3
 (8 5)  (350 453)  (350 453)  routing T_7_28.sp4_v_t_36 <X> T_7_28.sp4_v_b_4
 (10 5)  (352 453)  (352 453)  routing T_7_28.sp4_v_t_36 <X> T_7_28.sp4_v_b_4
 (17 5)  (359 453)  (359 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (369 453)  (369 453)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 453)  (370 453)  routing T_7_28.lc_trk_g3_5 <X> T_7_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 453)  (371 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 453)  (372 453)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_2/in_1
 (38 5)  (380 453)  (380 453)  LC_2 Logic Functioning bit
 (42 5)  (384 453)  (384 453)  LC_2 Logic Functioning bit
 (51 5)  (393 453)  (393 453)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (355 454)  (355 454)  routing T_7_28.sp4_v_b_5 <X> T_7_28.sp4_v_t_40
 (14 6)  (356 454)  (356 454)  routing T_7_28.wire_logic_cluster/lc_4/out <X> T_7_28.lc_trk_g1_4
 (17 6)  (359 454)  (359 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 454)  (360 454)  routing T_7_28.wire_logic_cluster/lc_5/out <X> T_7_28.lc_trk_g1_5
 (28 6)  (370 454)  (370 454)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 454)  (371 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 454)  (372 454)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 454)  (374 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 454)  (375 454)  routing T_7_28.lc_trk_g2_0 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 454)  (378 454)  LC_3 Logic Functioning bit
 (38 6)  (380 454)  (380 454)  LC_3 Logic Functioning bit
 (45 6)  (387 454)  (387 454)  LC_3 Logic Functioning bit
 (53 6)  (395 454)  (395 454)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (359 455)  (359 455)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (364 455)  (364 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (365 455)  (365 455)  routing T_7_28.sp4_v_b_22 <X> T_7_28.lc_trk_g1_6
 (24 7)  (366 455)  (366 455)  routing T_7_28.sp4_v_b_22 <X> T_7_28.lc_trk_g1_6
 (36 7)  (378 455)  (378 455)  LC_3 Logic Functioning bit
 (38 7)  (380 455)  (380 455)  LC_3 Logic Functioning bit
 (45 7)  (387 455)  (387 455)  LC_3 Logic Functioning bit
 (12 8)  (354 456)  (354 456)  routing T_7_28.sp4_h_l_40 <X> T_7_28.sp4_h_r_8
 (15 8)  (357 456)  (357 456)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g2_1
 (16 8)  (358 456)  (358 456)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g2_1
 (17 8)  (359 456)  (359 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (368 456)  (368 456)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (32 8)  (374 456)  (374 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 456)  (375 456)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 456)  (376 456)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 456)  (378 456)  LC_4 Logic Functioning bit
 (38 8)  (380 456)  (380 456)  LC_4 Logic Functioning bit
 (45 8)  (387 456)  (387 456)  LC_4 Logic Functioning bit
 (47 8)  (389 456)  (389 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (390 456)  (390 456)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (346 457)  (346 457)  routing T_7_28.sp4_h_l_47 <X> T_7_28.sp4_h_r_6
 (6 9)  (348 457)  (348 457)  routing T_7_28.sp4_h_l_47 <X> T_7_28.sp4_h_r_6
 (13 9)  (355 457)  (355 457)  routing T_7_28.sp4_h_l_40 <X> T_7_28.sp4_h_r_8
 (14 9)  (356 457)  (356 457)  routing T_7_28.sp4_h_r_24 <X> T_7_28.lc_trk_g2_0
 (15 9)  (357 457)  (357 457)  routing T_7_28.sp4_h_r_24 <X> T_7_28.lc_trk_g2_0
 (16 9)  (358 457)  (358 457)  routing T_7_28.sp4_h_r_24 <X> T_7_28.lc_trk_g2_0
 (17 9)  (359 457)  (359 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (360 457)  (360 457)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g2_1
 (28 9)  (370 457)  (370 457)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 457)  (371 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (379 457)  (379 457)  LC_4 Logic Functioning bit
 (39 9)  (381 457)  (381 457)  LC_4 Logic Functioning bit
 (45 9)  (387 457)  (387 457)  LC_4 Logic Functioning bit
 (25 10)  (367 458)  (367 458)  routing T_7_28.sp4_h_r_38 <X> T_7_28.lc_trk_g2_6
 (28 10)  (370 458)  (370 458)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 458)  (371 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 458)  (372 458)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 458)  (373 458)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 458)  (374 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 458)  (378 458)  LC_5 Logic Functioning bit
 (38 10)  (380 458)  (380 458)  LC_5 Logic Functioning bit
 (45 10)  (387 458)  (387 458)  LC_5 Logic Functioning bit
 (4 11)  (346 459)  (346 459)  routing T_7_28.sp4_h_r_10 <X> T_7_28.sp4_h_l_43
 (6 11)  (348 459)  (348 459)  routing T_7_28.sp4_h_r_10 <X> T_7_28.sp4_h_l_43
 (14 11)  (356 459)  (356 459)  routing T_7_28.sp4_r_v_b_36 <X> T_7_28.lc_trk_g2_4
 (17 11)  (359 459)  (359 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (364 459)  (364 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (365 459)  (365 459)  routing T_7_28.sp4_h_r_38 <X> T_7_28.lc_trk_g2_6
 (24 11)  (366 459)  (366 459)  routing T_7_28.sp4_h_r_38 <X> T_7_28.lc_trk_g2_6
 (31 11)  (373 459)  (373 459)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 459)  (378 459)  LC_5 Logic Functioning bit
 (38 11)  (380 459)  (380 459)  LC_5 Logic Functioning bit
 (45 11)  (387 459)  (387 459)  LC_5 Logic Functioning bit
 (53 11)  (395 459)  (395 459)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (356 460)  (356 460)  routing T_7_28.sp4_h_l_21 <X> T_7_28.lc_trk_g3_0
 (17 12)  (359 460)  (359 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 460)  (360 460)  routing T_7_28.wire_logic_cluster/lc_1/out <X> T_7_28.lc_trk_g3_1
 (26 12)  (368 460)  (368 460)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 460)  (371 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 460)  (372 460)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 460)  (373 460)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 460)  (374 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 460)  (375 460)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 460)  (376 460)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 460)  (378 460)  LC_6 Logic Functioning bit
 (47 12)  (389 460)  (389 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (357 461)  (357 461)  routing T_7_28.sp4_h_l_21 <X> T_7_28.lc_trk_g3_0
 (16 13)  (358 461)  (358 461)  routing T_7_28.sp4_h_l_21 <X> T_7_28.lc_trk_g3_0
 (17 13)  (359 461)  (359 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (369 461)  (369 461)  routing T_7_28.lc_trk_g1_5 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 461)  (371 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 461)  (372 461)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 461)  (373 461)  routing T_7_28.lc_trk_g3_6 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 461)  (374 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (46 13)  (388 461)  (388 461)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (342 462)  (342 462)  routing T_7_28.glb_netwk_4 <X> T_7_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 462)  (343 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (359 462)  (359 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (31 14)  (373 462)  (373 462)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 462)  (374 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 462)  (375 462)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 462)  (378 462)  LC_7 Logic Functioning bit
 (38 14)  (380 462)  (380 462)  LC_7 Logic Functioning bit
 (45 14)  (387 462)  (387 462)  LC_7 Logic Functioning bit
 (8 15)  (350 463)  (350 463)  routing T_7_28.sp4_h_r_10 <X> T_7_28.sp4_v_t_47
 (9 15)  (351 463)  (351 463)  routing T_7_28.sp4_h_r_10 <X> T_7_28.sp4_v_t_47
 (22 15)  (364 463)  (364 463)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (365 463)  (365 463)  routing T_7_28.sp12_v_t_21 <X> T_7_28.lc_trk_g3_6
 (25 15)  (367 463)  (367 463)  routing T_7_28.sp12_v_t_21 <X> T_7_28.lc_trk_g3_6
 (28 15)  (370 463)  (370 463)  routing T_7_28.lc_trk_g2_1 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 463)  (371 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (379 463)  (379 463)  LC_7 Logic Functioning bit
 (39 15)  (381 463)  (381 463)  LC_7 Logic Functioning bit
 (45 15)  (387 463)  (387 463)  LC_7 Logic Functioning bit
 (46 15)  (388 463)  (388 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_28

 (9 0)  (405 448)  (405 448)  routing T_8_28.sp4_v_t_36 <X> T_8_28.sp4_h_r_1
 (15 0)  (411 448)  (411 448)  routing T_8_28.sp4_h_r_17 <X> T_8_28.lc_trk_g0_1
 (16 0)  (412 448)  (412 448)  routing T_8_28.sp4_h_r_17 <X> T_8_28.lc_trk_g0_1
 (17 0)  (413 448)  (413 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 448)  (414 448)  routing T_8_28.sp4_h_r_17 <X> T_8_28.lc_trk_g0_1
 (28 0)  (424 448)  (424 448)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.wire_bram/ram/WDATA_7
 (29 0)  (425 448)  (425 448)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_3 wire_bram/ram/WDATA_7
 (18 1)  (414 449)  (414 449)  routing T_8_28.sp4_h_r_17 <X> T_8_28.lc_trk_g0_1
 (30 1)  (426 449)  (426 449)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.wire_bram/ram/WDATA_7
 (38 1)  (434 449)  (434 449)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_7 sp4_v_b_0
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_5 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (14 2)  (410 450)  (410 450)  routing T_8_28.sp4_v_b_4 <X> T_8_28.lc_trk_g0_4
 (21 2)  (417 450)  (417 450)  routing T_8_28.sp4_v_b_7 <X> T_8_28.lc_trk_g0_7
 (22 2)  (418 450)  (418 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (419 450)  (419 450)  routing T_8_28.sp4_v_b_7 <X> T_8_28.lc_trk_g0_7
 (27 2)  (423 450)  (423 450)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WDATA_6
 (29 2)  (425 450)  (425 450)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_5 wire_bram/ram/WDATA_6
 (30 2)  (426 450)  (426 450)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WDATA_6
 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_5 <X> T_8_28.wire_bram/ram/WCLK
 (16 3)  (412 451)  (412 451)  routing T_8_28.sp4_v_b_4 <X> T_8_28.lc_trk_g0_4
 (17 3)  (413 451)  (413 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (37 3)  (433 451)  (433 451)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (0 4)  (396 452)  (396 452)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.wire_bram/ram/WCLKE
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (10 4)  (406 452)  (406 452)  routing T_8_28.sp4_v_t_46 <X> T_8_28.sp4_h_r_4
 (29 4)  (425 452)  (425 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (426 452)  (426 452)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.wire_bram/ram/WDATA_5
 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.wire_bram/ram/WCLKE
 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (30 5)  (426 453)  (426 453)  routing T_8_28.lc_trk_g0_7 <X> T_8_28.wire_bram/ram/WDATA_5
 (37 5)  (433 453)  (433 453)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_5 sp4_h_r_20
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (13 6)  (409 454)  (409 454)  routing T_8_28.sp4_h_r_5 <X> T_8_28.sp4_v_t_40
 (15 6)  (411 454)  (411 454)  routing T_8_28.sp4_h_r_13 <X> T_8_28.lc_trk_g1_5
 (16 6)  (412 454)  (412 454)  routing T_8_28.sp4_h_r_13 <X> T_8_28.lc_trk_g1_5
 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (414 454)  (414 454)  routing T_8_28.sp4_h_r_13 <X> T_8_28.lc_trk_g1_5
 (28 6)  (424 454)  (424 454)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_bram/ram/WDATA_4
 (29 6)  (425 454)  (425 454)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_4
 (30 6)  (426 454)  (426 454)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_bram/ram/WDATA_4
 (36 6)  (432 454)  (432 454)  Enable bit of Mux _out_links/OutMux8_3 => wire_bram/ram/RDATA_4 sp4_h_l_27
 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (12 7)  (408 455)  (408 455)  routing T_8_28.sp4_h_r_5 <X> T_8_28.sp4_v_t_40
 (30 7)  (426 455)  (426 455)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.wire_bram/ram/WDATA_4
 (12 8)  (408 456)  (408 456)  routing T_8_28.sp4_v_b_2 <X> T_8_28.sp4_h_r_8
 (21 8)  (417 456)  (417 456)  routing T_8_28.sp4_h_r_35 <X> T_8_28.lc_trk_g2_3
 (22 8)  (418 456)  (418 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 456)  (419 456)  routing T_8_28.sp4_h_r_35 <X> T_8_28.lc_trk_g2_3
 (24 8)  (420 456)  (420 456)  routing T_8_28.sp4_h_r_35 <X> T_8_28.lc_trk_g2_3
 (28 8)  (424 456)  (424 456)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_3
 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 456)  (426 456)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_3
 (39 8)  (435 456)  (435 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (11 9)  (407 457)  (407 457)  routing T_8_28.sp4_v_b_2 <X> T_8_28.sp4_h_r_8
 (13 9)  (409 457)  (409 457)  routing T_8_28.sp4_v_b_2 <X> T_8_28.sp4_h_r_8
 (22 9)  (418 457)  (418 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 457)  (419 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (24 9)  (420 457)  (420 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (25 9)  (421 457)  (421 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (30 9)  (426 457)  (426 457)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_3
 (6 10)  (402 458)  (402 458)  routing T_8_28.sp4_v_b_3 <X> T_8_28.sp4_v_t_43
 (13 10)  (409 458)  (409 458)  routing T_8_28.sp4_v_b_8 <X> T_8_28.sp4_v_t_45
 (22 10)  (418 458)  (418 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (419 458)  (419 458)  routing T_8_28.sp4_h_l_18 <X> T_8_28.lc_trk_g2_7
 (24 10)  (420 458)  (420 458)  routing T_8_28.sp4_h_l_18 <X> T_8_28.lc_trk_g2_7
 (29 10)  (425 458)  (425 458)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_4 wire_bram/ram/WDATA_2
 (30 10)  (426 458)  (426 458)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_bram/ram/WDATA_2
 (5 11)  (401 459)  (401 459)  routing T_8_28.sp4_v_b_3 <X> T_8_28.sp4_v_t_43
 (9 11)  (405 459)  (405 459)  routing T_8_28.sp4_v_b_7 <X> T_8_28.sp4_v_t_42
 (21 11)  (417 459)  (417 459)  routing T_8_28.sp4_h_l_18 <X> T_8_28.lc_trk_g2_7
 (22 11)  (418 459)  (418 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 459)  (421 459)  routing T_8_28.sp4_r_v_b_38 <X> T_8_28.lc_trk_g2_6
 (40 11)  (436 459)  (436 459)  Enable bit of Mux _out_links/OutMux3_5 => wire_bram/ram/RDATA_2 sp12_v_t_9
 (9 12)  (405 460)  (405 460)  routing T_8_28.sp4_v_t_47 <X> T_8_28.sp4_h_r_10
 (29 12)  (425 460)  (425 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (37 13)  (433 461)  (433 461)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_1 sp4_h_l_17
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (4 14)  (400 462)  (400 462)  routing T_8_28.sp4_v_b_9 <X> T_8_28.sp4_v_t_44
 (15 14)  (411 462)  (411 462)  routing T_8_28.sp4_v_b_45 <X> T_8_28.lc_trk_g3_5
 (16 14)  (412 462)  (412 462)  routing T_8_28.sp4_v_b_45 <X> T_8_28.lc_trk_g3_5
 (17 14)  (413 462)  (413 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (21 14)  (417 462)  (417 462)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (22 14)  (418 462)  (418 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 462)  (419 462)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (27 14)  (423 462)  (423 462)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.wire_bram/ram/WDATA_0
 (28 14)  (424 462)  (424 462)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.wire_bram/ram/WDATA_0
 (29 14)  (425 462)  (425 462)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_0
 (30 14)  (426 462)  (426 462)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.wire_bram/ram/WDATA_0
 (40 14)  (436 462)  (436 462)  Enable bit of Mux _out_links/OutMuxa_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_31
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (21 15)  (417 463)  (417 463)  routing T_8_28.sp4_v_t_26 <X> T_8_28.lc_trk_g3_7
 (30 15)  (426 463)  (426 463)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.wire_bram/ram/WDATA_0


LogicTile_9_28

 (28 0)  (466 448)  (466 448)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 448)  (467 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 448)  (469 448)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 448)  (471 448)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 448)  (472 448)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_0/in_3
 (38 0)  (476 448)  (476 448)  LC_0 Logic Functioning bit
 (39 0)  (477 448)  (477 448)  LC_0 Logic Functioning bit
 (41 0)  (479 448)  (479 448)  LC_0 Logic Functioning bit
 (46 0)  (484 448)  (484 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (452 449)  (452 449)  routing T_9_28.sp4_r_v_b_35 <X> T_9_28.lc_trk_g0_0
 (17 1)  (455 449)  (455 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 1)  (466 449)  (466 449)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 449)  (467 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 449)  (470 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 449)  (472 449)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.input_2_0
 (35 1)  (473 449)  (473 449)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.input_2_0
 (38 1)  (476 449)  (476 449)  LC_0 Logic Functioning bit
 (41 1)  (479 449)  (479 449)  LC_0 Logic Functioning bit
 (5 2)  (443 450)  (443 450)  routing T_9_28.sp4_h_r_9 <X> T_9_28.sp4_h_l_37
 (10 2)  (448 450)  (448 450)  routing T_9_28.sp4_v_b_8 <X> T_9_28.sp4_h_l_36
 (11 2)  (449 450)  (449 450)  routing T_9_28.sp4_v_b_6 <X> T_9_28.sp4_v_t_39
 (13 2)  (451 450)  (451 450)  routing T_9_28.sp4_v_b_6 <X> T_9_28.sp4_v_t_39
 (17 2)  (455 450)  (455 450)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 450)  (456 450)  routing T_9_28.bnr_op_5 <X> T_9_28.lc_trk_g0_5
 (22 2)  (460 450)  (460 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 450)  (461 450)  routing T_9_28.sp4_v_b_23 <X> T_9_28.lc_trk_g0_7
 (24 2)  (462 450)  (462 450)  routing T_9_28.sp4_v_b_23 <X> T_9_28.lc_trk_g0_7
 (28 2)  (466 450)  (466 450)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 450)  (467 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 450)  (468 450)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 450)  (470 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 450)  (471 450)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 450)  (475 450)  LC_1 Logic Functioning bit
 (39 2)  (477 450)  (477 450)  LC_1 Logic Functioning bit
 (40 2)  (478 450)  (478 450)  LC_1 Logic Functioning bit
 (42 2)  (480 450)  (480 450)  LC_1 Logic Functioning bit
 (51 2)  (489 450)  (489 450)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (4 3)  (442 451)  (442 451)  routing T_9_28.sp4_h_r_9 <X> T_9_28.sp4_h_l_37
 (18 3)  (456 451)  (456 451)  routing T_9_28.bnr_op_5 <X> T_9_28.lc_trk_g0_5
 (28 3)  (466 451)  (466 451)  routing T_9_28.lc_trk_g2_1 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 451)  (467 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 451)  (474 451)  LC_1 Logic Functioning bit
 (38 3)  (476 451)  (476 451)  LC_1 Logic Functioning bit
 (17 4)  (455 452)  (455 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (467 452)  (467 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 452)  (468 452)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 452)  (469 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 452)  (471 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 452)  (472 452)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (37 4)  (475 452)  (475 452)  LC_2 Logic Functioning bit
 (38 4)  (476 452)  (476 452)  LC_2 Logic Functioning bit
 (39 4)  (477 452)  (477 452)  LC_2 Logic Functioning bit
 (42 4)  (480 452)  (480 452)  LC_2 Logic Functioning bit
 (43 4)  (481 452)  (481 452)  LC_2 Logic Functioning bit
 (21 5)  (459 453)  (459 453)  routing T_9_28.sp4_r_v_b_27 <X> T_9_28.lc_trk_g1_3
 (22 5)  (460 453)  (460 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 453)  (461 453)  routing T_9_28.sp4_v_b_18 <X> T_9_28.lc_trk_g1_2
 (24 5)  (462 453)  (462 453)  routing T_9_28.sp4_v_b_18 <X> T_9_28.lc_trk_g1_2
 (27 5)  (465 453)  (465 453)  routing T_9_28.lc_trk_g1_1 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 453)  (468 453)  routing T_9_28.lc_trk_g0_7 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 453)  (469 453)  routing T_9_28.lc_trk_g3_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 453)  (470 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (474 453)  (474 453)  LC_2 Logic Functioning bit
 (37 5)  (475 453)  (475 453)  LC_2 Logic Functioning bit
 (38 5)  (476 453)  (476 453)  LC_2 Logic Functioning bit
 (39 5)  (477 453)  (477 453)  LC_2 Logic Functioning bit
 (41 5)  (479 453)  (479 453)  LC_2 Logic Functioning bit
 (42 5)  (480 453)  (480 453)  LC_2 Logic Functioning bit
 (43 5)  (481 453)  (481 453)  LC_2 Logic Functioning bit
 (9 6)  (447 454)  (447 454)  routing T_9_28.sp4_h_r_1 <X> T_9_28.sp4_h_l_41
 (10 6)  (448 454)  (448 454)  routing T_9_28.sp4_h_r_1 <X> T_9_28.sp4_h_l_41
 (27 6)  (465 454)  (465 454)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 454)  (466 454)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 454)  (468 454)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 454)  (469 454)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 454)  (471 454)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 454)  (474 454)  LC_3 Logic Functioning bit
 (38 6)  (476 454)  (476 454)  LC_3 Logic Functioning bit
 (31 7)  (469 455)  (469 455)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 455)  (474 455)  LC_3 Logic Functioning bit
 (38 7)  (476 455)  (476 455)  LC_3 Logic Functioning bit
 (52 7)  (490 455)  (490 455)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (3 8)  (441 456)  (441 456)  routing T_9_28.sp12_h_r_1 <X> T_9_28.sp12_v_b_1
 (14 8)  (452 456)  (452 456)  routing T_9_28.sp4_h_l_21 <X> T_9_28.lc_trk_g2_0
 (16 8)  (454 456)  (454 456)  routing T_9_28.sp4_v_b_33 <X> T_9_28.lc_trk_g2_1
 (17 8)  (455 456)  (455 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 456)  (456 456)  routing T_9_28.sp4_v_b_33 <X> T_9_28.lc_trk_g2_1
 (29 8)  (467 456)  (467 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 456)  (468 456)  routing T_9_28.lc_trk_g0_5 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 456)  (472 456)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 456)  (474 456)  LC_4 Logic Functioning bit
 (38 8)  (476 456)  (476 456)  LC_4 Logic Functioning bit
 (3 9)  (441 457)  (441 457)  routing T_9_28.sp12_h_r_1 <X> T_9_28.sp12_v_b_1
 (15 9)  (453 457)  (453 457)  routing T_9_28.sp4_h_l_21 <X> T_9_28.lc_trk_g2_0
 (16 9)  (454 457)  (454 457)  routing T_9_28.sp4_h_l_21 <X> T_9_28.lc_trk_g2_0
 (17 9)  (455 457)  (455 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (456 457)  (456 457)  routing T_9_28.sp4_v_b_33 <X> T_9_28.lc_trk_g2_1
 (31 9)  (469 457)  (469 457)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 457)  (474 457)  LC_4 Logic Functioning bit
 (38 9)  (476 457)  (476 457)  LC_4 Logic Functioning bit
 (51 9)  (489 457)  (489 457)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (449 458)  (449 458)  routing T_9_28.sp4_h_l_38 <X> T_9_28.sp4_v_t_45
 (12 10)  (450 458)  (450 458)  routing T_9_28.sp4_h_r_5 <X> T_9_28.sp4_h_l_45
 (15 10)  (453 458)  (453 458)  routing T_9_28.sp12_v_t_2 <X> T_9_28.lc_trk_g2_5
 (17 10)  (455 458)  (455 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (456 458)  (456 458)  routing T_9_28.sp12_v_t_2 <X> T_9_28.lc_trk_g2_5
 (21 10)  (459 458)  (459 458)  routing T_9_28.rgt_op_7 <X> T_9_28.lc_trk_g2_7
 (22 10)  (460 458)  (460 458)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 458)  (462 458)  routing T_9_28.rgt_op_7 <X> T_9_28.lc_trk_g2_7
 (25 10)  (463 458)  (463 458)  routing T_9_28.sp12_v_b_6 <X> T_9_28.lc_trk_g2_6
 (6 11)  (444 459)  (444 459)  routing T_9_28.sp4_h_r_6 <X> T_9_28.sp4_h_l_43
 (13 11)  (451 459)  (451 459)  routing T_9_28.sp4_h_r_5 <X> T_9_28.sp4_h_l_45
 (15 11)  (453 459)  (453 459)  routing T_9_28.sp4_v_t_33 <X> T_9_28.lc_trk_g2_4
 (16 11)  (454 459)  (454 459)  routing T_9_28.sp4_v_t_33 <X> T_9_28.lc_trk_g2_4
 (17 11)  (455 459)  (455 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (456 459)  (456 459)  routing T_9_28.sp12_v_t_2 <X> T_9_28.lc_trk_g2_5
 (22 11)  (460 459)  (460 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (462 459)  (462 459)  routing T_9_28.sp12_v_b_6 <X> T_9_28.lc_trk_g2_6
 (25 11)  (463 459)  (463 459)  routing T_9_28.sp12_v_b_6 <X> T_9_28.lc_trk_g2_6
 (26 12)  (464 460)  (464 460)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 460)  (466 460)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 460)  (467 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 460)  (468 460)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 460)  (469 460)  routing T_9_28.lc_trk_g2_7 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 460)  (470 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 460)  (471 460)  routing T_9_28.lc_trk_g2_7 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (40 12)  (478 460)  (478 460)  LC_6 Logic Functioning bit
 (42 12)  (480 460)  (480 460)  LC_6 Logic Functioning bit
 (52 12)  (490 460)  (490 460)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (464 461)  (464 461)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 461)  (465 461)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 461)  (466 461)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 461)  (467 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 461)  (469 461)  routing T_9_28.lc_trk_g2_7 <X> T_9_28.wire_logic_cluster/lc_6/in_3
 (9 14)  (447 462)  (447 462)  routing T_9_28.sp4_h_r_7 <X> T_9_28.sp4_h_l_47
 (10 14)  (448 462)  (448 462)  routing T_9_28.sp4_h_r_7 <X> T_9_28.sp4_h_l_47
 (15 14)  (453 462)  (453 462)  routing T_9_28.sp4_v_t_32 <X> T_9_28.lc_trk_g3_5
 (16 14)  (454 462)  (454 462)  routing T_9_28.sp4_v_t_32 <X> T_9_28.lc_trk_g3_5
 (17 14)  (455 462)  (455 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (460 462)  (460 462)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (461 462)  (461 462)  routing T_9_28.sp12_v_t_12 <X> T_9_28.lc_trk_g3_7
 (15 15)  (453 463)  (453 463)  routing T_9_28.sp4_v_t_33 <X> T_9_28.lc_trk_g3_4
 (16 15)  (454 463)  (454 463)  routing T_9_28.sp4_v_t_33 <X> T_9_28.lc_trk_g3_4
 (17 15)  (455 463)  (455 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (19 15)  (457 463)  (457 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (460 463)  (460 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 463)  (461 463)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g3_6
 (24 15)  (462 463)  (462 463)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g3_6
 (25 15)  (463 463)  (463 463)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g3_6


LogicTile_10_28

 (4 0)  (496 448)  (496 448)  routing T_10_28.sp4_v_t_41 <X> T_10_28.sp4_v_b_0
 (6 0)  (498 448)  (498 448)  routing T_10_28.sp4_v_t_41 <X> T_10_28.sp4_v_b_0
 (17 0)  (509 448)  (509 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (519 448)  (519 448)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 448)  (520 448)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 448)  (522 448)  routing T_10_28.lc_trk_g3_4 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 448)  (525 448)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 448)  (528 448)  LC_0 Logic Functioning bit
 (38 0)  (530 448)  (530 448)  LC_0 Logic Functioning bit
 (18 1)  (510 449)  (510 449)  routing T_10_28.sp4_r_v_b_34 <X> T_10_28.lc_trk_g0_1
 (31 1)  (523 449)  (523 449)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 449)  (528 449)  LC_0 Logic Functioning bit
 (38 1)  (530 449)  (530 449)  LC_0 Logic Functioning bit
 (1 2)  (493 450)  (493 450)  routing T_10_28.glb_netwk_5 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (520 450)  (520 450)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 450)  (521 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 450)  (524 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 450)  (525 450)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 450)  (526 450)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (41 2)  (533 450)  (533 450)  LC_1 Logic Functioning bit
 (50 2)  (542 450)  (542 450)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_5 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (13 3)  (505 451)  (505 451)  routing T_10_28.sp4_v_b_9 <X> T_10_28.sp4_h_l_39
 (27 3)  (519 451)  (519 451)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 451)  (520 451)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 451)  (521 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 451)  (522 451)  routing T_10_28.lc_trk_g2_2 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 451)  (523 451)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_1/in_3
 (38 3)  (530 451)  (530 451)  LC_1 Logic Functioning bit
 (41 3)  (533 451)  (533 451)  LC_1 Logic Functioning bit
 (46 3)  (538 451)  (538 451)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (507 452)  (507 452)  routing T_10_28.sp4_h_r_9 <X> T_10_28.lc_trk_g1_1
 (16 4)  (508 452)  (508 452)  routing T_10_28.sp4_h_r_9 <X> T_10_28.lc_trk_g1_1
 (17 4)  (509 452)  (509 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (510 452)  (510 452)  routing T_10_28.sp4_h_r_9 <X> T_10_28.lc_trk_g1_1
 (22 4)  (514 452)  (514 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (517 452)  (517 452)  routing T_10_28.sp4_v_b_10 <X> T_10_28.lc_trk_g1_2
 (31 4)  (523 452)  (523 452)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 452)  (524 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 452)  (526 452)  routing T_10_28.lc_trk_g1_4 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 452)  (528 452)  LC_2 Logic Functioning bit
 (37 4)  (529 452)  (529 452)  LC_2 Logic Functioning bit
 (38 4)  (530 452)  (530 452)  LC_2 Logic Functioning bit
 (39 4)  (531 452)  (531 452)  LC_2 Logic Functioning bit
 (45 4)  (537 452)  (537 452)  LC_2 Logic Functioning bit
 (21 5)  (513 453)  (513 453)  routing T_10_28.sp4_r_v_b_27 <X> T_10_28.lc_trk_g1_3
 (22 5)  (514 453)  (514 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (515 453)  (515 453)  routing T_10_28.sp4_v_b_10 <X> T_10_28.lc_trk_g1_2
 (25 5)  (517 453)  (517 453)  routing T_10_28.sp4_v_b_10 <X> T_10_28.lc_trk_g1_2
 (36 5)  (528 453)  (528 453)  LC_2 Logic Functioning bit
 (37 5)  (529 453)  (529 453)  LC_2 Logic Functioning bit
 (38 5)  (530 453)  (530 453)  LC_2 Logic Functioning bit
 (39 5)  (531 453)  (531 453)  LC_2 Logic Functioning bit
 (46 5)  (538 453)  (538 453)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (507 454)  (507 454)  routing T_10_28.bot_op_5 <X> T_10_28.lc_trk_g1_5
 (17 6)  (509 454)  (509 454)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (514 454)  (514 454)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 454)  (516 454)  routing T_10_28.bot_op_7 <X> T_10_28.lc_trk_g1_7
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 454)  (525 454)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 454)  (526 454)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 454)  (528 454)  LC_3 Logic Functioning bit
 (38 6)  (530 454)  (530 454)  LC_3 Logic Functioning bit
 (14 7)  (506 455)  (506 455)  routing T_10_28.sp12_h_r_20 <X> T_10_28.lc_trk_g1_4
 (16 7)  (508 455)  (508 455)  routing T_10_28.sp12_h_r_20 <X> T_10_28.lc_trk_g1_4
 (17 7)  (509 455)  (509 455)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (518 455)  (518 455)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 455)  (520 455)  routing T_10_28.lc_trk_g2_3 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 455)  (521 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 455)  (529 455)  LC_3 Logic Functioning bit
 (39 7)  (531 455)  (531 455)  LC_3 Logic Functioning bit
 (4 8)  (496 456)  (496 456)  routing T_10_28.sp4_v_t_47 <X> T_10_28.sp4_v_b_6
 (6 8)  (498 456)  (498 456)  routing T_10_28.sp4_v_t_47 <X> T_10_28.sp4_v_b_6
 (22 8)  (514 456)  (514 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (517 456)  (517 456)  routing T_10_28.bnl_op_2 <X> T_10_28.lc_trk_g2_2
 (28 8)  (520 456)  (520 456)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 456)  (521 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 456)  (522 456)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 456)  (524 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 456)  (526 456)  routing T_10_28.lc_trk_g1_2 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (39 8)  (531 456)  (531 456)  LC_4 Logic Functioning bit
 (50 8)  (542 456)  (542 456)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (543 456)  (543 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (514 457)  (514 457)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (517 457)  (517 457)  routing T_10_28.bnl_op_2 <X> T_10_28.lc_trk_g2_2
 (26 9)  (518 457)  (518 457)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 457)  (519 457)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 457)  (520 457)  routing T_10_28.lc_trk_g3_3 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 457)  (521 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 457)  (522 457)  routing T_10_28.lc_trk_g2_7 <X> T_10_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 457)  (523 457)  routing T_10_28.lc_trk_g1_2 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (38 9)  (530 457)  (530 457)  LC_4 Logic Functioning bit
 (39 9)  (531 457)  (531 457)  LC_4 Logic Functioning bit
 (8 10)  (500 458)  (500 458)  routing T_10_28.sp4_v_t_36 <X> T_10_28.sp4_h_l_42
 (9 10)  (501 458)  (501 458)  routing T_10_28.sp4_v_t_36 <X> T_10_28.sp4_h_l_42
 (10 10)  (502 458)  (502 458)  routing T_10_28.sp4_v_t_36 <X> T_10_28.sp4_h_l_42
 (13 10)  (505 458)  (505 458)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_v_t_45
 (22 10)  (514 458)  (514 458)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 458)  (515 458)  routing T_10_28.sp12_v_t_12 <X> T_10_28.lc_trk_g2_7
 (27 10)  (519 458)  (519 458)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 458)  (521 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 458)  (522 458)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 458)  (526 458)  routing T_10_28.lc_trk_g1_1 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 458)  (528 458)  LC_5 Logic Functioning bit
 (38 10)  (530 458)  (530 458)  LC_5 Logic Functioning bit
 (47 10)  (539 458)  (539 458)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (543 458)  (543 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (504 459)  (504 459)  routing T_10_28.sp4_h_r_8 <X> T_10_28.sp4_v_t_45
 (36 11)  (528 459)  (528 459)  LC_5 Logic Functioning bit
 (38 11)  (530 459)  (530 459)  LC_5 Logic Functioning bit
 (14 12)  (506 460)  (506 460)  routing T_10_28.sp4_h_l_21 <X> T_10_28.lc_trk_g3_0
 (15 12)  (507 460)  (507 460)  routing T_10_28.sp4_h_r_25 <X> T_10_28.lc_trk_g3_1
 (16 12)  (508 460)  (508 460)  routing T_10_28.sp4_h_r_25 <X> T_10_28.lc_trk_g3_1
 (17 12)  (509 460)  (509 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (514 460)  (514 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (3 13)  (495 461)  (495 461)  routing T_10_28.sp12_h_l_22 <X> T_10_28.sp12_h_r_1
 (15 13)  (507 461)  (507 461)  routing T_10_28.sp4_h_l_21 <X> T_10_28.lc_trk_g3_0
 (16 13)  (508 461)  (508 461)  routing T_10_28.sp4_h_l_21 <X> T_10_28.lc_trk_g3_0
 (17 13)  (509 461)  (509 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (510 461)  (510 461)  routing T_10_28.sp4_h_r_25 <X> T_10_28.lc_trk_g3_1
 (22 13)  (514 461)  (514 461)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (515 461)  (515 461)  routing T_10_28.sp12_v_t_9 <X> T_10_28.lc_trk_g3_2
 (12 14)  (504 462)  (504 462)  routing T_10_28.sp4_v_b_11 <X> T_10_28.sp4_h_l_46
 (13 14)  (505 462)  (505 462)  routing T_10_28.sp4_v_b_11 <X> T_10_28.sp4_v_t_46
 (27 14)  (519 462)  (519 462)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 462)  (521 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 462)  (522 462)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 462)  (524 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 462)  (526 462)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 462)  (528 462)  LC_7 Logic Functioning bit
 (37 14)  (529 462)  (529 462)  LC_7 Logic Functioning bit
 (38 14)  (530 462)  (530 462)  LC_7 Logic Functioning bit
 (39 14)  (531 462)  (531 462)  LC_7 Logic Functioning bit
 (40 14)  (532 462)  (532 462)  LC_7 Logic Functioning bit
 (41 14)  (533 462)  (533 462)  LC_7 Logic Functioning bit
 (42 14)  (534 462)  (534 462)  LC_7 Logic Functioning bit
 (43 14)  (535 462)  (535 462)  LC_7 Logic Functioning bit
 (3 15)  (495 463)  (495 463)  routing T_10_28.sp12_h_l_22 <X> T_10_28.sp12_v_t_22
 (14 15)  (506 463)  (506 463)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g3_4
 (15 15)  (507 463)  (507 463)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g3_4
 (16 15)  (508 463)  (508 463)  routing T_10_28.sp4_h_l_17 <X> T_10_28.lc_trk_g3_4
 (17 15)  (509 463)  (509 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (518 463)  (518 463)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 463)  (519 463)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 463)  (520 463)  routing T_10_28.lc_trk_g3_2 <X> T_10_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 463)  (521 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 463)  (522 463)  routing T_10_28.lc_trk_g1_7 <X> T_10_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 463)  (523 463)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 463)  (524 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (528 463)  (528 463)  LC_7 Logic Functioning bit
 (37 15)  (529 463)  (529 463)  LC_7 Logic Functioning bit
 (38 15)  (530 463)  (530 463)  LC_7 Logic Functioning bit
 (40 15)  (532 463)  (532 463)  LC_7 Logic Functioning bit
 (41 15)  (533 463)  (533 463)  LC_7 Logic Functioning bit
 (42 15)  (534 463)  (534 463)  LC_7 Logic Functioning bit
 (43 15)  (535 463)  (535 463)  LC_7 Logic Functioning bit
 (53 15)  (545 463)  (545 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_28

 (11 0)  (557 448)  (557 448)  routing T_11_28.sp4_h_r_9 <X> T_11_28.sp4_v_b_2
 (14 0)  (560 448)  (560 448)  routing T_11_28.sp4_v_b_8 <X> T_11_28.lc_trk_g0_0
 (17 0)  (563 448)  (563 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 448)  (564 448)  routing T_11_28.wire_logic_cluster/lc_1/out <X> T_11_28.lc_trk_g0_1
 (29 0)  (575 448)  (575 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 448)  (577 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 448)  (578 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 448)  (579 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 448)  (580 448)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 448)  (581 448)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.input_2_0
 (37 0)  (583 448)  (583 448)  LC_0 Logic Functioning bit
 (45 0)  (591 448)  (591 448)  LC_0 Logic Functioning bit
 (46 0)  (592 448)  (592 448)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (549 449)  (549 449)  routing T_11_28.sp12_h_l_23 <X> T_11_28.sp12_v_b_0
 (14 1)  (560 449)  (560 449)  routing T_11_28.sp4_v_b_8 <X> T_11_28.lc_trk_g0_0
 (16 1)  (562 449)  (562 449)  routing T_11_28.sp4_v_b_8 <X> T_11_28.lc_trk_g0_0
 (17 1)  (563 449)  (563 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (568 449)  (568 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 449)  (569 449)  routing T_11_28.sp4_v_b_18 <X> T_11_28.lc_trk_g0_2
 (24 1)  (570 449)  (570 449)  routing T_11_28.sp4_v_b_18 <X> T_11_28.lc_trk_g0_2
 (27 1)  (573 449)  (573 449)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 449)  (575 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 449)  (578 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 449)  (581 449)  routing T_11_28.lc_trk_g0_6 <X> T_11_28.input_2_0
 (36 1)  (582 449)  (582 449)  LC_0 Logic Functioning bit
 (41 1)  (587 449)  (587 449)  LC_0 Logic Functioning bit
 (43 1)  (589 449)  (589 449)  LC_0 Logic Functioning bit
 (45 1)  (591 449)  (591 449)  LC_0 Logic Functioning bit
 (1 2)  (547 450)  (547 450)  routing T_11_28.glb_netwk_5 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (551 450)  (551 450)  routing T_11_28.sp4_v_b_0 <X> T_11_28.sp4_h_l_37
 (11 2)  (557 450)  (557 450)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_v_t_39
 (13 2)  (559 450)  (559 450)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_v_t_39
 (22 2)  (568 450)  (568 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 450)  (569 450)  routing T_11_28.sp12_h_l_12 <X> T_11_28.lc_trk_g0_7
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 450)  (579 450)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 450)  (582 450)  LC_1 Logic Functioning bit
 (40 2)  (586 450)  (586 450)  LC_1 Logic Functioning bit
 (42 2)  (588 450)  (588 450)  LC_1 Logic Functioning bit
 (0 3)  (546 451)  (546 451)  routing T_11_28.glb_netwk_5 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (22 3)  (568 451)  (568 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 451)  (569 451)  routing T_11_28.sp4_h_r_6 <X> T_11_28.lc_trk_g0_6
 (24 3)  (570 451)  (570 451)  routing T_11_28.sp4_h_r_6 <X> T_11_28.lc_trk_g0_6
 (25 3)  (571 451)  (571 451)  routing T_11_28.sp4_h_r_6 <X> T_11_28.lc_trk_g0_6
 (26 3)  (572 451)  (572 451)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 451)  (573 451)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 451)  (574 451)  routing T_11_28.lc_trk_g3_2 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 451)  (575 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 451)  (576 451)  routing T_11_28.lc_trk_g0_2 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 451)  (577 451)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 451)  (578 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 451)  (579 451)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.input_2_1
 (34 3)  (580 451)  (580 451)  routing T_11_28.lc_trk_g3_0 <X> T_11_28.input_2_1
 (36 3)  (582 451)  (582 451)  LC_1 Logic Functioning bit
 (41 3)  (587 451)  (587 451)  LC_1 Logic Functioning bit
 (43 3)  (589 451)  (589 451)  LC_1 Logic Functioning bit
 (0 4)  (546 452)  (546 452)  routing T_11_28.glb_netwk_7 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (1 4)  (547 452)  (547 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (15 4)  (561 452)  (561 452)  routing T_11_28.sp4_v_b_17 <X> T_11_28.lc_trk_g1_1
 (16 4)  (562 452)  (562 452)  routing T_11_28.sp4_v_b_17 <X> T_11_28.lc_trk_g1_1
 (17 4)  (563 452)  (563 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (567 452)  (567 452)  routing T_11_28.sp4_h_r_11 <X> T_11_28.lc_trk_g1_3
 (22 4)  (568 452)  (568 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 452)  (569 452)  routing T_11_28.sp4_h_r_11 <X> T_11_28.lc_trk_g1_3
 (24 4)  (570 452)  (570 452)  routing T_11_28.sp4_h_r_11 <X> T_11_28.lc_trk_g1_3
 (26 4)  (572 452)  (572 452)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 452)  (574 452)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 452)  (575 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 452)  (576 452)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 452)  (578 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 452)  (580 452)  routing T_11_28.lc_trk_g1_2 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 452)  (582 452)  LC_2 Logic Functioning bit
 (39 4)  (585 452)  (585 452)  LC_2 Logic Functioning bit
 (40 4)  (586 452)  (586 452)  LC_2 Logic Functioning bit
 (0 5)  (546 453)  (546 453)  routing T_11_28.glb_netwk_7 <X> T_11_28.wire_logic_cluster/lc_7/cen
 (9 5)  (555 453)  (555 453)  routing T_11_28.sp4_v_t_41 <X> T_11_28.sp4_v_b_4
 (22 5)  (568 453)  (568 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 453)  (569 453)  routing T_11_28.sp4_v_b_18 <X> T_11_28.lc_trk_g1_2
 (24 5)  (570 453)  (570 453)  routing T_11_28.sp4_v_b_18 <X> T_11_28.lc_trk_g1_2
 (26 5)  (572 453)  (572 453)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 453)  (574 453)  routing T_11_28.lc_trk_g2_6 <X> T_11_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 453)  (575 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 453)  (576 453)  routing T_11_28.lc_trk_g2_7 <X> T_11_28.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 453)  (577 453)  routing T_11_28.lc_trk_g1_2 <X> T_11_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 453)  (578 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 453)  (579 453)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.input_2_2
 (35 5)  (581 453)  (581 453)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.input_2_2
 (37 5)  (583 453)  (583 453)  LC_2 Logic Functioning bit
 (39 5)  (585 453)  (585 453)  LC_2 Logic Functioning bit
 (40 5)  (586 453)  (586 453)  LC_2 Logic Functioning bit
 (8 6)  (554 454)  (554 454)  routing T_11_28.sp4_v_t_41 <X> T_11_28.sp4_h_l_41
 (9 6)  (555 454)  (555 454)  routing T_11_28.sp4_v_t_41 <X> T_11_28.sp4_h_l_41
 (17 6)  (563 454)  (563 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 454)  (564 454)  routing T_11_28.wire_logic_cluster/lc_5/out <X> T_11_28.lc_trk_g1_5
 (26 6)  (572 454)  (572 454)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 454)  (573 454)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 454)  (575 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 454)  (577 454)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 454)  (578 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 454)  (580 454)  routing T_11_28.lc_trk_g1_5 <X> T_11_28.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 454)  (583 454)  LC_3 Logic Functioning bit
 (42 6)  (588 454)  (588 454)  LC_3 Logic Functioning bit
 (45 6)  (591 454)  (591 454)  LC_3 Logic Functioning bit
 (46 6)  (592 454)  (592 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 454)  (596 454)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (573 455)  (573 455)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 455)  (574 455)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 455)  (575 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 455)  (583 455)  LC_3 Logic Functioning bit
 (39 7)  (585 455)  (585 455)  LC_3 Logic Functioning bit
 (45 7)  (591 455)  (591 455)  LC_3 Logic Functioning bit
 (53 7)  (599 455)  (599 455)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (551 456)  (551 456)  routing T_11_28.sp4_h_l_38 <X> T_11_28.sp4_h_r_6
 (14 8)  (560 456)  (560 456)  routing T_11_28.wire_logic_cluster/lc_0/out <X> T_11_28.lc_trk_g2_0
 (15 8)  (561 456)  (561 456)  routing T_11_28.sp4_v_t_28 <X> T_11_28.lc_trk_g2_1
 (16 8)  (562 456)  (562 456)  routing T_11_28.sp4_v_t_28 <X> T_11_28.lc_trk_g2_1
 (17 8)  (563 456)  (563 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (568 456)  (568 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (571 456)  (571 456)  routing T_11_28.sp4_v_t_23 <X> T_11_28.lc_trk_g2_2
 (28 8)  (574 456)  (574 456)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 456)  (575 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 456)  (576 456)  routing T_11_28.lc_trk_g2_5 <X> T_11_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 456)  (578 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 456)  (579 456)  routing T_11_28.lc_trk_g2_1 <X> T_11_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 456)  (582 456)  LC_4 Logic Functioning bit
 (39 8)  (585 456)  (585 456)  LC_4 Logic Functioning bit
 (40 8)  (586 456)  (586 456)  LC_4 Logic Functioning bit
 (4 9)  (550 457)  (550 457)  routing T_11_28.sp4_h_l_38 <X> T_11_28.sp4_h_r_6
 (17 9)  (563 457)  (563 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (568 457)  (568 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 457)  (569 457)  routing T_11_28.sp4_v_t_23 <X> T_11_28.lc_trk_g2_2
 (25 9)  (571 457)  (571 457)  routing T_11_28.sp4_v_t_23 <X> T_11_28.lc_trk_g2_2
 (29 9)  (575 457)  (575 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 457)  (578 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (579 457)  (579 457)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.input_2_4
 (35 9)  (581 457)  (581 457)  routing T_11_28.lc_trk_g2_2 <X> T_11_28.input_2_4
 (36 9)  (582 457)  (582 457)  LC_4 Logic Functioning bit
 (38 9)  (584 457)  (584 457)  LC_4 Logic Functioning bit
 (41 9)  (587 457)  (587 457)  LC_4 Logic Functioning bit
 (4 10)  (550 458)  (550 458)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_v_t_43
 (16 10)  (562 458)  (562 458)  routing T_11_28.sp4_v_b_37 <X> T_11_28.lc_trk_g2_5
 (17 10)  (563 458)  (563 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 458)  (564 458)  routing T_11_28.sp4_v_b_37 <X> T_11_28.lc_trk_g2_5
 (21 10)  (567 458)  (567 458)  routing T_11_28.sp4_v_t_26 <X> T_11_28.lc_trk_g2_7
 (22 10)  (568 458)  (568 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 458)  (569 458)  routing T_11_28.sp4_v_t_26 <X> T_11_28.lc_trk_g2_7
 (25 10)  (571 458)  (571 458)  routing T_11_28.sp4_v_b_30 <X> T_11_28.lc_trk_g2_6
 (26 10)  (572 458)  (572 458)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 458)  (573 458)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 458)  (575 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 458)  (578 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 458)  (580 458)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 458)  (583 458)  LC_5 Logic Functioning bit
 (42 10)  (588 458)  (588 458)  LC_5 Logic Functioning bit
 (45 10)  (591 458)  (591 458)  LC_5 Logic Functioning bit
 (50 10)  (596 458)  (596 458)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (554 459)  (554 459)  routing T_11_28.sp4_h_l_42 <X> T_11_28.sp4_v_t_42
 (18 11)  (564 459)  (564 459)  routing T_11_28.sp4_v_b_37 <X> T_11_28.lc_trk_g2_5
 (21 11)  (567 459)  (567 459)  routing T_11_28.sp4_v_t_26 <X> T_11_28.lc_trk_g2_7
 (22 11)  (568 459)  (568 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 459)  (569 459)  routing T_11_28.sp4_v_b_30 <X> T_11_28.lc_trk_g2_6
 (27 11)  (573 459)  (573 459)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 459)  (574 459)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 459)  (575 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 459)  (577 459)  routing T_11_28.lc_trk_g1_3 <X> T_11_28.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 459)  (583 459)  LC_5 Logic Functioning bit
 (39 11)  (585 459)  (585 459)  LC_5 Logic Functioning bit
 (45 11)  (591 459)  (591 459)  LC_5 Logic Functioning bit
 (3 12)  (549 460)  (549 460)  routing T_11_28.sp12_v_b_1 <X> T_11_28.sp12_h_r_1
 (4 12)  (550 460)  (550 460)  routing T_11_28.sp4_h_l_44 <X> T_11_28.sp4_v_b_9
 (14 12)  (560 460)  (560 460)  routing T_11_28.sp4_h_l_21 <X> T_11_28.lc_trk_g3_0
 (19 12)  (565 460)  (565 460)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (28 12)  (574 460)  (574 460)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 460)  (575 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 460)  (577 460)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 460)  (578 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 460)  (579 460)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 460)  (580 460)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 460)  (583 460)  LC_6 Logic Functioning bit
 (45 12)  (591 460)  (591 460)  LC_6 Logic Functioning bit
 (47 12)  (593 460)  (593 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (598 460)  (598 460)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (549 461)  (549 461)  routing T_11_28.sp12_v_b_1 <X> T_11_28.sp12_h_r_1
 (4 13)  (550 461)  (550 461)  routing T_11_28.sp4_v_t_41 <X> T_11_28.sp4_h_r_9
 (5 13)  (551 461)  (551 461)  routing T_11_28.sp4_h_l_44 <X> T_11_28.sp4_v_b_9
 (15 13)  (561 461)  (561 461)  routing T_11_28.sp4_h_l_21 <X> T_11_28.lc_trk_g3_0
 (16 13)  (562 461)  (562 461)  routing T_11_28.sp4_h_l_21 <X> T_11_28.lc_trk_g3_0
 (17 13)  (563 461)  (563 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (568 461)  (568 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (573 461)  (573 461)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 461)  (575 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 461)  (576 461)  routing T_11_28.lc_trk_g2_3 <X> T_11_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 461)  (578 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 461)  (579 461)  routing T_11_28.lc_trk_g2_0 <X> T_11_28.input_2_6
 (36 13)  (582 461)  (582 461)  LC_6 Logic Functioning bit
 (41 13)  (587 461)  (587 461)  LC_6 Logic Functioning bit
 (43 13)  (589 461)  (589 461)  LC_6 Logic Functioning bit
 (45 13)  (591 461)  (591 461)  LC_6 Logic Functioning bit
 (0 14)  (546 462)  (546 462)  routing T_11_28.glb_netwk_6 <X> T_11_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 462)  (547 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (10 14)  (556 462)  (556 462)  routing T_11_28.sp4_v_b_5 <X> T_11_28.sp4_h_l_47
 (12 14)  (558 462)  (558 462)  routing T_11_28.sp4_h_r_8 <X> T_11_28.sp4_h_l_46
 (13 14)  (559 462)  (559 462)  routing T_11_28.sp4_v_b_11 <X> T_11_28.sp4_v_t_46
 (21 14)  (567 462)  (567 462)  routing T_11_28.sp4_h_l_34 <X> T_11_28.lc_trk_g3_7
 (22 14)  (568 462)  (568 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 462)  (569 462)  routing T_11_28.sp4_h_l_34 <X> T_11_28.lc_trk_g3_7
 (24 14)  (570 462)  (570 462)  routing T_11_28.sp4_h_l_34 <X> T_11_28.lc_trk_g3_7
 (26 14)  (572 462)  (572 462)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 462)  (573 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 462)  (574 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 462)  (575 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 462)  (576 462)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 462)  (578 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 462)  (580 462)  routing T_11_28.lc_trk_g1_1 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 462)  (581 462)  routing T_11_28.lc_trk_g0_7 <X> T_11_28.input_2_7
 (41 14)  (587 462)  (587 462)  LC_7 Logic Functioning bit
 (42 14)  (588 462)  (588 462)  LC_7 Logic Functioning bit
 (43 14)  (589 462)  (589 462)  LC_7 Logic Functioning bit
 (45 14)  (591 462)  (591 462)  LC_7 Logic Functioning bit
 (48 14)  (594 462)  (594 462)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (546 463)  (546 463)  routing T_11_28.glb_netwk_6 <X> T_11_28.wire_logic_cluster/lc_7/s_r
 (13 15)  (559 463)  (559 463)  routing T_11_28.sp4_h_r_8 <X> T_11_28.sp4_h_l_46
 (15 15)  (561 463)  (561 463)  routing T_11_28.sp4_v_t_33 <X> T_11_28.lc_trk_g3_4
 (16 15)  (562 463)  (562 463)  routing T_11_28.sp4_v_t_33 <X> T_11_28.lc_trk_g3_4
 (17 15)  (563 463)  (563 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (19 15)  (565 463)  (565 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (567 463)  (567 463)  routing T_11_28.sp4_h_l_34 <X> T_11_28.lc_trk_g3_7
 (27 15)  (573 463)  (573 463)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 463)  (574 463)  routing T_11_28.lc_trk_g3_4 <X> T_11_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 463)  (575 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 463)  (576 463)  routing T_11_28.lc_trk_g3_7 <X> T_11_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 463)  (578 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (581 463)  (581 463)  routing T_11_28.lc_trk_g0_7 <X> T_11_28.input_2_7
 (43 15)  (589 463)  (589 463)  LC_7 Logic Functioning bit
 (45 15)  (591 463)  (591 463)  LC_7 Logic Functioning bit
 (48 15)  (594 463)  (594 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (599 463)  (599 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_28

 (0 0)  (600 448)  (600 448)  Negative Clock bit

 (29 0)  (629 448)  (629 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 448)  (630 448)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 448)  (632 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 448)  (634 448)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 448)  (636 448)  LC_0 Logic Functioning bit
 (37 0)  (637 448)  (637 448)  LC_0 Logic Functioning bit
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (39 0)  (639 448)  (639 448)  LC_0 Logic Functioning bit
 (41 0)  (641 448)  (641 448)  LC_0 Logic Functioning bit
 (43 0)  (643 448)  (643 448)  LC_0 Logic Functioning bit
 (45 0)  (645 448)  (645 448)  LC_0 Logic Functioning bit
 (26 1)  (626 449)  (626 449)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 449)  (627 449)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 449)  (629 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 449)  (631 449)  routing T_12_28.lc_trk_g1_2 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 449)  (637 449)  LC_0 Logic Functioning bit
 (39 1)  (639 449)  (639 449)  LC_0 Logic Functioning bit
 (45 1)  (645 449)  (645 449)  LC_0 Logic Functioning bit
 (2 2)  (602 450)  (602 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (13 2)  (613 450)  (613 450)  routing T_12_28.sp4_h_r_2 <X> T_12_28.sp4_v_t_39
 (14 2)  (614 450)  (614 450)  routing T_12_28.wire_logic_cluster/lc_4/out <X> T_12_28.lc_trk_g0_4
 (15 2)  (615 450)  (615 450)  routing T_12_28.sp12_h_r_5 <X> T_12_28.lc_trk_g0_5
 (17 2)  (617 450)  (617 450)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (618 450)  (618 450)  routing T_12_28.sp12_h_r_5 <X> T_12_28.lc_trk_g0_5
 (26 2)  (626 450)  (626 450)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 450)  (628 450)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 450)  (629 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 450)  (631 450)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 450)  (632 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 450)  (633 450)  routing T_12_28.lc_trk_g2_4 <X> T_12_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 450)  (636 450)  LC_1 Logic Functioning bit
 (37 2)  (637 450)  (637 450)  LC_1 Logic Functioning bit
 (38 2)  (638 450)  (638 450)  LC_1 Logic Functioning bit
 (39 2)  (639 450)  (639 450)  LC_1 Logic Functioning bit
 (41 2)  (641 450)  (641 450)  LC_1 Logic Functioning bit
 (43 2)  (643 450)  (643 450)  LC_1 Logic Functioning bit
 (45 2)  (645 450)  (645 450)  LC_1 Logic Functioning bit
 (12 3)  (612 451)  (612 451)  routing T_12_28.sp4_h_r_2 <X> T_12_28.sp4_v_t_39
 (17 3)  (617 451)  (617 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 451)  (618 451)  routing T_12_28.sp12_h_r_5 <X> T_12_28.lc_trk_g0_5
 (29 3)  (629 451)  (629 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 451)  (630 451)  routing T_12_28.lc_trk_g2_2 <X> T_12_28.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 451)  (636 451)  LC_1 Logic Functioning bit
 (38 3)  (638 451)  (638 451)  LC_1 Logic Functioning bit
 (45 3)  (645 451)  (645 451)  LC_1 Logic Functioning bit
 (1 4)  (601 452)  (601 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (4 4)  (604 452)  (604 452)  routing T_12_28.sp4_h_l_38 <X> T_12_28.sp4_v_b_3
 (14 4)  (614 452)  (614 452)  routing T_12_28.lft_op_0 <X> T_12_28.lc_trk_g1_0
 (22 4)  (622 452)  (622 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (625 452)  (625 452)  routing T_12_28.sp12_h_r_2 <X> T_12_28.lc_trk_g1_2
 (5 5)  (605 453)  (605 453)  routing T_12_28.sp4_h_l_38 <X> T_12_28.sp4_v_b_3
 (15 5)  (615 453)  (615 453)  routing T_12_28.lft_op_0 <X> T_12_28.lc_trk_g1_0
 (17 5)  (617 453)  (617 453)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (621 453)  (621 453)  routing T_12_28.sp4_r_v_b_27 <X> T_12_28.lc_trk_g1_3
 (22 5)  (622 453)  (622 453)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (624 453)  (624 453)  routing T_12_28.sp12_h_r_2 <X> T_12_28.lc_trk_g1_2
 (25 5)  (625 453)  (625 453)  routing T_12_28.sp12_h_r_2 <X> T_12_28.lc_trk_g1_2
 (15 6)  (615 454)  (615 454)  routing T_12_28.lft_op_5 <X> T_12_28.lc_trk_g1_5
 (17 6)  (617 454)  (617 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 454)  (618 454)  routing T_12_28.lft_op_5 <X> T_12_28.lc_trk_g1_5
 (26 6)  (626 454)  (626 454)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 454)  (632 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 454)  (633 454)  routing T_12_28.lc_trk_g2_0 <X> T_12_28.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 454)  (635 454)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.input_2_3
 (36 6)  (636 454)  (636 454)  LC_3 Logic Functioning bit
 (37 6)  (637 454)  (637 454)  LC_3 Logic Functioning bit
 (38 6)  (638 454)  (638 454)  LC_3 Logic Functioning bit
 (41 6)  (641 454)  (641 454)  LC_3 Logic Functioning bit
 (45 6)  (645 454)  (645 454)  LC_3 Logic Functioning bit
 (27 7)  (627 455)  (627 455)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 455)  (628 455)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 455)  (629 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 455)  (632 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (636 455)  (636 455)  LC_3 Logic Functioning bit
 (37 7)  (637 455)  (637 455)  LC_3 Logic Functioning bit
 (39 7)  (639 455)  (639 455)  LC_3 Logic Functioning bit
 (40 7)  (640 455)  (640 455)  LC_3 Logic Functioning bit
 (45 7)  (645 455)  (645 455)  LC_3 Logic Functioning bit
 (14 8)  (614 456)  (614 456)  routing T_12_28.wire_logic_cluster/lc_0/out <X> T_12_28.lc_trk_g2_0
 (26 8)  (626 456)  (626 456)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 456)  (629 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 456)  (630 456)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 456)  (632 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 456)  (634 456)  routing T_12_28.lc_trk_g1_0 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 456)  (636 456)  LC_4 Logic Functioning bit
 (37 8)  (637 456)  (637 456)  LC_4 Logic Functioning bit
 (38 8)  (638 456)  (638 456)  LC_4 Logic Functioning bit
 (39 8)  (639 456)  (639 456)  LC_4 Logic Functioning bit
 (41 8)  (641 456)  (641 456)  LC_4 Logic Functioning bit
 (43 8)  (643 456)  (643 456)  LC_4 Logic Functioning bit
 (45 8)  (645 456)  (645 456)  LC_4 Logic Functioning bit
 (10 9)  (610 457)  (610 457)  routing T_12_28.sp4_h_r_2 <X> T_12_28.sp4_v_b_7
 (17 9)  (617 457)  (617 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (622 457)  (622 457)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 457)  (624 457)  routing T_12_28.tnr_op_2 <X> T_12_28.lc_trk_g2_2
 (26 9)  (626 457)  (626 457)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 457)  (627 457)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 457)  (628 457)  routing T_12_28.lc_trk_g3_7 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 457)  (629 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 457)  (637 457)  LC_4 Logic Functioning bit
 (39 9)  (639 457)  (639 457)  LC_4 Logic Functioning bit
 (45 9)  (645 457)  (645 457)  LC_4 Logic Functioning bit
 (16 10)  (616 458)  (616 458)  routing T_12_28.sp4_v_b_37 <X> T_12_28.lc_trk_g2_5
 (17 10)  (617 458)  (617 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 458)  (618 458)  routing T_12_28.sp4_v_b_37 <X> T_12_28.lc_trk_g2_5
 (25 10)  (625 458)  (625 458)  routing T_12_28.wire_logic_cluster/lc_6/out <X> T_12_28.lc_trk_g2_6
 (26 10)  (626 458)  (626 458)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 458)  (629 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 458)  (630 458)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 458)  (631 458)  routing T_12_28.lc_trk_g1_5 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 458)  (632 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 458)  (634 458)  routing T_12_28.lc_trk_g1_5 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 458)  (636 458)  LC_5 Logic Functioning bit
 (37 10)  (637 458)  (637 458)  LC_5 Logic Functioning bit
 (38 10)  (638 458)  (638 458)  LC_5 Logic Functioning bit
 (39 10)  (639 458)  (639 458)  LC_5 Logic Functioning bit
 (41 10)  (641 458)  (641 458)  LC_5 Logic Functioning bit
 (43 10)  (643 458)  (643 458)  LC_5 Logic Functioning bit
 (45 10)  (645 458)  (645 458)  LC_5 Logic Functioning bit
 (17 11)  (617 459)  (617 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (618 459)  (618 459)  routing T_12_28.sp4_v_b_37 <X> T_12_28.lc_trk_g2_5
 (22 11)  (622 459)  (622 459)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (629 459)  (629 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 459)  (636 459)  LC_5 Logic Functioning bit
 (38 11)  (638 459)  (638 459)  LC_5 Logic Functioning bit
 (45 11)  (645 459)  (645 459)  LC_5 Logic Functioning bit
 (15 12)  (615 460)  (615 460)  routing T_12_28.sp4_h_r_25 <X> T_12_28.lc_trk_g3_1
 (16 12)  (616 460)  (616 460)  routing T_12_28.sp4_h_r_25 <X> T_12_28.lc_trk_g3_1
 (17 12)  (617 460)  (617 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (626 460)  (626 460)  routing T_12_28.lc_trk_g3_5 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 460)  (629 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 460)  (630 460)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 460)  (631 460)  routing T_12_28.lc_trk_g2_5 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 460)  (632 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 460)  (633 460)  routing T_12_28.lc_trk_g2_5 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 460)  (636 460)  LC_6 Logic Functioning bit
 (37 12)  (637 460)  (637 460)  LC_6 Logic Functioning bit
 (38 12)  (638 460)  (638 460)  LC_6 Logic Functioning bit
 (39 12)  (639 460)  (639 460)  LC_6 Logic Functioning bit
 (41 12)  (641 460)  (641 460)  LC_6 Logic Functioning bit
 (43 12)  (643 460)  (643 460)  LC_6 Logic Functioning bit
 (45 12)  (645 460)  (645 460)  LC_6 Logic Functioning bit
 (18 13)  (618 461)  (618 461)  routing T_12_28.sp4_h_r_25 <X> T_12_28.lc_trk_g3_1
 (27 13)  (627 461)  (627 461)  routing T_12_28.lc_trk_g3_5 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 461)  (628 461)  routing T_12_28.lc_trk_g3_5 <X> T_12_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 461)  (629 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 461)  (637 461)  LC_6 Logic Functioning bit
 (39 13)  (639 461)  (639 461)  LC_6 Logic Functioning bit
 (45 13)  (645 461)  (645 461)  LC_6 Logic Functioning bit
 (0 14)  (600 462)  (600 462)  routing T_12_28.glb_netwk_4 <X> T_12_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 462)  (601 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 462)  (614 462)  routing T_12_28.sp12_v_t_3 <X> T_12_28.lc_trk_g3_4
 (17 14)  (617 462)  (617 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 462)  (618 462)  routing T_12_28.wire_logic_cluster/lc_5/out <X> T_12_28.lc_trk_g3_5
 (21 14)  (621 462)  (621 462)  routing T_12_28.rgt_op_7 <X> T_12_28.lc_trk_g3_7
 (22 14)  (622 462)  (622 462)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 462)  (624 462)  routing T_12_28.rgt_op_7 <X> T_12_28.lc_trk_g3_7
 (26 14)  (626 462)  (626 462)  routing T_12_28.lc_trk_g0_5 <X> T_12_28.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 462)  (628 462)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 462)  (629 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 462)  (630 462)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 462)  (632 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 462)  (633 462)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 462)  (634 462)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 462)  (636 462)  LC_7 Logic Functioning bit
 (37 14)  (637 462)  (637 462)  LC_7 Logic Functioning bit
 (38 14)  (638 462)  (638 462)  LC_7 Logic Functioning bit
 (39 14)  (639 462)  (639 462)  LC_7 Logic Functioning bit
 (41 14)  (641 462)  (641 462)  LC_7 Logic Functioning bit
 (43 14)  (643 462)  (643 462)  LC_7 Logic Functioning bit
 (45 14)  (645 462)  (645 462)  LC_7 Logic Functioning bit
 (14 15)  (614 463)  (614 463)  routing T_12_28.sp12_v_t_3 <X> T_12_28.lc_trk_g3_4
 (15 15)  (615 463)  (615 463)  routing T_12_28.sp12_v_t_3 <X> T_12_28.lc_trk_g3_4
 (17 15)  (617 463)  (617 463)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (29 15)  (629 463)  (629 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 463)  (630 463)  routing T_12_28.lc_trk_g2_6 <X> T_12_28.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 463)  (636 463)  LC_7 Logic Functioning bit
 (38 15)  (638 463)  (638 463)  LC_7 Logic Functioning bit
 (45 15)  (645 463)  (645 463)  LC_7 Logic Functioning bit


LogicTile_13_28

 (0 0)  (654 448)  (654 448)  Negative Clock bit

 (14 0)  (668 448)  (668 448)  routing T_13_28.sp4_v_b_0 <X> T_13_28.lc_trk_g0_0
 (17 0)  (671 448)  (671 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 448)  (672 448)  routing T_13_28.wire_logic_cluster/lc_1/out <X> T_13_28.lc_trk_g0_1
 (26 0)  (680 448)  (680 448)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 448)  (681 448)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 448)  (683 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 448)  (684 448)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 448)  (686 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 448)  (688 448)  routing T_13_28.lc_trk_g1_2 <X> T_13_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 448)  (690 448)  LC_0 Logic Functioning bit
 (37 0)  (691 448)  (691 448)  LC_0 Logic Functioning bit
 (38 0)  (692 448)  (692 448)  LC_0 Logic Functioning bit
 (39 0)  (693 448)  (693 448)  LC_0 Logic Functioning bit
 (41 0)  (695 448)  (695 448)  LC_0 Logic Functioning bit
 (43 0)  (697 448)  (697 448)  LC_0 Logic Functioning bit
 (45 0)  (699 448)  (699 448)  LC_0 Logic Functioning bit
 (16 1)  (670 449)  (670 449)  routing T_13_28.sp4_v_b_0 <X> T_13_28.lc_trk_g0_0
 (17 1)  (671 449)  (671 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (680 449)  (680 449)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 449)  (681 449)  routing T_13_28.lc_trk_g1_7 <X> T_13_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 449)  (683 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 449)  (684 449)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 449)  (685 449)  routing T_13_28.lc_trk_g1_2 <X> T_13_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 449)  (691 449)  LC_0 Logic Functioning bit
 (39 1)  (693 449)  (693 449)  LC_0 Logic Functioning bit
 (45 1)  (699 449)  (699 449)  LC_0 Logic Functioning bit
 (2 2)  (656 450)  (656 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (3 2)  (657 450)  (657 450)  routing T_13_28.sp12_h_r_0 <X> T_13_28.sp12_h_l_23
 (9 2)  (663 450)  (663 450)  routing T_13_28.sp4_v_b_1 <X> T_13_28.sp4_h_l_36
 (25 2)  (679 450)  (679 450)  routing T_13_28.sp12_h_l_5 <X> T_13_28.lc_trk_g0_6
 (31 2)  (685 450)  (685 450)  routing T_13_28.lc_trk_g0_6 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 450)  (686 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 450)  (690 450)  LC_1 Logic Functioning bit
 (37 2)  (691 450)  (691 450)  LC_1 Logic Functioning bit
 (41 2)  (695 450)  (695 450)  LC_1 Logic Functioning bit
 (43 2)  (697 450)  (697 450)  LC_1 Logic Functioning bit
 (45 2)  (699 450)  (699 450)  LC_1 Logic Functioning bit
 (3 3)  (657 451)  (657 451)  routing T_13_28.sp12_h_r_0 <X> T_13_28.sp12_h_l_23
 (22 3)  (676 451)  (676 451)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (678 451)  (678 451)  routing T_13_28.sp12_h_l_5 <X> T_13_28.lc_trk_g0_6
 (25 3)  (679 451)  (679 451)  routing T_13_28.sp12_h_l_5 <X> T_13_28.lc_trk_g0_6
 (28 3)  (682 451)  (682 451)  routing T_13_28.lc_trk_g2_1 <X> T_13_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 451)  (683 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 451)  (685 451)  routing T_13_28.lc_trk_g0_6 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 451)  (686 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 451)  (688 451)  routing T_13_28.lc_trk_g1_0 <X> T_13_28.input_2_1
 (36 3)  (690 451)  (690 451)  LC_1 Logic Functioning bit
 (37 3)  (691 451)  (691 451)  LC_1 Logic Functioning bit
 (40 3)  (694 451)  (694 451)  LC_1 Logic Functioning bit
 (42 3)  (696 451)  (696 451)  LC_1 Logic Functioning bit
 (45 3)  (699 451)  (699 451)  LC_1 Logic Functioning bit
 (1 4)  (655 452)  (655 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (668 452)  (668 452)  routing T_13_28.wire_logic_cluster/lc_0/out <X> T_13_28.lc_trk_g1_0
 (21 4)  (675 452)  (675 452)  routing T_13_28.lft_op_3 <X> T_13_28.lc_trk_g1_3
 (22 4)  (676 452)  (676 452)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 452)  (678 452)  routing T_13_28.lft_op_3 <X> T_13_28.lc_trk_g1_3
 (25 4)  (679 452)  (679 452)  routing T_13_28.bnr_op_2 <X> T_13_28.lc_trk_g1_2
 (29 4)  (683 452)  (683 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 452)  (685 452)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 452)  (686 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 452)  (688 452)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 452)  (690 452)  LC_2 Logic Functioning bit
 (38 4)  (692 452)  (692 452)  LC_2 Logic Functioning bit
 (41 4)  (695 452)  (695 452)  LC_2 Logic Functioning bit
 (43 4)  (697 452)  (697 452)  LC_2 Logic Functioning bit
 (45 4)  (699 452)  (699 452)  LC_2 Logic Functioning bit
 (17 5)  (671 453)  (671 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 453)  (676 453)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 453)  (679 453)  routing T_13_28.bnr_op_2 <X> T_13_28.lc_trk_g1_2
 (28 5)  (682 453)  (682 453)  routing T_13_28.lc_trk_g2_0 <X> T_13_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 453)  (683 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 453)  (685 453)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 453)  (690 453)  LC_2 Logic Functioning bit
 (38 5)  (692 453)  (692 453)  LC_2 Logic Functioning bit
 (40 5)  (694 453)  (694 453)  LC_2 Logic Functioning bit
 (42 5)  (696 453)  (696 453)  LC_2 Logic Functioning bit
 (45 5)  (699 453)  (699 453)  LC_2 Logic Functioning bit
 (14 6)  (668 454)  (668 454)  routing T_13_28.sp4_v_b_4 <X> T_13_28.lc_trk_g1_4
 (16 6)  (670 454)  (670 454)  routing T_13_28.sp4_v_b_13 <X> T_13_28.lc_trk_g1_5
 (17 6)  (671 454)  (671 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 454)  (672 454)  routing T_13_28.sp4_v_b_13 <X> T_13_28.lc_trk_g1_5
 (21 6)  (675 454)  (675 454)  routing T_13_28.lft_op_7 <X> T_13_28.lc_trk_g1_7
 (22 6)  (676 454)  (676 454)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 454)  (678 454)  routing T_13_28.lft_op_7 <X> T_13_28.lc_trk_g1_7
 (25 6)  (679 454)  (679 454)  routing T_13_28.sp12_h_l_5 <X> T_13_28.lc_trk_g1_6
 (29 6)  (683 454)  (683 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 454)  (684 454)  routing T_13_28.lc_trk_g0_6 <X> T_13_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 454)  (685 454)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 454)  (686 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 454)  (688 454)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 454)  (690 454)  LC_3 Logic Functioning bit
 (37 6)  (691 454)  (691 454)  LC_3 Logic Functioning bit
 (38 6)  (692 454)  (692 454)  LC_3 Logic Functioning bit
 (39 6)  (693 454)  (693 454)  LC_3 Logic Functioning bit
 (41 6)  (695 454)  (695 454)  LC_3 Logic Functioning bit
 (43 6)  (697 454)  (697 454)  LC_3 Logic Functioning bit
 (45 6)  (699 454)  (699 454)  LC_3 Logic Functioning bit
 (46 6)  (700 454)  (700 454)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (9 7)  (663 455)  (663 455)  routing T_13_28.sp4_v_b_4 <X> T_13_28.sp4_v_t_41
 (13 7)  (667 455)  (667 455)  routing T_13_28.sp4_v_b_0 <X> T_13_28.sp4_h_l_40
 (16 7)  (670 455)  (670 455)  routing T_13_28.sp4_v_b_4 <X> T_13_28.lc_trk_g1_4
 (17 7)  (671 455)  (671 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (672 455)  (672 455)  routing T_13_28.sp4_v_b_13 <X> T_13_28.lc_trk_g1_5
 (22 7)  (676 455)  (676 455)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (678 455)  (678 455)  routing T_13_28.sp12_h_l_5 <X> T_13_28.lc_trk_g1_6
 (25 7)  (679 455)  (679 455)  routing T_13_28.sp12_h_l_5 <X> T_13_28.lc_trk_g1_6
 (27 7)  (681 455)  (681 455)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 455)  (682 455)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 455)  (683 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 455)  (684 455)  routing T_13_28.lc_trk_g0_6 <X> T_13_28.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 455)  (691 455)  LC_3 Logic Functioning bit
 (39 7)  (693 455)  (693 455)  LC_3 Logic Functioning bit
 (45 7)  (699 455)  (699 455)  LC_3 Logic Functioning bit
 (17 8)  (671 456)  (671 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (17 9)  (671 457)  (671 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (5 10)  (659 458)  (659 458)  routing T_13_28.sp4_v_b_6 <X> T_13_28.sp4_h_l_43
 (9 10)  (663 458)  (663 458)  routing T_13_28.sp4_v_b_7 <X> T_13_28.sp4_h_l_42
 (12 10)  (666 458)  (666 458)  routing T_13_28.sp4_v_b_8 <X> T_13_28.sp4_h_l_45
 (25 10)  (679 458)  (679 458)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g2_6
 (26 10)  (680 458)  (680 458)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 458)  (683 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 458)  (684 458)  routing T_13_28.lc_trk_g0_6 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 458)  (685 458)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 458)  (686 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 458)  (687 458)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 458)  (690 458)  LC_5 Logic Functioning bit
 (37 10)  (691 458)  (691 458)  LC_5 Logic Functioning bit
 (38 10)  (692 458)  (692 458)  LC_5 Logic Functioning bit
 (39 10)  (693 458)  (693 458)  LC_5 Logic Functioning bit
 (41 10)  (695 458)  (695 458)  LC_5 Logic Functioning bit
 (43 10)  (697 458)  (697 458)  LC_5 Logic Functioning bit
 (45 10)  (699 458)  (699 458)  LC_5 Logic Functioning bit
 (51 10)  (705 458)  (705 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 459)  (676 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 459)  (677 459)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g2_6
 (24 11)  (678 459)  (678 459)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g2_6
 (25 11)  (679 459)  (679 459)  routing T_13_28.sp4_h_r_46 <X> T_13_28.lc_trk_g2_6
 (27 11)  (681 459)  (681 459)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 459)  (682 459)  routing T_13_28.lc_trk_g3_4 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 459)  (683 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 459)  (684 459)  routing T_13_28.lc_trk_g0_6 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 459)  (685 459)  routing T_13_28.lc_trk_g2_6 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 459)  (691 459)  LC_5 Logic Functioning bit
 (39 11)  (693 459)  (693 459)  LC_5 Logic Functioning bit
 (45 11)  (699 459)  (699 459)  LC_5 Logic Functioning bit
 (5 12)  (659 460)  (659 460)  routing T_13_28.sp4_v_b_9 <X> T_13_28.sp4_h_r_9
 (14 12)  (668 460)  (668 460)  routing T_13_28.rgt_op_0 <X> T_13_28.lc_trk_g3_0
 (27 12)  (681 460)  (681 460)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 460)  (683 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 460)  (684 460)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 460)  (685 460)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 460)  (686 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 460)  (688 460)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 460)  (690 460)  LC_6 Logic Functioning bit
 (37 12)  (691 460)  (691 460)  LC_6 Logic Functioning bit
 (38 12)  (692 460)  (692 460)  LC_6 Logic Functioning bit
 (39 12)  (693 460)  (693 460)  LC_6 Logic Functioning bit
 (41 12)  (695 460)  (695 460)  LC_6 Logic Functioning bit
 (43 12)  (697 460)  (697 460)  LC_6 Logic Functioning bit
 (45 12)  (699 460)  (699 460)  LC_6 Logic Functioning bit
 (6 13)  (660 461)  (660 461)  routing T_13_28.sp4_v_b_9 <X> T_13_28.sp4_h_r_9
 (15 13)  (669 461)  (669 461)  routing T_13_28.rgt_op_0 <X> T_13_28.lc_trk_g3_0
 (17 13)  (671 461)  (671 461)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (680 461)  (680 461)  routing T_13_28.lc_trk_g1_3 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 461)  (681 461)  routing T_13_28.lc_trk_g1_3 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 461)  (683 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 461)  (684 461)  routing T_13_28.lc_trk_g1_6 <X> T_13_28.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 461)  (691 461)  LC_6 Logic Functioning bit
 (39 13)  (693 461)  (693 461)  LC_6 Logic Functioning bit
 (45 13)  (699 461)  (699 461)  LC_6 Logic Functioning bit
 (0 14)  (654 462)  (654 462)  routing T_13_28.glb_netwk_4 <X> T_13_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 462)  (655 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 462)  (668 462)  routing T_13_28.rgt_op_4 <X> T_13_28.lc_trk_g3_4
 (19 14)  (673 462)  (673 462)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (679 462)  (679 462)  routing T_13_28.wire_logic_cluster/lc_6/out <X> T_13_28.lc_trk_g3_6
 (26 14)  (680 462)  (680 462)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 462)  (683 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 462)  (685 462)  routing T_13_28.lc_trk_g0_6 <X> T_13_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 462)  (686 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 462)  (690 462)  LC_7 Logic Functioning bit
 (38 14)  (692 462)  (692 462)  LC_7 Logic Functioning bit
 (41 14)  (695 462)  (695 462)  LC_7 Logic Functioning bit
 (43 14)  (697 462)  (697 462)  LC_7 Logic Functioning bit
 (45 14)  (699 462)  (699 462)  LC_7 Logic Functioning bit
 (4 15)  (658 463)  (658 463)  routing T_13_28.sp4_v_b_4 <X> T_13_28.sp4_h_l_44
 (15 15)  (669 463)  (669 463)  routing T_13_28.rgt_op_4 <X> T_13_28.lc_trk_g3_4
 (17 15)  (671 463)  (671 463)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 463)  (676 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 463)  (680 463)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 463)  (681 463)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 463)  (682 463)  routing T_13_28.lc_trk_g3_6 <X> T_13_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 463)  (683 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 463)  (685 463)  routing T_13_28.lc_trk_g0_6 <X> T_13_28.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 463)  (691 463)  LC_7 Logic Functioning bit
 (39 15)  (693 463)  (693 463)  LC_7 Logic Functioning bit
 (41 15)  (695 463)  (695 463)  LC_7 Logic Functioning bit
 (43 15)  (697 463)  (697 463)  LC_7 Logic Functioning bit
 (45 15)  (699 463)  (699 463)  LC_7 Logic Functioning bit


LogicTile_14_28

 (0 0)  (708 448)  (708 448)  Negative Clock bit

 (4 0)  (712 448)  (712 448)  routing T_14_28.sp4_h_l_37 <X> T_14_28.sp4_v_b_0
 (13 0)  (721 448)  (721 448)  routing T_14_28.sp4_h_l_39 <X> T_14_28.sp4_v_b_2
 (16 0)  (724 448)  (724 448)  routing T_14_28.sp12_h_r_9 <X> T_14_28.lc_trk_g0_1
 (17 0)  (725 448)  (725 448)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (730 448)  (730 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 448)  (731 448)  routing T_14_28.sp4_v_b_19 <X> T_14_28.lc_trk_g0_3
 (24 0)  (732 448)  (732 448)  routing T_14_28.sp4_v_b_19 <X> T_14_28.lc_trk_g0_3
 (25 0)  (733 448)  (733 448)  routing T_14_28.lft_op_2 <X> T_14_28.lc_trk_g0_2
 (26 0)  (734 448)  (734 448)  routing T_14_28.lc_trk_g3_5 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 448)  (737 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 448)  (740 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 448)  (741 448)  routing T_14_28.lc_trk_g2_3 <X> T_14_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 448)  (744 448)  LC_0 Logic Functioning bit
 (37 0)  (745 448)  (745 448)  LC_0 Logic Functioning bit
 (38 0)  (746 448)  (746 448)  LC_0 Logic Functioning bit
 (39 0)  (747 448)  (747 448)  LC_0 Logic Functioning bit
 (41 0)  (749 448)  (749 448)  LC_0 Logic Functioning bit
 (43 0)  (751 448)  (751 448)  LC_0 Logic Functioning bit
 (45 0)  (753 448)  (753 448)  LC_0 Logic Functioning bit
 (5 1)  (713 449)  (713 449)  routing T_14_28.sp4_h_l_37 <X> T_14_28.sp4_v_b_0
 (12 1)  (720 449)  (720 449)  routing T_14_28.sp4_h_l_39 <X> T_14_28.sp4_v_b_2
 (22 1)  (730 449)  (730 449)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 449)  (732 449)  routing T_14_28.lft_op_2 <X> T_14_28.lc_trk_g0_2
 (27 1)  (735 449)  (735 449)  routing T_14_28.lc_trk_g3_5 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 449)  (736 449)  routing T_14_28.lc_trk_g3_5 <X> T_14_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 449)  (737 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 449)  (739 449)  routing T_14_28.lc_trk_g2_3 <X> T_14_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 449)  (745 449)  LC_0 Logic Functioning bit
 (39 1)  (747 449)  (747 449)  LC_0 Logic Functioning bit
 (45 1)  (753 449)  (753 449)  LC_0 Logic Functioning bit
 (2 2)  (710 450)  (710 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (9 2)  (717 450)  (717 450)  routing T_14_28.sp4_v_b_1 <X> T_14_28.sp4_h_l_36
 (14 2)  (722 450)  (722 450)  routing T_14_28.sp4_h_l_9 <X> T_14_28.lc_trk_g0_4
 (29 2)  (737 450)  (737 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 450)  (739 450)  routing T_14_28.lc_trk_g0_4 <X> T_14_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 450)  (740 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 450)  (744 450)  LC_1 Logic Functioning bit
 (37 2)  (745 450)  (745 450)  LC_1 Logic Functioning bit
 (38 2)  (746 450)  (746 450)  LC_1 Logic Functioning bit
 (39 2)  (747 450)  (747 450)  LC_1 Logic Functioning bit
 (41 2)  (749 450)  (749 450)  LC_1 Logic Functioning bit
 (43 2)  (751 450)  (751 450)  LC_1 Logic Functioning bit
 (45 2)  (753 450)  (753 450)  LC_1 Logic Functioning bit
 (14 3)  (722 451)  (722 451)  routing T_14_28.sp4_h_l_9 <X> T_14_28.lc_trk_g0_4
 (15 3)  (723 451)  (723 451)  routing T_14_28.sp4_h_l_9 <X> T_14_28.lc_trk_g0_4
 (16 3)  (724 451)  (724 451)  routing T_14_28.sp4_h_l_9 <X> T_14_28.lc_trk_g0_4
 (17 3)  (725 451)  (725 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (737 451)  (737 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 451)  (738 451)  routing T_14_28.lc_trk_g0_2 <X> T_14_28.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 451)  (744 451)  LC_1 Logic Functioning bit
 (38 3)  (746 451)  (746 451)  LC_1 Logic Functioning bit
 (45 3)  (753 451)  (753 451)  LC_1 Logic Functioning bit
 (1 4)  (709 452)  (709 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (4 4)  (712 452)  (712 452)  routing T_14_28.sp4_h_l_38 <X> T_14_28.sp4_v_b_3
 (11 4)  (719 452)  (719 452)  routing T_14_28.sp4_h_l_46 <X> T_14_28.sp4_v_b_5
 (13 4)  (721 452)  (721 452)  routing T_14_28.sp4_h_l_46 <X> T_14_28.sp4_v_b_5
 (22 4)  (730 452)  (730 452)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (731 452)  (731 452)  routing T_14_28.sp12_h_r_11 <X> T_14_28.lc_trk_g1_3
 (29 4)  (737 452)  (737 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 452)  (740 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 452)  (744 452)  LC_2 Logic Functioning bit
 (37 4)  (745 452)  (745 452)  LC_2 Logic Functioning bit
 (38 4)  (746 452)  (746 452)  LC_2 Logic Functioning bit
 (39 4)  (747 452)  (747 452)  LC_2 Logic Functioning bit
 (41 4)  (749 452)  (749 452)  LC_2 Logic Functioning bit
 (43 4)  (751 452)  (751 452)  LC_2 Logic Functioning bit
 (45 4)  (753 452)  (753 452)  LC_2 Logic Functioning bit
 (5 5)  (713 453)  (713 453)  routing T_14_28.sp4_h_l_38 <X> T_14_28.sp4_v_b_3
 (12 5)  (720 453)  (720 453)  routing T_14_28.sp4_h_l_46 <X> T_14_28.sp4_v_b_5
 (26 5)  (734 453)  (734 453)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 453)  (735 453)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 453)  (736 453)  routing T_14_28.lc_trk_g3_3 <X> T_14_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 453)  (737 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 453)  (739 453)  routing T_14_28.lc_trk_g0_3 <X> T_14_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 453)  (745 453)  LC_2 Logic Functioning bit
 (39 5)  (747 453)  (747 453)  LC_2 Logic Functioning bit
 (45 5)  (753 453)  (753 453)  LC_2 Logic Functioning bit
 (11 6)  (719 454)  (719 454)  routing T_14_28.sp4_h_l_37 <X> T_14_28.sp4_v_t_40
 (17 8)  (725 456)  (725 456)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 456)  (726 456)  routing T_14_28.wire_logic_cluster/lc_1/out <X> T_14_28.lc_trk_g2_1
 (21 8)  (729 456)  (729 456)  routing T_14_28.sp12_v_t_0 <X> T_14_28.lc_trk_g2_3
 (22 8)  (730 456)  (730 456)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (732 456)  (732 456)  routing T_14_28.sp12_v_t_0 <X> T_14_28.lc_trk_g2_3
 (29 8)  (737 456)  (737 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 456)  (740 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 456)  (741 456)  routing T_14_28.lc_trk_g2_1 <X> T_14_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 456)  (744 456)  LC_4 Logic Functioning bit
 (38 8)  (746 456)  (746 456)  LC_4 Logic Functioning bit
 (45 8)  (753 456)  (753 456)  LC_4 Logic Functioning bit
 (21 9)  (729 457)  (729 457)  routing T_14_28.sp12_v_t_0 <X> T_14_28.lc_trk_g2_3
 (26 9)  (734 457)  (734 457)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 457)  (735 457)  routing T_14_28.lc_trk_g1_3 <X> T_14_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 457)  (737 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 457)  (744 457)  LC_4 Logic Functioning bit
 (37 9)  (745 457)  (745 457)  LC_4 Logic Functioning bit
 (38 9)  (746 457)  (746 457)  LC_4 Logic Functioning bit
 (39 9)  (747 457)  (747 457)  LC_4 Logic Functioning bit
 (40 9)  (748 457)  (748 457)  LC_4 Logic Functioning bit
 (42 9)  (750 457)  (750 457)  LC_4 Logic Functioning bit
 (45 9)  (753 457)  (753 457)  LC_4 Logic Functioning bit
 (12 10)  (720 458)  (720 458)  routing T_14_28.sp4_v_b_8 <X> T_14_28.sp4_h_l_45
 (11 12)  (719 460)  (719 460)  routing T_14_28.sp4_h_l_40 <X> T_14_28.sp4_v_b_11
 (13 12)  (721 460)  (721 460)  routing T_14_28.sp4_h_l_40 <X> T_14_28.sp4_v_b_11
 (21 12)  (729 460)  (729 460)  routing T_14_28.sp4_h_r_35 <X> T_14_28.lc_trk_g3_3
 (22 12)  (730 460)  (730 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 460)  (731 460)  routing T_14_28.sp4_h_r_35 <X> T_14_28.lc_trk_g3_3
 (24 12)  (732 460)  (732 460)  routing T_14_28.sp4_h_r_35 <X> T_14_28.lc_trk_g3_3
 (8 13)  (716 461)  (716 461)  routing T_14_28.sp4_h_l_41 <X> T_14_28.sp4_v_b_10
 (9 13)  (717 461)  (717 461)  routing T_14_28.sp4_h_l_41 <X> T_14_28.sp4_v_b_10
 (10 13)  (718 461)  (718 461)  routing T_14_28.sp4_h_l_41 <X> T_14_28.sp4_v_b_10
 (12 13)  (720 461)  (720 461)  routing T_14_28.sp4_h_l_40 <X> T_14_28.sp4_v_b_11
 (0 14)  (708 462)  (708 462)  routing T_14_28.glb_netwk_4 <X> T_14_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 462)  (709 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 462)  (713 462)  routing T_14_28.sp4_v_b_9 <X> T_14_28.sp4_h_l_44
 (16 14)  (724 462)  (724 462)  routing T_14_28.sp12_v_t_10 <X> T_14_28.lc_trk_g3_5
 (17 14)  (725 462)  (725 462)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_15_28

 (11 11)  (773 459)  (773 459)  routing T_15_28.sp4_h_r_8 <X> T_15_28.sp4_h_l_45
 (13 15)  (775 463)  (775 463)  routing T_15_28.sp4_v_b_6 <X> T_15_28.sp4_h_l_46


LogicTile_16_28

 (4 10)  (820 458)  (820 458)  routing T_16_28.sp4_h_r_6 <X> T_16_28.sp4_v_t_43
 (5 11)  (821 459)  (821 459)  routing T_16_28.sp4_h_r_6 <X> T_16_28.sp4_v_t_43
 (10 11)  (826 459)  (826 459)  routing T_16_28.sp4_h_l_39 <X> T_16_28.sp4_v_t_42


LogicTile_17_28

 (0 0)  (874 448)  (874 448)  Negative Clock bit

 (31 0)  (905 448)  (905 448)  routing T_17_28.lc_trk_g2_5 <X> T_17_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 448)  (906 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 448)  (907 448)  routing T_17_28.lc_trk_g2_5 <X> T_17_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 448)  (910 448)  LC_0 Logic Functioning bit
 (37 0)  (911 448)  (911 448)  LC_0 Logic Functioning bit
 (38 0)  (912 448)  (912 448)  LC_0 Logic Functioning bit
 (39 0)  (913 448)  (913 448)  LC_0 Logic Functioning bit
 (45 0)  (919 448)  (919 448)  LC_0 Logic Functioning bit
 (47 0)  (921 448)  (921 448)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (926 448)  (926 448)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (910 449)  (910 449)  LC_0 Logic Functioning bit
 (37 1)  (911 449)  (911 449)  LC_0 Logic Functioning bit
 (38 1)  (912 449)  (912 449)  LC_0 Logic Functioning bit
 (39 1)  (913 449)  (913 449)  LC_0 Logic Functioning bit
 (45 1)  (919 449)  (919 449)  LC_0 Logic Functioning bit
 (47 1)  (921 449)  (921 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 450)  (874 450)  routing T_17_28.glb_netwk_2 <X> T_17_28.wire_logic_cluster/lc_7/clk
 (2 2)  (876 450)  (876 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 3)  (888 451)  (888 451)  routing T_17_28.top_op_4 <X> T_17_28.lc_trk_g0_4
 (15 3)  (889 451)  (889 451)  routing T_17_28.top_op_4 <X> T_17_28.lc_trk_g0_4
 (17 3)  (891 451)  (891 451)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (2 6)  (876 454)  (876 454)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 7)  (877 455)  (877 455)  routing T_17_28.sp12_h_l_23 <X> T_17_28.sp12_v_t_23
 (16 10)  (890 458)  (890 458)  routing T_17_28.sp4_v_b_37 <X> T_17_28.lc_trk_g2_5
 (17 10)  (891 458)  (891 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 458)  (892 458)  routing T_17_28.sp4_v_b_37 <X> T_17_28.lc_trk_g2_5
 (18 11)  (892 459)  (892 459)  routing T_17_28.sp4_v_b_37 <X> T_17_28.lc_trk_g2_5
 (1 14)  (875 462)  (875 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 463)  (875 463)  routing T_17_28.lc_trk_g0_4 <X> T_17_28.wire_logic_cluster/lc_7/s_r
 (3 15)  (877 463)  (877 463)  routing T_17_28.sp12_h_l_22 <X> T_17_28.sp12_v_t_22


LogicTile_1_27

 (3 0)  (21 432)  (21 432)  routing T_1_27.sp12_h_r_0 <X> T_1_27.sp12_v_b_0
 (9 0)  (27 432)  (27 432)  routing T_1_27.sp4_v_t_36 <X> T_1_27.sp4_h_r_1
 (3 1)  (21 433)  (21 433)  routing T_1_27.sp12_h_r_0 <X> T_1_27.sp12_v_b_0
 (22 1)  (40 433)  (40 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (41 433)  (41 433)  routing T_1_27.sp12_h_l_17 <X> T_1_27.lc_trk_g0_2
 (25 1)  (43 433)  (43 433)  routing T_1_27.sp12_h_l_17 <X> T_1_27.lc_trk_g0_2
 (1 2)  (19 434)  (19 434)  routing T_1_27.glb_netwk_5 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (20 434)  (20 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (32 434)  (32 434)  routing T_1_27.sp4_h_l_9 <X> T_1_27.lc_trk_g0_4
 (15 2)  (33 434)  (33 434)  routing T_1_27.top_op_5 <X> T_1_27.lc_trk_g0_5
 (17 2)  (35 434)  (35 434)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (18 435)  (18 435)  routing T_1_27.glb_netwk_5 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (14 3)  (32 435)  (32 435)  routing T_1_27.sp4_h_l_9 <X> T_1_27.lc_trk_g0_4
 (15 3)  (33 435)  (33 435)  routing T_1_27.sp4_h_l_9 <X> T_1_27.lc_trk_g0_4
 (16 3)  (34 435)  (34 435)  routing T_1_27.sp4_h_l_9 <X> T_1_27.lc_trk_g0_4
 (17 3)  (35 435)  (35 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (36 435)  (36 435)  routing T_1_27.top_op_5 <X> T_1_27.lc_trk_g0_5
 (15 4)  (33 436)  (33 436)  routing T_1_27.sp4_h_r_1 <X> T_1_27.lc_trk_g1_1
 (16 4)  (34 436)  (34 436)  routing T_1_27.sp4_h_r_1 <X> T_1_27.lc_trk_g1_1
 (17 4)  (35 436)  (35 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (45 436)  (45 436)  routing T_1_27.lc_trk_g1_2 <X> T_1_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 436)  (47 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 436)  (49 436)  routing T_1_27.lc_trk_g0_5 <X> T_1_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 436)  (50 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (58 436)  (58 436)  LC_2 Logic Functioning bit
 (42 4)  (60 436)  (60 436)  LC_2 Logic Functioning bit
 (15 5)  (33 437)  (33 437)  routing T_1_27.bot_op_0 <X> T_1_27.lc_trk_g1_0
 (17 5)  (35 437)  (35 437)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (36 437)  (36 437)  routing T_1_27.sp4_h_r_1 <X> T_1_27.lc_trk_g1_1
 (22 5)  (40 437)  (40 437)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 437)  (42 437)  routing T_1_27.top_op_2 <X> T_1_27.lc_trk_g1_2
 (25 5)  (43 437)  (43 437)  routing T_1_27.top_op_2 <X> T_1_27.lc_trk_g1_2
 (30 5)  (48 437)  (48 437)  routing T_1_27.lc_trk_g1_2 <X> T_1_27.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 437)  (58 437)  LC_2 Logic Functioning bit
 (42 5)  (60 437)  (60 437)  LC_2 Logic Functioning bit
 (46 5)  (64 437)  (64 437)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (32 438)  (32 438)  routing T_1_27.sp4_v_t_1 <X> T_1_27.lc_trk_g1_4
 (32 6)  (50 438)  (50 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 438)  (54 438)  LC_3 Logic Functioning bit
 (37 6)  (55 438)  (55 438)  LC_3 Logic Functioning bit
 (38 6)  (56 438)  (56 438)  LC_3 Logic Functioning bit
 (39 6)  (57 438)  (57 438)  LC_3 Logic Functioning bit
 (45 6)  (63 438)  (63 438)  LC_3 Logic Functioning bit
 (48 6)  (66 438)  (66 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (32 439)  (32 439)  routing T_1_27.sp4_v_t_1 <X> T_1_27.lc_trk_g1_4
 (16 7)  (34 439)  (34 439)  routing T_1_27.sp4_v_t_1 <X> T_1_27.lc_trk_g1_4
 (17 7)  (35 439)  (35 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (31 7)  (49 439)  (49 439)  routing T_1_27.lc_trk_g0_2 <X> T_1_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 439)  (54 439)  LC_3 Logic Functioning bit
 (37 7)  (55 439)  (55 439)  LC_3 Logic Functioning bit
 (38 7)  (56 439)  (56 439)  LC_3 Logic Functioning bit
 (39 7)  (57 439)  (57 439)  LC_3 Logic Functioning bit
 (15 8)  (33 440)  (33 440)  routing T_1_27.rgt_op_1 <X> T_1_27.lc_trk_g2_1
 (17 8)  (35 440)  (35 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 440)  (36 440)  routing T_1_27.rgt_op_1 <X> T_1_27.lc_trk_g2_1
 (27 8)  (45 440)  (45 440)  routing T_1_27.lc_trk_g1_0 <X> T_1_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 440)  (47 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 440)  (49 440)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 440)  (50 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 440)  (51 440)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 440)  (52 440)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (41 8)  (59 440)  (59 440)  LC_4 Logic Functioning bit
 (43 8)  (61 440)  (61 440)  LC_4 Logic Functioning bit
 (27 9)  (45 441)  (45 441)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 441)  (46 441)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 441)  (47 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (25 10)  (43 442)  (43 442)  routing T_1_27.rgt_op_6 <X> T_1_27.lc_trk_g2_6
 (26 10)  (44 442)  (44 442)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (28 10)  (46 442)  (46 442)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 442)  (47 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 442)  (48 442)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 442)  (49 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 442)  (50 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 442)  (51 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 442)  (52 442)  routing T_1_27.lc_trk_g3_5 <X> T_1_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 442)  (55 442)  LC_5 Logic Functioning bit
 (39 10)  (57 442)  (57 442)  LC_5 Logic Functioning bit
 (40 10)  (58 442)  (58 442)  LC_5 Logic Functioning bit
 (42 10)  (60 442)  (60 442)  LC_5 Logic Functioning bit
 (22 11)  (40 443)  (40 443)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 443)  (42 443)  routing T_1_27.rgt_op_6 <X> T_1_27.lc_trk_g2_6
 (27 11)  (45 443)  (45 443)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 443)  (47 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 443)  (48 443)  routing T_1_27.lc_trk_g2_6 <X> T_1_27.wire_logic_cluster/lc_5/in_1
 (40 11)  (58 443)  (58 443)  LC_5 Logic Functioning bit
 (42 11)  (60 443)  (60 443)  LC_5 Logic Functioning bit
 (47 11)  (65 443)  (65 443)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (33 444)  (33 444)  routing T_1_27.rgt_op_1 <X> T_1_27.lc_trk_g3_1
 (17 12)  (35 444)  (35 444)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 444)  (36 444)  routing T_1_27.rgt_op_1 <X> T_1_27.lc_trk_g3_1
 (22 12)  (40 444)  (40 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (41 444)  (41 444)  routing T_1_27.sp4_v_t_30 <X> T_1_27.lc_trk_g3_3
 (24 12)  (42 444)  (42 444)  routing T_1_27.sp4_v_t_30 <X> T_1_27.lc_trk_g3_3
 (27 12)  (45 444)  (45 444)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 444)  (46 444)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 444)  (47 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 444)  (48 444)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 444)  (50 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 444)  (51 444)  routing T_1_27.lc_trk_g2_1 <X> T_1_27.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 444)  (55 444)  LC_6 Logic Functioning bit
 (39 12)  (57 444)  (57 444)  LC_6 Logic Functioning bit
 (40 12)  (58 444)  (58 444)  LC_6 Logic Functioning bit
 (42 12)  (60 444)  (60 444)  LC_6 Logic Functioning bit
 (26 13)  (44 445)  (44 445)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 445)  (45 445)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 445)  (46 445)  routing T_1_27.lc_trk_g3_3 <X> T_1_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 445)  (47 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (41 13)  (59 445)  (59 445)  LC_6 Logic Functioning bit
 (43 13)  (61 445)  (61 445)  LC_6 Logic Functioning bit
 (14 14)  (32 446)  (32 446)  routing T_1_27.rgt_op_4 <X> T_1_27.lc_trk_g3_4
 (17 14)  (35 446)  (35 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (44 446)  (44 446)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 446)  (45 446)  routing T_1_27.lc_trk_g1_1 <X> T_1_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 446)  (47 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 446)  (49 446)  routing T_1_27.lc_trk_g0_4 <X> T_1_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 446)  (50 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (56 446)  (56 446)  LC_7 Logic Functioning bit
 (39 14)  (57 446)  (57 446)  LC_7 Logic Functioning bit
 (40 14)  (58 446)  (58 446)  LC_7 Logic Functioning bit
 (41 14)  (59 446)  (59 446)  LC_7 Logic Functioning bit
 (50 14)  (68 446)  (68 446)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (33 447)  (33 447)  routing T_1_27.rgt_op_4 <X> T_1_27.lc_trk_g3_4
 (17 15)  (35 447)  (35 447)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (45 447)  (45 447)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 447)  (47 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (54 447)  (54 447)  LC_7 Logic Functioning bit
 (38 15)  (56 447)  (56 447)  LC_7 Logic Functioning bit
 (39 15)  (57 447)  (57 447)  LC_7 Logic Functioning bit
 (40 15)  (58 447)  (58 447)  LC_7 Logic Functioning bit
 (41 15)  (59 447)  (59 447)  LC_7 Logic Functioning bit
 (52 15)  (70 447)  (70 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_27

 (0 0)  (72 432)  (72 432)  Negative Clock bit

 (3 0)  (75 432)  (75 432)  routing T_2_27.sp12_v_t_23 <X> T_2_27.sp12_v_b_0
 (22 0)  (94 432)  (94 432)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 432)  (96 432)  routing T_2_27.bot_op_3 <X> T_2_27.lc_trk_g0_3
 (26 0)  (98 432)  (98 432)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 432)  (100 432)  routing T_2_27.lc_trk_g2_5 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 432)  (101 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 432)  (102 432)  routing T_2_27.lc_trk_g2_5 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 432)  (103 432)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 432)  (104 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 432)  (105 432)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 432)  (106 432)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 432)  (107 432)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.input_2_0
 (40 0)  (112 432)  (112 432)  LC_0 Logic Functioning bit
 (46 0)  (118 432)  (118 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (98 433)  (98 433)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 433)  (100 433)  routing T_2_27.lc_trk_g2_6 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 433)  (101 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 433)  (104 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (105 433)  (105 433)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.input_2_0
 (34 1)  (106 433)  (106 433)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.input_2_0
 (35 1)  (107 433)  (107 433)  routing T_2_27.lc_trk_g3_7 <X> T_2_27.input_2_0
 (2 2)  (74 434)  (74 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (4 2)  (76 434)  (76 434)  routing T_2_27.sp4_v_b_0 <X> T_2_27.sp4_v_t_37
 (14 2)  (86 434)  (86 434)  routing T_2_27.sp4_v_b_4 <X> T_2_27.lc_trk_g0_4
 (25 2)  (97 434)  (97 434)  routing T_2_27.wire_logic_cluster/lc_6/out <X> T_2_27.lc_trk_g0_6
 (29 2)  (101 434)  (101 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 434)  (102 434)  routing T_2_27.lc_trk_g0_4 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 434)  (103 434)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 434)  (104 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 434)  (106 434)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 434)  (108 434)  LC_1 Logic Functioning bit
 (45 2)  (117 434)  (117 434)  LC_1 Logic Functioning bit
 (48 2)  (120 434)  (120 434)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (16 3)  (88 435)  (88 435)  routing T_2_27.sp4_v_b_4 <X> T_2_27.lc_trk_g0_4
 (17 3)  (89 435)  (89 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (94 435)  (94 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (98 435)  (98 435)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 435)  (101 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 435)  (103 435)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 435)  (104 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (106 435)  (106 435)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.input_2_1
 (45 3)  (117 435)  (117 435)  LC_1 Logic Functioning bit
 (14 4)  (86 436)  (86 436)  routing T_2_27.sp4_v_b_0 <X> T_2_27.lc_trk_g1_0
 (26 4)  (98 436)  (98 436)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 436)  (99 436)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 436)  (100 436)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 436)  (101 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 436)  (104 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 436)  (105 436)  routing T_2_27.lc_trk_g2_1 <X> T_2_27.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 436)  (109 436)  LC_2 Logic Functioning bit
 (39 4)  (111 436)  (111 436)  LC_2 Logic Functioning bit
 (16 5)  (88 437)  (88 437)  routing T_2_27.sp4_v_b_0 <X> T_2_27.lc_trk_g1_0
 (17 5)  (89 437)  (89 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (28 5)  (100 437)  (100 437)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 437)  (101 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (14 6)  (86 438)  (86 438)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (15 6)  (87 438)  (87 438)  routing T_2_27.sp4_v_b_21 <X> T_2_27.lc_trk_g1_5
 (16 6)  (88 438)  (88 438)  routing T_2_27.sp4_v_b_21 <X> T_2_27.lc_trk_g1_5
 (17 6)  (89 438)  (89 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (94 438)  (94 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 438)  (96 438)  routing T_2_27.bot_op_7 <X> T_2_27.lc_trk_g1_7
 (14 7)  (86 439)  (86 439)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (16 7)  (88 439)  (88 439)  routing T_2_27.sp4_v_t_1 <X> T_2_27.lc_trk_g1_4
 (17 7)  (89 439)  (89 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (5 8)  (77 440)  (77 440)  routing T_2_27.sp4_v_b_6 <X> T_2_27.sp4_h_r_6
 (17 8)  (89 440)  (89 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 440)  (90 440)  routing T_2_27.wire_logic_cluster/lc_1/out <X> T_2_27.lc_trk_g2_1
 (26 8)  (98 440)  (98 440)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 440)  (99 440)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 440)  (100 440)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 440)  (101 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 440)  (103 440)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 440)  (104 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 440)  (106 440)  routing T_2_27.lc_trk_g1_4 <X> T_2_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 440)  (108 440)  LC_4 Logic Functioning bit
 (38 8)  (110 440)  (110 440)  LC_4 Logic Functioning bit
 (43 8)  (115 440)  (115 440)  LC_4 Logic Functioning bit
 (45 8)  (117 440)  (117 440)  LC_4 Logic Functioning bit
 (6 9)  (78 441)  (78 441)  routing T_2_27.sp4_v_b_6 <X> T_2_27.sp4_h_r_6
 (28 9)  (100 441)  (100 441)  routing T_2_27.lc_trk_g2_4 <X> T_2_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 441)  (101 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 441)  (102 441)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 441)  (104 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (105 441)  (105 441)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.input_2_4
 (34 9)  (106 441)  (106 441)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.input_2_4
 (37 9)  (109 441)  (109 441)  LC_4 Logic Functioning bit
 (39 9)  (111 441)  (111 441)  LC_4 Logic Functioning bit
 (42 9)  (114 441)  (114 441)  LC_4 Logic Functioning bit
 (43 9)  (115 441)  (115 441)  LC_4 Logic Functioning bit
 (45 9)  (117 441)  (117 441)  LC_4 Logic Functioning bit
 (11 10)  (83 442)  (83 442)  routing T_2_27.sp4_v_b_0 <X> T_2_27.sp4_v_t_45
 (13 10)  (85 442)  (85 442)  routing T_2_27.sp4_v_b_0 <X> T_2_27.sp4_v_t_45
 (14 10)  (86 442)  (86 442)  routing T_2_27.wire_logic_cluster/lc_4/out <X> T_2_27.lc_trk_g2_4
 (15 10)  (87 442)  (87 442)  routing T_2_27.tnr_op_5 <X> T_2_27.lc_trk_g2_5
 (17 10)  (89 442)  (89 442)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (99 442)  (99 442)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 442)  (100 442)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 442)  (101 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 442)  (102 442)  routing T_2_27.lc_trk_g3_5 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 442)  (103 442)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 442)  (104 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (43 10)  (115 442)  (115 442)  LC_5 Logic Functioning bit
 (45 10)  (117 442)  (117 442)  LC_5 Logic Functioning bit
 (17 11)  (89 443)  (89 443)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (94 443)  (94 443)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (96 443)  (96 443)  routing T_2_27.tnr_op_6 <X> T_2_27.lc_trk_g2_6
 (28 11)  (100 443)  (100 443)  routing T_2_27.lc_trk_g2_1 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 443)  (101 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 443)  (103 443)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 443)  (104 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (105 443)  (105 443)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.input_2_5
 (34 11)  (106 443)  (106 443)  routing T_2_27.lc_trk_g3_0 <X> T_2_27.input_2_5
 (41 11)  (113 443)  (113 443)  LC_5 Logic Functioning bit
 (42 11)  (114 443)  (114 443)  LC_5 Logic Functioning bit
 (43 11)  (115 443)  (115 443)  LC_5 Logic Functioning bit
 (45 11)  (117 443)  (117 443)  LC_5 Logic Functioning bit
 (51 11)  (123 443)  (123 443)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (81 444)  (81 444)  routing T_2_27.sp4_h_l_42 <X> T_2_27.sp4_h_r_10
 (10 12)  (82 444)  (82 444)  routing T_2_27.sp4_h_l_42 <X> T_2_27.sp4_h_r_10
 (14 12)  (86 444)  (86 444)  routing T_2_27.bnl_op_0 <X> T_2_27.lc_trk_g3_0
 (15 12)  (87 444)  (87 444)  routing T_2_27.tnl_op_1 <X> T_2_27.lc_trk_g3_1
 (17 12)  (89 444)  (89 444)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (98 444)  (98 444)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (32 12)  (104 444)  (104 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 444)  (105 444)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 444)  (106 444)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (41 12)  (113 444)  (113 444)  LC_6 Logic Functioning bit
 (43 12)  (115 444)  (115 444)  LC_6 Logic Functioning bit
 (45 12)  (117 444)  (117 444)  LC_6 Logic Functioning bit
 (51 12)  (123 444)  (123 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (86 445)  (86 445)  routing T_2_27.bnl_op_0 <X> T_2_27.lc_trk_g3_0
 (17 13)  (89 445)  (89 445)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (90 445)  (90 445)  routing T_2_27.tnl_op_1 <X> T_2_27.lc_trk_g3_1
 (22 13)  (94 445)  (94 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (98 445)  (98 445)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 445)  (101 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 445)  (103 445)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (40 13)  (112 445)  (112 445)  LC_6 Logic Functioning bit
 (42 13)  (114 445)  (114 445)  LC_6 Logic Functioning bit
 (44 13)  (116 445)  (116 445)  LC_6 Logic Functioning bit
 (45 13)  (117 445)  (117 445)  LC_6 Logic Functioning bit
 (0 14)  (72 446)  (72 446)  routing T_2_27.glb_netwk_6 <X> T_2_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 446)  (73 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (89 446)  (89 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 446)  (90 446)  routing T_2_27.wire_logic_cluster/lc_5/out <X> T_2_27.lc_trk_g3_5
 (22 14)  (94 446)  (94 446)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (96 446)  (96 446)  routing T_2_27.tnr_op_7 <X> T_2_27.lc_trk_g3_7
 (31 14)  (103 446)  (103 446)  routing T_2_27.lc_trk_g1_5 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 446)  (104 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 446)  (106 446)  routing T_2_27.lc_trk_g1_5 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 446)  (109 446)  LC_7 Logic Functioning bit
 (45 14)  (117 446)  (117 446)  LC_7 Logic Functioning bit
 (0 15)  (72 447)  (72 447)  routing T_2_27.glb_netwk_6 <X> T_2_27.wire_logic_cluster/lc_7/s_r
 (15 15)  (87 447)  (87 447)  routing T_2_27.tnr_op_4 <X> T_2_27.lc_trk_g3_4
 (17 15)  (89 447)  (89 447)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (98 447)  (98 447)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 447)  (99 447)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 447)  (100 447)  routing T_2_27.lc_trk_g3_2 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 447)  (101 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 447)  (104 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (106 447)  (106 447)  routing T_2_27.lc_trk_g1_0 <X> T_2_27.input_2_7
 (36 15)  (108 447)  (108 447)  LC_7 Logic Functioning bit
 (45 15)  (117 447)  (117 447)  LC_7 Logic Functioning bit
 (52 15)  (124 447)  (124 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_27

 (27 0)  (153 432)  (153 432)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 432)  (154 432)  routing T_3_27.lc_trk_g3_0 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 432)  (155 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 432)  (158 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (163 432)  (163 432)  LC_0 Logic Functioning bit
 (39 0)  (165 432)  (165 432)  LC_0 Logic Functioning bit
 (44 0)  (170 432)  (170 432)  LC_0 Logic Functioning bit
 (45 0)  (171 432)  (171 432)  LC_0 Logic Functioning bit
 (22 1)  (148 433)  (148 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (152 433)  (152 433)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 433)  (154 433)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 433)  (155 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (167 433)  (167 433)  LC_0 Logic Functioning bit
 (43 1)  (169 433)  (169 433)  LC_0 Logic Functioning bit
 (45 1)  (171 433)  (171 433)  LC_0 Logic Functioning bit
 (48 1)  (174 433)  (174 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (176 433)  (176 433)  Carry_In_Mux bit 

 (1 2)  (127 434)  (127 434)  routing T_3_27.glb_netwk_5 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (128 434)  (128 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (130 434)  (130 434)  routing T_3_27.sp4_v_b_4 <X> T_3_27.sp4_v_t_37
 (6 2)  (132 434)  (132 434)  routing T_3_27.sp4_v_b_4 <X> T_3_27.sp4_v_t_37
 (25 2)  (151 434)  (151 434)  routing T_3_27.sp4_h_r_14 <X> T_3_27.lc_trk_g0_6
 (26 2)  (152 434)  (152 434)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 434)  (153 434)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 434)  (154 434)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 434)  (155 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 434)  (158 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (163 434)  (163 434)  LC_1 Logic Functioning bit
 (39 2)  (165 434)  (165 434)  LC_1 Logic Functioning bit
 (44 2)  (170 434)  (170 434)  LC_1 Logic Functioning bit
 (45 2)  (171 434)  (171 434)  LC_1 Logic Functioning bit
 (0 3)  (126 435)  (126 435)  routing T_3_27.glb_netwk_5 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (22 3)  (148 435)  (148 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (149 435)  (149 435)  routing T_3_27.sp4_h_r_14 <X> T_3_27.lc_trk_g0_6
 (24 3)  (150 435)  (150 435)  routing T_3_27.sp4_h_r_14 <X> T_3_27.lc_trk_g0_6
 (27 3)  (153 435)  (153 435)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 435)  (155 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (167 435)  (167 435)  LC_1 Logic Functioning bit
 (43 3)  (169 435)  (169 435)  LC_1 Logic Functioning bit
 (45 3)  (171 435)  (171 435)  LC_1 Logic Functioning bit
 (47 3)  (173 435)  (173 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (127 436)  (127 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (147 436)  (147 436)  routing T_3_27.wire_logic_cluster/lc_3/out <X> T_3_27.lc_trk_g1_3
 (22 4)  (148 436)  (148 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (151 436)  (151 436)  routing T_3_27.wire_logic_cluster/lc_2/out <X> T_3_27.lc_trk_g1_2
 (27 4)  (153 436)  (153 436)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 436)  (155 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 436)  (158 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (163 436)  (163 436)  LC_2 Logic Functioning bit
 (39 4)  (165 436)  (165 436)  LC_2 Logic Functioning bit
 (44 4)  (170 436)  (170 436)  LC_2 Logic Functioning bit
 (45 4)  (171 436)  (171 436)  LC_2 Logic Functioning bit
 (1 5)  (127 437)  (127 437)  routing T_3_27.lc_trk_g0_2 <X> T_3_27.wire_logic_cluster/lc_7/cen
 (22 5)  (148 437)  (148 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (152 437)  (152 437)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 437)  (154 437)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 437)  (155 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 437)  (156 437)  routing T_3_27.lc_trk_g1_2 <X> T_3_27.wire_logic_cluster/lc_2/in_1
 (41 5)  (167 437)  (167 437)  LC_2 Logic Functioning bit
 (43 5)  (169 437)  (169 437)  LC_2 Logic Functioning bit
 (45 5)  (171 437)  (171 437)  LC_2 Logic Functioning bit
 (48 5)  (174 437)  (174 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (139 438)  (139 438)  routing T_3_27.sp4_h_r_5 <X> T_3_27.sp4_v_t_40
 (17 6)  (143 438)  (143 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 438)  (144 438)  routing T_3_27.wire_logic_cluster/lc_5/out <X> T_3_27.lc_trk_g1_5
 (25 6)  (151 438)  (151 438)  routing T_3_27.wire_logic_cluster/lc_6/out <X> T_3_27.lc_trk_g1_6
 (26 6)  (152 438)  (152 438)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 438)  (153 438)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 438)  (155 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 438)  (158 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (162 438)  (162 438)  LC_3 Logic Functioning bit
 (37 6)  (163 438)  (163 438)  LC_3 Logic Functioning bit
 (38 6)  (164 438)  (164 438)  LC_3 Logic Functioning bit
 (39 6)  (165 438)  (165 438)  LC_3 Logic Functioning bit
 (41 6)  (167 438)  (167 438)  LC_3 Logic Functioning bit
 (43 6)  (169 438)  (169 438)  LC_3 Logic Functioning bit
 (44 6)  (170 438)  (170 438)  LC_3 Logic Functioning bit
 (45 6)  (171 438)  (171 438)  LC_3 Logic Functioning bit
 (12 7)  (138 439)  (138 439)  routing T_3_27.sp4_h_r_5 <X> T_3_27.sp4_v_t_40
 (17 7)  (143 439)  (143 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (148 439)  (148 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (153 439)  (153 439)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 439)  (155 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 439)  (156 439)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (37 7)  (163 439)  (163 439)  LC_3 Logic Functioning bit
 (39 7)  (165 439)  (165 439)  LC_3 Logic Functioning bit
 (40 7)  (166 439)  (166 439)  LC_3 Logic Functioning bit
 (41 7)  (167 439)  (167 439)  LC_3 Logic Functioning bit
 (42 7)  (168 439)  (168 439)  LC_3 Logic Functioning bit
 (43 7)  (169 439)  (169 439)  LC_3 Logic Functioning bit
 (44 7)  (170 439)  (170 439)  LC_3 Logic Functioning bit
 (45 7)  (171 439)  (171 439)  LC_3 Logic Functioning bit
 (48 7)  (174 439)  (174 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (153 440)  (153 440)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 440)  (154 440)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 440)  (155 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 440)  (156 440)  routing T_3_27.lc_trk_g3_4 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 440)  (158 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (163 440)  (163 440)  LC_4 Logic Functioning bit
 (39 8)  (165 440)  (165 440)  LC_4 Logic Functioning bit
 (44 8)  (170 440)  (170 440)  LC_4 Logic Functioning bit
 (45 8)  (171 440)  (171 440)  LC_4 Logic Functioning bit
 (46 8)  (172 440)  (172 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (148 441)  (148 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (152 441)  (152 441)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 441)  (154 441)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 441)  (155 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (167 441)  (167 441)  LC_4 Logic Functioning bit
 (43 9)  (169 441)  (169 441)  LC_4 Logic Functioning bit
 (45 9)  (171 441)  (171 441)  LC_4 Logic Functioning bit
 (11 10)  (137 442)  (137 442)  routing T_3_27.sp4_h_r_2 <X> T_3_27.sp4_v_t_45
 (13 10)  (139 442)  (139 442)  routing T_3_27.sp4_h_r_2 <X> T_3_27.sp4_v_t_45
 (26 10)  (152 442)  (152 442)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 442)  (153 442)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 442)  (155 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 442)  (156 442)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 442)  (158 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (163 442)  (163 442)  LC_5 Logic Functioning bit
 (39 10)  (165 442)  (165 442)  LC_5 Logic Functioning bit
 (44 10)  (170 442)  (170 442)  LC_5 Logic Functioning bit
 (45 10)  (171 442)  (171 442)  LC_5 Logic Functioning bit
 (46 10)  (172 442)  (172 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (9 11)  (135 443)  (135 443)  routing T_3_27.sp4_v_b_11 <X> T_3_27.sp4_v_t_42
 (10 11)  (136 443)  (136 443)  routing T_3_27.sp4_v_b_11 <X> T_3_27.sp4_v_t_42
 (12 11)  (138 443)  (138 443)  routing T_3_27.sp4_h_r_2 <X> T_3_27.sp4_v_t_45
 (27 11)  (153 443)  (153 443)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 443)  (155 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (167 443)  (167 443)  LC_5 Logic Functioning bit
 (43 11)  (169 443)  (169 443)  LC_5 Logic Functioning bit
 (45 11)  (171 443)  (171 443)  LC_5 Logic Functioning bit
 (14 12)  (140 444)  (140 444)  routing T_3_27.wire_logic_cluster/lc_0/out <X> T_3_27.lc_trk_g3_0
 (17 12)  (143 444)  (143 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 444)  (144 444)  routing T_3_27.wire_logic_cluster/lc_1/out <X> T_3_27.lc_trk_g3_1
 (27 12)  (153 444)  (153 444)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 444)  (155 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 444)  (156 444)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 444)  (158 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (163 444)  (163 444)  LC_6 Logic Functioning bit
 (39 12)  (165 444)  (165 444)  LC_6 Logic Functioning bit
 (44 12)  (170 444)  (170 444)  LC_6 Logic Functioning bit
 (45 12)  (171 444)  (171 444)  LC_6 Logic Functioning bit
 (17 13)  (143 445)  (143 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (152 445)  (152 445)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 445)  (154 445)  routing T_3_27.lc_trk_g2_2 <X> T_3_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 445)  (155 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 445)  (156 445)  routing T_3_27.lc_trk_g1_6 <X> T_3_27.wire_logic_cluster/lc_6/in_1
 (41 13)  (167 445)  (167 445)  LC_6 Logic Functioning bit
 (43 13)  (169 445)  (169 445)  LC_6 Logic Functioning bit
 (45 13)  (171 445)  (171 445)  LC_6 Logic Functioning bit
 (48 13)  (174 445)  (174 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (126 446)  (126 446)  routing T_3_27.glb_netwk_4 <X> T_3_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 446)  (127 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (130 446)  (130 446)  routing T_3_27.sp4_h_r_9 <X> T_3_27.sp4_v_t_44
 (14 14)  (140 446)  (140 446)  routing T_3_27.wire_logic_cluster/lc_4/out <X> T_3_27.lc_trk_g3_4
 (26 14)  (152 446)  (152 446)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 446)  (155 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 446)  (156 446)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 446)  (158 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (163 446)  (163 446)  LC_7 Logic Functioning bit
 (39 14)  (165 446)  (165 446)  LC_7 Logic Functioning bit
 (44 14)  (170 446)  (170 446)  LC_7 Logic Functioning bit
 (45 14)  (171 446)  (171 446)  LC_7 Logic Functioning bit
 (5 15)  (131 447)  (131 447)  routing T_3_27.sp4_h_r_9 <X> T_3_27.sp4_v_t_44
 (17 15)  (143 447)  (143 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (153 447)  (153 447)  routing T_3_27.lc_trk_g1_4 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 447)  (155 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 447)  (156 447)  routing T_3_27.lc_trk_g0_6 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (41 15)  (167 447)  (167 447)  LC_7 Logic Functioning bit
 (43 15)  (169 447)  (169 447)  LC_7 Logic Functioning bit
 (45 15)  (171 447)  (171 447)  LC_7 Logic Functioning bit
 (46 15)  (172 447)  (172 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_27

 (15 0)  (195 432)  (195 432)  routing T_4_27.bot_op_1 <X> T_4_27.lc_trk_g0_1
 (17 0)  (197 432)  (197 432)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (11 2)  (191 434)  (191 434)  routing T_4_27.sp4_v_b_11 <X> T_4_27.sp4_v_t_39
 (12 3)  (192 435)  (192 435)  routing T_4_27.sp4_v_b_11 <X> T_4_27.sp4_v_t_39
 (14 3)  (194 435)  (194 435)  routing T_4_27.top_op_4 <X> T_4_27.lc_trk_g0_4
 (15 3)  (195 435)  (195 435)  routing T_4_27.top_op_4 <X> T_4_27.lc_trk_g0_4
 (17 3)  (197 435)  (197 435)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (3 4)  (183 436)  (183 436)  routing T_4_27.sp12_v_b_0 <X> T_4_27.sp12_h_r_0
 (6 4)  (186 436)  (186 436)  routing T_4_27.sp4_v_t_37 <X> T_4_27.sp4_v_b_3
 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_v_b_0 <X> T_4_27.sp12_h_r_0
 (5 5)  (185 437)  (185 437)  routing T_4_27.sp4_v_t_37 <X> T_4_27.sp4_v_b_3
 (22 5)  (202 437)  (202 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (203 437)  (203 437)  routing T_4_27.sp4_h_r_2 <X> T_4_27.lc_trk_g1_2
 (24 5)  (204 437)  (204 437)  routing T_4_27.sp4_h_r_2 <X> T_4_27.lc_trk_g1_2
 (25 5)  (205 437)  (205 437)  routing T_4_27.sp4_h_r_2 <X> T_4_27.lc_trk_g1_2
 (3 6)  (183 438)  (183 438)  routing T_4_27.sp12_v_b_0 <X> T_4_27.sp12_v_t_23
 (14 6)  (194 438)  (194 438)  routing T_4_27.sp4_v_t_1 <X> T_4_27.lc_trk_g1_4
 (14 7)  (194 439)  (194 439)  routing T_4_27.sp4_v_t_1 <X> T_4_27.lc_trk_g1_4
 (16 7)  (196 439)  (196 439)  routing T_4_27.sp4_v_t_1 <X> T_4_27.lc_trk_g1_4
 (17 7)  (197 439)  (197 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (8 9)  (188 441)  (188 441)  routing T_4_27.sp4_h_r_7 <X> T_4_27.sp4_v_b_7
 (22 9)  (202 441)  (202 441)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (204 441)  (204 441)  routing T_4_27.tnr_op_2 <X> T_4_27.lc_trk_g2_2
 (2 10)  (182 442)  (182 442)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (3 10)  (183 442)  (183 442)  routing T_4_27.sp12_h_r_1 <X> T_4_27.sp12_h_l_22
 (3 11)  (183 443)  (183 443)  routing T_4_27.sp12_h_r_1 <X> T_4_27.sp12_h_l_22
 (5 12)  (185 444)  (185 444)  routing T_4_27.sp4_v_b_9 <X> T_4_27.sp4_h_r_9
 (29 12)  (209 444)  (209 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 444)  (212 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 444)  (214 444)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (40 12)  (220 444)  (220 444)  LC_6 Logic Functioning bit
 (42 12)  (222 444)  (222 444)  LC_6 Logic Functioning bit
 (51 12)  (231 444)  (231 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (186 445)  (186 445)  routing T_4_27.sp4_v_b_9 <X> T_4_27.sp4_h_r_9
 (26 13)  (206 445)  (206 445)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 445)  (208 445)  routing T_4_27.lc_trk_g2_2 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 445)  (209 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 445)  (211 445)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 445)  (217 445)  LC_6 Logic Functioning bit
 (39 13)  (219 445)  (219 445)  LC_6 Logic Functioning bit
 (4 14)  (184 446)  (184 446)  routing T_4_27.sp4_h_r_3 <X> T_4_27.sp4_v_t_44
 (5 14)  (185 446)  (185 446)  routing T_4_27.sp4_v_t_38 <X> T_4_27.sp4_h_l_44
 (6 14)  (186 446)  (186 446)  routing T_4_27.sp4_h_r_3 <X> T_4_27.sp4_v_t_44
 (14 14)  (194 446)  (194 446)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (17 14)  (197 446)  (197 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (206 446)  (206 446)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 446)  (207 446)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 446)  (208 446)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 446)  (209 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 446)  (210 446)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 446)  (211 446)  routing T_4_27.lc_trk_g0_4 <X> T_4_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 446)  (212 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (215 446)  (215 446)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.input_2_7
 (37 14)  (217 446)  (217 446)  LC_7 Logic Functioning bit
 (4 15)  (184 447)  (184 447)  routing T_4_27.sp4_v_t_38 <X> T_4_27.sp4_h_l_44
 (5 15)  (185 447)  (185 447)  routing T_4_27.sp4_h_r_3 <X> T_4_27.sp4_v_t_44
 (6 15)  (186 447)  (186 447)  routing T_4_27.sp4_v_t_38 <X> T_4_27.sp4_h_l_44
 (15 15)  (195 447)  (195 447)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (16 15)  (196 447)  (196 447)  routing T_4_27.sp4_h_r_36 <X> T_4_27.lc_trk_g3_4
 (17 15)  (197 447)  (197 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (207 447)  (207 447)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 447)  (209 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (212 447)  (212 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (213 447)  (213 447)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.input_2_7
 (34 15)  (214 447)  (214 447)  routing T_4_27.lc_trk_g3_4 <X> T_4_27.input_2_7
 (37 15)  (217 447)  (217 447)  LC_7 Logic Functioning bit
 (39 15)  (219 447)  (219 447)  LC_7 Logic Functioning bit
 (40 15)  (220 447)  (220 447)  LC_7 Logic Functioning bit
 (42 15)  (222 447)  (222 447)  LC_7 Logic Functioning bit
 (48 15)  (228 447)  (228 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_27

 (8 0)  (242 432)  (242 432)  routing T_5_27.sp4_v_b_1 <X> T_5_27.sp4_h_r_1
 (9 0)  (243 432)  (243 432)  routing T_5_27.sp4_v_b_1 <X> T_5_27.sp4_h_r_1
 (17 0)  (251 432)  (251 432)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 432)  (252 432)  routing T_5_27.wire_logic_cluster/lc_1/out <X> T_5_27.lc_trk_g0_1
 (22 0)  (256 432)  (256 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (263 432)  (263 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 432)  (265 432)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 432)  (266 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 432)  (268 432)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 432)  (274 432)  LC_0 Logic Functioning bit
 (47 0)  (281 432)  (281 432)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (248 433)  (248 433)  routing T_5_27.sp4_r_v_b_35 <X> T_5_27.lc_trk_g0_0
 (17 1)  (251 433)  (251 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (256 433)  (256 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (263 433)  (263 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 433)  (266 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (269 433)  (269 433)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.input_2_0
 (48 1)  (282 433)  (282 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (235 434)  (235 434)  routing T_5_27.glb_netwk_5 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (249 434)  (249 434)  routing T_5_27.sp4_h_r_13 <X> T_5_27.lc_trk_g0_5
 (16 2)  (250 434)  (250 434)  routing T_5_27.sp4_h_r_13 <X> T_5_27.lc_trk_g0_5
 (17 2)  (251 434)  (251 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (252 434)  (252 434)  routing T_5_27.sp4_h_r_13 <X> T_5_27.lc_trk_g0_5
 (27 2)  (261 434)  (261 434)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 434)  (264 434)  routing T_5_27.lc_trk_g1_5 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 434)  (265 434)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 434)  (268 434)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 434)  (270 434)  LC_1 Logic Functioning bit
 (38 2)  (272 434)  (272 434)  LC_1 Logic Functioning bit
 (39 2)  (273 434)  (273 434)  LC_1 Logic Functioning bit
 (41 2)  (275 434)  (275 434)  LC_1 Logic Functioning bit
 (42 2)  (276 434)  (276 434)  LC_1 Logic Functioning bit
 (43 2)  (277 434)  (277 434)  LC_1 Logic Functioning bit
 (45 2)  (279 434)  (279 434)  LC_1 Logic Functioning bit
 (46 2)  (280 434)  (280 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (282 434)  (282 434)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (285 434)  (285 434)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (287 434)  (287 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_5 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (26 3)  (260 435)  (260 435)  routing T_5_27.lc_trk_g2_3 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 435)  (262 435)  routing T_5_27.lc_trk_g2_3 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 435)  (263 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 435)  (265 435)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 435)  (266 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (39 3)  (273 435)  (273 435)  LC_1 Logic Functioning bit
 (42 3)  (276 435)  (276 435)  LC_1 Logic Functioning bit
 (45 3)  (279 435)  (279 435)  LC_1 Logic Functioning bit
 (0 4)  (234 436)  (234 436)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (1 4)  (235 436)  (235 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (247 436)  (247 436)  routing T_5_27.sp4_h_l_40 <X> T_5_27.sp4_v_b_5
 (26 4)  (260 436)  (260 436)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 436)  (263 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 436)  (266 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 436)  (267 436)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 436)  (268 436)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 436)  (270 436)  LC_2 Logic Functioning bit
 (37 4)  (271 436)  (271 436)  LC_2 Logic Functioning bit
 (39 4)  (273 436)  (273 436)  LC_2 Logic Functioning bit
 (40 4)  (274 436)  (274 436)  LC_2 Logic Functioning bit
 (41 4)  (275 436)  (275 436)  LC_2 Logic Functioning bit
 (42 4)  (276 436)  (276 436)  LC_2 Logic Functioning bit
 (43 4)  (277 436)  (277 436)  LC_2 Logic Functioning bit
 (0 5)  (234 437)  (234 437)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (1 5)  (235 437)  (235 437)  routing T_5_27.lc_trk_g3_3 <X> T_5_27.wire_logic_cluster/lc_7/cen
 (12 5)  (246 437)  (246 437)  routing T_5_27.sp4_h_l_40 <X> T_5_27.sp4_v_b_5
 (26 5)  (260 437)  (260 437)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 437)  (261 437)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 437)  (262 437)  routing T_5_27.lc_trk_g3_7 <X> T_5_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 437)  (263 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 437)  (266 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (267 437)  (267 437)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.input_2_2
 (34 5)  (268 437)  (268 437)  routing T_5_27.lc_trk_g3_1 <X> T_5_27.input_2_2
 (36 5)  (270 437)  (270 437)  LC_2 Logic Functioning bit
 (37 5)  (271 437)  (271 437)  LC_2 Logic Functioning bit
 (38 5)  (272 437)  (272 437)  LC_2 Logic Functioning bit
 (41 5)  (275 437)  (275 437)  LC_2 Logic Functioning bit
 (42 5)  (276 437)  (276 437)  LC_2 Logic Functioning bit
 (43 5)  (277 437)  (277 437)  LC_2 Logic Functioning bit
 (3 6)  (237 438)  (237 438)  routing T_5_27.sp12_v_b_0 <X> T_5_27.sp12_v_t_23
 (11 6)  (245 438)  (245 438)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_t_40
 (14 6)  (248 438)  (248 438)  routing T_5_27.sp4_h_l_9 <X> T_5_27.lc_trk_g1_4
 (17 6)  (251 438)  (251 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (256 438)  (256 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (257 438)  (257 438)  routing T_5_27.sp4_v_b_23 <X> T_5_27.lc_trk_g1_7
 (24 6)  (258 438)  (258 438)  routing T_5_27.sp4_v_b_23 <X> T_5_27.lc_trk_g1_7
 (28 6)  (262 438)  (262 438)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 438)  (263 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 438)  (265 438)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 438)  (267 438)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 438)  (272 438)  LC_3 Logic Functioning bit
 (40 6)  (274 438)  (274 438)  LC_3 Logic Functioning bit
 (41 6)  (275 438)  (275 438)  LC_3 Logic Functioning bit
 (46 6)  (280 438)  (280 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (284 438)  (284 438)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (287 438)  (287 438)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (248 439)  (248 439)  routing T_5_27.sp4_h_l_9 <X> T_5_27.lc_trk_g1_4
 (15 7)  (249 439)  (249 439)  routing T_5_27.sp4_h_l_9 <X> T_5_27.lc_trk_g1_4
 (16 7)  (250 439)  (250 439)  routing T_5_27.sp4_h_l_9 <X> T_5_27.lc_trk_g1_4
 (17 7)  (251 439)  (251 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (261 439)  (261 439)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 439)  (262 439)  routing T_5_27.lc_trk_g3_0 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 439)  (263 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 439)  (264 439)  routing T_5_27.lc_trk_g2_2 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (39 7)  (273 439)  (273 439)  LC_3 Logic Functioning bit
 (40 7)  (274 439)  (274 439)  LC_3 Logic Functioning bit
 (5 8)  (239 440)  (239 440)  routing T_5_27.sp4_v_t_43 <X> T_5_27.sp4_h_r_6
 (11 8)  (245 440)  (245 440)  routing T_5_27.sp4_h_r_3 <X> T_5_27.sp4_v_b_8
 (14 8)  (248 440)  (248 440)  routing T_5_27.sp4_h_l_21 <X> T_5_27.lc_trk_g2_0
 (17 8)  (251 440)  (251 440)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (252 440)  (252 440)  routing T_5_27.bnl_op_1 <X> T_5_27.lc_trk_g2_1
 (19 8)  (253 440)  (253 440)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (255 440)  (255 440)  routing T_5_27.sp4_h_r_43 <X> T_5_27.lc_trk_g2_3
 (22 8)  (256 440)  (256 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (257 440)  (257 440)  routing T_5_27.sp4_h_r_43 <X> T_5_27.lc_trk_g2_3
 (24 8)  (258 440)  (258 440)  routing T_5_27.sp4_h_r_43 <X> T_5_27.lc_trk_g2_3
 (25 8)  (259 440)  (259 440)  routing T_5_27.sp4_v_b_26 <X> T_5_27.lc_trk_g2_2
 (29 8)  (263 440)  (263 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 440)  (264 440)  routing T_5_27.lc_trk_g0_5 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (270 440)  (270 440)  LC_4 Logic Functioning bit
 (50 8)  (284 440)  (284 440)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (249 441)  (249 441)  routing T_5_27.sp4_h_l_21 <X> T_5_27.lc_trk_g2_0
 (16 9)  (250 441)  (250 441)  routing T_5_27.sp4_h_l_21 <X> T_5_27.lc_trk_g2_0
 (17 9)  (251 441)  (251 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (252 441)  (252 441)  routing T_5_27.bnl_op_1 <X> T_5_27.lc_trk_g2_1
 (21 9)  (255 441)  (255 441)  routing T_5_27.sp4_h_r_43 <X> T_5_27.lc_trk_g2_3
 (22 9)  (256 441)  (256 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 441)  (257 441)  routing T_5_27.sp4_v_b_26 <X> T_5_27.lc_trk_g2_2
 (31 9)  (265 441)  (265 441)  routing T_5_27.lc_trk_g0_3 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 441)  (270 441)  LC_4 Logic Functioning bit
 (14 10)  (248 442)  (248 442)  routing T_5_27.bnl_op_4 <X> T_5_27.lc_trk_g2_4
 (27 10)  (261 442)  (261 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 442)  (262 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 442)  (263 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 442)  (264 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 442)  (266 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 442)  (267 442)  routing T_5_27.lc_trk_g2_0 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (38 10)  (272 442)  (272 442)  LC_5 Logic Functioning bit
 (41 10)  (275 442)  (275 442)  LC_5 Logic Functioning bit
 (43 10)  (277 442)  (277 442)  LC_5 Logic Functioning bit
 (50 10)  (284 442)  (284 442)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (244 443)  (244 443)  routing T_5_27.sp4_h_l_39 <X> T_5_27.sp4_v_t_42
 (14 11)  (248 443)  (248 443)  routing T_5_27.bnl_op_4 <X> T_5_27.lc_trk_g2_4
 (17 11)  (251 443)  (251 443)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (28 11)  (262 443)  (262 443)  routing T_5_27.lc_trk_g2_1 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 443)  (263 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 443)  (270 443)  LC_5 Logic Functioning bit
 (38 11)  (272 443)  (272 443)  LC_5 Logic Functioning bit
 (39 11)  (273 443)  (273 443)  LC_5 Logic Functioning bit
 (40 11)  (274 443)  (274 443)  LC_5 Logic Functioning bit
 (41 11)  (275 443)  (275 443)  LC_5 Logic Functioning bit
 (42 11)  (276 443)  (276 443)  LC_5 Logic Functioning bit
 (43 11)  (277 443)  (277 443)  LC_5 Logic Functioning bit
 (5 12)  (239 444)  (239 444)  routing T_5_27.sp4_v_b_9 <X> T_5_27.sp4_h_r_9
 (14 12)  (248 444)  (248 444)  routing T_5_27.bnl_op_0 <X> T_5_27.lc_trk_g3_0
 (16 12)  (250 444)  (250 444)  routing T_5_27.sp4_v_b_33 <X> T_5_27.lc_trk_g3_1
 (17 12)  (251 444)  (251 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (252 444)  (252 444)  routing T_5_27.sp4_v_b_33 <X> T_5_27.lc_trk_g3_1
 (21 12)  (255 444)  (255 444)  routing T_5_27.sp4_v_t_22 <X> T_5_27.lc_trk_g3_3
 (22 12)  (256 444)  (256 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 444)  (257 444)  routing T_5_27.sp4_v_t_22 <X> T_5_27.lc_trk_g3_3
 (6 13)  (240 445)  (240 445)  routing T_5_27.sp4_v_b_9 <X> T_5_27.sp4_h_r_9
 (8 13)  (242 445)  (242 445)  routing T_5_27.sp4_h_l_47 <X> T_5_27.sp4_v_b_10
 (9 13)  (243 445)  (243 445)  routing T_5_27.sp4_h_l_47 <X> T_5_27.sp4_v_b_10
 (14 13)  (248 445)  (248 445)  routing T_5_27.bnl_op_0 <X> T_5_27.lc_trk_g3_0
 (17 13)  (251 445)  (251 445)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (252 445)  (252 445)  routing T_5_27.sp4_v_b_33 <X> T_5_27.lc_trk_g3_1
 (21 13)  (255 445)  (255 445)  routing T_5_27.sp4_v_t_22 <X> T_5_27.lc_trk_g3_3
 (0 14)  (234 446)  (234 446)  routing T_5_27.glb_netwk_6 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 446)  (235 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (240 446)  (240 446)  routing T_5_27.sp4_h_l_41 <X> T_5_27.sp4_v_t_44
 (15 14)  (249 446)  (249 446)  routing T_5_27.tnr_op_5 <X> T_5_27.lc_trk_g3_5
 (17 14)  (251 446)  (251 446)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (256 446)  (256 446)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (257 446)  (257 446)  routing T_5_27.sp12_v_t_12 <X> T_5_27.lc_trk_g3_7
 (0 15)  (234 447)  (234 447)  routing T_5_27.glb_netwk_6 <X> T_5_27.wire_logic_cluster/lc_7/s_r
 (8 15)  (242 447)  (242 447)  routing T_5_27.sp4_h_r_10 <X> T_5_27.sp4_v_t_47
 (9 15)  (243 447)  (243 447)  routing T_5_27.sp4_h_r_10 <X> T_5_27.sp4_v_t_47
 (19 15)  (253 447)  (253 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_27

 (5 0)  (293 432)  (293 432)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_r_0
 (17 0)  (305 432)  (305 432)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 432)  (306 432)  routing T_6_27.wire_logic_cluster/lc_1/out <X> T_6_27.lc_trk_g0_1
 (28 0)  (316 432)  (316 432)  routing T_6_27.lc_trk_g2_3 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 432)  (317 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 432)  (319 432)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 432)  (320 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (6 1)  (294 433)  (294 433)  routing T_6_27.sp4_v_b_0 <X> T_6_27.sp4_h_r_0
 (10 1)  (298 433)  (298 433)  routing T_6_27.sp4_h_r_8 <X> T_6_27.sp4_v_b_1
 (16 1)  (304 433)  (304 433)  routing T_6_27.sp12_h_r_8 <X> T_6_27.lc_trk_g0_0
 (17 1)  (305 433)  (305 433)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (310 433)  (310 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (317 433)  (317 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 433)  (318 433)  routing T_6_27.lc_trk_g2_3 <X> T_6_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 433)  (319 433)  routing T_6_27.lc_trk_g0_7 <X> T_6_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 433)  (324 433)  LC_0 Logic Functioning bit
 (38 1)  (326 433)  (326 433)  LC_0 Logic Functioning bit
 (48 1)  (336 433)  (336 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (289 434)  (289 434)  routing T_6_27.glb_netwk_5 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (2 2)  (290 434)  (290 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (305 434)  (305 434)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (306 434)  (306 434)  routing T_6_27.bnr_op_5 <X> T_6_27.lc_trk_g0_5
 (21 2)  (309 434)  (309 434)  routing T_6_27.sp4_h_l_10 <X> T_6_27.lc_trk_g0_7
 (22 2)  (310 434)  (310 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (311 434)  (311 434)  routing T_6_27.sp4_h_l_10 <X> T_6_27.lc_trk_g0_7
 (24 2)  (312 434)  (312 434)  routing T_6_27.sp4_h_l_10 <X> T_6_27.lc_trk_g0_7
 (25 2)  (313 434)  (313 434)  routing T_6_27.wire_logic_cluster/lc_6/out <X> T_6_27.lc_trk_g0_6
 (26 2)  (314 434)  (314 434)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (31 2)  (319 434)  (319 434)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 434)  (320 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 434)  (322 434)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 434)  (324 434)  LC_1 Logic Functioning bit
 (37 2)  (325 434)  (325 434)  LC_1 Logic Functioning bit
 (39 2)  (327 434)  (327 434)  LC_1 Logic Functioning bit
 (43 2)  (331 434)  (331 434)  LC_1 Logic Functioning bit
 (50 2)  (338 434)  (338 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 435)  (288 435)  routing T_6_27.glb_netwk_5 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (18 3)  (306 435)  (306 435)  routing T_6_27.bnr_op_5 <X> T_6_27.lc_trk_g0_5
 (21 3)  (309 435)  (309 435)  routing T_6_27.sp4_h_l_10 <X> T_6_27.lc_trk_g0_7
 (22 3)  (310 435)  (310 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (314 435)  (314 435)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 435)  (316 435)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 435)  (317 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 435)  (319 435)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 435)  (324 435)  LC_1 Logic Functioning bit
 (37 3)  (325 435)  (325 435)  LC_1 Logic Functioning bit
 (38 3)  (326 435)  (326 435)  LC_1 Logic Functioning bit
 (42 3)  (330 435)  (330 435)  LC_1 Logic Functioning bit
 (0 4)  (288 436)  (288 436)  routing T_6_27.glb_netwk_7 <X> T_6_27.wire_logic_cluster/lc_7/cen
 (1 4)  (289 436)  (289 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (296 436)  (296 436)  routing T_6_27.sp4_v_b_10 <X> T_6_27.sp4_h_r_4
 (9 4)  (297 436)  (297 436)  routing T_6_27.sp4_v_b_10 <X> T_6_27.sp4_h_r_4
 (10 4)  (298 436)  (298 436)  routing T_6_27.sp4_v_b_10 <X> T_6_27.sp4_h_r_4
 (17 4)  (305 436)  (305 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (309 436)  (309 436)  routing T_6_27.sp4_h_r_19 <X> T_6_27.lc_trk_g1_3
 (22 4)  (310 436)  (310 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (311 436)  (311 436)  routing T_6_27.sp4_h_r_19 <X> T_6_27.lc_trk_g1_3
 (24 4)  (312 436)  (312 436)  routing T_6_27.sp4_h_r_19 <X> T_6_27.lc_trk_g1_3
 (26 4)  (314 436)  (314 436)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 436)  (315 436)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 436)  (316 436)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 436)  (317 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 436)  (322 436)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 436)  (324 436)  LC_2 Logic Functioning bit
 (38 4)  (326 436)  (326 436)  LC_2 Logic Functioning bit
 (41 4)  (329 436)  (329 436)  LC_2 Logic Functioning bit
 (43 4)  (331 436)  (331 436)  LC_2 Logic Functioning bit
 (0 5)  (288 437)  (288 437)  routing T_6_27.glb_netwk_7 <X> T_6_27.wire_logic_cluster/lc_7/cen
 (9 5)  (297 437)  (297 437)  routing T_6_27.sp4_v_t_41 <X> T_6_27.sp4_v_b_4
 (21 5)  (309 437)  (309 437)  routing T_6_27.sp4_h_r_19 <X> T_6_27.lc_trk_g1_3
 (22 5)  (310 437)  (310 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (311 437)  (311 437)  routing T_6_27.sp4_v_b_18 <X> T_6_27.lc_trk_g1_2
 (24 5)  (312 437)  (312 437)  routing T_6_27.sp4_v_b_18 <X> T_6_27.lc_trk_g1_2
 (26 5)  (314 437)  (314 437)  routing T_6_27.lc_trk_g0_6 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 437)  (317 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 437)  (318 437)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 437)  (319 437)  routing T_6_27.lc_trk_g1_2 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 437)  (320 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (322 437)  (322 437)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.input_2_2
 (35 5)  (323 437)  (323 437)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.input_2_2
 (37 5)  (325 437)  (325 437)  LC_2 Logic Functioning bit
 (38 5)  (326 437)  (326 437)  LC_2 Logic Functioning bit
 (41 5)  (329 437)  (329 437)  LC_2 Logic Functioning bit
 (43 5)  (331 437)  (331 437)  LC_2 Logic Functioning bit
 (14 6)  (302 438)  (302 438)  routing T_6_27.sp12_h_l_3 <X> T_6_27.lc_trk_g1_4
 (17 6)  (305 438)  (305 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (306 438)  (306 438)  routing T_6_27.wire_logic_cluster/lc_5/out <X> T_6_27.lc_trk_g1_5
 (21 6)  (309 438)  (309 438)  routing T_6_27.bnr_op_7 <X> T_6_27.lc_trk_g1_7
 (22 6)  (310 438)  (310 438)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (31 6)  (319 438)  (319 438)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 438)  (320 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 438)  (322 438)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 438)  (326 438)  LC_3 Logic Functioning bit
 (39 6)  (327 438)  (327 438)  LC_3 Logic Functioning bit
 (42 6)  (330 438)  (330 438)  LC_3 Logic Functioning bit
 (43 6)  (331 438)  (331 438)  LC_3 Logic Functioning bit
 (50 6)  (338 438)  (338 438)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (302 439)  (302 439)  routing T_6_27.sp12_h_l_3 <X> T_6_27.lc_trk_g1_4
 (15 7)  (303 439)  (303 439)  routing T_6_27.sp12_h_l_3 <X> T_6_27.lc_trk_g1_4
 (17 7)  (305 439)  (305 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (309 439)  (309 439)  routing T_6_27.bnr_op_7 <X> T_6_27.lc_trk_g1_7
 (38 7)  (326 439)  (326 439)  LC_3 Logic Functioning bit
 (39 7)  (327 439)  (327 439)  LC_3 Logic Functioning bit
 (42 7)  (330 439)  (330 439)  LC_3 Logic Functioning bit
 (43 7)  (331 439)  (331 439)  LC_3 Logic Functioning bit
 (53 7)  (341 439)  (341 439)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (292 440)  (292 440)  routing T_6_27.sp4_v_t_43 <X> T_6_27.sp4_v_b_6
 (14 8)  (302 440)  (302 440)  routing T_6_27.wire_logic_cluster/lc_0/out <X> T_6_27.lc_trk_g2_0
 (21 8)  (309 440)  (309 440)  routing T_6_27.sp4_v_t_14 <X> T_6_27.lc_trk_g2_3
 (22 8)  (310 440)  (310 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (311 440)  (311 440)  routing T_6_27.sp4_v_t_14 <X> T_6_27.lc_trk_g2_3
 (25 8)  (313 440)  (313 440)  routing T_6_27.wire_logic_cluster/lc_2/out <X> T_6_27.lc_trk_g2_2
 (29 8)  (317 440)  (317 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 440)  (318 440)  routing T_6_27.lc_trk_g0_5 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 440)  (319 440)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 440)  (320 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 440)  (321 440)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 440)  (325 440)  LC_4 Logic Functioning bit
 (38 8)  (326 440)  (326 440)  LC_4 Logic Functioning bit
 (17 9)  (305 441)  (305 441)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (310 441)  (310 441)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 441)  (314 441)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 441)  (316 441)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 441)  (317 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 441)  (319 441)  routing T_6_27.lc_trk_g2_7 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 441)  (320 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (321 441)  (321 441)  routing T_6_27.lc_trk_g2_0 <X> T_6_27.input_2_4
 (36 9)  (324 441)  (324 441)  LC_4 Logic Functioning bit
 (39 9)  (327 441)  (327 441)  LC_4 Logic Functioning bit
 (40 9)  (328 441)  (328 441)  LC_4 Logic Functioning bit
 (41 9)  (329 441)  (329 441)  LC_4 Logic Functioning bit
 (42 9)  (330 441)  (330 441)  LC_4 Logic Functioning bit
 (43 9)  (331 441)  (331 441)  LC_4 Logic Functioning bit
 (17 10)  (305 442)  (305 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 442)  (306 442)  routing T_6_27.wire_logic_cluster/lc_5/out <X> T_6_27.lc_trk_g2_5
 (21 10)  (309 442)  (309 442)  routing T_6_27.bnl_op_7 <X> T_6_27.lc_trk_g2_7
 (22 10)  (310 442)  (310 442)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (314 442)  (314 442)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 442)  (317 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 442)  (319 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 442)  (320 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 442)  (321 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 442)  (322 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 442)  (324 442)  LC_5 Logic Functioning bit
 (41 10)  (329 442)  (329 442)  LC_5 Logic Functioning bit
 (43 10)  (331 442)  (331 442)  LC_5 Logic Functioning bit
 (50 10)  (338 442)  (338 442)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (309 443)  (309 443)  routing T_6_27.bnl_op_7 <X> T_6_27.lc_trk_g2_7
 (28 11)  (316 443)  (316 443)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 443)  (317 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 443)  (318 443)  routing T_6_27.lc_trk_g0_2 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 443)  (319 443)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 443)  (324 443)  LC_5 Logic Functioning bit
 (37 11)  (325 443)  (325 443)  LC_5 Logic Functioning bit
 (39 11)  (327 443)  (327 443)  LC_5 Logic Functioning bit
 (40 11)  (328 443)  (328 443)  LC_5 Logic Functioning bit
 (42 11)  (330 443)  (330 443)  LC_5 Logic Functioning bit
 (3 12)  (291 444)  (291 444)  routing T_6_27.sp12_v_t_22 <X> T_6_27.sp12_h_r_1
 (4 12)  (292 444)  (292 444)  routing T_6_27.sp4_h_l_38 <X> T_6_27.sp4_v_b_9
 (6 12)  (294 444)  (294 444)  routing T_6_27.sp4_h_l_38 <X> T_6_27.sp4_v_b_9
 (17 12)  (305 444)  (305 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (313 444)  (313 444)  routing T_6_27.wire_logic_cluster/lc_2/out <X> T_6_27.lc_trk_g3_2
 (29 12)  (317 444)  (317 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (325 444)  (325 444)  LC_6 Logic Functioning bit
 (38 12)  (326 444)  (326 444)  LC_6 Logic Functioning bit
 (41 12)  (329 444)  (329 444)  LC_6 Logic Functioning bit
 (42 12)  (330 444)  (330 444)  LC_6 Logic Functioning bit
 (50 12)  (338 444)  (338 444)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (293 445)  (293 445)  routing T_6_27.sp4_h_l_38 <X> T_6_27.sp4_v_b_9
 (22 13)  (310 445)  (310 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (37 13)  (325 445)  (325 445)  LC_6 Logic Functioning bit
 (38 13)  (326 445)  (326 445)  LC_6 Logic Functioning bit
 (41 13)  (329 445)  (329 445)  LC_6 Logic Functioning bit
 (42 13)  (330 445)  (330 445)  LC_6 Logic Functioning bit
 (0 14)  (288 446)  (288 446)  routing T_6_27.glb_netwk_6 <X> T_6_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 446)  (289 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (290 446)  (290 446)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (3 14)  (291 446)  (291 446)  routing T_6_27.sp12_v_b_1 <X> T_6_27.sp12_v_t_22
 (13 14)  (301 446)  (301 446)  routing T_6_27.sp4_h_r_11 <X> T_6_27.sp4_v_t_46
 (22 14)  (310 446)  (310 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (315 446)  (315 446)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 446)  (316 446)  routing T_6_27.lc_trk_g3_1 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 446)  (317 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 446)  (320 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 446)  (322 446)  routing T_6_27.lc_trk_g1_1 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 446)  (323 446)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.input_2_7
 (37 14)  (325 446)  (325 446)  LC_7 Logic Functioning bit
 (45 14)  (333 446)  (333 446)  LC_7 Logic Functioning bit
 (47 14)  (335 446)  (335 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (288 447)  (288 447)  routing T_6_27.glb_netwk_6 <X> T_6_27.wire_logic_cluster/lc_7/s_r
 (8 15)  (296 447)  (296 447)  routing T_6_27.sp4_h_l_47 <X> T_6_27.sp4_v_t_47
 (12 15)  (300 447)  (300 447)  routing T_6_27.sp4_h_r_11 <X> T_6_27.sp4_v_t_46
 (21 15)  (309 447)  (309 447)  routing T_6_27.sp4_r_v_b_47 <X> T_6_27.lc_trk_g3_7
 (29 15)  (317 447)  (317 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 447)  (320 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (322 447)  (322 447)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.input_2_7
 (37 15)  (325 447)  (325 447)  LC_7 Logic Functioning bit
 (39 15)  (327 447)  (327 447)  LC_7 Logic Functioning bit
 (40 15)  (328 447)  (328 447)  LC_7 Logic Functioning bit
 (45 15)  (333 447)  (333 447)  LC_7 Logic Functioning bit
 (48 15)  (336 447)  (336 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_27

 (9 0)  (351 432)  (351 432)  routing T_7_27.sp4_v_t_36 <X> T_7_27.sp4_h_r_1
 (15 0)  (357 432)  (357 432)  routing T_7_27.sp4_v_b_17 <X> T_7_27.lc_trk_g0_1
 (16 0)  (358 432)  (358 432)  routing T_7_27.sp4_v_b_17 <X> T_7_27.lc_trk_g0_1
 (17 0)  (359 432)  (359 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (363 432)  (363 432)  routing T_7_27.wire_logic_cluster/lc_3/out <X> T_7_27.lc_trk_g0_3
 (22 0)  (364 432)  (364 432)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (369 432)  (369 432)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 432)  (370 432)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 432)  (371 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 432)  (372 432)  routing T_7_27.lc_trk_g3_4 <X> T_7_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 432)  (374 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 432)  (377 432)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.input_2_0
 (37 0)  (379 432)  (379 432)  LC_0 Logic Functioning bit
 (38 0)  (380 432)  (380 432)  LC_0 Logic Functioning bit
 (39 0)  (381 432)  (381 432)  LC_0 Logic Functioning bit
 (43 0)  (385 432)  (385 432)  LC_0 Logic Functioning bit
 (14 1)  (356 433)  (356 433)  routing T_7_27.sp4_r_v_b_35 <X> T_7_27.lc_trk_g0_0
 (17 1)  (359 433)  (359 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (369 433)  (369 433)  routing T_7_27.lc_trk_g1_1 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 433)  (371 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 433)  (373 433)  routing T_7_27.lc_trk_g0_3 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 433)  (374 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (375 433)  (375 433)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.input_2_0
 (35 1)  (377 433)  (377 433)  routing T_7_27.lc_trk_g2_6 <X> T_7_27.input_2_0
 (38 1)  (380 433)  (380 433)  LC_0 Logic Functioning bit
 (40 1)  (382 433)  (382 433)  LC_0 Logic Functioning bit
 (42 1)  (384 433)  (384 433)  LC_0 Logic Functioning bit
 (43 1)  (385 433)  (385 433)  LC_0 Logic Functioning bit
 (1 2)  (343 434)  (343 434)  routing T_7_27.glb_netwk_5 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (344 434)  (344 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (346 434)  (346 434)  routing T_7_27.sp4_h_r_0 <X> T_7_27.sp4_v_t_37
 (11 2)  (353 434)  (353 434)  routing T_7_27.sp4_v_b_11 <X> T_7_27.sp4_v_t_39
 (12 2)  (354 434)  (354 434)  routing T_7_27.sp4_v_b_2 <X> T_7_27.sp4_h_l_39
 (21 2)  (363 434)  (363 434)  routing T_7_27.wire_logic_cluster/lc_7/out <X> T_7_27.lc_trk_g0_7
 (22 2)  (364 434)  (364 434)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (367 434)  (367 434)  routing T_7_27.sp4_v_t_3 <X> T_7_27.lc_trk_g0_6
 (27 2)  (369 434)  (369 434)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 434)  (370 434)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 434)  (371 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 434)  (372 434)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 434)  (374 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 434)  (375 434)  routing T_7_27.lc_trk_g2_2 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 434)  (378 434)  LC_1 Logic Functioning bit
 (41 2)  (383 434)  (383 434)  LC_1 Logic Functioning bit
 (43 2)  (385 434)  (385 434)  LC_1 Logic Functioning bit
 (50 2)  (392 434)  (392 434)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 435)  (342 435)  routing T_7_27.glb_netwk_5 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (5 3)  (347 435)  (347 435)  routing T_7_27.sp4_h_r_0 <X> T_7_27.sp4_v_t_37
 (12 3)  (354 435)  (354 435)  routing T_7_27.sp4_v_b_11 <X> T_7_27.sp4_v_t_39
 (22 3)  (364 435)  (364 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 435)  (365 435)  routing T_7_27.sp4_v_t_3 <X> T_7_27.lc_trk_g0_6
 (25 3)  (367 435)  (367 435)  routing T_7_27.sp4_v_t_3 <X> T_7_27.lc_trk_g0_6
 (28 3)  (370 435)  (370 435)  routing T_7_27.lc_trk_g2_1 <X> T_7_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 435)  (371 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 435)  (372 435)  routing T_7_27.lc_trk_g3_7 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 435)  (373 435)  routing T_7_27.lc_trk_g2_2 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 435)  (378 435)  LC_1 Logic Functioning bit
 (37 3)  (379 435)  (379 435)  LC_1 Logic Functioning bit
 (39 3)  (381 435)  (381 435)  LC_1 Logic Functioning bit
 (40 3)  (382 435)  (382 435)  LC_1 Logic Functioning bit
 (42 3)  (384 435)  (384 435)  LC_1 Logic Functioning bit
 (0 4)  (342 436)  (342 436)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/cen
 (1 4)  (343 436)  (343 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (350 436)  (350 436)  routing T_7_27.sp4_v_b_10 <X> T_7_27.sp4_h_r_4
 (9 4)  (351 436)  (351 436)  routing T_7_27.sp4_v_b_10 <X> T_7_27.sp4_h_r_4
 (10 4)  (352 436)  (352 436)  routing T_7_27.sp4_v_b_10 <X> T_7_27.sp4_h_r_4
 (17 4)  (359 436)  (359 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (31 4)  (373 436)  (373 436)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 436)  (374 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (380 436)  (380 436)  LC_2 Logic Functioning bit
 (39 4)  (381 436)  (381 436)  LC_2 Logic Functioning bit
 (42 4)  (384 436)  (384 436)  LC_2 Logic Functioning bit
 (43 4)  (385 436)  (385 436)  LC_2 Logic Functioning bit
 (50 4)  (392 436)  (392 436)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (342 437)  (342 437)  routing T_7_27.glb_netwk_7 <X> T_7_27.wire_logic_cluster/lc_7/cen
 (18 5)  (360 437)  (360 437)  routing T_7_27.sp4_r_v_b_25 <X> T_7_27.lc_trk_g1_1
 (31 5)  (373 437)  (373 437)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_2/in_3
 (38 5)  (380 437)  (380 437)  LC_2 Logic Functioning bit
 (39 5)  (381 437)  (381 437)  LC_2 Logic Functioning bit
 (42 5)  (384 437)  (384 437)  LC_2 Logic Functioning bit
 (43 5)  (385 437)  (385 437)  LC_2 Logic Functioning bit
 (6 6)  (348 438)  (348 438)  routing T_7_27.sp4_v_b_0 <X> T_7_27.sp4_v_t_38
 (11 6)  (353 438)  (353 438)  routing T_7_27.sp4_v_b_2 <X> T_7_27.sp4_v_t_40
 (21 6)  (363 438)  (363 438)  routing T_7_27.sp12_h_l_4 <X> T_7_27.lc_trk_g1_7
 (22 6)  (364 438)  (364 438)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 438)  (366 438)  routing T_7_27.sp12_h_l_4 <X> T_7_27.lc_trk_g1_7
 (29 6)  (371 438)  (371 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 438)  (372 438)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 438)  (374 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 438)  (375 438)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 438)  (376 438)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 438)  (378 438)  LC_3 Logic Functioning bit
 (41 6)  (383 438)  (383 438)  LC_3 Logic Functioning bit
 (43 6)  (385 438)  (385 438)  LC_3 Logic Functioning bit
 (50 6)  (392 438)  (392 438)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (347 439)  (347 439)  routing T_7_27.sp4_v_b_0 <X> T_7_27.sp4_v_t_38
 (12 7)  (354 439)  (354 439)  routing T_7_27.sp4_v_b_2 <X> T_7_27.sp4_v_t_40
 (13 7)  (355 439)  (355 439)  routing T_7_27.sp4_v_b_0 <X> T_7_27.sp4_h_l_40
 (21 7)  (363 439)  (363 439)  routing T_7_27.sp12_h_l_4 <X> T_7_27.lc_trk_g1_7
 (26 7)  (368 439)  (368 439)  routing T_7_27.lc_trk_g0_3 <X> T_7_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 439)  (371 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 439)  (372 439)  routing T_7_27.lc_trk_g0_6 <X> T_7_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 439)  (373 439)  routing T_7_27.lc_trk_g3_3 <X> T_7_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 439)  (378 439)  LC_3 Logic Functioning bit
 (37 7)  (379 439)  (379 439)  LC_3 Logic Functioning bit
 (39 7)  (381 439)  (381 439)  LC_3 Logic Functioning bit
 (40 7)  (382 439)  (382 439)  LC_3 Logic Functioning bit
 (42 7)  (384 439)  (384 439)  LC_3 Logic Functioning bit
 (5 8)  (347 440)  (347 440)  routing T_7_27.sp4_v_b_6 <X> T_7_27.sp4_h_r_6
 (17 8)  (359 440)  (359 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 440)  (360 440)  routing T_7_27.wire_logic_cluster/lc_1/out <X> T_7_27.lc_trk_g2_1
 (25 8)  (367 440)  (367 440)  routing T_7_27.sp4_v_b_26 <X> T_7_27.lc_trk_g2_2
 (32 8)  (374 440)  (374 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 440)  (375 440)  routing T_7_27.lc_trk_g2_1 <X> T_7_27.wire_logic_cluster/lc_4/in_3
 (38 8)  (380 440)  (380 440)  LC_4 Logic Functioning bit
 (39 8)  (381 440)  (381 440)  LC_4 Logic Functioning bit
 (42 8)  (384 440)  (384 440)  LC_4 Logic Functioning bit
 (43 8)  (385 440)  (385 440)  LC_4 Logic Functioning bit
 (50 8)  (392 440)  (392 440)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (393 440)  (393 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (348 441)  (348 441)  routing T_7_27.sp4_v_b_6 <X> T_7_27.sp4_h_r_6
 (14 9)  (356 441)  (356 441)  routing T_7_27.sp12_v_b_16 <X> T_7_27.lc_trk_g2_0
 (16 9)  (358 441)  (358 441)  routing T_7_27.sp12_v_b_16 <X> T_7_27.lc_trk_g2_0
 (17 9)  (359 441)  (359 441)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (364 441)  (364 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (365 441)  (365 441)  routing T_7_27.sp4_v_b_26 <X> T_7_27.lc_trk_g2_2
 (38 9)  (380 441)  (380 441)  LC_4 Logic Functioning bit
 (39 9)  (381 441)  (381 441)  LC_4 Logic Functioning bit
 (42 9)  (384 441)  (384 441)  LC_4 Logic Functioning bit
 (43 9)  (385 441)  (385 441)  LC_4 Logic Functioning bit
 (16 10)  (358 442)  (358 442)  routing T_7_27.sp4_v_t_16 <X> T_7_27.lc_trk_g2_5
 (17 10)  (359 442)  (359 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 442)  (360 442)  routing T_7_27.sp4_v_t_16 <X> T_7_27.lc_trk_g2_5
 (25 10)  (367 442)  (367 442)  routing T_7_27.wire_logic_cluster/lc_6/out <X> T_7_27.lc_trk_g2_6
 (26 10)  (368 442)  (368 442)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 442)  (369 442)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 442)  (371 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 442)  (372 442)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 442)  (374 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 442)  (375 442)  routing T_7_27.lc_trk_g2_0 <X> T_7_27.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 442)  (380 442)  LC_5 Logic Functioning bit
 (45 10)  (387 442)  (387 442)  LC_5 Logic Functioning bit
 (46 10)  (388 442)  (388 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (393 442)  (393 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (394 442)  (394 442)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (345 443)  (345 443)  routing T_7_27.sp12_v_b_1 <X> T_7_27.sp12_h_l_22
 (22 11)  (364 443)  (364 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 443)  (368 443)  routing T_7_27.lc_trk_g0_7 <X> T_7_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 443)  (371 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 443)  (372 443)  routing T_7_27.lc_trk_g1_7 <X> T_7_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 443)  (374 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (380 443)  (380 443)  LC_5 Logic Functioning bit
 (39 11)  (381 443)  (381 443)  LC_5 Logic Functioning bit
 (40 11)  (382 443)  (382 443)  LC_5 Logic Functioning bit
 (45 11)  (387 443)  (387 443)  LC_5 Logic Functioning bit
 (15 12)  (357 444)  (357 444)  routing T_7_27.sp4_h_r_25 <X> T_7_27.lc_trk_g3_1
 (16 12)  (358 444)  (358 444)  routing T_7_27.sp4_h_r_25 <X> T_7_27.lc_trk_g3_1
 (17 12)  (359 444)  (359 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (364 444)  (364 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (367 444)  (367 444)  routing T_7_27.bnl_op_2 <X> T_7_27.lc_trk_g3_2
 (28 12)  (370 444)  (370 444)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 444)  (371 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 444)  (372 444)  routing T_7_27.lc_trk_g2_5 <X> T_7_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 444)  (374 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 444)  (375 444)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 444)  (376 444)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 444)  (378 444)  LC_6 Logic Functioning bit
 (43 12)  (385 444)  (385 444)  LC_6 Logic Functioning bit
 (52 12)  (394 444)  (394 444)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (360 445)  (360 445)  routing T_7_27.sp4_h_r_25 <X> T_7_27.lc_trk_g3_1
 (22 13)  (364 445)  (364 445)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (367 445)  (367 445)  routing T_7_27.bnl_op_2 <X> T_7_27.lc_trk_g3_2
 (27 13)  (369 445)  (369 445)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 445)  (370 445)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 445)  (371 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 445)  (373 445)  routing T_7_27.lc_trk_g3_2 <X> T_7_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 445)  (374 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (43 13)  (385 445)  (385 445)  LC_6 Logic Functioning bit
 (0 14)  (342 446)  (342 446)  routing T_7_27.glb_netwk_6 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 446)  (343 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (345 446)  (345 446)  routing T_7_27.sp12_v_b_1 <X> T_7_27.sp12_v_t_22
 (17 14)  (359 446)  (359 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (364 446)  (364 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 446)  (365 446)  routing T_7_27.sp4_v_b_47 <X> T_7_27.lc_trk_g3_7
 (24 14)  (366 446)  (366 446)  routing T_7_27.sp4_v_b_47 <X> T_7_27.lc_trk_g3_7
 (27 14)  (369 446)  (369 446)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 446)  (370 446)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 446)  (371 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 446)  (372 446)  routing T_7_27.lc_trk_g3_5 <X> T_7_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 446)  (374 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 446)  (376 446)  routing T_7_27.lc_trk_g1_1 <X> T_7_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 446)  (378 446)  LC_7 Logic Functioning bit
 (37 14)  (379 446)  (379 446)  LC_7 Logic Functioning bit
 (39 14)  (381 446)  (381 446)  LC_7 Logic Functioning bit
 (43 14)  (385 446)  (385 446)  LC_7 Logic Functioning bit
 (50 14)  (392 446)  (392 446)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (342 447)  (342 447)  routing T_7_27.glb_netwk_6 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (4 15)  (346 447)  (346 447)  routing T_7_27.sp4_v_b_4 <X> T_7_27.sp4_h_l_44
 (15 15)  (357 447)  (357 447)  routing T_7_27.sp4_v_t_33 <X> T_7_27.lc_trk_g3_4
 (16 15)  (358 447)  (358 447)  routing T_7_27.sp4_v_t_33 <X> T_7_27.lc_trk_g3_4
 (17 15)  (359 447)  (359 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (36 15)  (378 447)  (378 447)  LC_7 Logic Functioning bit
 (37 15)  (379 447)  (379 447)  LC_7 Logic Functioning bit
 (39 15)  (381 447)  (381 447)  LC_7 Logic Functioning bit
 (43 15)  (385 447)  (385 447)  LC_7 Logic Functioning bit


RAM_Tile_8_27

 (25 0)  (421 432)  (421 432)  routing T_8_27.sp4_h_r_10 <X> T_8_27.lc_trk_g0_2
 (27 0)  (423 432)  (423 432)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.wire_bram/ram/WDATA_15
 (28 0)  (424 432)  (424 432)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.wire_bram/ram/WDATA_15
 (29 0)  (425 432)  (425 432)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_6 wire_bram/ram/WDATA_15
 (30 0)  (426 432)  (426 432)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.wire_bram/ram/WDATA_15
 (41 0)  (437 432)  (437 432)  Enable bit of Mux _out_links/OutMuxb_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_33
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 433)  (418 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 433)  (419 433)  routing T_8_27.sp4_h_r_10 <X> T_8_27.lc_trk_g0_2
 (24 1)  (420 433)  (420 433)  routing T_8_27.sp4_h_r_10 <X> T_8_27.lc_trk_g0_2
 (30 1)  (426 433)  (426 433)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.wire_bram/ram/WDATA_15
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_5 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (5 2)  (401 434)  (401 434)  routing T_8_27.sp4_v_t_43 <X> T_8_27.sp4_h_l_37
 (14 2)  (410 434)  (410 434)  routing T_8_27.sp4_v_b_4 <X> T_8_27.lc_trk_g0_4
 (27 2)  (423 434)  (423 434)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/WDATA_14
 (28 2)  (424 434)  (424 434)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/WDATA_14
 (29 2)  (425 434)  (425 434)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_14
 (30 2)  (426 434)  (426 434)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/WDATA_14
 (40 2)  (436 434)  (436 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_19
 (0 3)  (396 435)  (396 435)  routing T_8_27.glb_netwk_5 <X> T_8_27.wire_bram/ram/RCLK
 (4 3)  (400 435)  (400 435)  routing T_8_27.sp4_v_t_43 <X> T_8_27.sp4_h_l_37
 (6 3)  (402 435)  (402 435)  routing T_8_27.sp4_v_t_43 <X> T_8_27.sp4_h_l_37
 (13 3)  (409 435)  (409 435)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_h_l_39
 (16 3)  (412 435)  (412 435)  routing T_8_27.sp4_v_b_4 <X> T_8_27.lc_trk_g0_4
 (17 3)  (413 435)  (413 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (12 4)  (408 436)  (408 436)  routing T_8_27.sp4_v_t_40 <X> T_8_27.sp4_h_r_5
 (19 4)  (415 436)  (415 436)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (22 4)  (418 436)  (418 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 436)  (419 436)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g1_3
 (24 4)  (420 436)  (420 436)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g1_3
 (28 4)  (424 436)  (424 436)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.wire_bram/ram/WDATA_13
 (29 4)  (425 436)  (425 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_13
 (30 4)  (426 436)  (426 436)  routing T_8_27.lc_trk_g2_5 <X> T_8_27.wire_bram/ram/WDATA_13
 (21 5)  (417 437)  (417 437)  routing T_8_27.sp4_h_r_3 <X> T_8_27.lc_trk_g1_3
 (37 5)  (433 437)  (433 437)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (27 6)  (423 438)  (423 438)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.wire_bram/ram/WDATA_12
 (29 6)  (425 438)  (425 438)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_12
 (9 7)  (405 439)  (405 439)  routing T_8_27.sp4_v_b_4 <X> T_8_27.sp4_v_t_41
 (30 7)  (426 439)  (426 439)  routing T_8_27.lc_trk_g1_3 <X> T_8_27.wire_bram/ram/WDATA_12
 (8 8)  (404 440)  (404 440)  routing T_8_27.sp4_h_l_46 <X> T_8_27.sp4_h_r_7
 (10 8)  (406 440)  (406 440)  routing T_8_27.sp4_h_l_46 <X> T_8_27.sp4_h_r_7
 (14 8)  (410 440)  (410 440)  routing T_8_27.sp4_h_r_32 <X> T_8_27.lc_trk_g2_0
 (15 8)  (411 440)  (411 440)  routing T_8_27.sp4_h_r_25 <X> T_8_27.lc_trk_g2_1
 (16 8)  (412 440)  (412 440)  routing T_8_27.sp4_h_r_25 <X> T_8_27.lc_trk_g2_1
 (17 8)  (413 440)  (413 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (424 440)  (424 440)  routing T_8_27.lc_trk_g2_1 <X> T_8_27.wire_bram/ram/WDATA_11
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (41 8)  (437 440)  (437 440)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (4 9)  (400 441)  (400 441)  routing T_8_27.sp4_v_t_36 <X> T_8_27.sp4_h_r_6
 (13 9)  (409 441)  (409 441)  routing T_8_27.sp4_v_t_38 <X> T_8_27.sp4_h_r_8
 (15 9)  (411 441)  (411 441)  routing T_8_27.sp4_h_r_32 <X> T_8_27.lc_trk_g2_0
 (16 9)  (412 441)  (412 441)  routing T_8_27.sp4_h_r_32 <X> T_8_27.lc_trk_g2_0
 (17 9)  (413 441)  (413 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (18 9)  (414 441)  (414 441)  routing T_8_27.sp4_h_r_25 <X> T_8_27.lc_trk_g2_1
 (11 10)  (407 442)  (407 442)  routing T_8_27.sp4_v_b_0 <X> T_8_27.sp4_v_t_45
 (13 10)  (409 442)  (409 442)  routing T_8_27.sp4_v_b_0 <X> T_8_27.sp4_v_t_45
 (16 10)  (412 442)  (412 442)  routing T_8_27.sp4_v_t_24 <X> T_8_27.lc_trk_g2_5
 (17 10)  (413 442)  (413 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (414 442)  (414 442)  routing T_8_27.sp4_v_t_24 <X> T_8_27.lc_trk_g2_5
 (29 10)  (425 442)  (425 442)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_10
 (40 10)  (436 442)  (436 442)  Enable bit of Mux _out_links/OutMuxa_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_27
 (9 11)  (405 443)  (405 443)  routing T_8_27.sp4_v_b_7 <X> T_8_27.sp4_v_t_42
 (18 11)  (414 443)  (414 443)  routing T_8_27.sp4_v_t_24 <X> T_8_27.lc_trk_g2_5
 (30 11)  (426 443)  (426 443)  routing T_8_27.lc_trk_g0_2 <X> T_8_27.wire_bram/ram/WDATA_10
 (5 12)  (401 444)  (401 444)  routing T_8_27.sp4_v_t_44 <X> T_8_27.sp4_h_r_9
 (27 12)  (423 444)  (423 444)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_9
 (28 12)  (424 444)  (424 444)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_9
 (29 12)  (425 444)  (425 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_9
 (9 13)  (405 445)  (405 445)  routing T_8_27.sp4_v_t_39 <X> T_8_27.sp4_v_b_10
 (10 13)  (406 445)  (406 445)  routing T_8_27.sp4_v_t_39 <X> T_8_27.sp4_v_b_10
 (22 13)  (418 445)  (418 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 445)  (419 445)  routing T_8_27.sp4_h_l_15 <X> T_8_27.lc_trk_g3_2
 (24 13)  (420 445)  (420 445)  routing T_8_27.sp4_h_l_15 <X> T_8_27.lc_trk_g3_2
 (25 13)  (421 445)  (421 445)  routing T_8_27.sp4_h_l_15 <X> T_8_27.lc_trk_g3_2
 (30 13)  (426 445)  (426 445)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_9
 (41 13)  (437 445)  (437 445)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_13
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (15 14)  (411 446)  (411 446)  routing T_8_27.sp4_h_r_29 <X> T_8_27.lc_trk_g3_5
 (16 14)  (412 446)  (412 446)  routing T_8_27.sp4_h_r_29 <X> T_8_27.lc_trk_g3_5
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (25 14)  (421 446)  (421 446)  routing T_8_27.sp4_h_r_46 <X> T_8_27.lc_trk_g3_6
 (28 14)  (424 446)  (424 446)  routing T_8_27.lc_trk_g2_0 <X> T_8_27.wire_bram/ram/WDATA_8
 (29 14)  (425 446)  (425 446)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_0 wire_bram/ram/WDATA_8
 (37 14)  (433 446)  (433 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_8 sp12_h_l_5
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g0_4 <X> T_8_27.wire_bram/ram/RE
 (8 15)  (404 447)  (404 447)  routing T_8_27.sp4_h_r_10 <X> T_8_27.sp4_v_t_47
 (9 15)  (405 447)  (405 447)  routing T_8_27.sp4_h_r_10 <X> T_8_27.sp4_v_t_47
 (18 15)  (414 447)  (414 447)  routing T_8_27.sp4_h_r_29 <X> T_8_27.lc_trk_g3_5
 (22 15)  (418 447)  (418 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (419 447)  (419 447)  routing T_8_27.sp4_h_r_46 <X> T_8_27.lc_trk_g3_6
 (24 15)  (420 447)  (420 447)  routing T_8_27.sp4_h_r_46 <X> T_8_27.lc_trk_g3_6
 (25 15)  (421 447)  (421 447)  routing T_8_27.sp4_h_r_46 <X> T_8_27.lc_trk_g3_6


LogicTile_9_27

 (4 0)  (442 432)  (442 432)  routing T_9_27.sp4_v_t_41 <X> T_9_27.sp4_v_b_0
 (5 0)  (443 432)  (443 432)  routing T_9_27.sp4_v_t_37 <X> T_9_27.sp4_h_r_0
 (6 0)  (444 432)  (444 432)  routing T_9_27.sp4_v_t_41 <X> T_9_27.sp4_v_b_0
 (21 0)  (459 432)  (459 432)  routing T_9_27.lft_op_3 <X> T_9_27.lc_trk_g0_3
 (22 0)  (460 432)  (460 432)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (462 432)  (462 432)  routing T_9_27.lft_op_3 <X> T_9_27.lc_trk_g0_3
 (27 0)  (465 432)  (465 432)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 432)  (466 432)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 432)  (468 432)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 432)  (471 432)  routing T_9_27.lc_trk_g2_1 <X> T_9_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 432)  (474 432)  LC_0 Logic Functioning bit
 (38 0)  (476 432)  (476 432)  LC_0 Logic Functioning bit
 (8 1)  (446 433)  (446 433)  routing T_9_27.sp4_h_r_1 <X> T_9_27.sp4_v_b_1
 (11 1)  (449 433)  (449 433)  routing T_9_27.sp4_h_l_39 <X> T_9_27.sp4_h_r_2
 (36 1)  (474 433)  (474 433)  LC_0 Logic Functioning bit
 (38 1)  (476 433)  (476 433)  LC_0 Logic Functioning bit
 (17 2)  (455 434)  (455 434)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 434)  (456 434)  routing T_9_27.bnr_op_5 <X> T_9_27.lc_trk_g0_5
 (21 2)  (459 434)  (459 434)  routing T_9_27.sp4_v_b_7 <X> T_9_27.lc_trk_g0_7
 (22 2)  (460 434)  (460 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (461 434)  (461 434)  routing T_9_27.sp4_v_b_7 <X> T_9_27.lc_trk_g0_7
 (27 2)  (465 434)  (465 434)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 434)  (467 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 434)  (468 434)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 434)  (469 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 434)  (470 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 434)  (471 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 434)  (472 434)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 434)  (474 434)  LC_1 Logic Functioning bit
 (37 2)  (475 434)  (475 434)  LC_1 Logic Functioning bit
 (38 2)  (476 434)  (476 434)  LC_1 Logic Functioning bit
 (39 2)  (477 434)  (477 434)  LC_1 Logic Functioning bit
 (40 2)  (478 434)  (478 434)  LC_1 Logic Functioning bit
 (42 2)  (480 434)  (480 434)  LC_1 Logic Functioning bit
 (43 2)  (481 434)  (481 434)  LC_1 Logic Functioning bit
 (50 2)  (488 434)  (488 434)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (456 435)  (456 435)  routing T_9_27.bnr_op_5 <X> T_9_27.lc_trk_g0_5
 (22 3)  (460 435)  (460 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 435)  (463 435)  routing T_9_27.sp4_r_v_b_30 <X> T_9_27.lc_trk_g0_6
 (27 3)  (465 435)  (465 435)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 435)  (466 435)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 435)  (467 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 435)  (468 435)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 435)  (469 435)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 435)  (474 435)  LC_1 Logic Functioning bit
 (37 3)  (475 435)  (475 435)  LC_1 Logic Functioning bit
 (39 3)  (477 435)  (477 435)  LC_1 Logic Functioning bit
 (40 3)  (478 435)  (478 435)  LC_1 Logic Functioning bit
 (42 3)  (480 435)  (480 435)  LC_1 Logic Functioning bit
 (43 3)  (481 435)  (481 435)  LC_1 Logic Functioning bit
 (53 3)  (491 435)  (491 435)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 4)  (442 436)  (442 436)  routing T_9_27.sp4_v_t_38 <X> T_9_27.sp4_v_b_3
 (26 4)  (464 436)  (464 436)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 436)  (466 436)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 436)  (467 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 436)  (468 436)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (473 436)  (473 436)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.input_2_2
 (39 4)  (477 436)  (477 436)  LC_2 Logic Functioning bit
 (40 4)  (478 436)  (478 436)  LC_2 Logic Functioning bit
 (42 4)  (480 436)  (480 436)  LC_2 Logic Functioning bit
 (15 5)  (453 437)  (453 437)  routing T_9_27.sp4_v_t_5 <X> T_9_27.lc_trk_g1_0
 (16 5)  (454 437)  (454 437)  routing T_9_27.sp4_v_t_5 <X> T_9_27.lc_trk_g1_0
 (17 5)  (455 437)  (455 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (464 437)  (464 437)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 437)  (467 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 437)  (468 437)  routing T_9_27.lc_trk_g2_7 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 437)  (469 437)  routing T_9_27.lc_trk_g0_3 <X> T_9_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 437)  (470 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (471 437)  (471 437)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.input_2_2
 (34 5)  (472 437)  (472 437)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.input_2_2
 (35 5)  (473 437)  (473 437)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.input_2_2
 (38 5)  (476 437)  (476 437)  LC_2 Logic Functioning bit
 (39 5)  (477 437)  (477 437)  LC_2 Logic Functioning bit
 (40 5)  (478 437)  (478 437)  LC_2 Logic Functioning bit
 (41 5)  (479 437)  (479 437)  LC_2 Logic Functioning bit
 (42 5)  (480 437)  (480 437)  LC_2 Logic Functioning bit
 (43 5)  (481 437)  (481 437)  LC_2 Logic Functioning bit
 (14 6)  (452 438)  (452 438)  routing T_9_27.sp4_v_b_4 <X> T_9_27.lc_trk_g1_4
 (17 6)  (455 438)  (455 438)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (456 438)  (456 438)  routing T_9_27.bnr_op_5 <X> T_9_27.lc_trk_g1_5
 (21 6)  (459 438)  (459 438)  routing T_9_27.wire_logic_cluster/lc_7/out <X> T_9_27.lc_trk_g1_7
 (22 6)  (460 438)  (460 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (467 438)  (467 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 438)  (468 438)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 438)  (470 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 438)  (471 438)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 438)  (473 438)  routing T_9_27.lc_trk_g0_5 <X> T_9_27.input_2_3
 (39 6)  (477 438)  (477 438)  LC_3 Logic Functioning bit
 (40 6)  (478 438)  (478 438)  LC_3 Logic Functioning bit
 (42 6)  (480 438)  (480 438)  LC_3 Logic Functioning bit
 (6 7)  (444 439)  (444 439)  routing T_9_27.sp4_h_r_3 <X> T_9_27.sp4_h_l_38
 (11 7)  (449 439)  (449 439)  routing T_9_27.sp4_h_r_5 <X> T_9_27.sp4_h_l_40
 (16 7)  (454 439)  (454 439)  routing T_9_27.sp4_v_b_4 <X> T_9_27.lc_trk_g1_4
 (17 7)  (455 439)  (455 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (456 439)  (456 439)  routing T_9_27.bnr_op_5 <X> T_9_27.lc_trk_g1_5
 (27 7)  (465 439)  (465 439)  routing T_9_27.lc_trk_g1_0 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 439)  (467 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 439)  (468 439)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 439)  (469 439)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 439)  (470 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (476 439)  (476 439)  LC_3 Logic Functioning bit
 (39 7)  (477 439)  (477 439)  LC_3 Logic Functioning bit
 (40 7)  (478 439)  (478 439)  LC_3 Logic Functioning bit
 (41 7)  (479 439)  (479 439)  LC_3 Logic Functioning bit
 (42 7)  (480 439)  (480 439)  LC_3 Logic Functioning bit
 (43 7)  (481 439)  (481 439)  LC_3 Logic Functioning bit
 (6 8)  (444 440)  (444 440)  routing T_9_27.sp4_h_r_1 <X> T_9_27.sp4_v_b_6
 (13 8)  (451 440)  (451 440)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_v_b_8
 (14 8)  (452 440)  (452 440)  routing T_9_27.sp4_v_b_24 <X> T_9_27.lc_trk_g2_0
 (16 8)  (454 440)  (454 440)  routing T_9_27.sp12_v_t_6 <X> T_9_27.lc_trk_g2_1
 (17 8)  (455 440)  (455 440)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (459 440)  (459 440)  routing T_9_27.sp4_v_t_22 <X> T_9_27.lc_trk_g2_3
 (22 8)  (460 440)  (460 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (461 440)  (461 440)  routing T_9_27.sp4_v_t_22 <X> T_9_27.lc_trk_g2_3
 (28 8)  (466 440)  (466 440)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 440)  (467 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 440)  (469 440)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 440)  (470 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 440)  (471 440)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.wire_logic_cluster/lc_4/in_3
 (42 8)  (480 440)  (480 440)  LC_4 Logic Functioning bit
 (46 8)  (484 440)  (484 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (488 440)  (488 440)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (442 441)  (442 441)  routing T_9_27.sp4_v_t_36 <X> T_9_27.sp4_h_r_6
 (12 9)  (450 441)  (450 441)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_v_b_8
 (16 9)  (454 441)  (454 441)  routing T_9_27.sp4_v_b_24 <X> T_9_27.lc_trk_g2_0
 (17 9)  (455 441)  (455 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (459 441)  (459 441)  routing T_9_27.sp4_v_t_22 <X> T_9_27.lc_trk_g2_3
 (22 9)  (460 441)  (460 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 441)  (463 441)  routing T_9_27.sp4_r_v_b_34 <X> T_9_27.lc_trk_g2_2
 (27 9)  (465 441)  (465 441)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 441)  (466 441)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 441)  (467 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 441)  (468 441)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (42 9)  (480 441)  (480 441)  LC_4 Logic Functioning bit
 (43 9)  (481 441)  (481 441)  LC_4 Logic Functioning bit
 (12 10)  (450 442)  (450 442)  routing T_9_27.sp4_h_r_5 <X> T_9_27.sp4_h_l_45
 (17 10)  (455 442)  (455 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 442)  (456 442)  routing T_9_27.wire_logic_cluster/lc_5/out <X> T_9_27.lc_trk_g2_5
 (21 10)  (459 442)  (459 442)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g2_7
 (22 10)  (460 442)  (460 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 442)  (461 442)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g2_7
 (28 10)  (466 442)  (466 442)  routing T_9_27.lc_trk_g2_0 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 442)  (467 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 442)  (469 442)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 442)  (470 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 442)  (471 442)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 442)  (472 442)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 442)  (474 442)  LC_5 Logic Functioning bit
 (38 10)  (476 442)  (476 442)  LC_5 Logic Functioning bit
 (13 11)  (451 443)  (451 443)  routing T_9_27.sp4_h_r_5 <X> T_9_27.sp4_h_l_45
 (21 11)  (459 443)  (459 443)  routing T_9_27.sp4_v_t_26 <X> T_9_27.lc_trk_g2_7
 (31 11)  (469 443)  (469 443)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 443)  (474 443)  LC_5 Logic Functioning bit
 (38 11)  (476 443)  (476 443)  LC_5 Logic Functioning bit
 (5 12)  (443 444)  (443 444)  routing T_9_27.sp4_h_l_43 <X> T_9_27.sp4_h_r_9
 (6 12)  (444 444)  (444 444)  routing T_9_27.sp4_v_t_43 <X> T_9_27.sp4_v_b_9
 (14 12)  (452 444)  (452 444)  routing T_9_27.bnl_op_0 <X> T_9_27.lc_trk_g3_0
 (16 12)  (454 444)  (454 444)  routing T_9_27.sp12_v_t_6 <X> T_9_27.lc_trk_g3_1
 (17 12)  (455 444)  (455 444)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (27 12)  (465 444)  (465 444)  routing T_9_27.lc_trk_g1_0 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 444)  (467 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 444)  (469 444)  routing T_9_27.lc_trk_g0_5 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 444)  (473 444)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.input_2_6
 (37 12)  (475 444)  (475 444)  LC_6 Logic Functioning bit
 (39 12)  (477 444)  (477 444)  LC_6 Logic Functioning bit
 (40 12)  (478 444)  (478 444)  LC_6 Logic Functioning bit
 (41 12)  (479 444)  (479 444)  LC_6 Logic Functioning bit
 (42 12)  (480 444)  (480 444)  LC_6 Logic Functioning bit
 (4 13)  (442 445)  (442 445)  routing T_9_27.sp4_h_l_43 <X> T_9_27.sp4_h_r_9
 (5 13)  (443 445)  (443 445)  routing T_9_27.sp4_v_t_43 <X> T_9_27.sp4_v_b_9
 (9 13)  (447 445)  (447 445)  routing T_9_27.sp4_v_t_39 <X> T_9_27.sp4_v_b_10
 (10 13)  (448 445)  (448 445)  routing T_9_27.sp4_v_t_39 <X> T_9_27.sp4_v_b_10
 (12 13)  (450 445)  (450 445)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_v_b_11
 (14 13)  (452 445)  (452 445)  routing T_9_27.bnl_op_0 <X> T_9_27.lc_trk_g3_0
 (17 13)  (455 445)  (455 445)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (464 445)  (464 445)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 445)  (466 445)  routing T_9_27.lc_trk_g2_2 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 445)  (467 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 445)  (470 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 445)  (473 445)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.input_2_6
 (38 13)  (476 445)  (476 445)  LC_6 Logic Functioning bit
 (40 13)  (478 445)  (478 445)  LC_6 Logic Functioning bit
 (41 13)  (479 445)  (479 445)  LC_6 Logic Functioning bit
 (42 13)  (480 445)  (480 445)  LC_6 Logic Functioning bit
 (51 13)  (489 445)  (489 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (491 445)  (491 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (3 14)  (441 446)  (441 446)  routing T_9_27.sp12_v_b_1 <X> T_9_27.sp12_v_t_22
 (14 14)  (452 446)  (452 446)  routing T_9_27.sp4_v_b_36 <X> T_9_27.lc_trk_g3_4
 (21 14)  (459 446)  (459 446)  routing T_9_27.sp12_v_b_7 <X> T_9_27.lc_trk_g3_7
 (22 14)  (460 446)  (460 446)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (462 446)  (462 446)  routing T_9_27.sp12_v_b_7 <X> T_9_27.lc_trk_g3_7
 (26 14)  (464 446)  (464 446)  routing T_9_27.lc_trk_g0_7 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 446)  (465 446)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 446)  (467 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 446)  (468 446)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 446)  (469 446)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 446)  (470 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 446)  (473 446)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.input_2_7
 (37 14)  (475 446)  (475 446)  LC_7 Logic Functioning bit
 (39 14)  (477 446)  (477 446)  LC_7 Logic Functioning bit
 (40 14)  (478 446)  (478 446)  LC_7 Logic Functioning bit
 (41 14)  (479 446)  (479 446)  LC_7 Logic Functioning bit
 (42 14)  (480 446)  (480 446)  LC_7 Logic Functioning bit
 (5 15)  (443 447)  (443 447)  routing T_9_27.sp4_h_l_44 <X> T_9_27.sp4_v_t_44
 (10 15)  (448 447)  (448 447)  routing T_9_27.sp4_h_l_40 <X> T_9_27.sp4_v_t_47
 (11 15)  (449 447)  (449 447)  routing T_9_27.sp4_h_r_11 <X> T_9_27.sp4_h_l_46
 (14 15)  (452 447)  (452 447)  routing T_9_27.sp4_v_b_36 <X> T_9_27.lc_trk_g3_4
 (16 15)  (454 447)  (454 447)  routing T_9_27.sp4_v_b_36 <X> T_9_27.lc_trk_g3_4
 (17 15)  (455 447)  (455 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (459 447)  (459 447)  routing T_9_27.sp12_v_b_7 <X> T_9_27.lc_trk_g3_7
 (26 15)  (464 447)  (464 447)  routing T_9_27.lc_trk_g0_7 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 447)  (469 447)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 447)  (470 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (472 447)  (472 447)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.input_2_7
 (38 15)  (476 447)  (476 447)  LC_7 Logic Functioning bit
 (40 15)  (478 447)  (478 447)  LC_7 Logic Functioning bit
 (41 15)  (479 447)  (479 447)  LC_7 Logic Functioning bit
 (42 15)  (480 447)  (480 447)  LC_7 Logic Functioning bit


LogicTile_10_27

 (28 0)  (520 432)  (520 432)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 432)  (522 432)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 432)  (523 432)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 432)  (526 432)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 432)  (528 432)  LC_0 Logic Functioning bit
 (38 0)  (530 432)  (530 432)  LC_0 Logic Functioning bit
 (46 0)  (538 432)  (538 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (543 432)  (543 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (6 1)  (498 433)  (498 433)  routing T_10_27.sp4_h_l_37 <X> T_10_27.sp4_h_r_0
 (19 1)  (511 433)  (511 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (31 1)  (523 433)  (523 433)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 433)  (528 433)  LC_0 Logic Functioning bit
 (38 1)  (530 433)  (530 433)  LC_0 Logic Functioning bit
 (8 2)  (500 434)  (500 434)  routing T_10_27.sp4_v_t_42 <X> T_10_27.sp4_h_l_36
 (9 2)  (501 434)  (501 434)  routing T_10_27.sp4_v_t_42 <X> T_10_27.sp4_h_l_36
 (10 2)  (502 434)  (502 434)  routing T_10_27.sp4_v_t_42 <X> T_10_27.sp4_h_l_36
 (14 2)  (506 434)  (506 434)  routing T_10_27.sp12_h_l_3 <X> T_10_27.lc_trk_g0_4
 (22 2)  (514 434)  (514 434)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 434)  (516 434)  routing T_10_27.top_op_7 <X> T_10_27.lc_trk_g0_7
 (26 2)  (518 434)  (518 434)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (31 2)  (523 434)  (523 434)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 434)  (528 434)  LC_1 Logic Functioning bit
 (38 2)  (530 434)  (530 434)  LC_1 Logic Functioning bit
 (48 2)  (540 434)  (540 434)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (1 3)  (493 435)  (493 435)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (5 3)  (497 435)  (497 435)  routing T_10_27.sp4_h_l_37 <X> T_10_27.sp4_v_t_37
 (13 3)  (505 435)  (505 435)  routing T_10_27.sp4_v_b_9 <X> T_10_27.sp4_h_l_39
 (14 3)  (506 435)  (506 435)  routing T_10_27.sp12_h_l_3 <X> T_10_27.lc_trk_g0_4
 (15 3)  (507 435)  (507 435)  routing T_10_27.sp12_h_l_3 <X> T_10_27.lc_trk_g0_4
 (17 3)  (509 435)  (509 435)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (513 435)  (513 435)  routing T_10_27.top_op_7 <X> T_10_27.lc_trk_g0_7
 (28 3)  (520 435)  (520 435)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 435)  (521 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 435)  (529 435)  LC_1 Logic Functioning bit
 (39 3)  (531 435)  (531 435)  LC_1 Logic Functioning bit
 (47 3)  (539 435)  (539 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (500 436)  (500 436)  routing T_10_27.sp4_h_l_41 <X> T_10_27.sp4_h_r_4
 (11 4)  (503 436)  (503 436)  routing T_10_27.sp4_v_t_39 <X> T_10_27.sp4_v_b_5
 (12 4)  (504 436)  (504 436)  routing T_10_27.sp4_v_t_40 <X> T_10_27.sp4_h_r_5
 (21 4)  (513 436)  (513 436)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g1_3
 (22 4)  (514 436)  (514 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 436)  (515 436)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g1_3
 (24 4)  (516 436)  (516 436)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g1_3
 (27 4)  (519 436)  (519 436)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 436)  (521 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 436)  (523 436)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 436)  (524 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (12 5)  (504 437)  (504 437)  routing T_10_27.sp4_v_t_39 <X> T_10_27.sp4_v_b_5
 (17 5)  (509 437)  (509 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (513 437)  (513 437)  routing T_10_27.sp4_h_r_19 <X> T_10_27.lc_trk_g1_3
 (26 5)  (518 437)  (518 437)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 437)  (519 437)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 437)  (521 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 437)  (523 437)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (40 5)  (532 437)  (532 437)  LC_2 Logic Functioning bit
 (42 5)  (534 437)  (534 437)  LC_2 Logic Functioning bit
 (48 5)  (540 437)  (540 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (545 437)  (545 437)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 438)  (506 438)  routing T_10_27.sp4_v_t_1 <X> T_10_27.lc_trk_g1_4
 (26 6)  (518 438)  (518 438)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (31 6)  (523 438)  (523 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 438)  (525 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 438)  (526 438)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 438)  (528 438)  LC_3 Logic Functioning bit
 (38 6)  (530 438)  (530 438)  LC_3 Logic Functioning bit
 (8 7)  (500 439)  (500 439)  routing T_10_27.sp4_h_r_10 <X> T_10_27.sp4_v_t_41
 (9 7)  (501 439)  (501 439)  routing T_10_27.sp4_h_r_10 <X> T_10_27.sp4_v_t_41
 (10 7)  (502 439)  (502 439)  routing T_10_27.sp4_h_r_10 <X> T_10_27.sp4_v_t_41
 (13 7)  (505 439)  (505 439)  routing T_10_27.sp4_v_b_0 <X> T_10_27.sp4_h_l_40
 (14 7)  (506 439)  (506 439)  routing T_10_27.sp4_v_t_1 <X> T_10_27.lc_trk_g1_4
 (16 7)  (508 439)  (508 439)  routing T_10_27.sp4_v_t_1 <X> T_10_27.lc_trk_g1_4
 (17 7)  (509 439)  (509 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (514 439)  (514 439)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (515 439)  (515 439)  routing T_10_27.sp12_h_r_14 <X> T_10_27.lc_trk_g1_6
 (28 7)  (520 439)  (520 439)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 439)  (529 439)  LC_3 Logic Functioning bit
 (39 7)  (531 439)  (531 439)  LC_3 Logic Functioning bit
 (48 7)  (540 439)  (540 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (496 440)  (496 440)  routing T_10_27.sp4_h_l_37 <X> T_10_27.sp4_v_b_6
 (6 8)  (498 440)  (498 440)  routing T_10_27.sp4_h_l_37 <X> T_10_27.sp4_v_b_6
 (12 8)  (504 440)  (504 440)  routing T_10_27.sp4_v_b_8 <X> T_10_27.sp4_h_r_8
 (14 8)  (506 440)  (506 440)  routing T_10_27.sp4_v_t_21 <X> T_10_27.lc_trk_g2_0
 (15 8)  (507 440)  (507 440)  routing T_10_27.sp4_h_r_41 <X> T_10_27.lc_trk_g2_1
 (16 8)  (508 440)  (508 440)  routing T_10_27.sp4_h_r_41 <X> T_10_27.lc_trk_g2_1
 (17 8)  (509 440)  (509 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 440)  (510 440)  routing T_10_27.sp4_h_r_41 <X> T_10_27.lc_trk_g2_1
 (5 9)  (497 441)  (497 441)  routing T_10_27.sp4_h_l_37 <X> T_10_27.sp4_v_b_6
 (8 9)  (500 441)  (500 441)  routing T_10_27.sp4_v_t_41 <X> T_10_27.sp4_v_b_7
 (10 9)  (502 441)  (502 441)  routing T_10_27.sp4_v_t_41 <X> T_10_27.sp4_v_b_7
 (11 9)  (503 441)  (503 441)  routing T_10_27.sp4_v_b_8 <X> T_10_27.sp4_h_r_8
 (14 9)  (506 441)  (506 441)  routing T_10_27.sp4_v_t_21 <X> T_10_27.lc_trk_g2_0
 (16 9)  (508 441)  (508 441)  routing T_10_27.sp4_v_t_21 <X> T_10_27.lc_trk_g2_0
 (17 9)  (509 441)  (509 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (510 441)  (510 441)  routing T_10_27.sp4_h_r_41 <X> T_10_27.lc_trk_g2_1
 (22 9)  (514 441)  (514 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (12 10)  (504 442)  (504 442)  routing T_10_27.sp4_v_t_39 <X> T_10_27.sp4_h_l_45
 (17 10)  (509 442)  (509 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 442)  (510 442)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g2_5
 (28 10)  (520 442)  (520 442)  routing T_10_27.lc_trk_g2_2 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 442)  (521 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 442)  (523 442)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 442)  (525 442)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 442)  (526 442)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (41 10)  (533 442)  (533 442)  LC_5 Logic Functioning bit
 (43 10)  (535 442)  (535 442)  LC_5 Logic Functioning bit
 (46 10)  (538 442)  (538 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (543 442)  (543 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (503 443)  (503 443)  routing T_10_27.sp4_v_t_39 <X> T_10_27.sp4_h_l_45
 (13 11)  (505 443)  (505 443)  routing T_10_27.sp4_v_t_39 <X> T_10_27.sp4_h_l_45
 (26 11)  (518 443)  (518 443)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 443)  (519 443)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 443)  (520 443)  routing T_10_27.lc_trk_g3_2 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 443)  (521 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 443)  (522 443)  routing T_10_27.lc_trk_g2_2 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 443)  (523 443)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 443)  (524 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (525 443)  (525 443)  routing T_10_27.lc_trk_g2_1 <X> T_10_27.input_2_5
 (40 11)  (532 443)  (532 443)  LC_5 Logic Functioning bit
 (42 11)  (534 443)  (534 443)  LC_5 Logic Functioning bit
 (43 11)  (535 443)  (535 443)  LC_5 Logic Functioning bit
 (46 11)  (538 443)  (538 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 12)  (513 444)  (513 444)  routing T_10_27.sp4_h_r_43 <X> T_10_27.lc_trk_g3_3
 (22 12)  (514 444)  (514 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 444)  (515 444)  routing T_10_27.sp4_h_r_43 <X> T_10_27.lc_trk_g3_3
 (24 12)  (516 444)  (516 444)  routing T_10_27.sp4_h_r_43 <X> T_10_27.lc_trk_g3_3
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 444)  (525 444)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 444)  (526 444)  routing T_10_27.lc_trk_g3_0 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 444)  (528 444)  LC_6 Logic Functioning bit
 (37 12)  (529 444)  (529 444)  LC_6 Logic Functioning bit
 (50 12)  (542 444)  (542 444)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (507 445)  (507 445)  routing T_10_27.tnr_op_0 <X> T_10_27.lc_trk_g3_0
 (17 13)  (509 445)  (509 445)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (513 445)  (513 445)  routing T_10_27.sp4_h_r_43 <X> T_10_27.lc_trk_g3_3
 (22 13)  (514 445)  (514 445)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (516 445)  (516 445)  routing T_10_27.tnl_op_2 <X> T_10_27.lc_trk_g3_2
 (25 13)  (517 445)  (517 445)  routing T_10_27.tnl_op_2 <X> T_10_27.lc_trk_g3_2
 (36 13)  (528 445)  (528 445)  LC_6 Logic Functioning bit
 (37 13)  (529 445)  (529 445)  LC_6 Logic Functioning bit
 (46 13)  (538 445)  (538 445)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (544 445)  (544 445)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (496 446)  (496 446)  routing T_10_27.sp4_v_b_9 <X> T_10_27.sp4_v_t_44
 (11 14)  (503 446)  (503 446)  routing T_10_27.sp4_v_b_8 <X> T_10_27.sp4_v_t_46
 (12 14)  (504 446)  (504 446)  routing T_10_27.sp4_v_t_46 <X> T_10_27.sp4_h_l_46
 (15 14)  (507 446)  (507 446)  routing T_10_27.tnr_op_5 <X> T_10_27.lc_trk_g3_5
 (17 14)  (509 446)  (509 446)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (514 446)  (514 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (520 446)  (520 446)  routing T_10_27.lc_trk_g2_0 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 446)  (521 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 446)  (524 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 446)  (525 446)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 446)  (526 446)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 446)  (527 446)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.input_2_7
 (37 14)  (529 446)  (529 446)  LC_7 Logic Functioning bit
 (39 14)  (531 446)  (531 446)  LC_7 Logic Functioning bit
 (40 14)  (532 446)  (532 446)  LC_7 Logic Functioning bit
 (42 14)  (534 446)  (534 446)  LC_7 Logic Functioning bit
 (11 15)  (503 447)  (503 447)  routing T_10_27.sp4_v_t_46 <X> T_10_27.sp4_h_l_46
 (12 15)  (504 447)  (504 447)  routing T_10_27.sp4_v_b_8 <X> T_10_27.sp4_v_t_46
 (19 15)  (511 447)  (511 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (513 447)  (513 447)  routing T_10_27.sp4_r_v_b_47 <X> T_10_27.lc_trk_g3_7
 (28 15)  (520 447)  (520 447)  routing T_10_27.lc_trk_g2_1 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 447)  (521 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 447)  (523 447)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 447)  (524 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (526 447)  (526 447)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.input_2_7
 (37 15)  (529 447)  (529 447)  LC_7 Logic Functioning bit
 (39 15)  (531 447)  (531 447)  LC_7 Logic Functioning bit
 (40 15)  (532 447)  (532 447)  LC_7 Logic Functioning bit
 (41 15)  (533 447)  (533 447)  LC_7 Logic Functioning bit
 (42 15)  (534 447)  (534 447)  LC_7 Logic Functioning bit


LogicTile_11_27

 (8 0)  (554 432)  (554 432)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_h_r_1
 (9 0)  (555 432)  (555 432)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_h_r_1
 (25 0)  (571 432)  (571 432)  routing T_11_27.sp4_h_l_7 <X> T_11_27.lc_trk_g0_2
 (22 1)  (568 433)  (568 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 433)  (569 433)  routing T_11_27.sp4_h_l_7 <X> T_11_27.lc_trk_g0_2
 (24 1)  (570 433)  (570 433)  routing T_11_27.sp4_h_l_7 <X> T_11_27.lc_trk_g0_2
 (25 1)  (571 433)  (571 433)  routing T_11_27.sp4_h_l_7 <X> T_11_27.lc_trk_g0_2
 (1 2)  (547 434)  (547 434)  routing T_11_27.glb_netwk_5 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (552 434)  (552 434)  routing T_11_27.sp4_h_l_42 <X> T_11_27.sp4_v_t_37
 (13 2)  (559 434)  (559 434)  routing T_11_27.sp4_v_b_2 <X> T_11_27.sp4_v_t_39
 (26 2)  (572 434)  (572 434)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 434)  (575 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 434)  (579 434)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 434)  (580 434)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 434)  (582 434)  LC_1 Logic Functioning bit
 (38 2)  (584 434)  (584 434)  LC_1 Logic Functioning bit
 (41 2)  (587 434)  (587 434)  LC_1 Logic Functioning bit
 (43 2)  (589 434)  (589 434)  LC_1 Logic Functioning bit
 (46 2)  (592 434)  (592 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (546 435)  (546 435)  routing T_11_27.glb_netwk_5 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (22 3)  (568 435)  (568 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 435)  (569 435)  routing T_11_27.sp4_v_b_22 <X> T_11_27.lc_trk_g0_6
 (24 3)  (570 435)  (570 435)  routing T_11_27.sp4_v_b_22 <X> T_11_27.lc_trk_g0_6
 (28 3)  (574 435)  (574 435)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 435)  (575 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 435)  (576 435)  routing T_11_27.lc_trk_g0_2 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (37 3)  (583 435)  (583 435)  LC_1 Logic Functioning bit
 (39 3)  (585 435)  (585 435)  LC_1 Logic Functioning bit
 (41 3)  (587 435)  (587 435)  LC_1 Logic Functioning bit
 (43 3)  (589 435)  (589 435)  LC_1 Logic Functioning bit
 (4 4)  (550 436)  (550 436)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_3
 (6 4)  (552 436)  (552 436)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_3
 (9 4)  (555 436)  (555 436)  routing T_11_27.sp4_h_l_36 <X> T_11_27.sp4_h_r_4
 (10 4)  (556 436)  (556 436)  routing T_11_27.sp4_h_l_36 <X> T_11_27.sp4_h_r_4
 (14 4)  (560 436)  (560 436)  routing T_11_27.sp4_v_b_0 <X> T_11_27.lc_trk_g1_0
 (26 4)  (572 436)  (572 436)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 436)  (573 436)  routing T_11_27.lc_trk_g1_0 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 436)  (575 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 436)  (577 436)  routing T_11_27.lc_trk_g2_7 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 436)  (578 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 436)  (579 436)  routing T_11_27.lc_trk_g2_7 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (5 5)  (551 437)  (551 437)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_3
 (16 5)  (562 437)  (562 437)  routing T_11_27.sp4_v_b_0 <X> T_11_27.lc_trk_g1_0
 (17 5)  (563 437)  (563 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (572 437)  (572 437)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 437)  (574 437)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 437)  (575 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 437)  (577 437)  routing T_11_27.lc_trk_g2_7 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (41 5)  (587 437)  (587 437)  LC_2 Logic Functioning bit
 (43 5)  (589 437)  (589 437)  LC_2 Logic Functioning bit
 (51 5)  (597 437)  (597 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (599 437)  (599 437)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (561 438)  (561 438)  routing T_11_27.sp4_h_r_21 <X> T_11_27.lc_trk_g1_5
 (16 6)  (562 438)  (562 438)  routing T_11_27.sp4_h_r_21 <X> T_11_27.lc_trk_g1_5
 (17 6)  (563 438)  (563 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 438)  (564 438)  routing T_11_27.sp4_h_r_21 <X> T_11_27.lc_trk_g1_5
 (31 6)  (577 438)  (577 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 438)  (578 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 438)  (579 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 438)  (580 438)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 438)  (582 438)  LC_3 Logic Functioning bit
 (37 6)  (583 438)  (583 438)  LC_3 Logic Functioning bit
 (38 6)  (584 438)  (584 438)  LC_3 Logic Functioning bit
 (39 6)  (585 438)  (585 438)  LC_3 Logic Functioning bit
 (45 6)  (591 438)  (591 438)  LC_3 Logic Functioning bit
 (47 6)  (593 438)  (593 438)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (8 7)  (554 439)  (554 439)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_v_t_41
 (10 7)  (556 439)  (556 439)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_v_t_41
 (15 7)  (561 439)  (561 439)  routing T_11_27.sp4_v_t_9 <X> T_11_27.lc_trk_g1_4
 (16 7)  (562 439)  (562 439)  routing T_11_27.sp4_v_t_9 <X> T_11_27.lc_trk_g1_4
 (17 7)  (563 439)  (563 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (564 439)  (564 439)  routing T_11_27.sp4_h_r_21 <X> T_11_27.lc_trk_g1_5
 (22 7)  (568 439)  (568 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 439)  (569 439)  routing T_11_27.sp4_v_b_22 <X> T_11_27.lc_trk_g1_6
 (24 7)  (570 439)  (570 439)  routing T_11_27.sp4_v_b_22 <X> T_11_27.lc_trk_g1_6
 (31 7)  (577 439)  (577 439)  routing T_11_27.lc_trk_g3_7 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 439)  (582 439)  LC_3 Logic Functioning bit
 (37 7)  (583 439)  (583 439)  LC_3 Logic Functioning bit
 (38 7)  (584 439)  (584 439)  LC_3 Logic Functioning bit
 (39 7)  (585 439)  (585 439)  LC_3 Logic Functioning bit
 (4 8)  (550 440)  (550 440)  routing T_11_27.sp4_v_t_47 <X> T_11_27.sp4_v_b_6
 (6 8)  (552 440)  (552 440)  routing T_11_27.sp4_v_t_47 <X> T_11_27.sp4_v_b_6
 (8 10)  (554 442)  (554 442)  routing T_11_27.sp4_h_r_11 <X> T_11_27.sp4_h_l_42
 (10 10)  (556 442)  (556 442)  routing T_11_27.sp4_h_r_11 <X> T_11_27.sp4_h_l_42
 (15 10)  (561 442)  (561 442)  routing T_11_27.sp4_v_t_32 <X> T_11_27.lc_trk_g2_5
 (16 10)  (562 442)  (562 442)  routing T_11_27.sp4_v_t_32 <X> T_11_27.lc_trk_g2_5
 (17 10)  (563 442)  (563 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (568 442)  (568 442)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 442)  (570 442)  routing T_11_27.tnl_op_7 <X> T_11_27.lc_trk_g2_7
 (21 11)  (567 443)  (567 443)  routing T_11_27.tnl_op_7 <X> T_11_27.lc_trk_g2_7
 (22 11)  (568 443)  (568 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 443)  (569 443)  routing T_11_27.sp4_h_r_30 <X> T_11_27.lc_trk_g2_6
 (24 11)  (570 443)  (570 443)  routing T_11_27.sp4_h_r_30 <X> T_11_27.lc_trk_g2_6
 (25 11)  (571 443)  (571 443)  routing T_11_27.sp4_h_r_30 <X> T_11_27.lc_trk_g2_6
 (14 12)  (560 444)  (560 444)  routing T_11_27.sp4_h_r_40 <X> T_11_27.lc_trk_g3_0
 (15 12)  (561 444)  (561 444)  routing T_11_27.sp4_h_r_33 <X> T_11_27.lc_trk_g3_1
 (16 12)  (562 444)  (562 444)  routing T_11_27.sp4_h_r_33 <X> T_11_27.lc_trk_g3_1
 (17 12)  (563 444)  (563 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (564 444)  (564 444)  routing T_11_27.sp4_h_r_33 <X> T_11_27.lc_trk_g3_1
 (22 12)  (568 444)  (568 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (572 444)  (572 444)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 444)  (573 444)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 444)  (575 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 444)  (576 444)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 444)  (577 444)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 444)  (578 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 444)  (579 444)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 444)  (580 444)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 444)  (581 444)  routing T_11_27.lc_trk_g1_5 <X> T_11_27.input_2_6
 (37 12)  (583 444)  (583 444)  LC_6 Logic Functioning bit
 (39 12)  (585 444)  (585 444)  LC_6 Logic Functioning bit
 (40 12)  (586 444)  (586 444)  LC_6 Logic Functioning bit
 (41 12)  (587 444)  (587 444)  LC_6 Logic Functioning bit
 (42 12)  (588 444)  (588 444)  LC_6 Logic Functioning bit
 (12 13)  (558 445)  (558 445)  routing T_11_27.sp4_h_r_11 <X> T_11_27.sp4_v_b_11
 (14 13)  (560 445)  (560 445)  routing T_11_27.sp4_h_r_40 <X> T_11_27.lc_trk_g3_0
 (15 13)  (561 445)  (561 445)  routing T_11_27.sp4_h_r_40 <X> T_11_27.lc_trk_g3_0
 (16 13)  (562 445)  (562 445)  routing T_11_27.sp4_h_r_40 <X> T_11_27.lc_trk_g3_0
 (17 13)  (563 445)  (563 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (567 445)  (567 445)  routing T_11_27.sp4_r_v_b_43 <X> T_11_27.lc_trk_g3_3
 (26 13)  (572 445)  (572 445)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 445)  (575 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 445)  (578 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (580 445)  (580 445)  routing T_11_27.lc_trk_g1_5 <X> T_11_27.input_2_6
 (38 13)  (584 445)  (584 445)  LC_6 Logic Functioning bit
 (40 13)  (586 445)  (586 445)  LC_6 Logic Functioning bit
 (41 13)  (587 445)  (587 445)  LC_6 Logic Functioning bit
 (42 13)  (588 445)  (588 445)  LC_6 Logic Functioning bit
 (48 13)  (594 445)  (594 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (550 446)  (550 446)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_v_t_44
 (14 14)  (560 446)  (560 446)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g3_4
 (22 14)  (568 446)  (568 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 446)  (569 446)  routing T_11_27.sp4_h_r_31 <X> T_11_27.lc_trk_g3_7
 (24 14)  (570 446)  (570 446)  routing T_11_27.sp4_h_r_31 <X> T_11_27.lc_trk_g3_7
 (27 14)  (573 446)  (573 446)  routing T_11_27.lc_trk_g1_5 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 446)  (575 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 446)  (576 446)  routing T_11_27.lc_trk_g1_5 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 446)  (578 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 446)  (579 446)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 446)  (580 446)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 446)  (581 446)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.input_2_7
 (39 14)  (585 446)  (585 446)  LC_7 Logic Functioning bit
 (40 14)  (586 446)  (586 446)  LC_7 Logic Functioning bit
 (42 14)  (588 446)  (588 446)  LC_7 Logic Functioning bit
 (5 15)  (551 447)  (551 447)  routing T_11_27.sp4_h_r_9 <X> T_11_27.sp4_v_t_44
 (14 15)  (560 447)  (560 447)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g3_4
 (15 15)  (561 447)  (561 447)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g3_4
 (16 15)  (562 447)  (562 447)  routing T_11_27.sp4_h_r_44 <X> T_11_27.lc_trk_g3_4
 (17 15)  (563 447)  (563 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (567 447)  (567 447)  routing T_11_27.sp4_h_r_31 <X> T_11_27.lc_trk_g3_7
 (27 15)  (573 447)  (573 447)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 447)  (574 447)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 447)  (575 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 447)  (577 447)  routing T_11_27.lc_trk_g3_3 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 447)  (578 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (580 447)  (580 447)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.input_2_7
 (35 15)  (581 447)  (581 447)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.input_2_7
 (38 15)  (584 447)  (584 447)  LC_7 Logic Functioning bit
 (39 15)  (585 447)  (585 447)  LC_7 Logic Functioning bit
 (40 15)  (586 447)  (586 447)  LC_7 Logic Functioning bit
 (41 15)  (587 447)  (587 447)  LC_7 Logic Functioning bit
 (42 15)  (588 447)  (588 447)  LC_7 Logic Functioning bit
 (43 15)  (589 447)  (589 447)  LC_7 Logic Functioning bit
 (52 15)  (598 447)  (598 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_27

 (13 0)  (613 432)  (613 432)  routing T_12_27.sp4_h_l_39 <X> T_12_27.sp4_v_b_2
 (17 0)  (617 432)  (617 432)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 432)  (618 432)  routing T_12_27.wire_logic_cluster/lc_1/out <X> T_12_27.lc_trk_g0_1
 (8 1)  (608 433)  (608 433)  routing T_12_27.sp4_v_t_47 <X> T_12_27.sp4_v_b_1
 (10 1)  (610 433)  (610 433)  routing T_12_27.sp4_v_t_47 <X> T_12_27.sp4_v_b_1
 (11 1)  (611 433)  (611 433)  routing T_12_27.sp4_h_l_43 <X> T_12_27.sp4_h_r_2
 (12 1)  (612 433)  (612 433)  routing T_12_27.sp4_h_l_39 <X> T_12_27.sp4_v_b_2
 (13 1)  (613 433)  (613 433)  routing T_12_27.sp4_h_l_43 <X> T_12_27.sp4_h_r_2
 (22 1)  (622 433)  (622 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (623 433)  (623 433)  routing T_12_27.sp12_h_l_17 <X> T_12_27.lc_trk_g0_2
 (25 1)  (625 433)  (625 433)  routing T_12_27.sp12_h_l_17 <X> T_12_27.lc_trk_g0_2
 (1 2)  (601 434)  (601 434)  routing T_12_27.glb_netwk_5 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (2 2)  (602 434)  (602 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (604 434)  (604 434)  routing T_12_27.sp4_h_r_0 <X> T_12_27.sp4_v_t_37
 (27 2)  (627 434)  (627 434)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 434)  (629 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 434)  (631 434)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 434)  (632 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 434)  (633 434)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 434)  (634 434)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 434)  (636 434)  LC_1 Logic Functioning bit
 (38 2)  (638 434)  (638 434)  LC_1 Logic Functioning bit
 (41 2)  (641 434)  (641 434)  LC_1 Logic Functioning bit
 (43 2)  (643 434)  (643 434)  LC_1 Logic Functioning bit
 (0 3)  (600 435)  (600 435)  routing T_12_27.glb_netwk_5 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (5 3)  (605 435)  (605 435)  routing T_12_27.sp4_h_r_0 <X> T_12_27.sp4_v_t_37
 (29 3)  (629 435)  (629 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 435)  (630 435)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 435)  (631 435)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 435)  (636 435)  LC_1 Logic Functioning bit
 (38 3)  (638 435)  (638 435)  LC_1 Logic Functioning bit
 (40 3)  (640 435)  (640 435)  LC_1 Logic Functioning bit
 (42 3)  (642 435)  (642 435)  LC_1 Logic Functioning bit
 (52 3)  (652 435)  (652 435)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (601 436)  (601 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (11 4)  (611 436)  (611 436)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_v_b_5
 (13 4)  (613 436)  (613 436)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_v_b_5
 (21 4)  (621 436)  (621 436)  routing T_12_27.wire_logic_cluster/lc_3/out <X> T_12_27.lc_trk_g1_3
 (22 4)  (622 436)  (622 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (600 437)  (600 437)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/cen
 (9 5)  (609 437)  (609 437)  routing T_12_27.sp4_v_t_41 <X> T_12_27.sp4_v_b_4
 (14 5)  (614 437)  (614 437)  routing T_12_27.sp4_h_r_0 <X> T_12_27.lc_trk_g1_0
 (15 5)  (615 437)  (615 437)  routing T_12_27.sp4_h_r_0 <X> T_12_27.lc_trk_g1_0
 (16 5)  (616 437)  (616 437)  routing T_12_27.sp4_h_r_0 <X> T_12_27.lc_trk_g1_0
 (17 5)  (617 437)  (617 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (622 437)  (622 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 437)  (623 437)  routing T_12_27.sp4_h_r_2 <X> T_12_27.lc_trk_g1_2
 (24 5)  (624 437)  (624 437)  routing T_12_27.sp4_h_r_2 <X> T_12_27.lc_trk_g1_2
 (25 5)  (625 437)  (625 437)  routing T_12_27.sp4_h_r_2 <X> T_12_27.lc_trk_g1_2
 (5 6)  (605 438)  (605 438)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_h_l_38
 (17 6)  (617 438)  (617 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 438)  (618 438)  routing T_12_27.wire_logic_cluster/lc_5/out <X> T_12_27.lc_trk_g1_5
 (31 6)  (631 438)  (631 438)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 438)  (632 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 438)  (633 438)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 438)  (634 438)  routing T_12_27.lc_trk_g3_5 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 438)  (636 438)  LC_3 Logic Functioning bit
 (38 6)  (638 438)  (638 438)  LC_3 Logic Functioning bit
 (45 6)  (645 438)  (645 438)  LC_3 Logic Functioning bit
 (46 6)  (646 438)  (646 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (604 439)  (604 439)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_h_l_38
 (6 7)  (606 439)  (606 439)  routing T_12_27.sp4_v_t_44 <X> T_12_27.sp4_h_l_38
 (26 7)  (626 439)  (626 439)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 439)  (627 439)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 439)  (629 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 439)  (637 439)  LC_3 Logic Functioning bit
 (39 7)  (639 439)  (639 439)  LC_3 Logic Functioning bit
 (45 7)  (645 439)  (645 439)  LC_3 Logic Functioning bit
 (2 8)  (602 440)  (602 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 8)  (613 440)  (613 440)  routing T_12_27.sp4_h_l_45 <X> T_12_27.sp4_v_b_8
 (27 8)  (627 440)  (627 440)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 440)  (629 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 440)  (632 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 440)  (634 440)  routing T_12_27.lc_trk_g1_0 <X> T_12_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 440)  (636 440)  LC_4 Logic Functioning bit
 (38 8)  (638 440)  (638 440)  LC_4 Logic Functioning bit
 (45 8)  (645 440)  (645 440)  LC_4 Logic Functioning bit
 (8 9)  (608 441)  (608 441)  routing T_12_27.sp4_h_l_42 <X> T_12_27.sp4_v_b_7
 (9 9)  (609 441)  (609 441)  routing T_12_27.sp4_h_l_42 <X> T_12_27.sp4_v_b_7
 (12 9)  (612 441)  (612 441)  routing T_12_27.sp4_h_l_45 <X> T_12_27.sp4_v_b_8
 (22 9)  (622 441)  (622 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (623 441)  (623 441)  routing T_12_27.sp12_v_t_9 <X> T_12_27.lc_trk_g2_2
 (30 9)  (630 441)  (630 441)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 441)  (636 441)  LC_4 Logic Functioning bit
 (38 9)  (638 441)  (638 441)  LC_4 Logic Functioning bit
 (45 9)  (645 441)  (645 441)  LC_4 Logic Functioning bit
 (53 9)  (653 441)  (653 441)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 442)  (614 442)  routing T_12_27.sp4_v_t_17 <X> T_12_27.lc_trk_g2_4
 (17 10)  (617 442)  (617 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (32 10)  (632 442)  (632 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 442)  (636 442)  LC_5 Logic Functioning bit
 (38 10)  (638 442)  (638 442)  LC_5 Logic Functioning bit
 (45 10)  (645 442)  (645 442)  LC_5 Logic Functioning bit
 (10 11)  (610 443)  (610 443)  routing T_12_27.sp4_h_l_39 <X> T_12_27.sp4_v_t_42
 (16 11)  (616 443)  (616 443)  routing T_12_27.sp4_v_t_17 <X> T_12_27.lc_trk_g2_4
 (17 11)  (617 443)  (617 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (618 443)  (618 443)  routing T_12_27.sp4_r_v_b_37 <X> T_12_27.lc_trk_g2_5
 (26 11)  (626 443)  (626 443)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 443)  (627 443)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 443)  (629 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 443)  (631 443)  routing T_12_27.lc_trk_g0_2 <X> T_12_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 443)  (637 443)  LC_5 Logic Functioning bit
 (39 11)  (639 443)  (639 443)  LC_5 Logic Functioning bit
 (45 11)  (645 443)  (645 443)  LC_5 Logic Functioning bit
 (26 12)  (626 444)  (626 444)  routing T_12_27.lc_trk_g1_5 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 444)  (627 444)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 444)  (628 444)  routing T_12_27.lc_trk_g3_0 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 444)  (629 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 444)  (631 444)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 444)  (632 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 444)  (633 444)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 444)  (638 444)  LC_6 Logic Functioning bit
 (39 12)  (639 444)  (639 444)  LC_6 Logic Functioning bit
 (40 12)  (640 444)  (640 444)  LC_6 Logic Functioning bit
 (42 12)  (642 444)  (642 444)  LC_6 Logic Functioning bit
 (48 12)  (648 444)  (648 444)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (614 445)  (614 445)  routing T_12_27.sp4_h_r_24 <X> T_12_27.lc_trk_g3_0
 (15 13)  (615 445)  (615 445)  routing T_12_27.sp4_h_r_24 <X> T_12_27.lc_trk_g3_0
 (16 13)  (616 445)  (616 445)  routing T_12_27.sp4_h_r_24 <X> T_12_27.lc_trk_g3_0
 (17 13)  (617 445)  (617 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 13)  (627 445)  (627 445)  routing T_12_27.lc_trk_g1_5 <X> T_12_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 445)  (629 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 445)  (632 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 445)  (633 445)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.input_2_6
 (35 13)  (635 445)  (635 445)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.input_2_6
 (38 13)  (638 445)  (638 445)  LC_6 Logic Functioning bit
 (39 13)  (639 445)  (639 445)  LC_6 Logic Functioning bit
 (40 13)  (640 445)  (640 445)  LC_6 Logic Functioning bit
 (41 13)  (641 445)  (641 445)  LC_6 Logic Functioning bit
 (42 13)  (642 445)  (642 445)  LC_6 Logic Functioning bit
 (43 13)  (643 445)  (643 445)  LC_6 Logic Functioning bit
 (0 14)  (600 446)  (600 446)  routing T_12_27.glb_netwk_4 <X> T_12_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 446)  (601 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 446)  (615 446)  routing T_12_27.tnl_op_5 <X> T_12_27.lc_trk_g3_5
 (17 14)  (617 446)  (617 446)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (622 446)  (622 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (631 446)  (631 446)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 446)  (632 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 446)  (633 446)  routing T_12_27.lc_trk_g2_4 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 446)  (636 446)  LC_7 Logic Functioning bit
 (38 14)  (638 446)  (638 446)  LC_7 Logic Functioning bit
 (45 14)  (645 446)  (645 446)  LC_7 Logic Functioning bit
 (18 15)  (618 447)  (618 447)  routing T_12_27.tnl_op_5 <X> T_12_27.lc_trk_g3_5
 (21 15)  (621 447)  (621 447)  routing T_12_27.sp4_r_v_b_47 <X> T_12_27.lc_trk_g3_7
 (26 15)  (626 447)  (626 447)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 447)  (627 447)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 447)  (629 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 447)  (637 447)  LC_7 Logic Functioning bit
 (39 15)  (639 447)  (639 447)  LC_7 Logic Functioning bit
 (45 15)  (645 447)  (645 447)  LC_7 Logic Functioning bit


LogicTile_13_27

 (4 0)  (658 432)  (658 432)  routing T_13_27.sp4_h_l_37 <X> T_13_27.sp4_v_b_0
 (5 0)  (659 432)  (659 432)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_h_r_0
 (8 0)  (662 432)  (662 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (9 0)  (663 432)  (663 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (10 0)  (664 432)  (664 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (26 0)  (680 432)  (680 432)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 432)  (681 432)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 432)  (683 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 432)  (684 432)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 432)  (686 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 432)  (688 432)  routing T_13_27.lc_trk_g1_0 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 432)  (690 432)  LC_0 Logic Functioning bit
 (37 0)  (691 432)  (691 432)  LC_0 Logic Functioning bit
 (38 0)  (692 432)  (692 432)  LC_0 Logic Functioning bit
 (39 0)  (693 432)  (693 432)  LC_0 Logic Functioning bit
 (41 0)  (695 432)  (695 432)  LC_0 Logic Functioning bit
 (43 0)  (697 432)  (697 432)  LC_0 Logic Functioning bit
 (4 1)  (658 433)  (658 433)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_h_r_0
 (5 1)  (659 433)  (659 433)  routing T_13_27.sp4_h_l_37 <X> T_13_27.sp4_v_b_0
 (15 1)  (669 433)  (669 433)  routing T_13_27.bot_op_0 <X> T_13_27.lc_trk_g0_0
 (17 1)  (671 433)  (671 433)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (19 1)  (673 433)  (673 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (680 433)  (680 433)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 433)  (681 433)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 433)  (682 433)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 433)  (683 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 433)  (684 433)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 433)  (690 433)  LC_0 Logic Functioning bit
 (38 1)  (692 433)  (692 433)  LC_0 Logic Functioning bit
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 434)  (684 434)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 434)  (686 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 434)  (687 434)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 434)  (690 434)  LC_1 Logic Functioning bit
 (40 2)  (694 434)  (694 434)  LC_1 Logic Functioning bit
 (50 2)  (704 434)  (704 434)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (662 435)  (662 435)  routing T_13_27.sp4_h_l_36 <X> T_13_27.sp4_v_t_36
 (22 3)  (676 435)  (676 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (677 435)  (677 435)  routing T_13_27.sp4_h_r_6 <X> T_13_27.lc_trk_g0_6
 (24 3)  (678 435)  (678 435)  routing T_13_27.sp4_h_r_6 <X> T_13_27.lc_trk_g0_6
 (25 3)  (679 435)  (679 435)  routing T_13_27.sp4_h_r_6 <X> T_13_27.lc_trk_g0_6
 (27 3)  (681 435)  (681 435)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 435)  (682 435)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 435)  (683 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 435)  (684 435)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 435)  (685 435)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (38 3)  (692 435)  (692 435)  LC_1 Logic Functioning bit
 (42 3)  (696 435)  (696 435)  LC_1 Logic Functioning bit
 (48 3)  (702 435)  (702 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (668 436)  (668 436)  routing T_13_27.wire_logic_cluster/lc_0/out <X> T_13_27.lc_trk_g1_0
 (17 4)  (671 436)  (671 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (680 436)  (680 436)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 436)  (682 436)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 436)  (683 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 436)  (685 436)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 436)  (686 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 436)  (687 436)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 436)  (688 436)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 436)  (690 436)  LC_2 Logic Functioning bit
 (50 4)  (704 436)  (704 436)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (705 436)  (705 436)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (8 5)  (662 437)  (662 437)  routing T_13_27.sp4_h_l_41 <X> T_13_27.sp4_v_b_4
 (9 5)  (663 437)  (663 437)  routing T_13_27.sp4_h_l_41 <X> T_13_27.sp4_v_b_4
 (17 5)  (671 437)  (671 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (682 437)  (682 437)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 437)  (683 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 437)  (685 437)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (52 5)  (706 437)  (706 437)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (2 6)  (656 438)  (656 438)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (22 7)  (676 439)  (676 439)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 439)  (678 439)  routing T_13_27.bot_op_6 <X> T_13_27.lc_trk_g1_6
 (11 8)  (665 440)  (665 440)  routing T_13_27.sp4_h_l_39 <X> T_13_27.sp4_v_b_8
 (13 8)  (667 440)  (667 440)  routing T_13_27.sp4_h_l_39 <X> T_13_27.sp4_v_b_8
 (15 8)  (669 440)  (669 440)  routing T_13_27.sp12_v_b_1 <X> T_13_27.lc_trk_g2_1
 (17 8)  (671 440)  (671 440)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (672 440)  (672 440)  routing T_13_27.sp12_v_b_1 <X> T_13_27.lc_trk_g2_1
 (22 8)  (676 440)  (676 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (679 440)  (679 440)  routing T_13_27.sp4_h_r_42 <X> T_13_27.lc_trk_g2_2
 (12 9)  (666 441)  (666 441)  routing T_13_27.sp4_h_l_39 <X> T_13_27.sp4_v_b_8
 (18 9)  (672 441)  (672 441)  routing T_13_27.sp12_v_b_1 <X> T_13_27.lc_trk_g2_1
 (22 9)  (676 441)  (676 441)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 441)  (677 441)  routing T_13_27.sp4_h_r_42 <X> T_13_27.lc_trk_g2_2
 (24 9)  (678 441)  (678 441)  routing T_13_27.sp4_h_r_42 <X> T_13_27.lc_trk_g2_2
 (25 9)  (679 441)  (679 441)  routing T_13_27.sp4_h_r_42 <X> T_13_27.lc_trk_g2_2
 (8 10)  (662 442)  (662 442)  routing T_13_27.sp4_v_t_42 <X> T_13_27.sp4_h_l_42
 (9 10)  (663 442)  (663 442)  routing T_13_27.sp4_v_t_42 <X> T_13_27.sp4_h_l_42
 (17 10)  (671 442)  (671 442)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 442)  (672 442)  routing T_13_27.wire_logic_cluster/lc_5/out <X> T_13_27.lc_trk_g2_5
 (26 10)  (680 442)  (680 442)  routing T_13_27.lc_trk_g2_5 <X> T_13_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 442)  (683 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 442)  (685 442)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 442)  (686 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 442)  (687 442)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 442)  (688 442)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 442)  (690 442)  LC_5 Logic Functioning bit
 (38 10)  (692 442)  (692 442)  LC_5 Logic Functioning bit
 (41 10)  (695 442)  (695 442)  LC_5 Logic Functioning bit
 (43 10)  (697 442)  (697 442)  LC_5 Logic Functioning bit
 (14 11)  (668 443)  (668 443)  routing T_13_27.sp4_h_l_17 <X> T_13_27.lc_trk_g2_4
 (15 11)  (669 443)  (669 443)  routing T_13_27.sp4_h_l_17 <X> T_13_27.lc_trk_g2_4
 (16 11)  (670 443)  (670 443)  routing T_13_27.sp4_h_l_17 <X> T_13_27.lc_trk_g2_4
 (17 11)  (671 443)  (671 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (682 443)  (682 443)  routing T_13_27.lc_trk_g2_5 <X> T_13_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 443)  (683 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 443)  (685 443)  routing T_13_27.lc_trk_g3_7 <X> T_13_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 443)  (690 443)  LC_5 Logic Functioning bit
 (38 11)  (692 443)  (692 443)  LC_5 Logic Functioning bit
 (40 11)  (694 443)  (694 443)  LC_5 Logic Functioning bit
 (42 11)  (696 443)  (696 443)  LC_5 Logic Functioning bit
 (14 12)  (668 444)  (668 444)  routing T_13_27.sp4_v_t_21 <X> T_13_27.lc_trk_g3_0
 (25 12)  (679 444)  (679 444)  routing T_13_27.sp4_v_t_23 <X> T_13_27.lc_trk_g3_2
 (32 12)  (686 444)  (686 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 444)  (687 444)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 444)  (688 444)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 444)  (692 444)  LC_6 Logic Functioning bit
 (39 12)  (693 444)  (693 444)  LC_6 Logic Functioning bit
 (48 12)  (702 444)  (702 444)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (704 444)  (704 444)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (666 445)  (666 445)  routing T_13_27.sp4_h_r_11 <X> T_13_27.sp4_v_b_11
 (14 13)  (668 445)  (668 445)  routing T_13_27.sp4_v_t_21 <X> T_13_27.lc_trk_g3_0
 (16 13)  (670 445)  (670 445)  routing T_13_27.sp4_v_t_21 <X> T_13_27.lc_trk_g3_0
 (17 13)  (671 445)  (671 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (676 445)  (676 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 445)  (677 445)  routing T_13_27.sp4_v_t_23 <X> T_13_27.lc_trk_g3_2
 (25 13)  (679 445)  (679 445)  routing T_13_27.sp4_v_t_23 <X> T_13_27.lc_trk_g3_2
 (31 13)  (685 445)  (685 445)  routing T_13_27.lc_trk_g3_2 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (38 13)  (692 445)  (692 445)  LC_6 Logic Functioning bit
 (39 13)  (693 445)  (693 445)  LC_6 Logic Functioning bit
 (4 14)  (658 446)  (658 446)  routing T_13_27.sp4_v_b_1 <X> T_13_27.sp4_v_t_44
 (6 14)  (660 446)  (660 446)  routing T_13_27.sp4_v_b_1 <X> T_13_27.sp4_v_t_44
 (12 14)  (666 446)  (666 446)  routing T_13_27.sp4_v_t_46 <X> T_13_27.sp4_h_l_46
 (22 14)  (676 446)  (676 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 446)  (677 446)  routing T_13_27.sp4_v_b_47 <X> T_13_27.lc_trk_g3_7
 (24 14)  (678 446)  (678 446)  routing T_13_27.sp4_v_b_47 <X> T_13_27.lc_trk_g3_7
 (25 14)  (679 446)  (679 446)  routing T_13_27.wire_logic_cluster/lc_6/out <X> T_13_27.lc_trk_g3_6
 (29 14)  (683 446)  (683 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 446)  (684 446)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 446)  (686 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 446)  (688 446)  routing T_13_27.lc_trk_g1_1 <X> T_13_27.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 446)  (694 446)  LC_7 Logic Functioning bit
 (52 14)  (706 446)  (706 446)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (665 447)  (665 447)  routing T_13_27.sp4_v_t_46 <X> T_13_27.sp4_h_l_46
 (22 15)  (676 447)  (676 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 447)  (681 447)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 447)  (682 447)  routing T_13_27.lc_trk_g3_0 <X> T_13_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 447)  (683 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 447)  (684 447)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 447)  (686 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 447)  (687 447)  routing T_13_27.lc_trk_g2_3 <X> T_13_27.input_2_7
 (35 15)  (689 447)  (689 447)  routing T_13_27.lc_trk_g2_3 <X> T_13_27.input_2_7


LogicTile_14_27

 (15 1)  (723 433)  (723 433)  routing T_14_27.bot_op_0 <X> T_14_27.lc_trk_g0_0
 (17 1)  (725 433)  (725 433)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (1 2)  (709 434)  (709 434)  routing T_14_27.glb_netwk_5 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (2 2)  (710 434)  (710 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (730 434)  (730 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 434)  (731 434)  routing T_14_27.sp4_h_r_7 <X> T_14_27.lc_trk_g0_7
 (24 2)  (732 434)  (732 434)  routing T_14_27.sp4_h_r_7 <X> T_14_27.lc_trk_g0_7
 (0 3)  (708 435)  (708 435)  routing T_14_27.glb_netwk_5 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (14 3)  (722 435)  (722 435)  routing T_14_27.sp4_r_v_b_28 <X> T_14_27.lc_trk_g0_4
 (17 3)  (725 435)  (725 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (729 435)  (729 435)  routing T_14_27.sp4_h_r_7 <X> T_14_27.lc_trk_g0_7
 (0 4)  (708 436)  (708 436)  routing T_14_27.glb_netwk_7 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (1 4)  (709 436)  (709 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (14 4)  (722 436)  (722 436)  routing T_14_27.sp4_h_r_8 <X> T_14_27.lc_trk_g1_0
 (26 4)  (734 436)  (734 436)  routing T_14_27.lc_trk_g0_4 <X> T_14_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 436)  (735 436)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 436)  (736 436)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 436)  (737 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 436)  (739 436)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 436)  (740 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 436)  (742 436)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 436)  (745 436)  LC_2 Logic Functioning bit
 (45 4)  (753 436)  (753 436)  LC_2 Logic Functioning bit
 (47 4)  (755 436)  (755 436)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (708 437)  (708 437)  routing T_14_27.glb_netwk_7 <X> T_14_27.wire_logic_cluster/lc_7/cen
 (8 5)  (716 437)  (716 437)  routing T_14_27.sp4_h_l_47 <X> T_14_27.sp4_v_b_4
 (9 5)  (717 437)  (717 437)  routing T_14_27.sp4_h_l_47 <X> T_14_27.sp4_v_b_4
 (10 5)  (718 437)  (718 437)  routing T_14_27.sp4_h_l_47 <X> T_14_27.sp4_v_b_4
 (15 5)  (723 437)  (723 437)  routing T_14_27.sp4_h_r_8 <X> T_14_27.lc_trk_g1_0
 (16 5)  (724 437)  (724 437)  routing T_14_27.sp4_h_r_8 <X> T_14_27.lc_trk_g1_0
 (17 5)  (725 437)  (725 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 5)  (737 437)  (737 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 437)  (738 437)  routing T_14_27.lc_trk_g3_2 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 437)  (740 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 437)  (741 437)  routing T_14_27.lc_trk_g3_1 <X> T_14_27.input_2_2
 (34 5)  (742 437)  (742 437)  routing T_14_27.lc_trk_g3_1 <X> T_14_27.input_2_2
 (36 5)  (744 437)  (744 437)  LC_2 Logic Functioning bit
 (41 5)  (749 437)  (749 437)  LC_2 Logic Functioning bit
 (43 5)  (751 437)  (751 437)  LC_2 Logic Functioning bit
 (45 5)  (753 437)  (753 437)  LC_2 Logic Functioning bit
 (14 7)  (722 439)  (722 439)  routing T_14_27.sp12_h_r_20 <X> T_14_27.lc_trk_g1_4
 (16 7)  (724 439)  (724 439)  routing T_14_27.sp12_h_r_20 <X> T_14_27.lc_trk_g1_4
 (17 7)  (725 439)  (725 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (9 8)  (717 440)  (717 440)  routing T_14_27.sp4_h_l_41 <X> T_14_27.sp4_h_r_7
 (10 8)  (718 440)  (718 440)  routing T_14_27.sp4_h_l_41 <X> T_14_27.sp4_h_r_7
 (12 8)  (720 440)  (720 440)  routing T_14_27.sp4_h_l_40 <X> T_14_27.sp4_h_r_8
 (26 8)  (734 440)  (734 440)  routing T_14_27.lc_trk_g0_4 <X> T_14_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 440)  (735 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 440)  (736 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 440)  (737 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 440)  (738 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 440)  (739 440)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 440)  (740 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 440)  (742 440)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_4/in_3
 (42 8)  (750 440)  (750 440)  LC_4 Logic Functioning bit
 (45 8)  (753 440)  (753 440)  LC_4 Logic Functioning bit
 (46 8)  (754 440)  (754 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 440)  (759 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (721 441)  (721 441)  routing T_14_27.sp4_h_l_40 <X> T_14_27.sp4_h_r_8
 (29 9)  (737 441)  (737 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 441)  (740 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (744 441)  (744 441)  LC_4 Logic Functioning bit
 (38 9)  (746 441)  (746 441)  LC_4 Logic Functioning bit
 (43 9)  (751 441)  (751 441)  LC_4 Logic Functioning bit
 (45 9)  (753 441)  (753 441)  LC_4 Logic Functioning bit
 (14 10)  (722 442)  (722 442)  routing T_14_27.sp4_h_r_36 <X> T_14_27.lc_trk_g2_4
 (27 10)  (735 442)  (735 442)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 442)  (736 442)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 442)  (737 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 442)  (738 442)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 442)  (739 442)  routing T_14_27.lc_trk_g2_4 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 442)  (740 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 442)  (741 442)  routing T_14_27.lc_trk_g2_4 <X> T_14_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 442)  (743 442)  routing T_14_27.lc_trk_g0_7 <X> T_14_27.input_2_5
 (36 10)  (744 442)  (744 442)  LC_5 Logic Functioning bit
 (37 10)  (745 442)  (745 442)  LC_5 Logic Functioning bit
 (39 10)  (747 442)  (747 442)  LC_5 Logic Functioning bit
 (40 10)  (748 442)  (748 442)  LC_5 Logic Functioning bit
 (42 10)  (750 442)  (750 442)  LC_5 Logic Functioning bit
 (15 11)  (723 443)  (723 443)  routing T_14_27.sp4_h_r_36 <X> T_14_27.lc_trk_g2_4
 (16 11)  (724 443)  (724 443)  routing T_14_27.sp4_h_r_36 <X> T_14_27.lc_trk_g2_4
 (17 11)  (725 443)  (725 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (735 443)  (735 443)  routing T_14_27.lc_trk_g1_0 <X> T_14_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 443)  (737 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 443)  (738 443)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 443)  (740 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 443)  (743 443)  routing T_14_27.lc_trk_g0_7 <X> T_14_27.input_2_5
 (36 11)  (744 443)  (744 443)  LC_5 Logic Functioning bit
 (2 12)  (710 444)  (710 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (6 12)  (714 444)  (714 444)  routing T_14_27.sp4_v_t_43 <X> T_14_27.sp4_v_b_9
 (16 12)  (724 444)  (724 444)  routing T_14_27.sp12_v_t_14 <X> T_14_27.lc_trk_g3_1
 (17 12)  (725 444)  (725 444)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (733 444)  (733 444)  routing T_14_27.sp4_h_r_34 <X> T_14_27.lc_trk_g3_2
 (26 12)  (734 444)  (734 444)  routing T_14_27.lc_trk_g0_4 <X> T_14_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 444)  (735 444)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 444)  (736 444)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 444)  (737 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 444)  (739 444)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 444)  (740 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 444)  (742 444)  routing T_14_27.lc_trk_g1_4 <X> T_14_27.wire_logic_cluster/lc_6/in_3
 (42 12)  (750 444)  (750 444)  LC_6 Logic Functioning bit
 (45 12)  (753 444)  (753 444)  LC_6 Logic Functioning bit
 (50 12)  (758 444)  (758 444)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 444)  (759 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (713 445)  (713 445)  routing T_14_27.sp4_v_t_43 <X> T_14_27.sp4_v_b_9
 (14 13)  (722 445)  (722 445)  routing T_14_27.sp4_r_v_b_40 <X> T_14_27.lc_trk_g3_0
 (17 13)  (725 445)  (725 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (726 445)  (726 445)  routing T_14_27.sp12_v_t_14 <X> T_14_27.lc_trk_g3_1
 (22 13)  (730 445)  (730 445)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 445)  (731 445)  routing T_14_27.sp4_h_r_34 <X> T_14_27.lc_trk_g3_2
 (24 13)  (732 445)  (732 445)  routing T_14_27.sp4_h_r_34 <X> T_14_27.lc_trk_g3_2
 (29 13)  (737 445)  (737 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 445)  (744 445)  LC_6 Logic Functioning bit
 (38 13)  (746 445)  (746 445)  LC_6 Logic Functioning bit
 (43 13)  (751 445)  (751 445)  LC_6 Logic Functioning bit
 (45 13)  (753 445)  (753 445)  LC_6 Logic Functioning bit
 (48 13)  (756 445)  (756 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 446)  (708 446)  routing T_14_27.glb_netwk_6 <X> T_14_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 446)  (709 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 446)  (722 446)  routing T_14_27.sp4_v_b_36 <X> T_14_27.lc_trk_g3_4
 (22 14)  (730 446)  (730 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 446)  (731 446)  routing T_14_27.sp4_v_b_47 <X> T_14_27.lc_trk_g3_7
 (24 14)  (732 446)  (732 446)  routing T_14_27.sp4_v_b_47 <X> T_14_27.lc_trk_g3_7
 (0 15)  (708 447)  (708 447)  routing T_14_27.glb_netwk_6 <X> T_14_27.wire_logic_cluster/lc_7/s_r
 (8 15)  (716 447)  (716 447)  routing T_14_27.sp4_v_b_7 <X> T_14_27.sp4_v_t_47
 (10 15)  (718 447)  (718 447)  routing T_14_27.sp4_v_b_7 <X> T_14_27.sp4_v_t_47
 (14 15)  (722 447)  (722 447)  routing T_14_27.sp4_v_b_36 <X> T_14_27.lc_trk_g3_4
 (16 15)  (724 447)  (724 447)  routing T_14_27.sp4_v_b_36 <X> T_14_27.lc_trk_g3_4
 (17 15)  (725 447)  (725 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_15_27

 (19 0)  (781 432)  (781 432)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (25 0)  (787 432)  (787 432)  routing T_15_27.sp4_v_b_2 <X> T_15_27.lc_trk_g0_2
 (22 1)  (784 433)  (784 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 433)  (785 433)  routing T_15_27.sp4_v_b_2 <X> T_15_27.lc_trk_g0_2
 (1 2)  (763 434)  (763 434)  routing T_15_27.glb_netwk_5 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (777 434)  (777 434)  routing T_15_27.sp4_h_r_21 <X> T_15_27.lc_trk_g0_5
 (16 2)  (778 434)  (778 434)  routing T_15_27.sp4_h_r_21 <X> T_15_27.lc_trk_g0_5
 (17 2)  (779 434)  (779 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 434)  (780 434)  routing T_15_27.sp4_h_r_21 <X> T_15_27.lc_trk_g0_5
 (0 3)  (762 435)  (762 435)  routing T_15_27.glb_netwk_5 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (18 3)  (780 435)  (780 435)  routing T_15_27.sp4_h_r_21 <X> T_15_27.lc_trk_g0_5
 (0 4)  (762 436)  (762 436)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_7/cen
 (1 4)  (763 436)  (763 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (787 436)  (787 436)  routing T_15_27.sp4_h_l_7 <X> T_15_27.lc_trk_g1_2
 (0 5)  (762 437)  (762 437)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_7/cen
 (1 5)  (763 437)  (763 437)  routing T_15_27.lc_trk_g3_3 <X> T_15_27.wire_logic_cluster/lc_7/cen
 (22 5)  (784 437)  (784 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 437)  (785 437)  routing T_15_27.sp4_h_l_7 <X> T_15_27.lc_trk_g1_2
 (24 5)  (786 437)  (786 437)  routing T_15_27.sp4_h_l_7 <X> T_15_27.lc_trk_g1_2
 (25 5)  (787 437)  (787 437)  routing T_15_27.sp4_h_l_7 <X> T_15_27.lc_trk_g1_2
 (19 6)  (781 438)  (781 438)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (788 438)  (788 438)  routing T_15_27.lc_trk_g0_5 <X> T_15_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 438)  (790 438)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 438)  (791 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 438)  (792 438)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 438)  (794 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 438)  (798 438)  LC_3 Logic Functioning bit
 (37 6)  (799 438)  (799 438)  LC_3 Logic Functioning bit
 (39 6)  (801 438)  (801 438)  LC_3 Logic Functioning bit
 (40 6)  (802 438)  (802 438)  LC_3 Logic Functioning bit
 (42 6)  (804 438)  (804 438)  LC_3 Logic Functioning bit
 (45 6)  (807 438)  (807 438)  LC_3 Logic Functioning bit
 (46 6)  (808 438)  (808 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (791 439)  (791 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 439)  (792 439)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 439)  (793 439)  routing T_15_27.lc_trk_g0_2 <X> T_15_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 439)  (794 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 439)  (796 439)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.input_2_3
 (35 7)  (797 439)  (797 439)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.input_2_3
 (36 7)  (798 439)  (798 439)  LC_3 Logic Functioning bit
 (45 7)  (807 439)  (807 439)  LC_3 Logic Functioning bit
 (22 11)  (784 443)  (784 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 443)  (785 443)  routing T_15_27.sp4_v_b_46 <X> T_15_27.lc_trk_g2_6
 (24 11)  (786 443)  (786 443)  routing T_15_27.sp4_v_b_46 <X> T_15_27.lc_trk_g2_6
 (21 12)  (783 444)  (783 444)  routing T_15_27.sp12_v_t_0 <X> T_15_27.lc_trk_g3_3
 (22 12)  (784 444)  (784 444)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 444)  (786 444)  routing T_15_27.sp12_v_t_0 <X> T_15_27.lc_trk_g3_3
 (21 13)  (783 445)  (783 445)  routing T_15_27.sp12_v_t_0 <X> T_15_27.lc_trk_g3_3
 (0 14)  (762 446)  (762 446)  routing T_15_27.glb_netwk_4 <X> T_15_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 446)  (763 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 15)  (767 447)  (767 447)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_t_44


LogicTile_16_27

 (14 2)  (830 434)  (830 434)  routing T_16_27.wire_logic_cluster/lc_4/out <X> T_16_27.lc_trk_g0_4
 (17 3)  (833 435)  (833 435)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (11 8)  (827 440)  (827 440)  routing T_16_27.sp4_h_l_39 <X> T_16_27.sp4_v_b_8
 (13 8)  (829 440)  (829 440)  routing T_16_27.sp4_h_l_39 <X> T_16_27.sp4_v_b_8
 (26 8)  (842 440)  (842 440)  routing T_16_27.lc_trk_g0_4 <X> T_16_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 440)  (843 440)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 440)  (844 440)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 440)  (845 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 440)  (846 440)  routing T_16_27.lc_trk_g3_4 <X> T_16_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 440)  (847 440)  routing T_16_27.lc_trk_g2_5 <X> T_16_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 440)  (848 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 440)  (849 440)  routing T_16_27.lc_trk_g2_5 <X> T_16_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 440)  (852 440)  LC_4 Logic Functioning bit
 (38 8)  (854 440)  (854 440)  LC_4 Logic Functioning bit
 (41 8)  (857 440)  (857 440)  LC_4 Logic Functioning bit
 (43 8)  (859 440)  (859 440)  LC_4 Logic Functioning bit
 (52 8)  (868 440)  (868 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (12 9)  (828 441)  (828 441)  routing T_16_27.sp4_h_l_39 <X> T_16_27.sp4_v_b_8
 (29 9)  (845 441)  (845 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 441)  (852 441)  LC_4 Logic Functioning bit
 (38 9)  (854 441)  (854 441)  LC_4 Logic Functioning bit
 (40 9)  (856 441)  (856 441)  LC_4 Logic Functioning bit
 (42 9)  (858 441)  (858 441)  LC_4 Logic Functioning bit
 (15 10)  (831 442)  (831 442)  routing T_16_27.sp4_h_l_24 <X> T_16_27.lc_trk_g2_5
 (16 10)  (832 442)  (832 442)  routing T_16_27.sp4_h_l_24 <X> T_16_27.lc_trk_g2_5
 (17 10)  (833 442)  (833 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 442)  (834 442)  routing T_16_27.sp4_h_l_24 <X> T_16_27.lc_trk_g2_5
 (5 11)  (821 443)  (821 443)  routing T_16_27.sp4_h_l_43 <X> T_16_27.sp4_v_t_43
 (10 14)  (826 446)  (826 446)  routing T_16_27.sp4_v_b_5 <X> T_16_27.sp4_h_l_47
 (14 14)  (830 446)  (830 446)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g3_4
 (15 15)  (831 447)  (831 447)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g3_4
 (16 15)  (832 447)  (832 447)  routing T_16_27.sp4_h_r_36 <X> T_16_27.lc_trk_g3_4
 (17 15)  (833 447)  (833 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_17_27

 (2 2)  (876 434)  (876 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (14 5)  (888 437)  (888 437)  routing T_17_27.top_op_0 <X> T_17_27.lc_trk_g1_0
 (15 5)  (889 437)  (889 437)  routing T_17_27.top_op_0 <X> T_17_27.lc_trk_g1_0
 (17 5)  (891 437)  (891 437)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (32 8)  (906 440)  (906 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 440)  (908 440)  routing T_17_27.lc_trk_g1_0 <X> T_17_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 440)  (910 440)  LC_4 Logic Functioning bit
 (37 8)  (911 440)  (911 440)  LC_4 Logic Functioning bit
 (38 8)  (912 440)  (912 440)  LC_4 Logic Functioning bit
 (39 8)  (913 440)  (913 440)  LC_4 Logic Functioning bit
 (45 8)  (919 440)  (919 440)  LC_4 Logic Functioning bit
 (51 8)  (925 440)  (925 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (910 441)  (910 441)  LC_4 Logic Functioning bit
 (37 9)  (911 441)  (911 441)  LC_4 Logic Functioning bit
 (38 9)  (912 441)  (912 441)  LC_4 Logic Functioning bit
 (39 9)  (913 441)  (913 441)  LC_4 Logic Functioning bit
 (45 9)  (919 441)  (919 441)  LC_4 Logic Functioning bit
 (4 11)  (878 443)  (878 443)  routing T_17_27.sp4_v_b_1 <X> T_17_27.sp4_h_l_43
 (0 14)  (874 446)  (874 446)  routing T_17_27.glb_netwk_4 <X> T_17_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 446)  (875 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_27

 (10 7)  (938 439)  (938 439)  routing T_18_27.sp4_h_l_46 <X> T_18_27.sp4_v_t_41


LogicTile_1_26

 (26 0)  (44 416)  (44 416)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (36 0)  (54 416)  (54 416)  LC_0 Logic Functioning bit
 (38 0)  (56 416)  (56 416)  LC_0 Logic Functioning bit
 (41 0)  (59 416)  (59 416)  LC_0 Logic Functioning bit
 (43 0)  (61 416)  (61 416)  LC_0 Logic Functioning bit
 (45 0)  (63 416)  (63 416)  LC_0 Logic Functioning bit
 (51 0)  (69 416)  (69 416)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (23 417)  (23 417)  routing T_1_26.sp4_h_r_0 <X> T_1_26.sp4_v_b_0
 (26 1)  (44 417)  (44 417)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 417)  (45 417)  routing T_1_26.lc_trk_g1_7 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 417)  (47 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (55 417)  (55 417)  LC_0 Logic Functioning bit
 (39 1)  (57 417)  (57 417)  LC_0 Logic Functioning bit
 (40 1)  (58 417)  (58 417)  LC_0 Logic Functioning bit
 (42 1)  (60 417)  (60 417)  LC_0 Logic Functioning bit
 (45 1)  (63 417)  (63 417)  LC_0 Logic Functioning bit
 (48 1)  (66 417)  (66 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (71 417)  (71 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (20 418)  (20 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (32 2)  (50 418)  (50 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 418)  (51 418)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 418)  (52 418)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 418)  (54 418)  LC_1 Logic Functioning bit
 (37 2)  (55 418)  (55 418)  LC_1 Logic Functioning bit
 (38 2)  (56 418)  (56 418)  LC_1 Logic Functioning bit
 (39 2)  (57 418)  (57 418)  LC_1 Logic Functioning bit
 (45 2)  (63 418)  (63 418)  LC_1 Logic Functioning bit
 (48 2)  (66 418)  (66 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (36 3)  (54 419)  (54 419)  LC_1 Logic Functioning bit
 (37 3)  (55 419)  (55 419)  LC_1 Logic Functioning bit
 (38 3)  (56 419)  (56 419)  LC_1 Logic Functioning bit
 (39 3)  (57 419)  (57 419)  LC_1 Logic Functioning bit
 (45 3)  (63 419)  (63 419)  LC_1 Logic Functioning bit
 (48 3)  (66 419)  (66 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (69 419)  (69 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (19 420)  (19 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (40 420)  (40 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (50 420)  (50 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 420)  (51 420)  routing T_1_26.lc_trk_g2_1 <X> T_1_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 420)  (54 420)  LC_2 Logic Functioning bit
 (37 4)  (55 420)  (55 420)  LC_2 Logic Functioning bit
 (38 4)  (56 420)  (56 420)  LC_2 Logic Functioning bit
 (39 4)  (57 420)  (57 420)  LC_2 Logic Functioning bit
 (45 4)  (63 420)  (63 420)  LC_2 Logic Functioning bit
 (46 4)  (64 420)  (64 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (66 420)  (66 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (18 421)  (18 421)  routing T_1_26.lc_trk_g1_3 <X> T_1_26.wire_logic_cluster/lc_7/cen
 (1 5)  (19 421)  (19 421)  routing T_1_26.lc_trk_g1_3 <X> T_1_26.wire_logic_cluster/lc_7/cen
 (36 5)  (54 421)  (54 421)  LC_2 Logic Functioning bit
 (37 5)  (55 421)  (55 421)  LC_2 Logic Functioning bit
 (38 5)  (56 421)  (56 421)  LC_2 Logic Functioning bit
 (39 5)  (57 421)  (57 421)  LC_2 Logic Functioning bit
 (45 5)  (63 421)  (63 421)  LC_2 Logic Functioning bit
 (21 6)  (39 422)  (39 422)  routing T_1_26.sp4_v_b_15 <X> T_1_26.lc_trk_g1_7
 (22 6)  (40 422)  (40 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (41 422)  (41 422)  routing T_1_26.sp4_v_b_15 <X> T_1_26.lc_trk_g1_7
 (32 6)  (50 422)  (50 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 422)  (51 422)  routing T_1_26.lc_trk_g2_0 <X> T_1_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 422)  (54 422)  LC_3 Logic Functioning bit
 (37 6)  (55 422)  (55 422)  LC_3 Logic Functioning bit
 (38 6)  (56 422)  (56 422)  LC_3 Logic Functioning bit
 (39 6)  (57 422)  (57 422)  LC_3 Logic Functioning bit
 (45 6)  (63 422)  (63 422)  LC_3 Logic Functioning bit
 (46 6)  (64 422)  (64 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (66 422)  (66 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (69 422)  (69 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (39 423)  (39 423)  routing T_1_26.sp4_v_b_15 <X> T_1_26.lc_trk_g1_7
 (36 7)  (54 423)  (54 423)  LC_3 Logic Functioning bit
 (37 7)  (55 423)  (55 423)  LC_3 Logic Functioning bit
 (38 7)  (56 423)  (56 423)  LC_3 Logic Functioning bit
 (39 7)  (57 423)  (57 423)  LC_3 Logic Functioning bit
 (45 7)  (63 423)  (63 423)  LC_3 Logic Functioning bit
 (14 8)  (32 424)  (32 424)  routing T_1_26.wire_logic_cluster/lc_0/out <X> T_1_26.lc_trk_g2_0
 (17 8)  (35 424)  (35 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (36 424)  (36 424)  routing T_1_26.wire_logic_cluster/lc_1/out <X> T_1_26.lc_trk_g2_1
 (17 9)  (35 425)  (35 425)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (4 10)  (22 426)  (22 426)  routing T_1_26.sp4_h_r_0 <X> T_1_26.sp4_v_t_43
 (6 10)  (24 426)  (24 426)  routing T_1_26.sp4_h_r_0 <X> T_1_26.sp4_v_t_43
 (5 11)  (23 427)  (23 427)  routing T_1_26.sp4_h_r_0 <X> T_1_26.sp4_v_t_43
 (15 12)  (33 428)  (33 428)  routing T_1_26.rgt_op_1 <X> T_1_26.lc_trk_g3_1
 (17 12)  (35 428)  (35 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 428)  (36 428)  routing T_1_26.rgt_op_1 <X> T_1_26.lc_trk_g3_1
 (0 14)  (18 430)  (18 430)  routing T_1_26.glb_netwk_4 <X> T_1_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 430)  (19 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_2_26

 (17 0)  (89 416)  (89 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 416)  (90 416)  routing T_2_26.wire_logic_cluster/lc_1/out <X> T_2_26.lc_trk_g0_1
 (29 0)  (101 416)  (101 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 416)  (103 416)  routing T_2_26.lc_trk_g2_5 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 416)  (104 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 416)  (105 416)  routing T_2_26.lc_trk_g2_5 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (40 0)  (112 416)  (112 416)  LC_0 Logic Functioning bit
 (4 1)  (76 417)  (76 417)  routing T_2_26.sp4_v_t_42 <X> T_2_26.sp4_h_r_0
 (26 1)  (98 417)  (98 417)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 417)  (99 417)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 417)  (101 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 417)  (104 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (105 417)  (105 417)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.input_2_0
 (35 1)  (107 417)  (107 417)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.input_2_0
 (2 2)  (74 418)  (74 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (32 2)  (104 418)  (104 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 418)  (105 418)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 418)  (108 418)  LC_1 Logic Functioning bit
 (37 2)  (109 418)  (109 418)  LC_1 Logic Functioning bit
 (38 2)  (110 418)  (110 418)  LC_1 Logic Functioning bit
 (39 2)  (111 418)  (111 418)  LC_1 Logic Functioning bit
 (45 2)  (117 418)  (117 418)  LC_1 Logic Functioning bit
 (48 2)  (120 418)  (120 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (123 418)  (123 418)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (125 418)  (125 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (31 3)  (103 419)  (103 419)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 419)  (108 419)  LC_1 Logic Functioning bit
 (37 3)  (109 419)  (109 419)  LC_1 Logic Functioning bit
 (38 3)  (110 419)  (110 419)  LC_1 Logic Functioning bit
 (39 3)  (111 419)  (111 419)  LC_1 Logic Functioning bit
 (45 3)  (117 419)  (117 419)  LC_1 Logic Functioning bit
 (52 3)  (124 419)  (124 419)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (72 420)  (72 420)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/cen
 (1 4)  (73 420)  (73 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (87 420)  (87 420)  routing T_2_26.lft_op_1 <X> T_2_26.lc_trk_g1_1
 (17 4)  (89 420)  (89 420)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 420)  (90 420)  routing T_2_26.lft_op_1 <X> T_2_26.lc_trk_g1_1
 (21 4)  (93 420)  (93 420)  routing T_2_26.lft_op_3 <X> T_2_26.lc_trk_g1_3
 (22 4)  (94 420)  (94 420)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 420)  (96 420)  routing T_2_26.lft_op_3 <X> T_2_26.lc_trk_g1_3
 (25 4)  (97 420)  (97 420)  routing T_2_26.lft_op_2 <X> T_2_26.lc_trk_g1_2
 (26 4)  (98 420)  (98 420)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (36 4)  (108 420)  (108 420)  LC_2 Logic Functioning bit
 (38 4)  (110 420)  (110 420)  LC_2 Logic Functioning bit
 (41 4)  (113 420)  (113 420)  LC_2 Logic Functioning bit
 (43 4)  (115 420)  (115 420)  LC_2 Logic Functioning bit
 (45 4)  (117 420)  (117 420)  LC_2 Logic Functioning bit
 (48 4)  (120 420)  (120 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (125 420)  (125 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (72 421)  (72 421)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/cen
 (1 5)  (73 421)  (73 421)  routing T_2_26.lc_trk_g3_3 <X> T_2_26.wire_logic_cluster/lc_7/cen
 (12 5)  (84 421)  (84 421)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_b_5
 (22 5)  (94 421)  (94 421)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 421)  (96 421)  routing T_2_26.lft_op_2 <X> T_2_26.lc_trk_g1_2
 (26 5)  (98 421)  (98 421)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 421)  (100 421)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 421)  (101 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (109 421)  (109 421)  LC_2 Logic Functioning bit
 (39 5)  (111 421)  (111 421)  LC_2 Logic Functioning bit
 (40 5)  (112 421)  (112 421)  LC_2 Logic Functioning bit
 (42 5)  (114 421)  (114 421)  LC_2 Logic Functioning bit
 (45 5)  (117 421)  (117 421)  LC_2 Logic Functioning bit
 (13 6)  (85 422)  (85 422)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_t_40
 (28 6)  (100 422)  (100 422)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 422)  (101 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 422)  (104 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 422)  (106 422)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 422)  (107 422)  routing T_2_26.lc_trk_g2_5 <X> T_2_26.input_2_3
 (40 6)  (112 422)  (112 422)  LC_3 Logic Functioning bit
 (47 6)  (119 422)  (119 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (12 7)  (84 423)  (84 423)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_t_40
 (29 7)  (101 423)  (101 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 423)  (102 423)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 423)  (103 423)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 423)  (104 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (105 423)  (105 423)  routing T_2_26.lc_trk_g2_5 <X> T_2_26.input_2_3
 (25 8)  (97 424)  (97 424)  routing T_2_26.wire_logic_cluster/lc_2/out <X> T_2_26.lc_trk_g2_2
 (22 9)  (94 425)  (94 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (89 426)  (89 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 426)  (90 426)  routing T_2_26.wire_logic_cluster/lc_5/out <X> T_2_26.lc_trk_g2_5
 (25 10)  (97 426)  (97 426)  routing T_2_26.wire_logic_cluster/lc_6/out <X> T_2_26.lc_trk_g2_6
 (36 10)  (108 426)  (108 426)  LC_5 Logic Functioning bit
 (38 10)  (110 426)  (110 426)  LC_5 Logic Functioning bit
 (41 10)  (113 426)  (113 426)  LC_5 Logic Functioning bit
 (43 10)  (115 426)  (115 426)  LC_5 Logic Functioning bit
 (45 10)  (117 426)  (117 426)  LC_5 Logic Functioning bit
 (51 10)  (123 426)  (123 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (94 427)  (94 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 427)  (98 427)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 427)  (99 427)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 427)  (101 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 427)  (109 427)  LC_5 Logic Functioning bit
 (39 11)  (111 427)  (111 427)  LC_5 Logic Functioning bit
 (40 11)  (112 427)  (112 427)  LC_5 Logic Functioning bit
 (42 11)  (114 427)  (114 427)  LC_5 Logic Functioning bit
 (45 11)  (117 427)  (117 427)  LC_5 Logic Functioning bit
 (52 11)  (124 427)  (124 427)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (21 12)  (93 428)  (93 428)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g3_3
 (22 12)  (94 428)  (94 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 428)  (95 428)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g3_3
 (36 12)  (108 428)  (108 428)  LC_6 Logic Functioning bit
 (38 12)  (110 428)  (110 428)  LC_6 Logic Functioning bit
 (41 12)  (113 428)  (113 428)  LC_6 Logic Functioning bit
 (43 12)  (115 428)  (115 428)  LC_6 Logic Functioning bit
 (45 12)  (117 428)  (117 428)  LC_6 Logic Functioning bit
 (10 13)  (82 429)  (82 429)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_b_10
 (21 13)  (93 429)  (93 429)  routing T_2_26.sp4_v_t_22 <X> T_2_26.lc_trk_g3_3
 (26 13)  (98 429)  (98 429)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 429)  (99 429)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 429)  (101 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (109 429)  (109 429)  LC_6 Logic Functioning bit
 (39 13)  (111 429)  (111 429)  LC_6 Logic Functioning bit
 (40 13)  (112 429)  (112 429)  LC_6 Logic Functioning bit
 (42 13)  (114 429)  (114 429)  LC_6 Logic Functioning bit
 (45 13)  (117 429)  (117 429)  LC_6 Logic Functioning bit
 (48 13)  (120 429)  (120 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (124 429)  (124 429)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (72 430)  (72 430)  routing T_2_26.glb_netwk_4 <X> T_2_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 430)  (73 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (99 430)  (99 430)  routing T_2_26.lc_trk_g1_1 <X> T_2_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 430)  (101 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 430)  (103 430)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 430)  (104 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 430)  (105 430)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 430)  (109 430)  LC_7 Logic Functioning bit
 (39 14)  (111 430)  (111 430)  LC_7 Logic Functioning bit
 (8 15)  (80 431)  (80 431)  routing T_2_26.sp4_v_b_7 <X> T_2_26.sp4_v_t_47
 (10 15)  (82 431)  (82 431)  routing T_2_26.sp4_v_b_7 <X> T_2_26.sp4_v_t_47
 (26 15)  (98 431)  (98 431)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 431)  (99 431)  routing T_2_26.lc_trk_g1_2 <X> T_2_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 431)  (101 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 431)  (103 431)  routing T_2_26.lc_trk_g2_6 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (48 15)  (120 431)  (120 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_26

 (0 0)  (126 416)  (126 416)  Negative Clock bit

 (17 0)  (143 416)  (143 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (144 416)  (144 416)  routing T_3_26.wire_logic_cluster/lc_1/out <X> T_3_26.lc_trk_g0_1
 (27 0)  (153 416)  (153 416)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 416)  (154 416)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 416)  (155 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 416)  (156 416)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 416)  (157 416)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 416)  (158 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 416)  (159 416)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 416)  (162 416)  LC_0 Logic Functioning bit
 (38 0)  (164 416)  (164 416)  LC_0 Logic Functioning bit
 (45 0)  (171 416)  (171 416)  LC_0 Logic Functioning bit
 (46 0)  (172 416)  (172 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (157 417)  (157 417)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 417)  (162 417)  LC_0 Logic Functioning bit
 (38 1)  (164 417)  (164 417)  LC_0 Logic Functioning bit
 (45 1)  (171 417)  (171 417)  LC_0 Logic Functioning bit
 (48 1)  (174 417)  (174 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (128 418)  (128 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (26 2)  (152 418)  (152 418)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 418)  (153 418)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 418)  (154 418)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 418)  (155 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 418)  (156 418)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 418)  (157 418)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 418)  (158 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 418)  (159 418)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (39 2)  (165 418)  (165 418)  LC_1 Logic Functioning bit
 (27 3)  (153 419)  (153 419)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 419)  (155 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 419)  (156 419)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 419)  (157 419)  routing T_3_26.lc_trk_g2_6 <X> T_3_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 419)  (158 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (160 419)  (160 419)  routing T_3_26.lc_trk_g1_0 <X> T_3_26.input_2_1
 (38 3)  (164 419)  (164 419)  LC_1 Logic Functioning bit
 (41 3)  (167 419)  (167 419)  LC_1 Logic Functioning bit
 (14 4)  (140 420)  (140 420)  routing T_3_26.wire_logic_cluster/lc_0/out <X> T_3_26.lc_trk_g1_0
 (26 4)  (152 420)  (152 420)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (154 420)  (154 420)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 420)  (155 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 420)  (156 420)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 420)  (157 420)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 420)  (158 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 420)  (159 420)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 420)  (162 420)  LC_2 Logic Functioning bit
 (37 4)  (163 420)  (163 420)  LC_2 Logic Functioning bit
 (38 4)  (164 420)  (164 420)  LC_2 Logic Functioning bit
 (39 4)  (165 420)  (165 420)  LC_2 Logic Functioning bit
 (41 4)  (167 420)  (167 420)  LC_2 Logic Functioning bit
 (43 4)  (169 420)  (169 420)  LC_2 Logic Functioning bit
 (17 5)  (143 421)  (143 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (153 421)  (153 421)  routing T_3_26.lc_trk_g1_5 <X> T_3_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 421)  (155 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 421)  (156 421)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 421)  (162 421)  LC_2 Logic Functioning bit
 (37 5)  (163 421)  (163 421)  LC_2 Logic Functioning bit
 (38 5)  (164 421)  (164 421)  LC_2 Logic Functioning bit
 (39 5)  (165 421)  (165 421)  LC_2 Logic Functioning bit
 (40 5)  (166 421)  (166 421)  LC_2 Logic Functioning bit
 (41 5)  (167 421)  (167 421)  LC_2 Logic Functioning bit
 (42 5)  (168 421)  (168 421)  LC_2 Logic Functioning bit
 (43 5)  (169 421)  (169 421)  LC_2 Logic Functioning bit
 (51 5)  (177 421)  (177 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (140 422)  (140 422)  routing T_3_26.wire_logic_cluster/lc_4/out <X> T_3_26.lc_trk_g1_4
 (15 6)  (141 422)  (141 422)  routing T_3_26.sp4_h_r_13 <X> T_3_26.lc_trk_g1_5
 (16 6)  (142 422)  (142 422)  routing T_3_26.sp4_h_r_13 <X> T_3_26.lc_trk_g1_5
 (17 6)  (143 422)  (143 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (144 422)  (144 422)  routing T_3_26.sp4_h_r_13 <X> T_3_26.lc_trk_g1_5
 (27 6)  (153 422)  (153 422)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 422)  (154 422)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 422)  (155 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 422)  (158 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 422)  (159 422)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 422)  (160 422)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (50 6)  (176 422)  (176 422)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (143 423)  (143 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (155 423)  (155 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 423)  (157 423)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_3
 (39 7)  (165 423)  (165 423)  LC_3 Logic Functioning bit
 (27 8)  (153 424)  (153 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 424)  (154 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 424)  (155 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 424)  (156 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 424)  (157 424)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 424)  (158 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 424)  (159 424)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 424)  (162 424)  LC_4 Logic Functioning bit
 (38 8)  (164 424)  (164 424)  LC_4 Logic Functioning bit
 (45 8)  (171 424)  (171 424)  LC_4 Logic Functioning bit
 (46 8)  (172 424)  (172 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (148 425)  (148 425)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (150 425)  (150 425)  routing T_3_26.tnl_op_2 <X> T_3_26.lc_trk_g2_2
 (25 9)  (151 425)  (151 425)  routing T_3_26.tnl_op_2 <X> T_3_26.lc_trk_g2_2
 (36 9)  (162 425)  (162 425)  LC_4 Logic Functioning bit
 (38 9)  (164 425)  (164 425)  LC_4 Logic Functioning bit
 (45 9)  (171 425)  (171 425)  LC_4 Logic Functioning bit
 (48 9)  (174 425)  (174 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (178 425)  (178 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (140 426)  (140 426)  routing T_3_26.bnl_op_4 <X> T_3_26.lc_trk_g2_4
 (17 10)  (143 426)  (143 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 426)  (144 426)  routing T_3_26.wire_logic_cluster/lc_5/out <X> T_3_26.lc_trk_g2_5
 (21 10)  (147 426)  (147 426)  routing T_3_26.wire_logic_cluster/lc_7/out <X> T_3_26.lc_trk_g2_7
 (22 10)  (148 426)  (148 426)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (151 426)  (151 426)  routing T_3_26.bnl_op_6 <X> T_3_26.lc_trk_g2_6
 (26 10)  (152 426)  (152 426)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 426)  (154 426)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 426)  (155 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 426)  (158 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 426)  (159 426)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 426)  (160 426)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 426)  (161 426)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.input_2_5
 (36 10)  (162 426)  (162 426)  LC_5 Logic Functioning bit
 (38 10)  (164 426)  (164 426)  LC_5 Logic Functioning bit
 (41 10)  (167 426)  (167 426)  LC_5 Logic Functioning bit
 (45 10)  (171 426)  (171 426)  LC_5 Logic Functioning bit
 (14 11)  (140 427)  (140 427)  routing T_3_26.bnl_op_4 <X> T_3_26.lc_trk_g2_4
 (17 11)  (143 427)  (143 427)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (148 427)  (148 427)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (151 427)  (151 427)  routing T_3_26.bnl_op_6 <X> T_3_26.lc_trk_g2_6
 (28 11)  (154 427)  (154 427)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 427)  (155 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 427)  (156 427)  routing T_3_26.lc_trk_g2_2 <X> T_3_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (158 427)  (158 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (159 427)  (159 427)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.input_2_5
 (34 11)  (160 427)  (160 427)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.input_2_5
 (36 11)  (162 427)  (162 427)  LC_5 Logic Functioning bit
 (37 11)  (163 427)  (163 427)  LC_5 Logic Functioning bit
 (38 11)  (164 427)  (164 427)  LC_5 Logic Functioning bit
 (39 11)  (165 427)  (165 427)  LC_5 Logic Functioning bit
 (40 11)  (166 427)  (166 427)  LC_5 Logic Functioning bit
 (41 11)  (167 427)  (167 427)  LC_5 Logic Functioning bit
 (45 11)  (171 427)  (171 427)  LC_5 Logic Functioning bit
 (9 12)  (135 428)  (135 428)  routing T_3_26.sp4_v_t_47 <X> T_3_26.sp4_h_r_10
 (15 12)  (141 428)  (141 428)  routing T_3_26.tnl_op_1 <X> T_3_26.lc_trk_g3_1
 (17 12)  (143 428)  (143 428)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (148 428)  (148 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (149 428)  (149 428)  routing T_3_26.sp4_v_t_30 <X> T_3_26.lc_trk_g3_3
 (24 12)  (150 428)  (150 428)  routing T_3_26.sp4_v_t_30 <X> T_3_26.lc_trk_g3_3
 (25 12)  (151 428)  (151 428)  routing T_3_26.sp4_v_b_26 <X> T_3_26.lc_trk_g3_2
 (28 12)  (154 428)  (154 428)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 428)  (155 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 428)  (156 428)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 428)  (157 428)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 428)  (158 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 428)  (159 428)  routing T_3_26.lc_trk_g2_5 <X> T_3_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 428)  (162 428)  LC_6 Logic Functioning bit
 (37 12)  (163 428)  (163 428)  LC_6 Logic Functioning bit
 (38 12)  (164 428)  (164 428)  LC_6 Logic Functioning bit
 (39 12)  (165 428)  (165 428)  LC_6 Logic Functioning bit
 (41 12)  (167 428)  (167 428)  LC_6 Logic Functioning bit
 (43 12)  (169 428)  (169 428)  LC_6 Logic Functioning bit
 (51 12)  (177 428)  (177 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (134 429)  (134 429)  routing T_3_26.sp4_v_t_42 <X> T_3_26.sp4_v_b_10
 (10 13)  (136 429)  (136 429)  routing T_3_26.sp4_v_t_42 <X> T_3_26.sp4_v_b_10
 (18 13)  (144 429)  (144 429)  routing T_3_26.tnl_op_1 <X> T_3_26.lc_trk_g3_1
 (22 13)  (148 429)  (148 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (149 429)  (149 429)  routing T_3_26.sp4_v_b_26 <X> T_3_26.lc_trk_g3_2
 (30 13)  (156 429)  (156 429)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (162 429)  (162 429)  LC_6 Logic Functioning bit
 (37 13)  (163 429)  (163 429)  LC_6 Logic Functioning bit
 (38 13)  (164 429)  (164 429)  LC_6 Logic Functioning bit
 (39 13)  (165 429)  (165 429)  LC_6 Logic Functioning bit
 (41 13)  (167 429)  (167 429)  LC_6 Logic Functioning bit
 (43 13)  (169 429)  (169 429)  LC_6 Logic Functioning bit
 (0 14)  (126 430)  (126 430)  routing T_3_26.glb_netwk_6 <X> T_3_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 430)  (127 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (137 430)  (137 430)  routing T_3_26.sp4_h_r_5 <X> T_3_26.sp4_v_t_46
 (13 14)  (139 430)  (139 430)  routing T_3_26.sp4_h_r_5 <X> T_3_26.sp4_v_t_46
 (14 14)  (140 430)  (140 430)  routing T_3_26.bnl_op_4 <X> T_3_26.lc_trk_g3_4
 (21 14)  (147 430)  (147 430)  routing T_3_26.sp4_v_t_18 <X> T_3_26.lc_trk_g3_7
 (22 14)  (148 430)  (148 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (149 430)  (149 430)  routing T_3_26.sp4_v_t_18 <X> T_3_26.lc_trk_g3_7
 (26 14)  (152 430)  (152 430)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (31 14)  (157 430)  (157 430)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 430)  (158 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 430)  (159 430)  routing T_3_26.lc_trk_g2_4 <X> T_3_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 430)  (162 430)  LC_7 Logic Functioning bit
 (37 14)  (163 430)  (163 430)  LC_7 Logic Functioning bit
 (41 14)  (167 430)  (167 430)  LC_7 Logic Functioning bit
 (42 14)  (168 430)  (168 430)  LC_7 Logic Functioning bit
 (43 14)  (169 430)  (169 430)  LC_7 Logic Functioning bit
 (45 14)  (171 430)  (171 430)  LC_7 Logic Functioning bit
 (0 15)  (126 431)  (126 431)  routing T_3_26.glb_netwk_6 <X> T_3_26.wire_logic_cluster/lc_7/s_r
 (12 15)  (138 431)  (138 431)  routing T_3_26.sp4_h_r_5 <X> T_3_26.sp4_v_t_46
 (14 15)  (140 431)  (140 431)  routing T_3_26.bnl_op_4 <X> T_3_26.lc_trk_g3_4
 (17 15)  (143 431)  (143 431)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (152 431)  (152 431)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 431)  (154 431)  routing T_3_26.lc_trk_g2_7 <X> T_3_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 431)  (155 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (158 431)  (158 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (159 431)  (159 431)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.input_2_7
 (34 15)  (160 431)  (160 431)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.input_2_7
 (35 15)  (161 431)  (161 431)  routing T_3_26.lc_trk_g3_2 <X> T_3_26.input_2_7
 (36 15)  (162 431)  (162 431)  LC_7 Logic Functioning bit
 (37 15)  (163 431)  (163 431)  LC_7 Logic Functioning bit
 (40 15)  (166 431)  (166 431)  LC_7 Logic Functioning bit
 (42 15)  (168 431)  (168 431)  LC_7 Logic Functioning bit
 (43 15)  (169 431)  (169 431)  LC_7 Logic Functioning bit
 (45 15)  (171 431)  (171 431)  LC_7 Logic Functioning bit


LogicTile_4_26

 (5 0)  (185 416)  (185 416)  routing T_4_26.sp4_h_l_44 <X> T_4_26.sp4_h_r_0
 (12 0)  (192 416)  (192 416)  routing T_4_26.sp4_v_t_39 <X> T_4_26.sp4_h_r_2
 (21 0)  (201 416)  (201 416)  routing T_4_26.wire_logic_cluster/lc_3/out <X> T_4_26.lc_trk_g0_3
 (22 0)  (202 416)  (202 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (207 416)  (207 416)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 416)  (208 416)  routing T_4_26.lc_trk_g3_0 <X> T_4_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 416)  (209 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 416)  (212 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (216 416)  (216 416)  LC_0 Logic Functioning bit
 (38 0)  (218 416)  (218 416)  LC_0 Logic Functioning bit
 (4 1)  (184 417)  (184 417)  routing T_4_26.sp4_h_l_44 <X> T_4_26.sp4_h_r_0
 (5 1)  (185 417)  (185 417)  routing T_4_26.sp4_h_r_0 <X> T_4_26.sp4_v_b_0
 (31 1)  (211 417)  (211 417)  routing T_4_26.lc_trk_g0_3 <X> T_4_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 417)  (216 417)  LC_0 Logic Functioning bit
 (37 1)  (217 417)  (217 417)  LC_0 Logic Functioning bit
 (38 1)  (218 417)  (218 417)  LC_0 Logic Functioning bit
 (39 1)  (219 417)  (219 417)  LC_0 Logic Functioning bit
 (40 1)  (220 417)  (220 417)  LC_0 Logic Functioning bit
 (42 1)  (222 417)  (222 417)  LC_0 Logic Functioning bit
 (53 1)  (233 417)  (233 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (194 418)  (194 418)  routing T_4_26.wire_logic_cluster/lc_4/out <X> T_4_26.lc_trk_g0_4
 (15 2)  (195 418)  (195 418)  routing T_4_26.bot_op_5 <X> T_4_26.lc_trk_g0_5
 (17 2)  (197 418)  (197 418)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (206 418)  (206 418)  routing T_4_26.lc_trk_g0_5 <X> T_4_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 418)  (207 418)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 418)  (208 418)  routing T_4_26.lc_trk_g3_1 <X> T_4_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 418)  (209 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 418)  (211 418)  routing T_4_26.lc_trk_g0_4 <X> T_4_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 418)  (212 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (216 418)  (216 418)  LC_1 Logic Functioning bit
 (37 2)  (217 418)  (217 418)  LC_1 Logic Functioning bit
 (40 2)  (220 418)  (220 418)  LC_1 Logic Functioning bit
 (42 2)  (222 418)  (222 418)  LC_1 Logic Functioning bit
 (43 2)  (223 418)  (223 418)  LC_1 Logic Functioning bit
 (46 2)  (226 418)  (226 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (227 418)  (227 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (228 418)  (228 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (230 418)  (230 418)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (232 418)  (232 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (197 419)  (197 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (209 419)  (209 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 419)  (216 419)  LC_1 Logic Functioning bit
 (37 3)  (217 419)  (217 419)  LC_1 Logic Functioning bit
 (42 3)  (222 419)  (222 419)  LC_1 Logic Functioning bit
 (43 3)  (223 419)  (223 419)  LC_1 Logic Functioning bit
 (47 3)  (227 419)  (227 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (231 419)  (231 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (10 4)  (190 420)  (190 420)  routing T_4_26.sp4_v_t_46 <X> T_4_26.sp4_h_r_4
 (11 4)  (191 420)  (191 420)  routing T_4_26.sp4_h_l_46 <X> T_4_26.sp4_v_b_5
 (13 4)  (193 420)  (193 420)  routing T_4_26.sp4_h_l_46 <X> T_4_26.sp4_v_b_5
 (26 4)  (206 420)  (206 420)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (208 420)  (208 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 420)  (209 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 420)  (210 420)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 420)  (211 420)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 420)  (212 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 420)  (214 420)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 420)  (215 420)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.input_2_2
 (40 4)  (220 420)  (220 420)  LC_2 Logic Functioning bit
 (12 5)  (192 421)  (192 421)  routing T_4_26.sp4_h_l_46 <X> T_4_26.sp4_v_b_5
 (26 5)  (206 421)  (206 421)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 421)  (207 421)  routing T_4_26.lc_trk_g1_7 <X> T_4_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 421)  (209 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 421)  (210 421)  routing T_4_26.lc_trk_g2_7 <X> T_4_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 421)  (211 421)  routing T_4_26.lc_trk_g1_6 <X> T_4_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 421)  (212 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (213 421)  (213 421)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.input_2_2
 (35 5)  (215 421)  (215 421)  routing T_4_26.lc_trk_g2_6 <X> T_4_26.input_2_2
 (17 6)  (197 422)  (197 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 422)  (198 422)  routing T_4_26.wire_logic_cluster/lc_5/out <X> T_4_26.lc_trk_g1_5
 (21 6)  (201 422)  (201 422)  routing T_4_26.sp4_h_l_10 <X> T_4_26.lc_trk_g1_7
 (22 6)  (202 422)  (202 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (203 422)  (203 422)  routing T_4_26.sp4_h_l_10 <X> T_4_26.lc_trk_g1_7
 (24 6)  (204 422)  (204 422)  routing T_4_26.sp4_h_l_10 <X> T_4_26.lc_trk_g1_7
 (25 6)  (205 422)  (205 422)  routing T_4_26.sp4_v_t_3 <X> T_4_26.lc_trk_g1_6
 (27 6)  (207 422)  (207 422)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 422)  (208 422)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 422)  (209 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 422)  (210 422)  routing T_4_26.lc_trk_g3_5 <X> T_4_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 422)  (211 422)  routing T_4_26.lc_trk_g1_5 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 422)  (212 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 422)  (214 422)  routing T_4_26.lc_trk_g1_5 <X> T_4_26.wire_logic_cluster/lc_3/in_3
 (50 6)  (230 422)  (230 422)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (201 423)  (201 423)  routing T_4_26.sp4_h_l_10 <X> T_4_26.lc_trk_g1_7
 (22 7)  (202 423)  (202 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (203 423)  (203 423)  routing T_4_26.sp4_v_t_3 <X> T_4_26.lc_trk_g1_6
 (25 7)  (205 423)  (205 423)  routing T_4_26.sp4_v_t_3 <X> T_4_26.lc_trk_g1_6
 (26 7)  (206 423)  (206 423)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 423)  (208 423)  routing T_4_26.lc_trk_g2_3 <X> T_4_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 423)  (209 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 423)  (216 423)  LC_3 Logic Functioning bit
 (14 8)  (194 424)  (194 424)  routing T_4_26.bnl_op_0 <X> T_4_26.lc_trk_g2_0
 (17 8)  (197 424)  (197 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (202 424)  (202 424)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (204 424)  (204 424)  routing T_4_26.tnl_op_3 <X> T_4_26.lc_trk_g2_3
 (27 8)  (207 424)  (207 424)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 424)  (208 424)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 424)  (209 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 424)  (212 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 424)  (213 424)  routing T_4_26.lc_trk_g2_1 <X> T_4_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 424)  (216 424)  LC_4 Logic Functioning bit
 (37 8)  (217 424)  (217 424)  LC_4 Logic Functioning bit
 (38 8)  (218 424)  (218 424)  LC_4 Logic Functioning bit
 (40 8)  (220 424)  (220 424)  LC_4 Logic Functioning bit
 (41 8)  (221 424)  (221 424)  LC_4 Logic Functioning bit
 (42 8)  (222 424)  (222 424)  LC_4 Logic Functioning bit
 (43 8)  (223 424)  (223 424)  LC_4 Logic Functioning bit
 (48 8)  (228 424)  (228 424)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (184 425)  (184 425)  routing T_4_26.sp4_v_t_36 <X> T_4_26.sp4_h_r_6
 (14 9)  (194 425)  (194 425)  routing T_4_26.bnl_op_0 <X> T_4_26.lc_trk_g2_0
 (17 9)  (197 425)  (197 425)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (201 425)  (201 425)  routing T_4_26.tnl_op_3 <X> T_4_26.lc_trk_g2_3
 (28 9)  (208 425)  (208 425)  routing T_4_26.lc_trk_g2_0 <X> T_4_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 425)  (209 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 425)  (210 425)  routing T_4_26.lc_trk_g3_2 <X> T_4_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 425)  (212 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (213 425)  (213 425)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_4
 (34 9)  (214 425)  (214 425)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_4
 (35 9)  (215 425)  (215 425)  routing T_4_26.lc_trk_g3_3 <X> T_4_26.input_2_4
 (36 9)  (216 425)  (216 425)  LC_4 Logic Functioning bit
 (37 9)  (217 425)  (217 425)  LC_4 Logic Functioning bit
 (38 9)  (218 425)  (218 425)  LC_4 Logic Functioning bit
 (39 9)  (219 425)  (219 425)  LC_4 Logic Functioning bit
 (40 9)  (220 425)  (220 425)  LC_4 Logic Functioning bit
 (41 9)  (221 425)  (221 425)  LC_4 Logic Functioning bit
 (42 9)  (222 425)  (222 425)  LC_4 Logic Functioning bit
 (43 9)  (223 425)  (223 425)  LC_4 Logic Functioning bit
 (51 9)  (231 425)  (231 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (195 426)  (195 426)  routing T_4_26.tnl_op_5 <X> T_4_26.lc_trk_g2_5
 (17 10)  (197 426)  (197 426)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (202 426)  (202 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (203 426)  (203 426)  routing T_4_26.sp4_v_b_47 <X> T_4_26.lc_trk_g2_7
 (24 10)  (204 426)  (204 426)  routing T_4_26.sp4_v_b_47 <X> T_4_26.lc_trk_g2_7
 (25 10)  (205 426)  (205 426)  routing T_4_26.sp4_v_b_38 <X> T_4_26.lc_trk_g2_6
 (26 10)  (206 426)  (206 426)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 426)  (208 426)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 426)  (209 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 426)  (210 426)  routing T_4_26.lc_trk_g2_4 <X> T_4_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 426)  (211 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 426)  (212 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 426)  (213 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 426)  (214 426)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 426)  (215 426)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.input_2_5
 (40 10)  (220 426)  (220 426)  LC_5 Logic Functioning bit
 (14 11)  (194 427)  (194 427)  routing T_4_26.tnl_op_4 <X> T_4_26.lc_trk_g2_4
 (15 11)  (195 427)  (195 427)  routing T_4_26.tnl_op_4 <X> T_4_26.lc_trk_g2_4
 (17 11)  (197 427)  (197 427)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (198 427)  (198 427)  routing T_4_26.tnl_op_5 <X> T_4_26.lc_trk_g2_5
 (22 11)  (202 427)  (202 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (203 427)  (203 427)  routing T_4_26.sp4_v_b_38 <X> T_4_26.lc_trk_g2_6
 (25 11)  (205 427)  (205 427)  routing T_4_26.sp4_v_b_38 <X> T_4_26.lc_trk_g2_6
 (26 11)  (206 427)  (206 427)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 427)  (207 427)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 427)  (208 427)  routing T_4_26.lc_trk_g3_6 <X> T_4_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 427)  (209 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 427)  (211 427)  routing T_4_26.lc_trk_g3_7 <X> T_4_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 427)  (212 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (213 427)  (213 427)  routing T_4_26.lc_trk_g2_5 <X> T_4_26.input_2_5
 (15 12)  (195 428)  (195 428)  routing T_4_26.tnr_op_1 <X> T_4_26.lc_trk_g3_1
 (17 12)  (197 428)  (197 428)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (201 428)  (201 428)  routing T_4_26.bnl_op_3 <X> T_4_26.lc_trk_g3_3
 (22 12)  (202 428)  (202 428)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (205 428)  (205 428)  routing T_4_26.bnl_op_2 <X> T_4_26.lc_trk_g3_2
 (17 13)  (197 429)  (197 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (201 429)  (201 429)  routing T_4_26.bnl_op_3 <X> T_4_26.lc_trk_g3_3
 (22 13)  (202 429)  (202 429)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (205 429)  (205 429)  routing T_4_26.bnl_op_2 <X> T_4_26.lc_trk_g3_2
 (3 14)  (183 430)  (183 430)  routing T_4_26.sp12_v_b_1 <X> T_4_26.sp12_v_t_22
 (15 14)  (195 430)  (195 430)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g3_5
 (16 14)  (196 430)  (196 430)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g3_5
 (17 14)  (197 430)  (197 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 430)  (198 430)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g3_5
 (22 14)  (202 430)  (202 430)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (204 430)  (204 430)  routing T_4_26.tnl_op_7 <X> T_4_26.lc_trk_g3_7
 (8 15)  (188 431)  (188 431)  routing T_4_26.sp4_v_b_7 <X> T_4_26.sp4_v_t_47
 (10 15)  (190 431)  (190 431)  routing T_4_26.sp4_v_b_7 <X> T_4_26.sp4_v_t_47
 (18 15)  (198 431)  (198 431)  routing T_4_26.sp4_h_r_45 <X> T_4_26.lc_trk_g3_5
 (21 15)  (201 431)  (201 431)  routing T_4_26.tnl_op_7 <X> T_4_26.lc_trk_g3_7
 (22 15)  (202 431)  (202 431)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (204 431)  (204 431)  routing T_4_26.tnl_op_6 <X> T_4_26.lc_trk_g3_6
 (25 15)  (205 431)  (205 431)  routing T_4_26.tnl_op_6 <X> T_4_26.lc_trk_g3_6


LogicTile_5_26

 (15 0)  (249 416)  (249 416)  routing T_5_26.lft_op_1 <X> T_5_26.lc_trk_g0_1
 (17 0)  (251 416)  (251 416)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 416)  (252 416)  routing T_5_26.lft_op_1 <X> T_5_26.lc_trk_g0_1
 (1 2)  (235 418)  (235 418)  routing T_5_26.glb_netwk_5 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (236 418)  (236 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (245 418)  (245 418)  routing T_5_26.sp4_h_r_8 <X> T_5_26.sp4_v_t_39
 (13 2)  (247 418)  (247 418)  routing T_5_26.sp4_h_r_8 <X> T_5_26.sp4_v_t_39
 (15 2)  (249 418)  (249 418)  routing T_5_26.sp4_v_b_21 <X> T_5_26.lc_trk_g0_5
 (16 2)  (250 418)  (250 418)  routing T_5_26.sp4_v_b_21 <X> T_5_26.lc_trk_g0_5
 (17 2)  (251 418)  (251 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (261 418)  (261 418)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 418)  (265 418)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 418)  (268 418)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 418)  (270 418)  LC_1 Logic Functioning bit
 (38 2)  (272 418)  (272 418)  LC_1 Logic Functioning bit
 (41 2)  (275 418)  (275 418)  LC_1 Logic Functioning bit
 (43 2)  (277 418)  (277 418)  LC_1 Logic Functioning bit
 (0 3)  (234 419)  (234 419)  routing T_5_26.glb_netwk_5 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (12 3)  (246 419)  (246 419)  routing T_5_26.sp4_h_r_8 <X> T_5_26.sp4_v_t_39
 (28 3)  (262 419)  (262 419)  routing T_5_26.lc_trk_g2_1 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 419)  (263 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 419)  (264 419)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 419)  (265 419)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 419)  (270 419)  LC_1 Logic Functioning bit
 (38 3)  (272 419)  (272 419)  LC_1 Logic Functioning bit
 (40 3)  (274 419)  (274 419)  LC_1 Logic Functioning bit
 (42 3)  (276 419)  (276 419)  LC_1 Logic Functioning bit
 (48 3)  (282 419)  (282 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (235 420)  (235 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (8 4)  (242 420)  (242 420)  routing T_5_26.sp4_v_b_10 <X> T_5_26.sp4_h_r_4
 (9 4)  (243 420)  (243 420)  routing T_5_26.sp4_v_b_10 <X> T_5_26.sp4_h_r_4
 (10 4)  (244 420)  (244 420)  routing T_5_26.sp4_v_b_10 <X> T_5_26.sp4_h_r_4
 (21 4)  (255 420)  (255 420)  routing T_5_26.wire_logic_cluster/lc_3/out <X> T_5_26.lc_trk_g1_3
 (22 4)  (256 420)  (256 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 420)  (259 420)  routing T_5_26.wire_logic_cluster/lc_2/out <X> T_5_26.lc_trk_g1_2
 (26 4)  (260 420)  (260 420)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 420)  (261 420)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 420)  (263 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 420)  (264 420)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 420)  (268 420)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 420)  (270 420)  LC_2 Logic Functioning bit
 (37 4)  (271 420)  (271 420)  LC_2 Logic Functioning bit
 (38 4)  (272 420)  (272 420)  LC_2 Logic Functioning bit
 (39 4)  (273 420)  (273 420)  LC_2 Logic Functioning bit
 (41 4)  (275 420)  (275 420)  LC_2 Logic Functioning bit
 (43 4)  (277 420)  (277 420)  LC_2 Logic Functioning bit
 (53 4)  (287 420)  (287 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (234 421)  (234 421)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/cen
 (22 5)  (256 421)  (256 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (260 421)  (260 421)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 421)  (261 421)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 421)  (263 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 421)  (265 421)  routing T_5_26.lc_trk_g1_2 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 421)  (270 421)  LC_2 Logic Functioning bit
 (38 5)  (272 421)  (272 421)  LC_2 Logic Functioning bit
 (3 6)  (237 422)  (237 422)  routing T_5_26.sp12_v_b_0 <X> T_5_26.sp12_v_t_23
 (14 6)  (248 422)  (248 422)  routing T_5_26.wire_logic_cluster/lc_4/out <X> T_5_26.lc_trk_g1_4
 (21 6)  (255 422)  (255 422)  routing T_5_26.sp4_h_l_2 <X> T_5_26.lc_trk_g1_7
 (22 6)  (256 422)  (256 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (257 422)  (257 422)  routing T_5_26.sp4_h_l_2 <X> T_5_26.lc_trk_g1_7
 (24 6)  (258 422)  (258 422)  routing T_5_26.sp4_h_l_2 <X> T_5_26.lc_trk_g1_7
 (26 6)  (260 422)  (260 422)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (31 6)  (265 422)  (265 422)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 422)  (267 422)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 422)  (268 422)  routing T_5_26.lc_trk_g3_5 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (38 6)  (272 422)  (272 422)  LC_3 Logic Functioning bit
 (45 6)  (279 422)  (279 422)  LC_3 Logic Functioning bit
 (53 6)  (287 422)  (287 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (251 423)  (251 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 423)  (256 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (257 423)  (257 423)  routing T_5_26.sp4_h_r_6 <X> T_5_26.lc_trk_g1_6
 (24 7)  (258 423)  (258 423)  routing T_5_26.sp4_h_r_6 <X> T_5_26.lc_trk_g1_6
 (25 7)  (259 423)  (259 423)  routing T_5_26.sp4_h_r_6 <X> T_5_26.lc_trk_g1_6
 (26 7)  (260 423)  (260 423)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 423)  (261 423)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (271 423)  (271 423)  LC_3 Logic Functioning bit
 (39 7)  (273 423)  (273 423)  LC_3 Logic Functioning bit
 (45 7)  (279 423)  (279 423)  LC_3 Logic Functioning bit
 (4 8)  (238 424)  (238 424)  routing T_5_26.sp4_v_t_43 <X> T_5_26.sp4_v_b_6
 (17 8)  (251 424)  (251 424)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 424)  (252 424)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g2_1
 (27 8)  (261 424)  (261 424)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 424)  (264 424)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 424)  (265 424)  routing T_5_26.lc_trk_g0_5 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (270 424)  (270 424)  LC_4 Logic Functioning bit
 (38 8)  (272 424)  (272 424)  LC_4 Logic Functioning bit
 (45 8)  (279 424)  (279 424)  LC_4 Logic Functioning bit
 (47 8)  (281 424)  (281 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (248 425)  (248 425)  routing T_5_26.sp12_v_b_16 <X> T_5_26.lc_trk_g2_0
 (16 9)  (250 425)  (250 425)  routing T_5_26.sp12_v_b_16 <X> T_5_26.lc_trk_g2_0
 (17 9)  (251 425)  (251 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (30 9)  (264 425)  (264 425)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (270 425)  (270 425)  LC_4 Logic Functioning bit
 (38 9)  (272 425)  (272 425)  LC_4 Logic Functioning bit
 (45 9)  (279 425)  (279 425)  LC_4 Logic Functioning bit
 (12 10)  (246 426)  (246 426)  routing T_5_26.sp4_v_b_8 <X> T_5_26.sp4_h_l_45
 (17 10)  (251 426)  (251 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 426)  (252 426)  routing T_5_26.wire_logic_cluster/lc_5/out <X> T_5_26.lc_trk_g2_5
 (26 10)  (260 426)  (260 426)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (32 10)  (266 426)  (266 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 426)  (267 426)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 426)  (268 426)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 426)  (270 426)  LC_5 Logic Functioning bit
 (38 10)  (272 426)  (272 426)  LC_5 Logic Functioning bit
 (45 10)  (279 426)  (279 426)  LC_5 Logic Functioning bit
 (15 11)  (249 427)  (249 427)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g2_4
 (16 11)  (250 427)  (250 427)  routing T_5_26.sp4_v_t_33 <X> T_5_26.lc_trk_g2_4
 (17 11)  (251 427)  (251 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (260 427)  (260 427)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 427)  (261 427)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 427)  (263 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (271 427)  (271 427)  LC_5 Logic Functioning bit
 (39 11)  (273 427)  (273 427)  LC_5 Logic Functioning bit
 (45 11)  (279 427)  (279 427)  LC_5 Logic Functioning bit
 (15 12)  (249 428)  (249 428)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g3_1
 (16 12)  (250 428)  (250 428)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g3_1
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (263 428)  (263 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 428)  (265 428)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 428)  (266 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 428)  (267 428)  routing T_5_26.lc_trk_g2_5 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 428)  (269 428)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.input_2_6
 (38 12)  (272 428)  (272 428)  LC_6 Logic Functioning bit
 (18 13)  (252 429)  (252 429)  routing T_5_26.sp4_h_r_25 <X> T_5_26.lc_trk_g3_1
 (28 13)  (262 429)  (262 429)  routing T_5_26.lc_trk_g2_0 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 429)  (263 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 429)  (266 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (267 429)  (267 429)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.input_2_6
 (48 13)  (282 429)  (282 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (234 430)  (234 430)  routing T_5_26.glb_netwk_4 <X> T_5_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 430)  (235 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (238 430)  (238 430)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_v_t_44
 (6 14)  (240 430)  (240 430)  routing T_5_26.sp4_v_b_1 <X> T_5_26.sp4_v_t_44
 (15 14)  (249 430)  (249 430)  routing T_5_26.sp4_h_r_45 <X> T_5_26.lc_trk_g3_5
 (16 14)  (250 430)  (250 430)  routing T_5_26.sp4_h_r_45 <X> T_5_26.lc_trk_g3_5
 (17 14)  (251 430)  (251 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (252 430)  (252 430)  routing T_5_26.sp4_h_r_45 <X> T_5_26.lc_trk_g3_5
 (28 14)  (262 430)  (262 430)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 430)  (263 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 430)  (264 430)  routing T_5_26.lc_trk_g2_4 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 430)  (266 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 430)  (267 430)  routing T_5_26.lc_trk_g2_0 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (41 14)  (275 430)  (275 430)  LC_7 Logic Functioning bit
 (43 14)  (277 430)  (277 430)  LC_7 Logic Functioning bit
 (18 15)  (252 431)  (252 431)  routing T_5_26.sp4_h_r_45 <X> T_5_26.lc_trk_g3_5
 (29 15)  (263 431)  (263 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (271 431)  (271 431)  LC_7 Logic Functioning bit
 (39 15)  (273 431)  (273 431)  LC_7 Logic Functioning bit
 (40 15)  (274 431)  (274 431)  LC_7 Logic Functioning bit
 (42 15)  (276 431)  (276 431)  LC_7 Logic Functioning bit
 (48 15)  (282 431)  (282 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_26

 (21 0)  (309 416)  (309 416)  routing T_6_26.sp4_h_r_19 <X> T_6_26.lc_trk_g0_3
 (22 0)  (310 416)  (310 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (311 416)  (311 416)  routing T_6_26.sp4_h_r_19 <X> T_6_26.lc_trk_g0_3
 (24 0)  (312 416)  (312 416)  routing T_6_26.sp4_h_r_19 <X> T_6_26.lc_trk_g0_3
 (21 1)  (309 417)  (309 417)  routing T_6_26.sp4_h_r_19 <X> T_6_26.lc_trk_g0_3
 (1 2)  (289 418)  (289 418)  routing T_6_26.glb_netwk_5 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (313 418)  (313 418)  routing T_6_26.sp4_h_r_14 <X> T_6_26.lc_trk_g0_6
 (26 2)  (314 418)  (314 418)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_1/in_0
 (31 2)  (319 418)  (319 418)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 418)  (322 418)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 418)  (325 418)  LC_1 Logic Functioning bit
 (39 2)  (327 418)  (327 418)  LC_1 Logic Functioning bit
 (40 2)  (328 418)  (328 418)  LC_1 Logic Functioning bit
 (41 2)  (329 418)  (329 418)  LC_1 Logic Functioning bit
 (42 2)  (330 418)  (330 418)  LC_1 Logic Functioning bit
 (43 2)  (331 418)  (331 418)  LC_1 Logic Functioning bit
 (0 3)  (288 419)  (288 419)  routing T_6_26.glb_netwk_5 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (9 3)  (297 419)  (297 419)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_v_t_36
 (22 3)  (310 419)  (310 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (311 419)  (311 419)  routing T_6_26.sp4_h_r_14 <X> T_6_26.lc_trk_g0_6
 (24 3)  (312 419)  (312 419)  routing T_6_26.sp4_h_r_14 <X> T_6_26.lc_trk_g0_6
 (28 3)  (316 419)  (316 419)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 419)  (317 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 419)  (324 419)  LC_1 Logic Functioning bit
 (38 3)  (326 419)  (326 419)  LC_1 Logic Functioning bit
 (40 3)  (328 419)  (328 419)  LC_1 Logic Functioning bit
 (41 3)  (329 419)  (329 419)  LC_1 Logic Functioning bit
 (42 3)  (330 419)  (330 419)  LC_1 Logic Functioning bit
 (43 3)  (331 419)  (331 419)  LC_1 Logic Functioning bit
 (0 4)  (288 420)  (288 420)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/cen
 (1 4)  (289 420)  (289 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (302 420)  (302 420)  routing T_6_26.sp4_v_b_8 <X> T_6_26.lc_trk_g1_0
 (21 4)  (309 420)  (309 420)  routing T_6_26.wire_logic_cluster/lc_3/out <X> T_6_26.lc_trk_g1_3
 (22 4)  (310 420)  (310 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (316 420)  (316 420)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 420)  (317 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 420)  (318 420)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 420)  (320 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 420)  (322 420)  routing T_6_26.lc_trk_g1_0 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 420)  (325 420)  LC_2 Logic Functioning bit
 (39 4)  (327 420)  (327 420)  LC_2 Logic Functioning bit
 (40 4)  (328 420)  (328 420)  LC_2 Logic Functioning bit
 (42 4)  (330 420)  (330 420)  LC_2 Logic Functioning bit
 (43 4)  (331 420)  (331 420)  LC_2 Logic Functioning bit
 (50 4)  (338 420)  (338 420)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (288 421)  (288 421)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/cen
 (1 5)  (289 421)  (289 421)  routing T_6_26.lc_trk_g3_3 <X> T_6_26.wire_logic_cluster/lc_7/cen
 (9 5)  (297 421)  (297 421)  routing T_6_26.sp4_v_t_45 <X> T_6_26.sp4_v_b_4
 (10 5)  (298 421)  (298 421)  routing T_6_26.sp4_v_t_45 <X> T_6_26.sp4_v_b_4
 (14 5)  (302 421)  (302 421)  routing T_6_26.sp4_v_b_8 <X> T_6_26.lc_trk_g1_0
 (16 5)  (304 421)  (304 421)  routing T_6_26.sp4_v_b_8 <X> T_6_26.lc_trk_g1_0
 (17 5)  (305 421)  (305 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (19 5)  (307 421)  (307 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (26 5)  (314 421)  (314 421)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 421)  (315 421)  routing T_6_26.lc_trk_g1_3 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 421)  (317 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 421)  (318 421)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 421)  (324 421)  LC_2 Logic Functioning bit
 (40 5)  (328 421)  (328 421)  LC_2 Logic Functioning bit
 (42 5)  (330 421)  (330 421)  LC_2 Logic Functioning bit
 (43 5)  (331 421)  (331 421)  LC_2 Logic Functioning bit
 (4 6)  (292 422)  (292 422)  routing T_6_26.sp4_h_r_3 <X> T_6_26.sp4_v_t_38
 (14 6)  (302 422)  (302 422)  routing T_6_26.wire_logic_cluster/lc_4/out <X> T_6_26.lc_trk_g1_4
 (16 6)  (304 422)  (304 422)  routing T_6_26.sp4_v_b_13 <X> T_6_26.lc_trk_g1_5
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (306 422)  (306 422)  routing T_6_26.sp4_v_b_13 <X> T_6_26.lc_trk_g1_5
 (31 6)  (319 422)  (319 422)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 422)  (320 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 422)  (321 422)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 422)  (322 422)  routing T_6_26.lc_trk_g3_5 <X> T_6_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 422)  (324 422)  LC_3 Logic Functioning bit
 (38 6)  (326 422)  (326 422)  LC_3 Logic Functioning bit
 (45 6)  (333 422)  (333 422)  LC_3 Logic Functioning bit
 (5 7)  (293 423)  (293 423)  routing T_6_26.sp4_h_r_3 <X> T_6_26.sp4_v_t_38
 (17 7)  (305 423)  (305 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (306 423)  (306 423)  routing T_6_26.sp4_v_b_13 <X> T_6_26.lc_trk_g1_5
 (22 7)  (310 423)  (310 423)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (311 423)  (311 423)  routing T_6_26.sp12_h_r_14 <X> T_6_26.lc_trk_g1_6
 (26 7)  (314 423)  (314 423)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 423)  (317 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (325 423)  (325 423)  LC_3 Logic Functioning bit
 (39 7)  (327 423)  (327 423)  LC_3 Logic Functioning bit
 (45 7)  (333 423)  (333 423)  LC_3 Logic Functioning bit
 (47 7)  (335 423)  (335 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (293 424)  (293 424)  routing T_6_26.sp4_v_b_0 <X> T_6_26.sp4_h_r_6
 (6 8)  (294 424)  (294 424)  routing T_6_26.sp4_v_t_38 <X> T_6_26.sp4_v_b_6
 (8 8)  (296 424)  (296 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (9 8)  (297 424)  (297 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (10 8)  (298 424)  (298 424)  routing T_6_26.sp4_v_b_1 <X> T_6_26.sp4_h_r_7
 (21 8)  (309 424)  (309 424)  routing T_6_26.sp12_v_t_0 <X> T_6_26.lc_trk_g2_3
 (22 8)  (310 424)  (310 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (312 424)  (312 424)  routing T_6_26.sp12_v_t_0 <X> T_6_26.lc_trk_g2_3
 (27 8)  (315 424)  (315 424)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 424)  (316 424)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 424)  (318 424)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 424)  (324 424)  LC_4 Logic Functioning bit
 (38 8)  (326 424)  (326 424)  LC_4 Logic Functioning bit
 (45 8)  (333 424)  (333 424)  LC_4 Logic Functioning bit
 (47 8)  (335 424)  (335 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (292 425)  (292 425)  routing T_6_26.sp4_v_b_0 <X> T_6_26.sp4_h_r_6
 (5 9)  (293 425)  (293 425)  routing T_6_26.sp4_v_t_38 <X> T_6_26.sp4_v_b_6
 (6 9)  (294 425)  (294 425)  routing T_6_26.sp4_v_b_0 <X> T_6_26.sp4_h_r_6
 (21 9)  (309 425)  (309 425)  routing T_6_26.sp12_v_t_0 <X> T_6_26.lc_trk_g2_3
 (30 9)  (318 425)  (318 425)  routing T_6_26.lc_trk_g3_6 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 425)  (319 425)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 425)  (324 425)  LC_4 Logic Functioning bit
 (38 9)  (326 425)  (326 425)  LC_4 Logic Functioning bit
 (45 9)  (333 425)  (333 425)  LC_4 Logic Functioning bit
 (12 10)  (300 426)  (300 426)  routing T_6_26.sp4_h_r_5 <X> T_6_26.sp4_h_l_45
 (14 10)  (302 426)  (302 426)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g2_4
 (16 10)  (304 426)  (304 426)  routing T_6_26.sp12_v_b_21 <X> T_6_26.lc_trk_g2_5
 (17 10)  (305 426)  (305 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (309 426)  (309 426)  routing T_6_26.bnl_op_7 <X> T_6_26.lc_trk_g2_7
 (22 10)  (310 426)  (310 426)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (314 426)  (314 426)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 426)  (315 426)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 426)  (317 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 426)  (318 426)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 426)  (319 426)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 426)  (320 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (324 426)  (324 426)  LC_5 Logic Functioning bit
 (41 10)  (329 426)  (329 426)  LC_5 Logic Functioning bit
 (43 10)  (331 426)  (331 426)  LC_5 Logic Functioning bit
 (13 11)  (301 427)  (301 427)  routing T_6_26.sp4_h_r_5 <X> T_6_26.sp4_h_l_45
 (14 11)  (302 427)  (302 427)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g2_4
 (15 11)  (303 427)  (303 427)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g2_4
 (16 11)  (304 427)  (304 427)  routing T_6_26.sp4_h_r_44 <X> T_6_26.lc_trk_g2_4
 (17 11)  (305 427)  (305 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (306 427)  (306 427)  routing T_6_26.sp12_v_b_21 <X> T_6_26.lc_trk_g2_5
 (21 11)  (309 427)  (309 427)  routing T_6_26.bnl_op_7 <X> T_6_26.lc_trk_g2_7
 (27 11)  (315 427)  (315 427)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 427)  (317 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 427)  (319 427)  routing T_6_26.lc_trk_g0_6 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 427)  (320 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (321 427)  (321 427)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.input_2_5
 (35 11)  (323 427)  (323 427)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.input_2_5
 (36 11)  (324 427)  (324 427)  LC_5 Logic Functioning bit
 (37 11)  (325 427)  (325 427)  LC_5 Logic Functioning bit
 (39 11)  (327 427)  (327 427)  LC_5 Logic Functioning bit
 (40 11)  (328 427)  (328 427)  LC_5 Logic Functioning bit
 (42 11)  (330 427)  (330 427)  LC_5 Logic Functioning bit
 (5 12)  (293 428)  (293 428)  routing T_6_26.sp4_v_b_9 <X> T_6_26.sp4_h_r_9
 (8 12)  (296 428)  (296 428)  routing T_6_26.sp4_h_l_47 <X> T_6_26.sp4_h_r_10
 (21 12)  (309 428)  (309 428)  routing T_6_26.sp4_h_r_35 <X> T_6_26.lc_trk_g3_3
 (22 12)  (310 428)  (310 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 428)  (311 428)  routing T_6_26.sp4_h_r_35 <X> T_6_26.lc_trk_g3_3
 (24 12)  (312 428)  (312 428)  routing T_6_26.sp4_h_r_35 <X> T_6_26.lc_trk_g3_3
 (27 12)  (315 428)  (315 428)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 428)  (317 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 428)  (318 428)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 428)  (319 428)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 428)  (320 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 428)  (322 428)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 428)  (324 428)  LC_6 Logic Functioning bit
 (37 12)  (325 428)  (325 428)  LC_6 Logic Functioning bit
 (41 12)  (329 428)  (329 428)  LC_6 Logic Functioning bit
 (43 12)  (331 428)  (331 428)  LC_6 Logic Functioning bit
 (50 12)  (338 428)  (338 428)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (294 429)  (294 429)  routing T_6_26.sp4_v_b_9 <X> T_6_26.sp4_h_r_9
 (31 13)  (319 429)  (319 429)  routing T_6_26.lc_trk_g1_6 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 429)  (324 429)  LC_6 Logic Functioning bit
 (37 13)  (325 429)  (325 429)  LC_6 Logic Functioning bit
 (41 13)  (329 429)  (329 429)  LC_6 Logic Functioning bit
 (43 13)  (331 429)  (331 429)  LC_6 Logic Functioning bit
 (53 13)  (341 429)  (341 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (288 430)  (288 430)  routing T_6_26.glb_netwk_4 <X> T_6_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 430)  (289 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (303 430)  (303 430)  routing T_6_26.tnr_op_5 <X> T_6_26.lc_trk_g3_5
 (17 14)  (305 430)  (305 430)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (313 430)  (313 430)  routing T_6_26.sp12_v_b_6 <X> T_6_26.lc_trk_g3_6
 (31 14)  (319 430)  (319 430)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 430)  (320 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 430)  (321 430)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 430)  (324 430)  LC_7 Logic Functioning bit
 (38 14)  (326 430)  (326 430)  LC_7 Logic Functioning bit
 (45 14)  (333 430)  (333 430)  LC_7 Logic Functioning bit
 (47 14)  (335 430)  (335 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (8 15)  (296 431)  (296 431)  routing T_6_26.sp4_h_l_47 <X> T_6_26.sp4_v_t_47
 (22 15)  (310 431)  (310 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (312 431)  (312 431)  routing T_6_26.sp12_v_b_6 <X> T_6_26.lc_trk_g3_6
 (25 15)  (313 431)  (313 431)  routing T_6_26.sp12_v_b_6 <X> T_6_26.lc_trk_g3_6
 (26 15)  (314 431)  (314 431)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 431)  (317 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (325 431)  (325 431)  LC_7 Logic Functioning bit
 (39 15)  (327 431)  (327 431)  LC_7 Logic Functioning bit
 (45 15)  (333 431)  (333 431)  LC_7 Logic Functioning bit
 (48 15)  (336 431)  (336 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_26

 (3 0)  (345 416)  (345 416)  routing T_7_26.sp12_v_t_23 <X> T_7_26.sp12_v_b_0
 (8 0)  (350 416)  (350 416)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_h_r_1
 (9 0)  (351 416)  (351 416)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_h_r_1
 (10 0)  (352 416)  (352 416)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_h_r_1
 (12 0)  (354 416)  (354 416)  routing T_7_26.sp4_v_b_2 <X> T_7_26.sp4_h_r_2
 (28 0)  (370 416)  (370 416)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 416)  (371 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 416)  (372 416)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 416)  (374 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 416)  (376 416)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 416)  (379 416)  LC_0 Logic Functioning bit
 (39 0)  (381 416)  (381 416)  LC_0 Logic Functioning bit
 (40 0)  (382 416)  (382 416)  LC_0 Logic Functioning bit
 (42 0)  (384 416)  (384 416)  LC_0 Logic Functioning bit
 (45 0)  (387 416)  (387 416)  LC_0 Logic Functioning bit
 (48 0)  (390 416)  (390 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (350 417)  (350 417)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_v_b_1
 (9 1)  (351 417)  (351 417)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_v_b_1
 (10 1)  (352 417)  (352 417)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_v_b_1
 (11 1)  (353 417)  (353 417)  routing T_7_26.sp4_v_b_2 <X> T_7_26.sp4_h_r_2
 (22 1)  (364 417)  (364 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (365 417)  (365 417)  routing T_7_26.sp12_h_r_10 <X> T_7_26.lc_trk_g0_2
 (26 1)  (368 417)  (368 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 417)  (369 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 417)  (370 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 417)  (373 417)  routing T_7_26.lc_trk_g1_2 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 417)  (374 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 417)  (375 417)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.input_2_0
 (35 1)  (377 417)  (377 417)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.input_2_0
 (37 1)  (379 417)  (379 417)  LC_0 Logic Functioning bit
 (45 1)  (387 417)  (387 417)  LC_0 Logic Functioning bit
 (47 1)  (389 417)  (389 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (390 417)  (390 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (393 417)  (393 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (343 418)  (343 418)  routing T_7_26.glb_netwk_5 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (344 418)  (344 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (348 418)  (348 418)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_v_t_37
 (8 2)  (350 418)  (350 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (9 2)  (351 418)  (351 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (10 2)  (352 418)  (352 418)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_l_36
 (14 2)  (356 418)  (356 418)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g0_4
 (16 2)  (358 418)  (358 418)  routing T_7_26.sp12_h_r_13 <X> T_7_26.lc_trk_g0_5
 (17 2)  (359 418)  (359 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (0 3)  (342 419)  (342 419)  routing T_7_26.glb_netwk_5 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (15 3)  (357 419)  (357 419)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g0_4
 (16 3)  (358 419)  (358 419)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (9 4)  (351 420)  (351 420)  routing T_7_26.sp4_h_l_36 <X> T_7_26.sp4_h_r_4
 (10 4)  (352 420)  (352 420)  routing T_7_26.sp4_h_l_36 <X> T_7_26.sp4_h_r_4
 (16 4)  (358 420)  (358 420)  routing T_7_26.sp12_h_l_14 <X> T_7_26.lc_trk_g1_1
 (17 4)  (359 420)  (359 420)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (364 420)  (364 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (367 420)  (367 420)  routing T_7_26.sp4_v_b_10 <X> T_7_26.lc_trk_g1_2
 (26 4)  (368 420)  (368 420)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (31 4)  (373 420)  (373 420)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 420)  (374 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 420)  (376 420)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 420)  (378 420)  LC_2 Logic Functioning bit
 (37 4)  (379 420)  (379 420)  LC_2 Logic Functioning bit
 (38 4)  (380 420)  (380 420)  LC_2 Logic Functioning bit
 (39 4)  (381 420)  (381 420)  LC_2 Logic Functioning bit
 (40 4)  (382 420)  (382 420)  LC_2 Logic Functioning bit
 (42 4)  (384 420)  (384 420)  LC_2 Logic Functioning bit
 (43 4)  (385 420)  (385 420)  LC_2 Logic Functioning bit
 (51 4)  (393 420)  (393 420)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (346 421)  (346 421)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_h_r_3
 (6 5)  (348 421)  (348 421)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_h_r_3
 (17 5)  (359 421)  (359 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (360 421)  (360 421)  routing T_7_26.sp12_h_l_14 <X> T_7_26.lc_trk_g1_1
 (21 5)  (363 421)  (363 421)  routing T_7_26.sp4_r_v_b_27 <X> T_7_26.lc_trk_g1_3
 (22 5)  (364 421)  (364 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (365 421)  (365 421)  routing T_7_26.sp4_v_b_10 <X> T_7_26.lc_trk_g1_2
 (25 5)  (367 421)  (367 421)  routing T_7_26.sp4_v_b_10 <X> T_7_26.lc_trk_g1_2
 (27 5)  (369 421)  (369 421)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 421)  (371 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 421)  (373 421)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 421)  (374 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (376 421)  (376 421)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.input_2_2
 (36 5)  (378 421)  (378 421)  LC_2 Logic Functioning bit
 (37 5)  (379 421)  (379 421)  LC_2 Logic Functioning bit
 (38 5)  (380 421)  (380 421)  LC_2 Logic Functioning bit
 (39 5)  (381 421)  (381 421)  LC_2 Logic Functioning bit
 (41 5)  (383 421)  (383 421)  LC_2 Logic Functioning bit
 (42 5)  (384 421)  (384 421)  LC_2 Logic Functioning bit
 (43 5)  (385 421)  (385 421)  LC_2 Logic Functioning bit
 (51 5)  (393 421)  (393 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (354 422)  (354 422)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_40
 (15 6)  (357 422)  (357 422)  routing T_7_26.sp4_h_r_21 <X> T_7_26.lc_trk_g1_5
 (16 6)  (358 422)  (358 422)  routing T_7_26.sp4_h_r_21 <X> T_7_26.lc_trk_g1_5
 (17 6)  (359 422)  (359 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 422)  (360 422)  routing T_7_26.sp4_h_r_21 <X> T_7_26.lc_trk_g1_5
 (25 6)  (367 422)  (367 422)  routing T_7_26.sp4_v_t_3 <X> T_7_26.lc_trk_g1_6
 (26 6)  (368 422)  (368 422)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 422)  (369 422)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 422)  (371 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 422)  (372 422)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 422)  (374 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 422)  (376 422)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 422)  (378 422)  LC_3 Logic Functioning bit
 (38 6)  (380 422)  (380 422)  LC_3 Logic Functioning bit
 (40 6)  (382 422)  (382 422)  LC_3 Logic Functioning bit
 (41 6)  (383 422)  (383 422)  LC_3 Logic Functioning bit
 (42 6)  (384 422)  (384 422)  LC_3 Logic Functioning bit
 (43 6)  (385 422)  (385 422)  LC_3 Logic Functioning bit
 (46 6)  (388 422)  (388 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (350 423)  (350 423)  routing T_7_26.sp4_h_r_4 <X> T_7_26.sp4_v_t_41
 (9 7)  (351 423)  (351 423)  routing T_7_26.sp4_h_r_4 <X> T_7_26.sp4_v_t_41
 (11 7)  (353 423)  (353 423)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_h_l_40
 (18 7)  (360 423)  (360 423)  routing T_7_26.sp4_h_r_21 <X> T_7_26.lc_trk_g1_5
 (22 7)  (364 423)  (364 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (365 423)  (365 423)  routing T_7_26.sp4_v_t_3 <X> T_7_26.lc_trk_g1_6
 (25 7)  (367 423)  (367 423)  routing T_7_26.sp4_v_t_3 <X> T_7_26.lc_trk_g1_6
 (26 7)  (368 423)  (368 423)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 423)  (369 423)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 423)  (371 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 423)  (373 423)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (40 7)  (382 423)  (382 423)  LC_3 Logic Functioning bit
 (41 7)  (383 423)  (383 423)  LC_3 Logic Functioning bit
 (42 7)  (384 423)  (384 423)  LC_3 Logic Functioning bit
 (43 7)  (385 423)  (385 423)  LC_3 Logic Functioning bit
 (6 8)  (348 424)  (348 424)  routing T_7_26.sp4_v_t_38 <X> T_7_26.sp4_v_b_6
 (9 8)  (351 424)  (351 424)  routing T_7_26.sp4_v_t_42 <X> T_7_26.sp4_h_r_7
 (12 8)  (354 424)  (354 424)  routing T_7_26.sp4_v_t_45 <X> T_7_26.sp4_h_r_8
 (17 8)  (359 424)  (359 424)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (360 424)  (360 424)  routing T_7_26.bnl_op_1 <X> T_7_26.lc_trk_g2_1
 (25 8)  (367 424)  (367 424)  routing T_7_26.sp4_v_b_26 <X> T_7_26.lc_trk_g2_2
 (36 8)  (378 424)  (378 424)  LC_4 Logic Functioning bit
 (37 8)  (379 424)  (379 424)  LC_4 Logic Functioning bit
 (38 8)  (380 424)  (380 424)  LC_4 Logic Functioning bit
 (41 8)  (383 424)  (383 424)  LC_4 Logic Functioning bit
 (42 8)  (384 424)  (384 424)  LC_4 Logic Functioning bit
 (43 8)  (385 424)  (385 424)  LC_4 Logic Functioning bit
 (50 8)  (392 424)  (392 424)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (395 424)  (395 424)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (3 9)  (345 425)  (345 425)  routing T_7_26.sp12_h_l_22 <X> T_7_26.sp12_v_b_1
 (5 9)  (347 425)  (347 425)  routing T_7_26.sp4_v_t_38 <X> T_7_26.sp4_v_b_6
 (17 9)  (359 425)  (359 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (360 425)  (360 425)  routing T_7_26.bnl_op_1 <X> T_7_26.lc_trk_g2_1
 (22 9)  (364 425)  (364 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (365 425)  (365 425)  routing T_7_26.sp4_v_b_26 <X> T_7_26.lc_trk_g2_2
 (27 9)  (369 425)  (369 425)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 425)  (371 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 425)  (378 425)  LC_4 Logic Functioning bit
 (37 9)  (379 425)  (379 425)  LC_4 Logic Functioning bit
 (39 9)  (381 425)  (381 425)  LC_4 Logic Functioning bit
 (40 9)  (382 425)  (382 425)  LC_4 Logic Functioning bit
 (42 9)  (384 425)  (384 425)  LC_4 Logic Functioning bit
 (43 9)  (385 425)  (385 425)  LC_4 Logic Functioning bit
 (6 10)  (348 426)  (348 426)  routing T_7_26.sp4_v_b_3 <X> T_7_26.sp4_v_t_43
 (11 10)  (353 426)  (353 426)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_v_t_45
 (17 10)  (359 426)  (359 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (369 426)  (369 426)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 426)  (371 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 426)  (376 426)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 426)  (377 426)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_5
 (37 10)  (379 426)  (379 426)  LC_5 Logic Functioning bit
 (42 10)  (384 426)  (384 426)  LC_5 Logic Functioning bit
 (5 11)  (347 427)  (347 427)  routing T_7_26.sp4_v_b_3 <X> T_7_26.sp4_v_t_43
 (18 11)  (360 427)  (360 427)  routing T_7_26.sp4_r_v_b_37 <X> T_7_26.lc_trk_g2_5
 (28 11)  (370 427)  (370 427)  routing T_7_26.lc_trk_g2_1 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 427)  (371 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 427)  (373 427)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 427)  (374 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (375 427)  (375 427)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_5
 (34 11)  (376 427)  (376 427)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_5
 (35 11)  (377 427)  (377 427)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.input_2_5
 (36 11)  (378 427)  (378 427)  LC_5 Logic Functioning bit
 (37 11)  (379 427)  (379 427)  LC_5 Logic Functioning bit
 (38 11)  (380 427)  (380 427)  LC_5 Logic Functioning bit
 (42 11)  (384 427)  (384 427)  LC_5 Logic Functioning bit
 (9 12)  (351 428)  (351 428)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_h_r_10
 (10 12)  (352 428)  (352 428)  routing T_7_26.sp4_h_l_42 <X> T_7_26.sp4_h_r_10
 (12 12)  (354 428)  (354 428)  routing T_7_26.sp4_v_b_5 <X> T_7_26.sp4_h_r_11
 (21 12)  (363 428)  (363 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (22 12)  (364 428)  (364 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 428)  (365 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (24 12)  (366 428)  (366 428)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (26 12)  (368 428)  (368 428)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 428)  (371 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 428)  (372 428)  routing T_7_26.lc_trk_g0_5 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 428)  (374 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 428)  (376 428)  routing T_7_26.lc_trk_g1_0 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 428)  (378 428)  LC_6 Logic Functioning bit
 (38 12)  (380 428)  (380 428)  LC_6 Logic Functioning bit
 (39 12)  (381 428)  (381 428)  LC_6 Logic Functioning bit
 (40 12)  (382 428)  (382 428)  LC_6 Logic Functioning bit
 (41 12)  (383 428)  (383 428)  LC_6 Logic Functioning bit
 (43 12)  (385 428)  (385 428)  LC_6 Logic Functioning bit
 (11 13)  (353 429)  (353 429)  routing T_7_26.sp4_v_b_5 <X> T_7_26.sp4_h_r_11
 (13 13)  (355 429)  (355 429)  routing T_7_26.sp4_v_b_5 <X> T_7_26.sp4_h_r_11
 (21 13)  (363 429)  (363 429)  routing T_7_26.sp4_h_r_43 <X> T_7_26.lc_trk_g3_3
 (29 13)  (371 429)  (371 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 429)  (374 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (375 429)  (375 429)  routing T_7_26.lc_trk_g2_0 <X> T_7_26.input_2_6
 (36 13)  (378 429)  (378 429)  LC_6 Logic Functioning bit
 (37 13)  (379 429)  (379 429)  LC_6 Logic Functioning bit
 (38 13)  (380 429)  (380 429)  LC_6 Logic Functioning bit
 (39 13)  (381 429)  (381 429)  LC_6 Logic Functioning bit
 (40 13)  (382 429)  (382 429)  LC_6 Logic Functioning bit
 (41 13)  (383 429)  (383 429)  LC_6 Logic Functioning bit
 (42 13)  (384 429)  (384 429)  LC_6 Logic Functioning bit
 (0 14)  (342 430)  (342 430)  routing T_7_26.glb_netwk_6 <X> T_7_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 430)  (343 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 430)  (346 430)  routing T_7_26.sp4_v_b_1 <X> T_7_26.sp4_v_t_44
 (5 14)  (347 430)  (347 430)  routing T_7_26.sp4_v_t_38 <X> T_7_26.sp4_h_l_44
 (6 14)  (348 430)  (348 430)  routing T_7_26.sp4_v_b_1 <X> T_7_26.sp4_v_t_44
 (11 14)  (353 430)  (353 430)  routing T_7_26.sp4_v_b_8 <X> T_7_26.sp4_v_t_46
 (25 14)  (367 430)  (367 430)  routing T_7_26.wire_logic_cluster/lc_6/out <X> T_7_26.lc_trk_g3_6
 (27 14)  (369 430)  (369 430)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 430)  (371 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 430)  (374 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (378 430)  (378 430)  LC_7 Logic Functioning bit
 (37 14)  (379 430)  (379 430)  LC_7 Logic Functioning bit
 (38 14)  (380 430)  (380 430)  LC_7 Logic Functioning bit
 (42 14)  (384 430)  (384 430)  LC_7 Logic Functioning bit
 (50 14)  (392 430)  (392 430)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (342 431)  (342 431)  routing T_7_26.glb_netwk_6 <X> T_7_26.wire_logic_cluster/lc_7/s_r
 (4 15)  (346 431)  (346 431)  routing T_7_26.sp4_v_t_38 <X> T_7_26.sp4_h_l_44
 (6 15)  (348 431)  (348 431)  routing T_7_26.sp4_v_t_38 <X> T_7_26.sp4_h_l_44
 (8 15)  (350 431)  (350 431)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_v_t_47
 (10 15)  (352 431)  (352 431)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_v_t_47
 (12 15)  (354 431)  (354 431)  routing T_7_26.sp4_v_b_8 <X> T_7_26.sp4_v_t_46
 (22 15)  (364 431)  (364 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (373 431)  (373 431)  routing T_7_26.lc_trk_g0_2 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 431)  (378 431)  LC_7 Logic Functioning bit
 (37 15)  (379 431)  (379 431)  LC_7 Logic Functioning bit
 (38 15)  (380 431)  (380 431)  LC_7 Logic Functioning bit
 (42 15)  (384 431)  (384 431)  LC_7 Logic Functioning bit
 (51 15)  (393 431)  (393 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_26

 (13 0)  (409 416)  (409 416)  routing T_8_26.sp4_h_l_39 <X> T_8_26.sp4_v_b_2
 (17 0)  (413 416)  (413 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (414 416)  (414 416)  routing T_8_26.bnr_op_1 <X> T_8_26.lc_trk_g0_1
 (25 0)  (421 416)  (421 416)  routing T_8_26.sp4_h_r_10 <X> T_8_26.lc_trk_g0_2
 (28 0)  (424 416)  (424 416)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.wire_bram/ram/WDATA_7
 (29 0)  (425 416)  (425 416)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_7
 (30 0)  (426 416)  (426 416)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.wire_bram/ram/WDATA_7
 (3 1)  (399 417)  (399 417)  routing T_8_26.sp12_h_l_23 <X> T_8_26.sp12_v_b_0
 (11 1)  (407 417)  (407 417)  routing T_8_26.sp4_h_l_39 <X> T_8_26.sp4_h_r_2
 (12 1)  (408 417)  (408 417)  routing T_8_26.sp4_h_l_39 <X> T_8_26.sp4_v_b_2
 (18 1)  (414 417)  (414 417)  routing T_8_26.bnr_op_1 <X> T_8_26.lc_trk_g0_1
 (22 1)  (418 417)  (418 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 417)  (419 417)  routing T_8_26.sp4_h_r_10 <X> T_8_26.lc_trk_g0_2
 (24 1)  (420 417)  (420 417)  routing T_8_26.sp4_h_r_10 <X> T_8_26.lc_trk_g0_2
 (30 1)  (426 417)  (426 417)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.wire_bram/ram/WDATA_7
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_5 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (4 2)  (400 418)  (400 418)  routing T_8_26.sp4_h_r_0 <X> T_8_26.sp4_v_t_37
 (9 2)  (405 418)  (405 418)  routing T_8_26.sp4_v_b_1 <X> T_8_26.sp4_h_l_36
 (11 2)  (407 418)  (407 418)  routing T_8_26.sp4_v_b_11 <X> T_8_26.sp4_v_t_39
 (28 2)  (424 418)  (424 418)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.wire_bram/ram/WDATA_6
 (29 2)  (425 418)  (425 418)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_0 wire_bram/ram/WDATA_6
 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_5 <X> T_8_26.wire_bram/ram/WCLK
 (5 3)  (401 419)  (401 419)  routing T_8_26.sp4_h_r_0 <X> T_8_26.sp4_v_t_37
 (9 3)  (405 419)  (405 419)  routing T_8_26.sp4_v_b_5 <X> T_8_26.sp4_v_t_36
 (10 3)  (406 419)  (406 419)  routing T_8_26.sp4_v_b_5 <X> T_8_26.sp4_v_t_36
 (12 3)  (408 419)  (408 419)  routing T_8_26.sp4_v_b_11 <X> T_8_26.sp4_v_t_39
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (4 4)  (400 420)  (400 420)  routing T_8_26.sp4_h_l_38 <X> T_8_26.sp4_v_b_3
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (8 4)  (404 420)  (404 420)  routing T_8_26.sp4_h_l_41 <X> T_8_26.sp4_h_r_4
 (12 4)  (408 420)  (408 420)  routing T_8_26.sp4_v_t_40 <X> T_8_26.sp4_h_r_5
 (21 4)  (417 420)  (417 420)  routing T_8_26.sp4_h_r_19 <X> T_8_26.lc_trk_g1_3
 (22 4)  (418 420)  (418 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (419 420)  (419 420)  routing T_8_26.sp4_h_r_19 <X> T_8_26.lc_trk_g1_3
 (24 4)  (420 420)  (420 420)  routing T_8_26.sp4_h_r_19 <X> T_8_26.lc_trk_g1_3
 (27 4)  (423 420)  (423 420)  routing T_8_26.lc_trk_g1_4 <X> T_8_26.wire_bram/ram/WDATA_5
 (29 4)  (425 420)  (425 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_5
 (30 4)  (426 420)  (426 420)  routing T_8_26.lc_trk_g1_4 <X> T_8_26.wire_bram/ram/WDATA_5
 (37 4)  (433 420)  (433 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (0 5)  (396 421)  (396 421)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.wire_bram/ram/WCLKE
 (5 5)  (401 421)  (401 421)  routing T_8_26.sp4_h_l_38 <X> T_8_26.sp4_v_b_3
 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (9 5)  (405 421)  (405 421)  routing T_8_26.sp4_v_t_45 <X> T_8_26.sp4_v_b_4
 (10 5)  (406 421)  (406 421)  routing T_8_26.sp4_v_t_45 <X> T_8_26.sp4_v_b_4
 (21 5)  (417 421)  (417 421)  routing T_8_26.sp4_h_r_19 <X> T_8_26.lc_trk_g1_3
 (5 6)  (401 422)  (401 422)  routing T_8_26.sp4_h_r_0 <X> T_8_26.sp4_h_l_38
 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (14 6)  (410 422)  (410 422)  routing T_8_26.sp4_h_r_20 <X> T_8_26.lc_trk_g1_4
 (16 6)  (412 422)  (412 422)  routing T_8_26.sp4_v_b_13 <X> T_8_26.lc_trk_g1_5
 (17 6)  (413 422)  (413 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 422)  (414 422)  routing T_8_26.sp4_v_b_13 <X> T_8_26.lc_trk_g1_5
 (27 6)  (423 422)  (423 422)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WDATA_4
 (28 6)  (424 422)  (424 422)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WDATA_4
 (29 6)  (425 422)  (425 422)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_4
 (30 6)  (426 422)  (426 422)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WDATA_4
 (39 6)  (435 422)  (435 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_bram/ram/RDATA_4 sp12_v_b_6
 (4 7)  (400 423)  (400 423)  routing T_8_26.sp4_h_r_0 <X> T_8_26.sp4_h_l_38
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (8 7)  (404 423)  (404 423)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_t_41
 (9 7)  (405 423)  (405 423)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_t_41
 (10 7)  (406 423)  (406 423)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_t_41
 (14 7)  (410 423)  (410 423)  routing T_8_26.sp4_h_r_20 <X> T_8_26.lc_trk_g1_4
 (15 7)  (411 423)  (411 423)  routing T_8_26.sp4_h_r_20 <X> T_8_26.lc_trk_g1_4
 (16 7)  (412 423)  (412 423)  routing T_8_26.sp4_h_r_20 <X> T_8_26.lc_trk_g1_4
 (17 7)  (413 423)  (413 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (18 7)  (414 423)  (414 423)  routing T_8_26.sp4_v_b_13 <X> T_8_26.lc_trk_g1_5
 (9 8)  (405 424)  (405 424)  routing T_8_26.sp4_h_l_41 <X> T_8_26.sp4_h_r_7
 (10 8)  (406 424)  (406 424)  routing T_8_26.sp4_h_l_41 <X> T_8_26.sp4_h_r_7
 (14 8)  (410 424)  (410 424)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g2_0
 (22 8)  (418 424)  (418 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 424)  (419 424)  routing T_8_26.sp4_v_t_30 <X> T_8_26.lc_trk_g2_3
 (24 8)  (420 424)  (420 424)  routing T_8_26.sp4_v_t_30 <X> T_8_26.lc_trk_g2_3
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (9 9)  (405 425)  (405 425)  routing T_8_26.sp4_v_t_46 <X> T_8_26.sp4_v_b_7
 (10 9)  (406 425)  (406 425)  routing T_8_26.sp4_v_t_46 <X> T_8_26.sp4_v_b_7
 (14 9)  (410 425)  (410 425)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g2_0
 (15 9)  (411 425)  (411 425)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g2_0
 (16 9)  (412 425)  (412 425)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g2_0
 (17 9)  (413 425)  (413 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_29 lc_trk_g2_0
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.wire_bram/ram/WDATA_3
 (37 9)  (433 425)  (433 425)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (21 10)  (417 426)  (417 426)  routing T_8_26.sp4_v_t_26 <X> T_8_26.lc_trk_g2_7
 (22 10)  (418 426)  (418 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (419 426)  (419 426)  routing T_8_26.sp4_v_t_26 <X> T_8_26.lc_trk_g2_7
 (25 10)  (421 426)  (421 426)  routing T_8_26.sp4_h_r_46 <X> T_8_26.lc_trk_g2_6
 (29 10)  (425 426)  (425 426)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_2
 (8 11)  (404 427)  (404 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (9 11)  (405 427)  (405 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (10 11)  (406 427)  (406 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (21 11)  (417 427)  (417 427)  routing T_8_26.sp4_v_t_26 <X> T_8_26.lc_trk_g2_7
 (22 11)  (418 427)  (418 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 427)  (419 427)  routing T_8_26.sp4_h_r_46 <X> T_8_26.lc_trk_g2_6
 (24 11)  (420 427)  (420 427)  routing T_8_26.sp4_h_r_46 <X> T_8_26.lc_trk_g2_6
 (25 11)  (421 427)  (421 427)  routing T_8_26.sp4_h_r_46 <X> T_8_26.lc_trk_g2_6
 (30 11)  (426 427)  (426 427)  routing T_8_26.lc_trk_g0_2 <X> T_8_26.wire_bram/ram/WDATA_2
 (29 12)  (425 428)  (425 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (4 13)  (400 429)  (400 429)  routing T_8_26.sp4_h_l_36 <X> T_8_26.sp4_h_r_9
 (6 13)  (402 429)  (402 429)  routing T_8_26.sp4_h_l_36 <X> T_8_26.sp4_h_r_9
 (8 13)  (404 429)  (404 429)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_b_10
 (39 13)  (435 429)  (435 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (6 14)  (402 430)  (402 430)  routing T_8_26.sp4_v_b_6 <X> T_8_26.sp4_v_t_44
 (12 14)  (408 430)  (408 430)  routing T_8_26.sp4_h_r_8 <X> T_8_26.sp4_h_l_46
 (17 14)  (413 430)  (413 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (28 14)  (424 430)  (424 430)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.wire_bram/ram/WDATA_0
 (29 14)  (425 430)  (425 430)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (426 430)  (426 430)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.wire_bram/ram/WDATA_0
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE
 (5 15)  (401 431)  (401 431)  routing T_8_26.sp4_v_b_6 <X> T_8_26.sp4_v_t_44
 (13 15)  (409 431)  (409 431)  routing T_8_26.sp4_h_r_8 <X> T_8_26.sp4_h_l_46
 (30 15)  (426 431)  (426 431)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.wire_bram/ram/WDATA_0
 (41 15)  (437 431)  (437 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_15


LogicTile_9_26

 (4 0)  (442 416)  (442 416)  routing T_9_26.sp4_v_t_37 <X> T_9_26.sp4_v_b_0
 (5 0)  (443 416)  (443 416)  routing T_9_26.sp4_v_b_6 <X> T_9_26.sp4_h_r_0
 (17 0)  (455 416)  (455 416)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 416)  (456 416)  routing T_9_26.wire_logic_cluster/lc_1/out <X> T_9_26.lc_trk_g0_1
 (21 0)  (459 416)  (459 416)  routing T_9_26.bnr_op_3 <X> T_9_26.lc_trk_g0_3
 (22 0)  (460 416)  (460 416)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (467 416)  (467 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 416)  (471 416)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 416)  (473 416)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.input_2_0
 (43 0)  (481 416)  (481 416)  LC_0 Logic Functioning bit
 (45 0)  (483 416)  (483 416)  LC_0 Logic Functioning bit
 (53 0)  (491 416)  (491 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (442 417)  (442 417)  routing T_9_26.sp4_v_b_6 <X> T_9_26.sp4_h_r_0
 (6 1)  (444 417)  (444 417)  routing T_9_26.sp4_v_b_6 <X> T_9_26.sp4_h_r_0
 (21 1)  (459 417)  (459 417)  routing T_9_26.bnr_op_3 <X> T_9_26.lc_trk_g0_3
 (26 1)  (464 417)  (464 417)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 417)  (466 417)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 417)  (467 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 417)  (469 417)  routing T_9_26.lc_trk_g2_3 <X> T_9_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 417)  (470 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (471 417)  (471 417)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.input_2_0
 (41 1)  (479 417)  (479 417)  LC_0 Logic Functioning bit
 (42 1)  (480 417)  (480 417)  LC_0 Logic Functioning bit
 (43 1)  (481 417)  (481 417)  LC_0 Logic Functioning bit
 (45 1)  (483 417)  (483 417)  LC_0 Logic Functioning bit
 (48 1)  (486 417)  (486 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (489 417)  (489 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (439 418)  (439 418)  routing T_9_26.glb_netwk_5 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (451 418)  (451 418)  routing T_9_26.sp4_v_b_2 <X> T_9_26.sp4_v_t_39
 (26 2)  (464 418)  (464 418)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 418)  (465 418)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 418)  (468 418)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (37 2)  (475 418)  (475 418)  LC_1 Logic Functioning bit
 (38 2)  (476 418)  (476 418)  LC_1 Logic Functioning bit
 (42 2)  (480 418)  (480 418)  LC_1 Logic Functioning bit
 (0 3)  (438 419)  (438 419)  routing T_9_26.glb_netwk_5 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (27 3)  (465 419)  (465 419)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 419)  (469 419)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 419)  (470 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (473 419)  (473 419)  routing T_9_26.lc_trk_g0_3 <X> T_9_26.input_2_1
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (37 3)  (475 419)  (475 419)  LC_1 Logic Functioning bit
 (38 3)  (476 419)  (476 419)  LC_1 Logic Functioning bit
 (39 3)  (477 419)  (477 419)  LC_1 Logic Functioning bit
 (40 3)  (478 419)  (478 419)  LC_1 Logic Functioning bit
 (42 3)  (480 419)  (480 419)  LC_1 Logic Functioning bit
 (0 4)  (438 420)  (438 420)  routing T_9_26.glb_netwk_7 <X> T_9_26.wire_logic_cluster/lc_7/cen
 (1 4)  (439 420)  (439 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (446 420)  (446 420)  routing T_9_26.sp4_v_b_4 <X> T_9_26.sp4_h_r_4
 (9 4)  (447 420)  (447 420)  routing T_9_26.sp4_v_b_4 <X> T_9_26.sp4_h_r_4
 (13 4)  (451 420)  (451 420)  routing T_9_26.sp4_v_t_40 <X> T_9_26.sp4_v_b_5
 (15 4)  (453 420)  (453 420)  routing T_9_26.sp4_h_l_4 <X> T_9_26.lc_trk_g1_1
 (16 4)  (454 420)  (454 420)  routing T_9_26.sp4_h_l_4 <X> T_9_26.lc_trk_g1_1
 (17 4)  (455 420)  (455 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 420)  (456 420)  routing T_9_26.sp4_h_l_4 <X> T_9_26.lc_trk_g1_1
 (21 4)  (459 420)  (459 420)  routing T_9_26.sp4_v_b_3 <X> T_9_26.lc_trk_g1_3
 (22 4)  (460 420)  (460 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (461 420)  (461 420)  routing T_9_26.sp4_v_b_3 <X> T_9_26.lc_trk_g1_3
 (31 4)  (469 420)  (469 420)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 420)  (470 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 420)  (471 420)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 420)  (476 420)  LC_2 Logic Functioning bit
 (39 4)  (477 420)  (477 420)  LC_2 Logic Functioning bit
 (42 4)  (480 420)  (480 420)  LC_2 Logic Functioning bit
 (43 4)  (481 420)  (481 420)  LC_2 Logic Functioning bit
 (50 4)  (488 420)  (488 420)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (438 421)  (438 421)  routing T_9_26.glb_netwk_7 <X> T_9_26.wire_logic_cluster/lc_7/cen
 (18 5)  (456 421)  (456 421)  routing T_9_26.sp4_h_l_4 <X> T_9_26.lc_trk_g1_1
 (38 5)  (476 421)  (476 421)  LC_2 Logic Functioning bit
 (39 5)  (477 421)  (477 421)  LC_2 Logic Functioning bit
 (42 5)  (480 421)  (480 421)  LC_2 Logic Functioning bit
 (43 5)  (481 421)  (481 421)  LC_2 Logic Functioning bit
 (5 6)  (443 422)  (443 422)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_h_l_38
 (12 6)  (450 422)  (450 422)  routing T_9_26.sp4_v_t_46 <X> T_9_26.sp4_h_l_40
 (14 6)  (452 422)  (452 422)  routing T_9_26.bnr_op_4 <X> T_9_26.lc_trk_g1_4
 (16 6)  (454 422)  (454 422)  routing T_9_26.sp12_h_l_18 <X> T_9_26.lc_trk_g1_5
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (459 422)  (459 422)  routing T_9_26.sp4_h_l_2 <X> T_9_26.lc_trk_g1_7
 (22 6)  (460 422)  (460 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 422)  (461 422)  routing T_9_26.sp4_h_l_2 <X> T_9_26.lc_trk_g1_7
 (24 6)  (462 422)  (462 422)  routing T_9_26.sp4_h_l_2 <X> T_9_26.lc_trk_g1_7
 (25 6)  (463 422)  (463 422)  routing T_9_26.sp4_h_r_14 <X> T_9_26.lc_trk_g1_6
 (26 6)  (464 422)  (464 422)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 422)  (465 422)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 422)  (466 422)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 422)  (467 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 422)  (469 422)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 422)  (472 422)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 422)  (474 422)  LC_3 Logic Functioning bit
 (41 6)  (479 422)  (479 422)  LC_3 Logic Functioning bit
 (43 6)  (481 422)  (481 422)  LC_3 Logic Functioning bit
 (50 6)  (488 422)  (488 422)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (442 423)  (442 423)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_h_l_38
 (11 7)  (449 423)  (449 423)  routing T_9_26.sp4_v_t_46 <X> T_9_26.sp4_h_l_40
 (13 7)  (451 423)  (451 423)  routing T_9_26.sp4_v_t_46 <X> T_9_26.sp4_h_l_40
 (14 7)  (452 423)  (452 423)  routing T_9_26.bnr_op_4 <X> T_9_26.lc_trk_g1_4
 (17 7)  (455 423)  (455 423)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (456 423)  (456 423)  routing T_9_26.sp12_h_l_18 <X> T_9_26.lc_trk_g1_5
 (22 7)  (460 423)  (460 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (461 423)  (461 423)  routing T_9_26.sp4_h_r_14 <X> T_9_26.lc_trk_g1_6
 (24 7)  (462 423)  (462 423)  routing T_9_26.sp4_h_r_14 <X> T_9_26.lc_trk_g1_6
 (26 7)  (464 423)  (464 423)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 423)  (465 423)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 423)  (468 423)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 423)  (469 423)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 423)  (474 423)  LC_3 Logic Functioning bit
 (37 7)  (475 423)  (475 423)  LC_3 Logic Functioning bit
 (38 7)  (476 423)  (476 423)  LC_3 Logic Functioning bit
 (41 7)  (479 423)  (479 423)  LC_3 Logic Functioning bit
 (43 7)  (481 423)  (481 423)  LC_3 Logic Functioning bit
 (9 8)  (447 424)  (447 424)  routing T_9_26.sp4_v_t_42 <X> T_9_26.sp4_h_r_7
 (11 8)  (449 424)  (449 424)  routing T_9_26.sp4_v_t_37 <X> T_9_26.sp4_v_b_8
 (13 8)  (451 424)  (451 424)  routing T_9_26.sp4_v_t_37 <X> T_9_26.sp4_v_b_8
 (16 8)  (454 424)  (454 424)  routing T_9_26.sp4_v_b_33 <X> T_9_26.lc_trk_g2_1
 (17 8)  (455 424)  (455 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 424)  (456 424)  routing T_9_26.sp4_v_b_33 <X> T_9_26.lc_trk_g2_1
 (21 8)  (459 424)  (459 424)  routing T_9_26.sp4_h_r_35 <X> T_9_26.lc_trk_g2_3
 (22 8)  (460 424)  (460 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (461 424)  (461 424)  routing T_9_26.sp4_h_r_35 <X> T_9_26.lc_trk_g2_3
 (24 8)  (462 424)  (462 424)  routing T_9_26.sp4_h_r_35 <X> T_9_26.lc_trk_g2_3
 (25 8)  (463 424)  (463 424)  routing T_9_26.sp4_h_r_42 <X> T_9_26.lc_trk_g2_2
 (26 8)  (464 424)  (464 424)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 424)  (465 424)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 424)  (466 424)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 424)  (467 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 424)  (468 424)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 424)  (470 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 424)  (471 424)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 424)  (472 424)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 424)  (474 424)  LC_4 Logic Functioning bit
 (39 8)  (477 424)  (477 424)  LC_4 Logic Functioning bit
 (40 8)  (478 424)  (478 424)  LC_4 Logic Functioning bit
 (41 8)  (479 424)  (479 424)  LC_4 Logic Functioning bit
 (50 8)  (488 424)  (488 424)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (456 425)  (456 425)  routing T_9_26.sp4_v_b_33 <X> T_9_26.lc_trk_g2_1
 (22 9)  (460 425)  (460 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 425)  (461 425)  routing T_9_26.sp4_h_r_42 <X> T_9_26.lc_trk_g2_2
 (24 9)  (462 425)  (462 425)  routing T_9_26.sp4_h_r_42 <X> T_9_26.lc_trk_g2_2
 (25 9)  (463 425)  (463 425)  routing T_9_26.sp4_h_r_42 <X> T_9_26.lc_trk_g2_2
 (27 9)  (465 425)  (465 425)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 425)  (467 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 425)  (468 425)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 425)  (469 425)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 425)  (474 425)  LC_4 Logic Functioning bit
 (37 9)  (475 425)  (475 425)  LC_4 Logic Functioning bit
 (40 9)  (478 425)  (478 425)  LC_4 Logic Functioning bit
 (43 9)  (481 425)  (481 425)  LC_4 Logic Functioning bit
 (11 10)  (449 426)  (449 426)  routing T_9_26.sp4_h_l_38 <X> T_9_26.sp4_v_t_45
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 426)  (456 426)  routing T_9_26.wire_logic_cluster/lc_5/out <X> T_9_26.lc_trk_g2_5
 (21 10)  (459 426)  (459 426)  routing T_9_26.sp4_v_t_26 <X> T_9_26.lc_trk_g2_7
 (22 10)  (460 426)  (460 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 426)  (461 426)  routing T_9_26.sp4_v_t_26 <X> T_9_26.lc_trk_g2_7
 (26 10)  (464 426)  (464 426)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 426)  (465 426)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 426)  (466 426)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 426)  (472 426)  routing T_9_26.lc_trk_g1_1 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (41 10)  (479 426)  (479 426)  LC_5 Logic Functioning bit
 (43 10)  (481 426)  (481 426)  LC_5 Logic Functioning bit
 (50 10)  (488 426)  (488 426)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (442 427)  (442 427)  routing T_9_26.sp4_v_b_1 <X> T_9_26.sp4_h_l_43
 (14 11)  (452 427)  (452 427)  routing T_9_26.sp4_r_v_b_36 <X> T_9_26.lc_trk_g2_4
 (17 11)  (455 427)  (455 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (459 427)  (459 427)  routing T_9_26.sp4_v_t_26 <X> T_9_26.lc_trk_g2_7
 (28 11)  (466 427)  (466 427)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 427)  (474 427)  LC_5 Logic Functioning bit
 (37 11)  (475 427)  (475 427)  LC_5 Logic Functioning bit
 (39 11)  (477 427)  (477 427)  LC_5 Logic Functioning bit
 (40 11)  (478 427)  (478 427)  LC_5 Logic Functioning bit
 (42 11)  (480 427)  (480 427)  LC_5 Logic Functioning bit
 (6 12)  (444 428)  (444 428)  routing T_9_26.sp4_v_t_43 <X> T_9_26.sp4_v_b_9
 (12 12)  (450 428)  (450 428)  routing T_9_26.sp4_v_b_11 <X> T_9_26.sp4_h_r_11
 (15 12)  (453 428)  (453 428)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g3_1
 (16 12)  (454 428)  (454 428)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g3_1
 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (459 428)  (459 428)  routing T_9_26.wire_logic_cluster/lc_3/out <X> T_9_26.lc_trk_g3_3
 (22 12)  (460 428)  (460 428)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (466 428)  (466 428)  routing T_9_26.lc_trk_g2_1 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 428)  (467 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 428)  (469 428)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 428)  (470 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 428)  (471 428)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 428)  (475 428)  LC_6 Logic Functioning bit
 (38 12)  (476 428)  (476 428)  LC_6 Logic Functioning bit
 (41 12)  (479 428)  (479 428)  LC_6 Logic Functioning bit
 (42 12)  (480 428)  (480 428)  LC_6 Logic Functioning bit
 (50 12)  (488 428)  (488 428)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (443 429)  (443 429)  routing T_9_26.sp4_v_t_43 <X> T_9_26.sp4_v_b_9
 (11 13)  (449 429)  (449 429)  routing T_9_26.sp4_v_b_11 <X> T_9_26.sp4_h_r_11
 (18 13)  (456 429)  (456 429)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g3_1
 (22 13)  (460 429)  (460 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (461 429)  (461 429)  routing T_9_26.sp4_h_l_15 <X> T_9_26.lc_trk_g3_2
 (24 13)  (462 429)  (462 429)  routing T_9_26.sp4_h_l_15 <X> T_9_26.lc_trk_g3_2
 (25 13)  (463 429)  (463 429)  routing T_9_26.sp4_h_l_15 <X> T_9_26.lc_trk_g3_2
 (26 13)  (464 429)  (464 429)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 429)  (465 429)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 429)  (466 429)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 429)  (467 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 429)  (469 429)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 429)  (474 429)  LC_6 Logic Functioning bit
 (39 13)  (477 429)  (477 429)  LC_6 Logic Functioning bit
 (40 13)  (478 429)  (478 429)  LC_6 Logic Functioning bit
 (43 13)  (481 429)  (481 429)  LC_6 Logic Functioning bit
 (46 13)  (484 429)  (484 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (438 430)  (438 430)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 430)  (439 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (444 430)  (444 430)  routing T_9_26.sp4_h_l_41 <X> T_9_26.sp4_v_t_44
 (12 14)  (450 430)  (450 430)  routing T_9_26.sp4_v_t_40 <X> T_9_26.sp4_h_l_46
 (25 14)  (463 430)  (463 430)  routing T_9_26.rgt_op_6 <X> T_9_26.lc_trk_g3_6
 (0 15)  (438 431)  (438 431)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/s_r
 (9 15)  (447 431)  (447 431)  routing T_9_26.sp4_v_b_10 <X> T_9_26.sp4_v_t_47
 (11 15)  (449 431)  (449 431)  routing T_9_26.sp4_v_t_40 <X> T_9_26.sp4_h_l_46
 (13 15)  (451 431)  (451 431)  routing T_9_26.sp4_v_t_40 <X> T_9_26.sp4_h_l_46
 (22 15)  (460 431)  (460 431)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 431)  (462 431)  routing T_9_26.rgt_op_6 <X> T_9_26.lc_trk_g3_6


LogicTile_10_26

 (4 0)  (496 416)  (496 416)  routing T_10_26.sp4_h_l_37 <X> T_10_26.sp4_v_b_0
 (8 0)  (500 416)  (500 416)  routing T_10_26.sp4_v_b_7 <X> T_10_26.sp4_h_r_1
 (9 0)  (501 416)  (501 416)  routing T_10_26.sp4_v_b_7 <X> T_10_26.sp4_h_r_1
 (10 0)  (502 416)  (502 416)  routing T_10_26.sp4_v_b_7 <X> T_10_26.sp4_h_r_1
 (5 1)  (497 417)  (497 417)  routing T_10_26.sp4_h_l_37 <X> T_10_26.sp4_v_b_0
 (15 1)  (507 417)  (507 417)  routing T_10_26.bot_op_0 <X> T_10_26.lc_trk_g0_0
 (17 1)  (509 417)  (509 417)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (1 2)  (493 418)  (493 418)  routing T_10_26.glb_netwk_5 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (2 2)  (494 418)  (494 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (500 418)  (500 418)  routing T_10_26.sp4_v_t_36 <X> T_10_26.sp4_h_l_36
 (9 2)  (501 418)  (501 418)  routing T_10_26.sp4_v_t_36 <X> T_10_26.sp4_h_l_36
 (15 2)  (507 418)  (507 418)  routing T_10_26.top_op_5 <X> T_10_26.lc_trk_g0_5
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (517 418)  (517 418)  routing T_10_26.sp4_v_t_3 <X> T_10_26.lc_trk_g0_6
 (26 2)  (518 418)  (518 418)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (32 2)  (524 418)  (524 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 418)  (525 418)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 418)  (528 418)  LC_1 Logic Functioning bit
 (38 2)  (530 418)  (530 418)  LC_1 Logic Functioning bit
 (0 3)  (492 419)  (492 419)  routing T_10_26.glb_netwk_5 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (18 3)  (510 419)  (510 419)  routing T_10_26.top_op_5 <X> T_10_26.lc_trk_g0_5
 (22 3)  (514 419)  (514 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 419)  (515 419)  routing T_10_26.sp4_v_t_3 <X> T_10_26.lc_trk_g0_6
 (25 3)  (517 419)  (517 419)  routing T_10_26.sp4_v_t_3 <X> T_10_26.lc_trk_g0_6
 (29 3)  (521 419)  (521 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 419)  (523 419)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 419)  (529 419)  LC_1 Logic Functioning bit
 (39 3)  (531 419)  (531 419)  LC_1 Logic Functioning bit
 (47 3)  (539 419)  (539 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (500 420)  (500 420)  routing T_10_26.sp4_v_b_10 <X> T_10_26.sp4_h_r_4
 (9 4)  (501 420)  (501 420)  routing T_10_26.sp4_v_b_10 <X> T_10_26.sp4_h_r_4
 (10 4)  (502 420)  (502 420)  routing T_10_26.sp4_v_b_10 <X> T_10_26.sp4_h_r_4
 (15 4)  (507 420)  (507 420)  routing T_10_26.sp4_h_r_9 <X> T_10_26.lc_trk_g1_1
 (16 4)  (508 420)  (508 420)  routing T_10_26.sp4_h_r_9 <X> T_10_26.lc_trk_g1_1
 (17 4)  (509 420)  (509 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (510 420)  (510 420)  routing T_10_26.sp4_h_r_9 <X> T_10_26.lc_trk_g1_1
 (21 4)  (513 420)  (513 420)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g1_3
 (22 4)  (514 420)  (514 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 420)  (515 420)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g1_3
 (31 4)  (523 420)  (523 420)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 420)  (528 420)  LC_2 Logic Functioning bit
 (38 4)  (530 420)  (530 420)  LC_2 Logic Functioning bit
 (11 5)  (503 421)  (503 421)  routing T_10_26.sp4_h_l_44 <X> T_10_26.sp4_h_r_5
 (13 5)  (505 421)  (505 421)  routing T_10_26.sp4_h_l_44 <X> T_10_26.sp4_h_r_5
 (21 5)  (513 421)  (513 421)  routing T_10_26.sp4_v_b_11 <X> T_10_26.lc_trk_g1_3
 (22 5)  (514 421)  (514 421)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 421)  (516 421)  routing T_10_26.bot_op_2 <X> T_10_26.lc_trk_g1_2
 (27 5)  (519 421)  (519 421)  routing T_10_26.lc_trk_g1_1 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 421)  (521 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 421)  (529 421)  LC_2 Logic Functioning bit
 (39 5)  (531 421)  (531 421)  LC_2 Logic Functioning bit
 (48 5)  (540 421)  (540 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (498 422)  (498 422)  routing T_10_26.sp4_h_l_47 <X> T_10_26.sp4_v_t_38
 (25 6)  (517 422)  (517 422)  routing T_10_26.sp4_v_b_6 <X> T_10_26.lc_trk_g1_6
 (27 6)  (519 422)  (519 422)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 422)  (520 422)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 422)  (525 422)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 422)  (526 422)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 422)  (528 422)  LC_3 Logic Functioning bit
 (38 6)  (530 422)  (530 422)  LC_3 Logic Functioning bit
 (6 7)  (498 423)  (498 423)  routing T_10_26.sp4_h_r_3 <X> T_10_26.sp4_h_l_38
 (11 7)  (503 423)  (503 423)  routing T_10_26.sp4_h_r_9 <X> T_10_26.sp4_h_l_40
 (13 7)  (505 423)  (505 423)  routing T_10_26.sp4_h_r_9 <X> T_10_26.sp4_h_l_40
 (22 7)  (514 423)  (514 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (515 423)  (515 423)  routing T_10_26.sp4_v_b_6 <X> T_10_26.lc_trk_g1_6
 (31 7)  (523 423)  (523 423)  routing T_10_26.lc_trk_g3_3 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 423)  (528 423)  LC_3 Logic Functioning bit
 (38 7)  (530 423)  (530 423)  LC_3 Logic Functioning bit
 (3 8)  (495 424)  (495 424)  routing T_10_26.sp12_h_r_1 <X> T_10_26.sp12_v_b_1
 (25 8)  (517 424)  (517 424)  routing T_10_26.sp4_h_r_42 <X> T_10_26.lc_trk_g2_2
 (3 9)  (495 425)  (495 425)  routing T_10_26.sp12_h_r_1 <X> T_10_26.sp12_v_b_1
 (15 9)  (507 425)  (507 425)  routing T_10_26.sp4_v_t_29 <X> T_10_26.lc_trk_g2_0
 (16 9)  (508 425)  (508 425)  routing T_10_26.sp4_v_t_29 <X> T_10_26.lc_trk_g2_0
 (17 9)  (509 425)  (509 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 425)  (514 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 425)  (515 425)  routing T_10_26.sp4_h_r_42 <X> T_10_26.lc_trk_g2_2
 (24 9)  (516 425)  (516 425)  routing T_10_26.sp4_h_r_42 <X> T_10_26.lc_trk_g2_2
 (25 9)  (517 425)  (517 425)  routing T_10_26.sp4_h_r_42 <X> T_10_26.lc_trk_g2_2
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.wire_logic_cluster/lc_5/out <X> T_10_26.lc_trk_g2_5
 (25 10)  (517 426)  (517 426)  routing T_10_26.sp4_v_b_30 <X> T_10_26.lc_trk_g2_6
 (26 10)  (518 426)  (518 426)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 426)  (519 426)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 426)  (523 426)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 426)  (525 426)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 426)  (526 426)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (40 10)  (532 426)  (532 426)  LC_5 Logic Functioning bit
 (42 10)  (534 426)  (534 426)  LC_5 Logic Functioning bit
 (45 10)  (537 426)  (537 426)  LC_5 Logic Functioning bit
 (48 10)  (540 426)  (540 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (13 11)  (505 427)  (505 427)  routing T_10_26.sp4_v_b_3 <X> T_10_26.sp4_h_l_45
 (22 11)  (514 427)  (514 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 427)  (515 427)  routing T_10_26.sp4_v_b_30 <X> T_10_26.lc_trk_g2_6
 (26 11)  (518 427)  (518 427)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 427)  (519 427)  routing T_10_26.lc_trk_g1_6 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 427)  (521 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 427)  (522 427)  routing T_10_26.lc_trk_g1_3 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (48 11)  (540 427)  (540 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (543 427)  (543 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (545 427)  (545 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (500 428)  (500 428)  routing T_10_26.sp4_h_l_47 <X> T_10_26.sp4_h_r_10
 (13 12)  (505 428)  (505 428)  routing T_10_26.sp4_h_l_46 <X> T_10_26.sp4_v_b_11
 (15 12)  (507 428)  (507 428)  routing T_10_26.sp4_h_r_33 <X> T_10_26.lc_trk_g3_1
 (16 12)  (508 428)  (508 428)  routing T_10_26.sp4_h_r_33 <X> T_10_26.lc_trk_g3_1
 (17 12)  (509 428)  (509 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 428)  (510 428)  routing T_10_26.sp4_h_r_33 <X> T_10_26.lc_trk_g3_1
 (22 12)  (514 428)  (514 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 428)  (515 428)  routing T_10_26.sp4_v_t_30 <X> T_10_26.lc_trk_g3_3
 (24 12)  (516 428)  (516 428)  routing T_10_26.sp4_v_t_30 <X> T_10_26.lc_trk_g3_3
 (28 12)  (520 428)  (520 428)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 428)  (521 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 428)  (522 428)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 428)  (524 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 428)  (526 428)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 428)  (532 428)  LC_6 Logic Functioning bit
 (42 12)  (534 428)  (534 428)  LC_6 Logic Functioning bit
 (12 13)  (504 429)  (504 429)  routing T_10_26.sp4_h_l_46 <X> T_10_26.sp4_v_b_11
 (29 13)  (521 429)  (521 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 429)  (523 429)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 429)  (524 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (525 429)  (525 429)  routing T_10_26.lc_trk_g2_0 <X> T_10_26.input_2_6
 (41 13)  (533 429)  (533 429)  LC_6 Logic Functioning bit
 (11 14)  (503 430)  (503 430)  routing T_10_26.sp4_h_l_43 <X> T_10_26.sp4_v_t_46
 (16 14)  (508 430)  (508 430)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g3_5
 (17 14)  (509 430)  (509 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 430)  (510 430)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g3_5
 (26 14)  (518 430)  (518 430)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 430)  (520 430)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 430)  (523 430)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 430)  (527 430)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.input_2_7
 (41 14)  (533 430)  (533 430)  LC_7 Logic Functioning bit
 (8 15)  (500 431)  (500 431)  routing T_10_26.sp4_v_b_7 <X> T_10_26.sp4_v_t_47
 (10 15)  (502 431)  (502 431)  routing T_10_26.sp4_v_b_7 <X> T_10_26.sp4_v_t_47
 (15 15)  (507 431)  (507 431)  routing T_10_26.sp4_v_t_33 <X> T_10_26.lc_trk_g3_4
 (16 15)  (508 431)  (508 431)  routing T_10_26.sp4_v_t_33 <X> T_10_26.lc_trk_g3_4
 (17 15)  (509 431)  (509 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (510 431)  (510 431)  routing T_10_26.sp4_v_b_37 <X> T_10_26.lc_trk_g3_5
 (28 15)  (520 431)  (520 431)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 431)  (522 431)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 431)  (523 431)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 431)  (524 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (525 431)  (525 431)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.input_2_7
 (34 15)  (526 431)  (526 431)  routing T_10_26.lc_trk_g3_4 <X> T_10_26.input_2_7
 (38 15)  (530 431)  (530 431)  LC_7 Logic Functioning bit
 (41 15)  (533 431)  (533 431)  LC_7 Logic Functioning bit
 (53 15)  (545 431)  (545 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_26

 (1 2)  (547 418)  (547 418)  routing T_11_26.glb_netwk_5 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (548 418)  (548 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (559 418)  (559 418)  routing T_11_26.sp4_v_b_2 <X> T_11_26.sp4_v_t_39
 (15 2)  (561 418)  (561 418)  routing T_11_26.sp4_v_b_21 <X> T_11_26.lc_trk_g0_5
 (16 2)  (562 418)  (562 418)  routing T_11_26.sp4_v_b_21 <X> T_11_26.lc_trk_g0_5
 (17 2)  (563 418)  (563 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (571 418)  (571 418)  routing T_11_26.sp4_v_b_6 <X> T_11_26.lc_trk_g0_6
 (29 2)  (575 418)  (575 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 418)  (576 418)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 418)  (577 418)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 418)  (580 418)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (38 2)  (584 418)  (584 418)  LC_1 Logic Functioning bit
 (0 3)  (546 419)  (546 419)  routing T_11_26.glb_netwk_5 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (15 3)  (561 419)  (561 419)  routing T_11_26.sp4_v_t_9 <X> T_11_26.lc_trk_g0_4
 (16 3)  (562 419)  (562 419)  routing T_11_26.sp4_v_t_9 <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (568 419)  (568 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (569 419)  (569 419)  routing T_11_26.sp4_v_b_6 <X> T_11_26.lc_trk_g0_6
 (36 3)  (582 419)  (582 419)  LC_1 Logic Functioning bit
 (38 3)  (584 419)  (584 419)  LC_1 Logic Functioning bit
 (12 4)  (558 420)  (558 420)  routing T_11_26.sp4_v_t_40 <X> T_11_26.sp4_h_r_5
 (14 4)  (560 420)  (560 420)  routing T_11_26.sp4_h_l_5 <X> T_11_26.lc_trk_g1_0
 (21 4)  (567 420)  (567 420)  routing T_11_26.sp4_v_b_3 <X> T_11_26.lc_trk_g1_3
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (569 420)  (569 420)  routing T_11_26.sp4_v_b_3 <X> T_11_26.lc_trk_g1_3
 (26 4)  (572 420)  (572 420)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 420)  (573 420)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 420)  (576 420)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 420)  (580 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (37 4)  (583 420)  (583 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (39 4)  (585 420)  (585 420)  LC_2 Logic Functioning bit
 (42 4)  (588 420)  (588 420)  LC_2 Logic Functioning bit
 (43 4)  (589 420)  (589 420)  LC_2 Logic Functioning bit
 (45 4)  (591 420)  (591 420)  LC_2 Logic Functioning bit
 (50 4)  (596 420)  (596 420)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 421)  (560 421)  routing T_11_26.sp4_h_l_5 <X> T_11_26.lc_trk_g1_0
 (15 5)  (561 421)  (561 421)  routing T_11_26.sp4_h_l_5 <X> T_11_26.lc_trk_g1_0
 (16 5)  (562 421)  (562 421)  routing T_11_26.sp4_h_l_5 <X> T_11_26.lc_trk_g1_0
 (17 5)  (563 421)  (563 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (19 5)  (565 421)  (565 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (26 5)  (572 421)  (572 421)  routing T_11_26.lc_trk_g0_6 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 421)  (577 421)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 421)  (582 421)  LC_2 Logic Functioning bit
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (42 5)  (588 421)  (588 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (45 5)  (591 421)  (591 421)  LC_2 Logic Functioning bit
 (53 5)  (599 421)  (599 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (550 422)  (550 422)  routing T_11_26.sp4_v_b_3 <X> T_11_26.sp4_v_t_38
 (16 6)  (562 422)  (562 422)  routing T_11_26.sp4_v_b_5 <X> T_11_26.lc_trk_g1_5
 (17 6)  (563 422)  (563 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 422)  (564 422)  routing T_11_26.sp4_v_b_5 <X> T_11_26.lc_trk_g1_5
 (8 7)  (554 423)  (554 423)  routing T_11_26.sp4_h_r_10 <X> T_11_26.sp4_v_t_41
 (9 7)  (555 423)  (555 423)  routing T_11_26.sp4_h_r_10 <X> T_11_26.sp4_v_t_41
 (10 7)  (556 423)  (556 423)  routing T_11_26.sp4_h_r_10 <X> T_11_26.sp4_v_t_41
 (14 7)  (560 423)  (560 423)  routing T_11_26.sp12_h_r_20 <X> T_11_26.lc_trk_g1_4
 (16 7)  (562 423)  (562 423)  routing T_11_26.sp12_h_r_20 <X> T_11_26.lc_trk_g1_4
 (17 7)  (563 423)  (563 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (568 423)  (568 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (571 423)  (571 423)  routing T_11_26.sp4_r_v_b_30 <X> T_11_26.lc_trk_g1_6
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 424)  (576 424)  routing T_11_26.lc_trk_g0_5 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 424)  (577 424)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 424)  (580 424)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 424)  (583 424)  LC_4 Logic Functioning bit
 (39 8)  (585 424)  (585 424)  LC_4 Logic Functioning bit
 (40 8)  (586 424)  (586 424)  LC_4 Logic Functioning bit
 (42 8)  (588 424)  (588 424)  LC_4 Logic Functioning bit
 (47 8)  (593 424)  (593 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (549 425)  (549 425)  routing T_11_26.sp12_h_l_22 <X> T_11_26.sp12_v_b_1
 (4 9)  (550 425)  (550 425)  routing T_11_26.sp4_h_l_47 <X> T_11_26.sp4_h_r_6
 (6 9)  (552 425)  (552 425)  routing T_11_26.sp4_h_l_47 <X> T_11_26.sp4_h_r_6
 (11 9)  (557 425)  (557 425)  routing T_11_26.sp4_h_l_45 <X> T_11_26.sp4_h_r_8
 (26 9)  (572 425)  (572 425)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 425)  (573 425)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 425)  (574 425)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 425)  (577 425)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 425)  (582 425)  LC_4 Logic Functioning bit
 (38 9)  (584 425)  (584 425)  LC_4 Logic Functioning bit
 (40 9)  (586 425)  (586 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (4 10)  (550 426)  (550 426)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (5 10)  (551 426)  (551 426)  routing T_11_26.sp4_v_t_37 <X> T_11_26.sp4_h_l_43
 (6 10)  (552 426)  (552 426)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (11 10)  (557 426)  (557 426)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_v_t_45
 (13 10)  (559 426)  (559 426)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_v_t_45
 (27 10)  (573 426)  (573 426)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 426)  (574 426)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 426)  (580 426)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 426)  (582 426)  LC_5 Logic Functioning bit
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (48 10)  (594 426)  (594 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (550 427)  (550 427)  routing T_11_26.sp4_v_t_37 <X> T_11_26.sp4_h_l_43
 (5 11)  (551 427)  (551 427)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_43
 (6 11)  (552 427)  (552 427)  routing T_11_26.sp4_v_t_37 <X> T_11_26.sp4_h_l_43
 (12 11)  (558 427)  (558 427)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_v_t_45
 (27 11)  (573 427)  (573 427)  routing T_11_26.lc_trk_g1_0 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 427)  (577 427)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (4 12)  (550 428)  (550 428)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_v_b_9
 (6 12)  (552 428)  (552 428)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_v_b_9
 (16 12)  (562 428)  (562 428)  routing T_11_26.sp12_v_t_14 <X> T_11_26.lc_trk_g3_1
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (571 428)  (571 428)  routing T_11_26.wire_logic_cluster/lc_2/out <X> T_11_26.lc_trk_g3_2
 (3 13)  (549 429)  (549 429)  routing T_11_26.sp12_h_l_22 <X> T_11_26.sp12_h_r_1
 (5 13)  (551 429)  (551 429)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_v_b_9
 (12 13)  (558 429)  (558 429)  routing T_11_26.sp4_h_r_11 <X> T_11_26.sp4_v_b_11
 (18 13)  (564 429)  (564 429)  routing T_11_26.sp12_v_t_14 <X> T_11_26.lc_trk_g3_1
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 430)  (546 430)  routing T_11_26.glb_netwk_6 <X> T_11_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 430)  (547 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (568 430)  (568 430)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 430)  (570 430)  routing T_11_26.tnr_op_7 <X> T_11_26.lc_trk_g3_7
 (0 15)  (546 431)  (546 431)  routing T_11_26.glb_netwk_6 <X> T_11_26.wire_logic_cluster/lc_7/s_r
 (4 15)  (550 431)  (550 431)  routing T_11_26.sp4_v_b_4 <X> T_11_26.sp4_h_l_44
 (8 15)  (554 431)  (554 431)  routing T_11_26.sp4_h_l_47 <X> T_11_26.sp4_v_t_47


LogicTile_12_26

 (8 1)  (608 417)  (608 417)  routing T_12_26.sp4_h_l_42 <X> T_12_26.sp4_v_b_1
 (9 1)  (609 417)  (609 417)  routing T_12_26.sp4_h_l_42 <X> T_12_26.sp4_v_b_1
 (10 1)  (610 417)  (610 417)  routing T_12_26.sp4_h_l_42 <X> T_12_26.sp4_v_b_1
 (14 1)  (614 417)  (614 417)  routing T_12_26.sp4_r_v_b_35 <X> T_12_26.lc_trk_g0_0
 (17 1)  (617 417)  (617 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (622 417)  (622 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (601 418)  (601 418)  routing T_12_26.glb_netwk_5 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (627 418)  (627 418)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 418)  (628 418)  routing T_12_26.lc_trk_g3_1 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 418)  (631 418)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 418)  (633 418)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 418)  (634 418)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (39 2)  (639 418)  (639 418)  LC_1 Logic Functioning bit
 (40 2)  (640 418)  (640 418)  LC_1 Logic Functioning bit
 (42 2)  (642 418)  (642 418)  LC_1 Logic Functioning bit
 (0 3)  (600 419)  (600 419)  routing T_12_26.glb_netwk_5 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (6 3)  (606 419)  (606 419)  routing T_12_26.sp4_h_r_0 <X> T_12_26.sp4_h_l_37
 (22 3)  (622 419)  (622 419)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 419)  (624 419)  routing T_12_26.bot_op_6 <X> T_12_26.lc_trk_g0_6
 (26 3)  (626 419)  (626 419)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 419)  (627 419)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 419)  (628 419)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 419)  (632 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (633 419)  (633 419)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.input_2_1
 (38 3)  (638 419)  (638 419)  LC_1 Logic Functioning bit
 (39 3)  (639 419)  (639 419)  LC_1 Logic Functioning bit
 (40 3)  (640 419)  (640 419)  LC_1 Logic Functioning bit
 (41 3)  (641 419)  (641 419)  LC_1 Logic Functioning bit
 (42 3)  (642 419)  (642 419)  LC_1 Logic Functioning bit
 (43 3)  (643 419)  (643 419)  LC_1 Logic Functioning bit
 (0 4)  (600 420)  (600 420)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_7/cen
 (1 4)  (601 420)  (601 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (602 420)  (602 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 4)  (613 420)  (613 420)  routing T_12_26.sp4_h_l_40 <X> T_12_26.sp4_v_b_5
 (21 4)  (621 420)  (621 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 420)  (623 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (24 4)  (624 420)  (624 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (27 4)  (627 420)  (627 420)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 420)  (630 420)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 420)  (631 420)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 420)  (633 420)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 420)  (634 420)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 420)  (637 420)  LC_2 Logic Functioning bit
 (42 4)  (642 420)  (642 420)  LC_2 Logic Functioning bit
 (46 4)  (646 420)  (646 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 420)  (650 420)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (601 421)  (601 421)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_7/cen
 (12 5)  (612 421)  (612 421)  routing T_12_26.sp4_h_l_40 <X> T_12_26.sp4_v_b_5
 (17 5)  (617 421)  (617 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (621 421)  (621 421)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (29 5)  (629 421)  (629 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 421)  (630 421)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (42 5)  (642 421)  (642 421)  LC_2 Logic Functioning bit
 (5 6)  (605 422)  (605 422)  routing T_12_26.sp4_v_b_3 <X> T_12_26.sp4_h_l_38
 (11 6)  (611 422)  (611 422)  routing T_12_26.sp4_v_b_9 <X> T_12_26.sp4_v_t_40
 (13 6)  (613 422)  (613 422)  routing T_12_26.sp4_v_b_9 <X> T_12_26.sp4_v_t_40
 (25 6)  (625 422)  (625 422)  routing T_12_26.sp4_v_b_6 <X> T_12_26.lc_trk_g1_6
 (26 6)  (626 422)  (626 422)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 422)  (629 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 422)  (630 422)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 422)  (632 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 422)  (634 422)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 422)  (636 422)  LC_3 Logic Functioning bit
 (38 6)  (638 422)  (638 422)  LC_3 Logic Functioning bit
 (40 6)  (640 422)  (640 422)  LC_3 Logic Functioning bit
 (41 6)  (641 422)  (641 422)  LC_3 Logic Functioning bit
 (45 6)  (645 422)  (645 422)  LC_3 Logic Functioning bit
 (50 6)  (650 422)  (650 422)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (651 422)  (651 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (622 423)  (622 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (623 423)  (623 423)  routing T_12_26.sp4_v_b_6 <X> T_12_26.lc_trk_g1_6
 (28 7)  (628 423)  (628 423)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 423)  (629 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 423)  (630 423)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 423)  (631 423)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 423)  (640 423)  LC_3 Logic Functioning bit
 (41 7)  (641 423)  (641 423)  LC_3 Logic Functioning bit
 (45 7)  (645 423)  (645 423)  LC_3 Logic Functioning bit
 (12 8)  (612 424)  (612 424)  routing T_12_26.sp4_v_b_8 <X> T_12_26.sp4_h_r_8
 (15 8)  (615 424)  (615 424)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g2_1
 (16 8)  (616 424)  (616 424)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g2_1
 (17 8)  (617 424)  (617 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (11 9)  (611 425)  (611 425)  routing T_12_26.sp4_v_b_8 <X> T_12_26.sp4_h_r_8
 (18 9)  (618 425)  (618 425)  routing T_12_26.sp4_h_r_25 <X> T_12_26.lc_trk_g2_1
 (22 9)  (622 425)  (622 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 425)  (625 425)  routing T_12_26.sp4_r_v_b_34 <X> T_12_26.lc_trk_g2_2
 (11 10)  (611 426)  (611 426)  routing T_12_26.sp4_v_b_0 <X> T_12_26.sp4_v_t_45
 (12 10)  (612 426)  (612 426)  routing T_12_26.sp4_v_b_8 <X> T_12_26.sp4_h_l_45
 (13 10)  (613 426)  (613 426)  routing T_12_26.sp4_v_b_0 <X> T_12_26.sp4_v_t_45
 (14 10)  (614 426)  (614 426)  routing T_12_26.sp4_v_b_36 <X> T_12_26.lc_trk_g2_4
 (15 10)  (615 426)  (615 426)  routing T_12_26.rgt_op_5 <X> T_12_26.lc_trk_g2_5
 (17 10)  (617 426)  (617 426)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 426)  (618 426)  routing T_12_26.rgt_op_5 <X> T_12_26.lc_trk_g2_5
 (26 10)  (626 426)  (626 426)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 426)  (628 426)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 426)  (630 426)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 426)  (635 426)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.input_2_5
 (41 10)  (641 426)  (641 426)  LC_5 Logic Functioning bit
 (51 10)  (651 426)  (651 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (614 427)  (614 427)  routing T_12_26.sp4_v_b_36 <X> T_12_26.lc_trk_g2_4
 (16 11)  (616 427)  (616 427)  routing T_12_26.sp4_v_b_36 <X> T_12_26.lc_trk_g2_4
 (17 11)  (617 427)  (617 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (626 427)  (626 427)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 427)  (627 427)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 427)  (628 427)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 427)  (631 427)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 427)  (632 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 427)  (633 427)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.input_2_5
 (34 11)  (634 427)  (634 427)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.input_2_5
 (41 11)  (641 427)  (641 427)  LC_5 Logic Functioning bit
 (43 11)  (643 427)  (643 427)  LC_5 Logic Functioning bit
 (2 12)  (602 428)  (602 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (614 428)  (614 428)  routing T_12_26.rgt_op_0 <X> T_12_26.lc_trk_g3_0
 (15 12)  (615 428)  (615 428)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g3_1
 (16 12)  (616 428)  (616 428)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g3_1
 (17 12)  (617 428)  (617 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 428)  (618 428)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g3_1
 (25 12)  (625 428)  (625 428)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g3_2
 (27 12)  (627 428)  (627 428)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 428)  (634 428)  routing T_12_26.lc_trk_g3_0 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 428)  (636 428)  LC_6 Logic Functioning bit
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (39 12)  (639 428)  (639 428)  LC_6 Logic Functioning bit
 (40 12)  (640 428)  (640 428)  LC_6 Logic Functioning bit
 (45 12)  (645 428)  (645 428)  LC_6 Logic Functioning bit
 (50 12)  (650 428)  (650 428)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (652 428)  (652 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (608 429)  (608 429)  routing T_12_26.sp4_h_l_41 <X> T_12_26.sp4_v_b_10
 (9 13)  (609 429)  (609 429)  routing T_12_26.sp4_h_l_41 <X> T_12_26.sp4_v_b_10
 (10 13)  (610 429)  (610 429)  routing T_12_26.sp4_h_l_41 <X> T_12_26.sp4_v_b_10
 (15 13)  (615 429)  (615 429)  routing T_12_26.rgt_op_0 <X> T_12_26.lc_trk_g3_0
 (17 13)  (617 429)  (617 429)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (618 429)  (618 429)  routing T_12_26.sp4_h_r_41 <X> T_12_26.lc_trk_g3_1
 (22 13)  (622 429)  (622 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 429)  (623 429)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g3_2
 (24 13)  (624 429)  (624 429)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g3_2
 (25 13)  (625 429)  (625 429)  routing T_12_26.sp4_h_r_42 <X> T_12_26.lc_trk_g3_2
 (26 13)  (626 429)  (626 429)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 429)  (627 429)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (38 13)  (638 429)  (638 429)  LC_6 Logic Functioning bit
 (41 13)  (641 429)  (641 429)  LC_6 Logic Functioning bit
 (45 13)  (645 429)  (645 429)  LC_6 Logic Functioning bit
 (0 14)  (600 430)  (600 430)  routing T_12_26.glb_netwk_4 <X> T_12_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 430)  (601 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 430)  (615 430)  routing T_12_26.sp4_v_t_32 <X> T_12_26.lc_trk_g3_5
 (16 14)  (616 430)  (616 430)  routing T_12_26.sp4_v_t_32 <X> T_12_26.lc_trk_g3_5
 (17 14)  (617 430)  (617 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (625 430)  (625 430)  routing T_12_26.sp4_h_r_46 <X> T_12_26.lc_trk_g3_6
 (14 15)  (614 431)  (614 431)  routing T_12_26.sp4_h_l_17 <X> T_12_26.lc_trk_g3_4
 (15 15)  (615 431)  (615 431)  routing T_12_26.sp4_h_l_17 <X> T_12_26.lc_trk_g3_4
 (16 15)  (616 431)  (616 431)  routing T_12_26.sp4_h_l_17 <X> T_12_26.lc_trk_g3_4
 (17 15)  (617 431)  (617 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (622 431)  (622 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 431)  (623 431)  routing T_12_26.sp4_h_r_46 <X> T_12_26.lc_trk_g3_6
 (24 15)  (624 431)  (624 431)  routing T_12_26.sp4_h_r_46 <X> T_12_26.lc_trk_g3_6
 (25 15)  (625 431)  (625 431)  routing T_12_26.sp4_h_r_46 <X> T_12_26.lc_trk_g3_6


LogicTile_13_26

 (16 0)  (670 416)  (670 416)  routing T_13_26.sp4_v_b_9 <X> T_13_26.lc_trk_g0_1
 (17 0)  (671 416)  (671 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 416)  (672 416)  routing T_13_26.sp4_v_b_9 <X> T_13_26.lc_trk_g0_1
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 416)  (687 416)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (38 0)  (692 416)  (692 416)  LC_0 Logic Functioning bit
 (45 0)  (699 416)  (699 416)  LC_0 Logic Functioning bit
 (18 1)  (672 417)  (672 417)  routing T_13_26.sp4_v_b_9 <X> T_13_26.lc_trk_g0_1
 (31 1)  (685 417)  (685 417)  routing T_13_26.lc_trk_g2_3 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 417)  (690 417)  LC_0 Logic Functioning bit
 (38 1)  (692 417)  (692 417)  LC_0 Logic Functioning bit
 (45 1)  (699 417)  (699 417)  LC_0 Logic Functioning bit
 (51 1)  (705 417)  (705 417)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (655 418)  (655 418)  routing T_13_26.glb_netwk_5 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (671 418)  (671 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (681 418)  (681 418)  routing T_13_26.lc_trk_g1_1 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 418)  (685 418)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (38 2)  (692 418)  (692 418)  LC_1 Logic Functioning bit
 (45 2)  (699 418)  (699 418)  LC_1 Logic Functioning bit
 (0 3)  (654 419)  (654 419)  routing T_13_26.glb_netwk_5 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (3 3)  (657 419)  (657 419)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_l_23
 (5 3)  (659 419)  (659 419)  routing T_13_26.sp4_h_l_37 <X> T_13_26.sp4_v_t_37
 (18 3)  (672 419)  (672 419)  routing T_13_26.sp4_r_v_b_29 <X> T_13_26.lc_trk_g0_5
 (22 3)  (676 419)  (676 419)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 419)  (678 419)  routing T_13_26.bot_op_6 <X> T_13_26.lc_trk_g0_6
 (31 3)  (685 419)  (685 419)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 419)  (690 419)  LC_1 Logic Functioning bit
 (38 3)  (692 419)  (692 419)  LC_1 Logic Functioning bit
 (45 3)  (699 419)  (699 419)  LC_1 Logic Functioning bit
 (48 3)  (702 419)  (702 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 420)  (655 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (9 4)  (663 420)  (663 420)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_h_r_4
 (13 4)  (667 420)  (667 420)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_5
 (16 4)  (670 420)  (670 420)  routing T_13_26.sp4_v_b_9 <X> T_13_26.lc_trk_g1_1
 (17 4)  (671 420)  (671 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 420)  (672 420)  routing T_13_26.sp4_v_b_9 <X> T_13_26.lc_trk_g1_1
 (22 4)  (676 420)  (676 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (31 4)  (685 420)  (685 420)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 420)  (687 420)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 420)  (690 420)  LC_2 Logic Functioning bit
 (38 4)  (692 420)  (692 420)  LC_2 Logic Functioning bit
 (45 4)  (699 420)  (699 420)  LC_2 Logic Functioning bit
 (0 5)  (654 421)  (654 421)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/cen
 (18 5)  (672 421)  (672 421)  routing T_13_26.sp4_v_b_9 <X> T_13_26.lc_trk_g1_1
 (27 5)  (681 421)  (681 421)  routing T_13_26.lc_trk_g1_1 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 421)  (683 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 421)  (691 421)  LC_2 Logic Functioning bit
 (39 5)  (693 421)  (693 421)  LC_2 Logic Functioning bit
 (45 5)  (699 421)  (699 421)  LC_2 Logic Functioning bit
 (48 5)  (702 421)  (702 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (681 422)  (681 422)  routing T_13_26.lc_trk_g1_1 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 422)  (685 422)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 422)  (687 422)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 422)  (690 422)  LC_3 Logic Functioning bit
 (38 6)  (692 422)  (692 422)  LC_3 Logic Functioning bit
 (45 6)  (699 422)  (699 422)  LC_3 Logic Functioning bit
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (38 7)  (692 423)  (692 423)  LC_3 Logic Functioning bit
 (45 7)  (699 423)  (699 423)  LC_3 Logic Functioning bit
 (47 7)  (701 423)  (701 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 8)  (676 424)  (676 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (679 424)  (679 424)  routing T_13_26.sp4_h_r_42 <X> T_13_26.lc_trk_g2_2
 (29 8)  (683 424)  (683 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 424)  (685 424)  routing T_13_26.lc_trk_g0_5 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 424)  (690 424)  LC_4 Logic Functioning bit
 (38 8)  (692 424)  (692 424)  LC_4 Logic Functioning bit
 (45 8)  (699 424)  (699 424)  LC_4 Logic Functioning bit
 (46 8)  (700 424)  (700 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (662 425)  (662 425)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_v_b_7
 (10 9)  (664 425)  (664 425)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_v_b_7
 (21 9)  (675 425)  (675 425)  routing T_13_26.sp4_r_v_b_35 <X> T_13_26.lc_trk_g2_3
 (22 9)  (676 425)  (676 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 425)  (677 425)  routing T_13_26.sp4_h_r_42 <X> T_13_26.lc_trk_g2_2
 (24 9)  (678 425)  (678 425)  routing T_13_26.sp4_h_r_42 <X> T_13_26.lc_trk_g2_2
 (25 9)  (679 425)  (679 425)  routing T_13_26.sp4_h_r_42 <X> T_13_26.lc_trk_g2_2
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (38 9)  (692 425)  (692 425)  LC_4 Logic Functioning bit
 (45 9)  (699 425)  (699 425)  LC_4 Logic Functioning bit
 (48 9)  (702 425)  (702 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (671 426)  (671 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (681 426)  (681 426)  routing T_13_26.lc_trk_g1_1 <X> T_13_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 426)  (683 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 426)  (686 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 426)  (687 426)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 426)  (690 426)  LC_5 Logic Functioning bit
 (38 10)  (692 426)  (692 426)  LC_5 Logic Functioning bit
 (45 10)  (699 426)  (699 426)  LC_5 Logic Functioning bit
 (46 10)  (700 426)  (700 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (668 427)  (668 427)  routing T_13_26.sp4_r_v_b_36 <X> T_13_26.lc_trk_g2_4
 (17 11)  (671 427)  (671 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (672 427)  (672 427)  routing T_13_26.sp4_r_v_b_37 <X> T_13_26.lc_trk_g2_5
 (31 11)  (685 427)  (685 427)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 427)  (690 427)  LC_5 Logic Functioning bit
 (38 11)  (692 427)  (692 427)  LC_5 Logic Functioning bit
 (45 11)  (699 427)  (699 427)  LC_5 Logic Functioning bit
 (13 12)  (667 428)  (667 428)  routing T_13_26.sp4_v_t_46 <X> T_13_26.sp4_v_b_11
 (26 12)  (680 428)  (680 428)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 428)  (683 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (690 428)  (690 428)  LC_6 Logic Functioning bit
 (38 12)  (692 428)  (692 428)  LC_6 Logic Functioning bit
 (41 12)  (695 428)  (695 428)  LC_6 Logic Functioning bit
 (43 12)  (697 428)  (697 428)  LC_6 Logic Functioning bit
 (45 12)  (699 428)  (699 428)  LC_6 Logic Functioning bit
 (51 12)  (705 428)  (705 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (706 428)  (706 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (681 429)  (681 429)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 429)  (682 429)  routing T_13_26.lc_trk_g3_5 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 429)  (683 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (45 13)  (699 429)  (699 429)  LC_6 Logic Functioning bit
 (0 14)  (654 430)  (654 430)  routing T_13_26.glb_netwk_4 <X> T_13_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 430)  (655 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 430)  (669 430)  routing T_13_26.sp4_h_l_16 <X> T_13_26.lc_trk_g3_5
 (16 14)  (670 430)  (670 430)  routing T_13_26.sp4_h_l_16 <X> T_13_26.lc_trk_g3_5
 (17 14)  (671 430)  (671 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (681 430)  (681 430)  routing T_13_26.lc_trk_g1_1 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 430)  (688 430)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 430)  (690 430)  LC_7 Logic Functioning bit
 (38 14)  (692 430)  (692 430)  LC_7 Logic Functioning bit
 (45 14)  (699 430)  (699 430)  LC_7 Logic Functioning bit
 (47 14)  (701 430)  (701 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (706 430)  (706 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (672 431)  (672 431)  routing T_13_26.sp4_h_l_16 <X> T_13_26.lc_trk_g3_5
 (31 15)  (685 431)  (685 431)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 431)  (690 431)  LC_7 Logic Functioning bit
 (38 15)  (692 431)  (692 431)  LC_7 Logic Functioning bit
 (45 15)  (699 431)  (699 431)  LC_7 Logic Functioning bit


LogicTile_14_26

 (15 0)  (723 416)  (723 416)  routing T_14_26.sp4_h_l_4 <X> T_14_26.lc_trk_g0_1
 (16 0)  (724 416)  (724 416)  routing T_14_26.sp4_h_l_4 <X> T_14_26.lc_trk_g0_1
 (17 0)  (725 416)  (725 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 416)  (726 416)  routing T_14_26.sp4_h_l_4 <X> T_14_26.lc_trk_g0_1
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 416)  (740 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 416)  (741 416)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 416)  (744 416)  LC_0 Logic Functioning bit
 (38 0)  (746 416)  (746 416)  LC_0 Logic Functioning bit
 (40 0)  (748 416)  (748 416)  LC_0 Logic Functioning bit
 (41 0)  (749 416)  (749 416)  LC_0 Logic Functioning bit
 (14 1)  (722 417)  (722 417)  routing T_14_26.sp12_h_r_16 <X> T_14_26.lc_trk_g0_0
 (16 1)  (724 417)  (724 417)  routing T_14_26.sp12_h_r_16 <X> T_14_26.lc_trk_g0_0
 (17 1)  (725 417)  (725 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (726 417)  (726 417)  routing T_14_26.sp4_h_l_4 <X> T_14_26.lc_trk_g0_1
 (26 1)  (734 417)  (734 417)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 417)  (735 417)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 417)  (736 417)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 417)  (737 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 417)  (739 417)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 417)  (740 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 417)  (742 417)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.input_2_0
 (35 1)  (743 417)  (743 417)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.input_2_0
 (40 1)  (748 417)  (748 417)  LC_0 Logic Functioning bit
 (41 1)  (749 417)  (749 417)  LC_0 Logic Functioning bit
 (22 3)  (730 419)  (730 419)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (731 419)  (731 419)  routing T_14_26.sp12_h_l_21 <X> T_14_26.lc_trk_g0_6
 (25 3)  (733 419)  (733 419)  routing T_14_26.sp12_h_l_21 <X> T_14_26.lc_trk_g0_6
 (15 4)  (723 420)  (723 420)  routing T_14_26.sp4_v_b_17 <X> T_14_26.lc_trk_g1_1
 (16 4)  (724 420)  (724 420)  routing T_14_26.sp4_v_b_17 <X> T_14_26.lc_trk_g1_1
 (17 4)  (725 420)  (725 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (730 420)  (730 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 420)  (731 420)  routing T_14_26.sp4_v_b_19 <X> T_14_26.lc_trk_g1_3
 (24 4)  (732 420)  (732 420)  routing T_14_26.sp4_v_b_19 <X> T_14_26.lc_trk_g1_3
 (15 6)  (723 422)  (723 422)  routing T_14_26.lft_op_5 <X> T_14_26.lc_trk_g1_5
 (17 6)  (725 422)  (725 422)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 422)  (726 422)  routing T_14_26.lft_op_5 <X> T_14_26.lc_trk_g1_5
 (21 8)  (729 424)  (729 424)  routing T_14_26.sp4_h_r_43 <X> T_14_26.lc_trk_g2_3
 (22 8)  (730 424)  (730 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 424)  (731 424)  routing T_14_26.sp4_h_r_43 <X> T_14_26.lc_trk_g2_3
 (24 8)  (732 424)  (732 424)  routing T_14_26.sp4_h_r_43 <X> T_14_26.lc_trk_g2_3
 (31 8)  (739 424)  (739 424)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 424)  (741 424)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 424)  (742 424)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (38 8)  (746 424)  (746 424)  LC_4 Logic Functioning bit
 (46 8)  (754 424)  (754 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (729 425)  (729 425)  routing T_14_26.sp4_h_r_43 <X> T_14_26.lc_trk_g2_3
 (27 9)  (735 425)  (735 425)  routing T_14_26.lc_trk_g1_1 <X> T_14_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 425)  (737 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 425)  (739 425)  routing T_14_26.lc_trk_g3_6 <X> T_14_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 425)  (745 425)  LC_4 Logic Functioning bit
 (39 9)  (747 425)  (747 425)  LC_4 Logic Functioning bit
 (8 10)  (716 426)  (716 426)  routing T_14_26.sp4_v_t_36 <X> T_14_26.sp4_h_l_42
 (9 10)  (717 426)  (717 426)  routing T_14_26.sp4_v_t_36 <X> T_14_26.sp4_h_l_42
 (10 10)  (718 426)  (718 426)  routing T_14_26.sp4_v_t_36 <X> T_14_26.sp4_h_l_42
 (15 10)  (723 426)  (723 426)  routing T_14_26.sp4_h_r_45 <X> T_14_26.lc_trk_g2_5
 (16 10)  (724 426)  (724 426)  routing T_14_26.sp4_h_r_45 <X> T_14_26.lc_trk_g2_5
 (17 10)  (725 426)  (725 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 426)  (726 426)  routing T_14_26.sp4_h_r_45 <X> T_14_26.lc_trk_g2_5
 (18 11)  (726 427)  (726 427)  routing T_14_26.sp4_h_r_45 <X> T_14_26.lc_trk_g2_5
 (22 12)  (730 428)  (730 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (735 428)  (735 428)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 428)  (736 428)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 428)  (737 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 428)  (738 428)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 428)  (740 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 428)  (741 428)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 428)  (743 428)  routing T_14_26.lc_trk_g1_5 <X> T_14_26.input_2_6
 (36 12)  (744 428)  (744 428)  LC_6 Logic Functioning bit
 (40 12)  (748 428)  (748 428)  LC_6 Logic Functioning bit
 (42 12)  (750 428)  (750 428)  LC_6 Logic Functioning bit
 (51 12)  (759 428)  (759 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (716 429)  (716 429)  routing T_14_26.sp4_h_l_47 <X> T_14_26.sp4_v_b_10
 (9 13)  (717 429)  (717 429)  routing T_14_26.sp4_h_l_47 <X> T_14_26.sp4_v_b_10
 (21 13)  (729 429)  (729 429)  routing T_14_26.sp4_r_v_b_43 <X> T_14_26.lc_trk_g3_3
 (22 13)  (730 429)  (730 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (734 429)  (734 429)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 429)  (735 429)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 429)  (736 429)  routing T_14_26.lc_trk_g3_3 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 429)  (737 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 429)  (739 429)  routing T_14_26.lc_trk_g2_3 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 429)  (740 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 429)  (742 429)  routing T_14_26.lc_trk_g1_5 <X> T_14_26.input_2_6
 (37 13)  (745 429)  (745 429)  LC_6 Logic Functioning bit
 (40 13)  (748 429)  (748 429)  LC_6 Logic Functioning bit
 (42 13)  (750 429)  (750 429)  LC_6 Logic Functioning bit
 (5 14)  (713 430)  (713 430)  routing T_14_26.sp4_v_t_44 <X> T_14_26.sp4_h_l_44
 (14 14)  (722 430)  (722 430)  routing T_14_26.sp4_h_r_44 <X> T_14_26.lc_trk_g3_4
 (25 14)  (733 430)  (733 430)  routing T_14_26.bnl_op_6 <X> T_14_26.lc_trk_g3_6
 (26 14)  (734 430)  (734 430)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 430)  (737 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 430)  (739 430)  routing T_14_26.lc_trk_g0_6 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 430)  (740 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (748 430)  (748 430)  LC_7 Logic Functioning bit
 (52 14)  (760 430)  (760 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (6 15)  (714 431)  (714 431)  routing T_14_26.sp4_v_t_44 <X> T_14_26.sp4_h_l_44
 (8 15)  (716 431)  (716 431)  routing T_14_26.sp4_h_l_47 <X> T_14_26.sp4_v_t_47
 (14 15)  (722 431)  (722 431)  routing T_14_26.sp4_h_r_44 <X> T_14_26.lc_trk_g3_4
 (15 15)  (723 431)  (723 431)  routing T_14_26.sp4_h_r_44 <X> T_14_26.lc_trk_g3_4
 (16 15)  (724 431)  (724 431)  routing T_14_26.sp4_h_r_44 <X> T_14_26.lc_trk_g3_4
 (17 15)  (725 431)  (725 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 431)  (730 431)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 431)  (733 431)  routing T_14_26.bnl_op_6 <X> T_14_26.lc_trk_g3_6
 (28 15)  (736 431)  (736 431)  routing T_14_26.lc_trk_g2_5 <X> T_14_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 431)  (737 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 431)  (739 431)  routing T_14_26.lc_trk_g0_6 <X> T_14_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 431)  (740 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 431)  (741 431)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.input_2_7
 (34 15)  (742 431)  (742 431)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.input_2_7
 (35 15)  (743 431)  (743 431)  routing T_14_26.lc_trk_g3_2 <X> T_14_26.input_2_7


LogicTile_15_26

 (11 0)  (773 416)  (773 416)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_v_b_2
 (13 0)  (775 416)  (775 416)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_v_b_2
 (8 1)  (770 417)  (770 417)  routing T_15_26.sp4_h_l_42 <X> T_15_26.sp4_v_b_1
 (9 1)  (771 417)  (771 417)  routing T_15_26.sp4_h_l_42 <X> T_15_26.sp4_v_b_1
 (10 1)  (772 417)  (772 417)  routing T_15_26.sp4_h_l_42 <X> T_15_26.sp4_v_b_1
 (12 1)  (774 417)  (774 417)  routing T_15_26.sp4_h_l_45 <X> T_15_26.sp4_v_b_2
 (16 1)  (778 417)  (778 417)  routing T_15_26.sp12_h_r_8 <X> T_15_26.lc_trk_g0_0
 (17 1)  (779 417)  (779 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (19 1)  (781 417)  (781 417)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (1 2)  (763 418)  (763 418)  routing T_15_26.glb_netwk_5 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (783 418)  (783 418)  routing T_15_26.sp4_v_b_15 <X> T_15_26.lc_trk_g0_7
 (22 2)  (784 418)  (784 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 418)  (785 418)  routing T_15_26.sp4_v_b_15 <X> T_15_26.lc_trk_g0_7
 (0 3)  (762 419)  (762 419)  routing T_15_26.glb_netwk_5 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (21 3)  (783 419)  (783 419)  routing T_15_26.sp4_v_b_15 <X> T_15_26.lc_trk_g0_7
 (0 4)  (762 420)  (762 420)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_7/cen
 (1 4)  (763 420)  (763 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (778 420)  (778 420)  routing T_15_26.sp12_h_r_9 <X> T_15_26.lc_trk_g1_1
 (17 4)  (779 420)  (779 420)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (0 5)  (762 421)  (762 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_7/cen
 (1 5)  (763 421)  (763 421)  routing T_15_26.lc_trk_g3_3 <X> T_15_26.wire_logic_cluster/lc_7/cen
 (12 7)  (774 423)  (774 423)  routing T_15_26.sp4_h_l_40 <X> T_15_26.sp4_v_t_40
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 424)  (792 424)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 424)  (795 424)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 424)  (796 424)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_4/in_3
 (39 8)  (801 424)  (801 424)  LC_4 Logic Functioning bit
 (40 8)  (802 424)  (802 424)  LC_4 Logic Functioning bit
 (42 8)  (804 424)  (804 424)  LC_4 Logic Functioning bit
 (43 8)  (805 424)  (805 424)  LC_4 Logic Functioning bit
 (45 8)  (807 424)  (807 424)  LC_4 Logic Functioning bit
 (3 9)  (765 425)  (765 425)  routing T_15_26.sp12_h_l_22 <X> T_15_26.sp12_v_b_1
 (29 9)  (791 425)  (791 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 425)  (792 425)  routing T_15_26.lc_trk_g0_7 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 425)  (794 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 425)  (796 425)  routing T_15_26.lc_trk_g1_1 <X> T_15_26.input_2_4
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (38 9)  (800 425)  (800 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (42 9)  (804 425)  (804 425)  LC_4 Logic Functioning bit
 (43 9)  (805 425)  (805 425)  LC_4 Logic Functioning bit
 (45 9)  (807 425)  (807 425)  LC_4 Logic Functioning bit
 (53 9)  (815 425)  (815 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (773 426)  (773 426)  routing T_15_26.sp4_v_b_5 <X> T_15_26.sp4_v_t_45
 (12 11)  (774 427)  (774 427)  routing T_15_26.sp4_v_b_5 <X> T_15_26.sp4_v_t_45
 (21 12)  (783 428)  (783 428)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g3_3
 (22 12)  (784 428)  (784 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 428)  (785 428)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g3_3
 (14 13)  (776 429)  (776 429)  routing T_15_26.sp4_r_v_b_40 <X> T_15_26.lc_trk_g3_0
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (783 429)  (783 429)  routing T_15_26.sp4_v_t_22 <X> T_15_26.lc_trk_g3_3
 (0 14)  (762 430)  (762 430)  routing T_15_26.glb_netwk_4 <X> T_15_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 430)  (763 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (772 430)  (772 430)  routing T_15_26.sp4_v_b_5 <X> T_15_26.sp4_h_l_47
 (11 14)  (773 430)  (773 430)  routing T_15_26.sp4_h_l_43 <X> T_15_26.sp4_v_t_46


LogicTile_16_26

 (11 0)  (827 416)  (827 416)  routing T_16_26.sp4_h_l_45 <X> T_16_26.sp4_v_b_2
 (13 0)  (829 416)  (829 416)  routing T_16_26.sp4_h_l_45 <X> T_16_26.sp4_v_b_2
 (12 1)  (828 417)  (828 417)  routing T_16_26.sp4_h_l_45 <X> T_16_26.sp4_v_b_2


LogicTile_17_26

 (3 1)  (877 417)  (877 417)  routing T_17_26.sp12_h_l_23 <X> T_17_26.sp12_v_b_0


IO_Tile_0_25



LogicTile_1_25

 (0 0)  (18 400)  (18 400)  Negative Clock bit

 (25 0)  (43 400)  (43 400)  routing T_1_25.wire_logic_cluster/lc_2/out <X> T_1_25.lc_trk_g0_2
 (27 0)  (45 400)  (45 400)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 400)  (46 400)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 400)  (47 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 400)  (50 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 400)  (51 400)  routing T_1_25.lc_trk_g2_1 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 400)  (53 400)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.input_2_0
 (36 0)  (54 400)  (54 400)  LC_0 Logic Functioning bit
 (37 0)  (55 400)  (55 400)  LC_0 Logic Functioning bit
 (38 0)  (56 400)  (56 400)  LC_0 Logic Functioning bit
 (39 0)  (57 400)  (57 400)  LC_0 Logic Functioning bit
 (41 0)  (59 400)  (59 400)  LC_0 Logic Functioning bit
 (42 0)  (60 400)  (60 400)  LC_0 Logic Functioning bit
 (43 0)  (61 400)  (61 400)  LC_0 Logic Functioning bit
 (17 1)  (35 401)  (35 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (40 401)  (40 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (44 401)  (44 401)  routing T_1_25.lc_trk_g0_2 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 401)  (47 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 401)  (48 401)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 401)  (50 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (51 401)  (51 401)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.input_2_0
 (35 1)  (53 401)  (53 401)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.input_2_0
 (36 1)  (54 401)  (54 401)  LC_0 Logic Functioning bit
 (37 1)  (55 401)  (55 401)  LC_0 Logic Functioning bit
 (38 1)  (56 401)  (56 401)  LC_0 Logic Functioning bit
 (39 1)  (57 401)  (57 401)  LC_0 Logic Functioning bit
 (40 1)  (58 401)  (58 401)  LC_0 Logic Functioning bit
 (41 1)  (59 401)  (59 401)  LC_0 Logic Functioning bit
 (42 1)  (60 401)  (60 401)  LC_0 Logic Functioning bit
 (43 1)  (61 401)  (61 401)  LC_0 Logic Functioning bit
 (2 2)  (20 402)  (20 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (28 2)  (46 402)  (46 402)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 402)  (47 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 402)  (48 402)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 402)  (50 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (54 402)  (54 402)  LC_1 Logic Functioning bit
 (37 2)  (55 402)  (55 402)  LC_1 Logic Functioning bit
 (38 2)  (56 402)  (56 402)  LC_1 Logic Functioning bit
 (39 2)  (57 402)  (57 402)  LC_1 Logic Functioning bit
 (41 2)  (59 402)  (59 402)  LC_1 Logic Functioning bit
 (43 2)  (61 402)  (61 402)  LC_1 Logic Functioning bit
 (22 3)  (40 403)  (40 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 403)  (42 403)  routing T_1_25.bot_op_6 <X> T_1_25.lc_trk_g0_6
 (26 3)  (44 403)  (44 403)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 403)  (45 403)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 403)  (46 403)  routing T_1_25.lc_trk_g3_2 <X> T_1_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 403)  (47 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 403)  (48 403)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 403)  (49 403)  routing T_1_25.lc_trk_g0_2 <X> T_1_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 403)  (54 403)  LC_1 Logic Functioning bit
 (37 3)  (55 403)  (55 403)  LC_1 Logic Functioning bit
 (38 3)  (56 403)  (56 403)  LC_1 Logic Functioning bit
 (39 3)  (57 403)  (57 403)  LC_1 Logic Functioning bit
 (40 3)  (58 403)  (58 403)  LC_1 Logic Functioning bit
 (41 3)  (59 403)  (59 403)  LC_1 Logic Functioning bit
 (42 3)  (60 403)  (60 403)  LC_1 Logic Functioning bit
 (43 3)  (61 403)  (61 403)  LC_1 Logic Functioning bit
 (14 4)  (32 404)  (32 404)  routing T_1_25.sp4_h_l_5 <X> T_1_25.lc_trk_g1_0
 (26 4)  (44 404)  (44 404)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 404)  (45 404)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 404)  (47 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 404)  (48 404)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 404)  (49 404)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 404)  (50 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 404)  (51 404)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 404)  (52 404)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 404)  (53 404)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.input_2_2
 (36 4)  (54 404)  (54 404)  LC_2 Logic Functioning bit
 (37 4)  (55 404)  (55 404)  LC_2 Logic Functioning bit
 (42 4)  (60 404)  (60 404)  LC_2 Logic Functioning bit
 (14 5)  (32 405)  (32 405)  routing T_1_25.sp4_h_l_5 <X> T_1_25.lc_trk_g1_0
 (15 5)  (33 405)  (33 405)  routing T_1_25.sp4_h_l_5 <X> T_1_25.lc_trk_g1_0
 (16 5)  (34 405)  (34 405)  routing T_1_25.sp4_h_l_5 <X> T_1_25.lc_trk_g1_0
 (17 5)  (35 405)  (35 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (28 5)  (46 405)  (46 405)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 405)  (47 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 405)  (48 405)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 405)  (49 405)  routing T_1_25.lc_trk_g3_6 <X> T_1_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 405)  (50 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (52 405)  (52 405)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.input_2_2
 (36 5)  (54 405)  (54 405)  LC_2 Logic Functioning bit
 (37 5)  (55 405)  (55 405)  LC_2 Logic Functioning bit
 (38 5)  (56 405)  (56 405)  LC_2 Logic Functioning bit
 (41 5)  (59 405)  (59 405)  LC_2 Logic Functioning bit
 (43 5)  (61 405)  (61 405)  LC_2 Logic Functioning bit
 (17 6)  (35 406)  (35 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 406)  (36 406)  routing T_1_25.wire_logic_cluster/lc_5/out <X> T_1_25.lc_trk_g1_5
 (25 6)  (43 406)  (43 406)  routing T_1_25.wire_logic_cluster/lc_6/out <X> T_1_25.lc_trk_g1_6
 (26 6)  (44 406)  (44 406)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 406)  (45 406)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 406)  (46 406)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 406)  (47 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 406)  (49 406)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 406)  (50 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 406)  (51 406)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 406)  (54 406)  LC_3 Logic Functioning bit
 (37 6)  (55 406)  (55 406)  LC_3 Logic Functioning bit
 (38 6)  (56 406)  (56 406)  LC_3 Logic Functioning bit
 (39 6)  (57 406)  (57 406)  LC_3 Logic Functioning bit
 (41 6)  (59 406)  (59 406)  LC_3 Logic Functioning bit
 (42 6)  (60 406)  (60 406)  LC_3 Logic Functioning bit
 (43 6)  (61 406)  (61 406)  LC_3 Logic Functioning bit
 (50 6)  (68 406)  (68 406)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (40 407)  (40 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (46 407)  (46 407)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 407)  (47 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 407)  (48 407)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 407)  (49 407)  routing T_1_25.lc_trk_g2_6 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 407)  (54 407)  LC_3 Logic Functioning bit
 (37 7)  (55 407)  (55 407)  LC_3 Logic Functioning bit
 (38 7)  (56 407)  (56 407)  LC_3 Logic Functioning bit
 (39 7)  (57 407)  (57 407)  LC_3 Logic Functioning bit
 (40 7)  (58 407)  (58 407)  LC_3 Logic Functioning bit
 (41 7)  (59 407)  (59 407)  LC_3 Logic Functioning bit
 (42 7)  (60 407)  (60 407)  LC_3 Logic Functioning bit
 (43 7)  (61 407)  (61 407)  LC_3 Logic Functioning bit
 (5 8)  (23 408)  (23 408)  routing T_1_25.sp4_v_b_0 <X> T_1_25.sp4_h_r_6
 (15 8)  (33 408)  (33 408)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g2_1
 (16 8)  (34 408)  (34 408)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g2_1
 (17 8)  (35 408)  (35 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (40 408)  (40 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (41 408)  (41 408)  routing T_1_25.sp4_v_t_30 <X> T_1_25.lc_trk_g2_3
 (24 8)  (42 408)  (42 408)  routing T_1_25.sp4_v_t_30 <X> T_1_25.lc_trk_g2_3
 (26 8)  (44 408)  (44 408)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 408)  (45 408)  routing T_1_25.lc_trk_g1_0 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 408)  (47 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 408)  (50 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 408)  (51 408)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 408)  (53 408)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.input_2_4
 (39 8)  (57 408)  (57 408)  LC_4 Logic Functioning bit
 (4 9)  (22 409)  (22 409)  routing T_1_25.sp4_v_b_0 <X> T_1_25.sp4_h_r_6
 (6 9)  (24 409)  (24 409)  routing T_1_25.sp4_v_b_0 <X> T_1_25.sp4_h_r_6
 (7 9)  (25 409)  (25 409)  Column buffer control bit: LH_colbuf_cntl_0

 (18 9)  (36 409)  (36 409)  routing T_1_25.sp4_h_r_25 <X> T_1_25.lc_trk_g2_1
 (27 9)  (45 409)  (45 409)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 409)  (47 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 409)  (49 409)  routing T_1_25.lc_trk_g2_3 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 409)  (50 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (51 409)  (51 409)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.input_2_4
 (34 9)  (52 409)  (52 409)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.input_2_4
 (35 9)  (53 409)  (53 409)  routing T_1_25.lc_trk_g3_7 <X> T_1_25.input_2_4
 (38 9)  (56 409)  (56 409)  LC_4 Logic Functioning bit
 (41 9)  (59 409)  (59 409)  LC_4 Logic Functioning bit
 (14 10)  (32 410)  (32 410)  routing T_1_25.sp4_v_b_36 <X> T_1_25.lc_trk_g2_4
 (16 10)  (34 410)  (34 410)  routing T_1_25.sp12_v_b_21 <X> T_1_25.lc_trk_g2_5
 (17 10)  (35 410)  (35 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (40 410)  (40 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (43 410)  (43 410)  routing T_1_25.rgt_op_6 <X> T_1_25.lc_trk_g2_6
 (26 10)  (44 410)  (44 410)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 410)  (45 410)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 410)  (47 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 410)  (48 410)  routing T_1_25.lc_trk_g1_5 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 410)  (49 410)  routing T_1_25.lc_trk_g0_6 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 410)  (50 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (58 410)  (58 410)  LC_5 Logic Functioning bit
 (45 10)  (63 410)  (63 410)  LC_5 Logic Functioning bit
 (50 10)  (68 410)  (68 410)  Cascade bit: LH_LC05_inmux02_5

 (7 11)  (25 411)  (25 411)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (32 411)  (32 411)  routing T_1_25.sp4_v_b_36 <X> T_1_25.lc_trk_g2_4
 (16 11)  (34 411)  (34 411)  routing T_1_25.sp4_v_b_36 <X> T_1_25.lc_trk_g2_4
 (17 11)  (35 411)  (35 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (36 411)  (36 411)  routing T_1_25.sp12_v_b_21 <X> T_1_25.lc_trk_g2_5
 (21 11)  (39 411)  (39 411)  routing T_1_25.sp4_r_v_b_39 <X> T_1_25.lc_trk_g2_7
 (22 11)  (40 411)  (40 411)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 411)  (42 411)  routing T_1_25.rgt_op_6 <X> T_1_25.lc_trk_g2_6
 (27 11)  (45 411)  (45 411)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 411)  (46 411)  routing T_1_25.lc_trk_g3_4 <X> T_1_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 411)  (47 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 411)  (49 411)  routing T_1_25.lc_trk_g0_6 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (40 11)  (58 411)  (58 411)  LC_5 Logic Functioning bit
 (41 11)  (59 411)  (59 411)  LC_5 Logic Functioning bit
 (45 11)  (63 411)  (63 411)  LC_5 Logic Functioning bit
 (53 11)  (71 411)  (71 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 12)  (25 412)  (25 412)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (26 412)  (26 412)  routing T_1_25.sp4_v_b_4 <X> T_1_25.sp4_h_r_10
 (9 12)  (27 412)  (27 412)  routing T_1_25.sp4_v_b_4 <X> T_1_25.sp4_h_r_10
 (10 12)  (28 412)  (28 412)  routing T_1_25.sp4_v_b_4 <X> T_1_25.sp4_h_r_10
 (22 12)  (40 412)  (40 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (41 412)  (41 412)  routing T_1_25.sp4_h_r_27 <X> T_1_25.lc_trk_g3_3
 (24 12)  (42 412)  (42 412)  routing T_1_25.sp4_h_r_27 <X> T_1_25.lc_trk_g3_3
 (26 12)  (44 412)  (44 412)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 412)  (45 412)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 412)  (47 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 412)  (48 412)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 412)  (49 412)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 412)  (50 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 412)  (51 412)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 412)  (54 412)  LC_6 Logic Functioning bit
 (37 12)  (55 412)  (55 412)  LC_6 Logic Functioning bit
 (38 12)  (56 412)  (56 412)  LC_6 Logic Functioning bit
 (39 12)  (57 412)  (57 412)  LC_6 Logic Functioning bit
 (45 12)  (63 412)  (63 412)  LC_6 Logic Functioning bit
 (7 13)  (25 413)  (25 413)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (39 413)  (39 413)  routing T_1_25.sp4_h_r_27 <X> T_1_25.lc_trk_g3_3
 (22 13)  (40 413)  (40 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (41 413)  (41 413)  routing T_1_25.sp4_v_b_42 <X> T_1_25.lc_trk_g3_2
 (24 13)  (42 413)  (42 413)  routing T_1_25.sp4_v_b_42 <X> T_1_25.lc_trk_g3_2
 (28 13)  (46 413)  (46 413)  routing T_1_25.lc_trk_g2_4 <X> T_1_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 413)  (47 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 413)  (48 413)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 413)  (49 413)  routing T_1_25.lc_trk_g2_7 <X> T_1_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 413)  (50 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (54 413)  (54 413)  LC_6 Logic Functioning bit
 (37 13)  (55 413)  (55 413)  LC_6 Logic Functioning bit
 (38 13)  (56 413)  (56 413)  LC_6 Logic Functioning bit
 (39 13)  (57 413)  (57 413)  LC_6 Logic Functioning bit
 (41 13)  (59 413)  (59 413)  LC_6 Logic Functioning bit
 (45 13)  (63 413)  (63 413)  LC_6 Logic Functioning bit
 (53 13)  (71 413)  (71 413)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (18 414)  (18 414)  routing T_1_25.glb_netwk_6 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 414)  (19 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 414)  (32 414)  routing T_1_25.rgt_op_4 <X> T_1_25.lc_trk_g3_4
 (22 14)  (40 414)  (40 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (43 414)  (43 414)  routing T_1_25.sp12_v_b_6 <X> T_1_25.lc_trk_g3_6
 (0 15)  (18 415)  (18 415)  routing T_1_25.glb_netwk_6 <X> T_1_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (25 415)  (25 415)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (33 415)  (33 415)  routing T_1_25.rgt_op_4 <X> T_1_25.lc_trk_g3_4
 (17 15)  (35 415)  (35 415)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (40 415)  (40 415)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (42 415)  (42 415)  routing T_1_25.sp12_v_b_6 <X> T_1_25.lc_trk_g3_6
 (25 15)  (43 415)  (43 415)  routing T_1_25.sp12_v_b_6 <X> T_1_25.lc_trk_g3_6


LogicTile_2_25

 (0 0)  (72 400)  (72 400)  Negative Clock bit

 (12 0)  (84 400)  (84 400)  routing T_2_25.sp4_v_b_2 <X> T_2_25.sp4_h_r_2
 (14 0)  (86 400)  (86 400)  routing T_2_25.lft_op_0 <X> T_2_25.lc_trk_g0_0
 (17 0)  (89 400)  (89 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 400)  (90 400)  routing T_2_25.wire_logic_cluster/lc_1/out <X> T_2_25.lc_trk_g0_1
 (21 0)  (93 400)  (93 400)  routing T_2_25.wire_logic_cluster/lc_3/out <X> T_2_25.lc_trk_g0_3
 (22 0)  (94 400)  (94 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 400)  (97 400)  routing T_2_25.wire_logic_cluster/lc_2/out <X> T_2_25.lc_trk_g0_2
 (29 0)  (101 400)  (101 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 400)  (102 400)  routing T_2_25.lc_trk_g0_5 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 400)  (104 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 400)  (105 400)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 400)  (106 400)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 400)  (108 400)  LC_0 Logic Functioning bit
 (37 0)  (109 400)  (109 400)  LC_0 Logic Functioning bit
 (45 0)  (117 400)  (117 400)  LC_0 Logic Functioning bit
 (46 0)  (118 400)  (118 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (77 401)  (77 401)  routing T_2_25.sp4_h_r_0 <X> T_2_25.sp4_v_b_0
 (9 1)  (81 401)  (81 401)  routing T_2_25.sp4_v_t_36 <X> T_2_25.sp4_v_b_1
 (11 1)  (83 401)  (83 401)  routing T_2_25.sp4_v_b_2 <X> T_2_25.sp4_h_r_2
 (15 1)  (87 401)  (87 401)  routing T_2_25.lft_op_0 <X> T_2_25.lc_trk_g0_0
 (17 1)  (89 401)  (89 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (94 401)  (94 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 401)  (98 401)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 401)  (99 401)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 401)  (101 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 401)  (104 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 401)  (108 401)  LC_0 Logic Functioning bit
 (42 1)  (114 401)  (114 401)  LC_0 Logic Functioning bit
 (45 1)  (117 401)  (117 401)  LC_0 Logic Functioning bit
 (2 2)  (74 402)  (74 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (15 2)  (87 402)  (87 402)  routing T_2_25.sp4_h_r_21 <X> T_2_25.lc_trk_g0_5
 (16 2)  (88 402)  (88 402)  routing T_2_25.sp4_h_r_21 <X> T_2_25.lc_trk_g0_5
 (17 2)  (89 402)  (89 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (90 402)  (90 402)  routing T_2_25.sp4_h_r_21 <X> T_2_25.lc_trk_g0_5
 (25 2)  (97 402)  (97 402)  routing T_2_25.lft_op_6 <X> T_2_25.lc_trk_g0_6
 (29 2)  (101 402)  (101 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 402)  (104 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 402)  (106 402)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (38 2)  (110 402)  (110 402)  LC_1 Logic Functioning bit
 (43 2)  (115 402)  (115 402)  LC_1 Logic Functioning bit
 (45 2)  (117 402)  (117 402)  LC_1 Logic Functioning bit
 (46 2)  (118 402)  (118 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (90 403)  (90 403)  routing T_2_25.sp4_h_r_21 <X> T_2_25.lc_trk_g0_5
 (22 3)  (94 403)  (94 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 403)  (96 403)  routing T_2_25.lft_op_6 <X> T_2_25.lc_trk_g0_6
 (26 3)  (98 403)  (98 403)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 403)  (101 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 403)  (103 403)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 403)  (104 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (108 403)  (108 403)  LC_1 Logic Functioning bit
 (43 3)  (115 403)  (115 403)  LC_1 Logic Functioning bit
 (45 3)  (117 403)  (117 403)  LC_1 Logic Functioning bit
 (11 4)  (83 404)  (83 404)  routing T_2_25.sp4_v_t_39 <X> T_2_25.sp4_v_b_5
 (15 4)  (87 404)  (87 404)  routing T_2_25.lft_op_1 <X> T_2_25.lc_trk_g1_1
 (17 4)  (89 404)  (89 404)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 404)  (90 404)  routing T_2_25.lft_op_1 <X> T_2_25.lc_trk_g1_1
 (21 4)  (93 404)  (93 404)  routing T_2_25.lft_op_3 <X> T_2_25.lc_trk_g1_3
 (22 4)  (94 404)  (94 404)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 404)  (96 404)  routing T_2_25.lft_op_3 <X> T_2_25.lc_trk_g1_3
 (28 4)  (100 404)  (100 404)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 404)  (101 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 404)  (102 404)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 404)  (104 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 404)  (105 404)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 404)  (106 404)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 404)  (109 404)  LC_2 Logic Functioning bit
 (43 4)  (115 404)  (115 404)  LC_2 Logic Functioning bit
 (45 4)  (117 404)  (117 404)  LC_2 Logic Functioning bit
 (12 5)  (84 405)  (84 405)  routing T_2_25.sp4_v_t_39 <X> T_2_25.sp4_v_b_5
 (14 5)  (86 405)  (86 405)  routing T_2_25.top_op_0 <X> T_2_25.lc_trk_g1_0
 (15 5)  (87 405)  (87 405)  routing T_2_25.top_op_0 <X> T_2_25.lc_trk_g1_0
 (17 5)  (89 405)  (89 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (98 405)  (98 405)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 405)  (99 405)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 405)  (101 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 405)  (102 405)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 405)  (103 405)  routing T_2_25.lc_trk_g3_2 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 405)  (104 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (108 405)  (108 405)  LC_2 Logic Functioning bit
 (37 5)  (109 405)  (109 405)  LC_2 Logic Functioning bit
 (45 5)  (117 405)  (117 405)  LC_2 Logic Functioning bit
 (15 6)  (87 406)  (87 406)  routing T_2_25.lft_op_5 <X> T_2_25.lc_trk_g1_5
 (17 6)  (89 406)  (89 406)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 406)  (90 406)  routing T_2_25.lft_op_5 <X> T_2_25.lc_trk_g1_5
 (25 6)  (97 406)  (97 406)  routing T_2_25.wire_logic_cluster/lc_6/out <X> T_2_25.lc_trk_g1_6
 (26 6)  (98 406)  (98 406)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 406)  (99 406)  routing T_2_25.lc_trk_g1_1 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 406)  (101 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 406)  (104 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 406)  (106 406)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 406)  (110 406)  LC_3 Logic Functioning bit
 (43 6)  (115 406)  (115 406)  LC_3 Logic Functioning bit
 (45 6)  (117 406)  (117 406)  LC_3 Logic Functioning bit
 (22 7)  (94 407)  (94 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (99 407)  (99 407)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 407)  (100 407)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 407)  (101 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 407)  (103 407)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 407)  (104 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 407)  (107 407)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.input_2_3
 (38 7)  (110 407)  (110 407)  LC_3 Logic Functioning bit
 (39 7)  (111 407)  (111 407)  LC_3 Logic Functioning bit
 (42 7)  (114 407)  (114 407)  LC_3 Logic Functioning bit
 (43 7)  (115 407)  (115 407)  LC_3 Logic Functioning bit
 (45 7)  (117 407)  (117 407)  LC_3 Logic Functioning bit
 (51 7)  (123 407)  (123 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (77 408)  (77 408)  routing T_2_25.sp4_v_b_6 <X> T_2_25.sp4_h_r_6
 (14 8)  (86 408)  (86 408)  routing T_2_25.wire_logic_cluster/lc_0/out <X> T_2_25.lc_trk_g2_0
 (16 8)  (88 408)  (88 408)  routing T_2_25.sp4_v_t_12 <X> T_2_25.lc_trk_g2_1
 (17 8)  (89 408)  (89 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (90 408)  (90 408)  routing T_2_25.sp4_v_t_12 <X> T_2_25.lc_trk_g2_1
 (22 8)  (94 408)  (94 408)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (96 408)  (96 408)  routing T_2_25.tnr_op_3 <X> T_2_25.lc_trk_g2_3
 (29 8)  (101 408)  (101 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 408)  (104 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (110 408)  (110 408)  LC_4 Logic Functioning bit
 (6 9)  (78 409)  (78 409)  routing T_2_25.sp4_v_b_6 <X> T_2_25.sp4_h_r_6
 (7 9)  (79 409)  (79 409)  Column buffer control bit: LH_colbuf_cntl_0

 (9 9)  (81 409)  (81 409)  routing T_2_25.sp4_v_t_42 <X> T_2_25.sp4_v_b_7
 (12 9)  (84 409)  (84 409)  routing T_2_25.sp4_h_r_8 <X> T_2_25.sp4_v_b_8
 (17 9)  (89 409)  (89 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (94 409)  (94 409)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (96 409)  (96 409)  routing T_2_25.tnl_op_2 <X> T_2_25.lc_trk_g2_2
 (25 9)  (97 409)  (97 409)  routing T_2_25.tnl_op_2 <X> T_2_25.lc_trk_g2_2
 (28 9)  (100 409)  (100 409)  routing T_2_25.lc_trk_g2_0 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 409)  (101 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 409)  (103 409)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 409)  (104 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (107 409)  (107 409)  routing T_2_25.lc_trk_g0_2 <X> T_2_25.input_2_4
 (51 9)  (123 409)  (123 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (94 410)  (94 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (95 410)  (95 410)  routing T_2_25.sp4_h_r_31 <X> T_2_25.lc_trk_g2_7
 (24 10)  (96 410)  (96 410)  routing T_2_25.sp4_h_r_31 <X> T_2_25.lc_trk_g2_7
 (25 10)  (97 410)  (97 410)  routing T_2_25.wire_logic_cluster/lc_6/out <X> T_2_25.lc_trk_g2_6
 (27 10)  (99 410)  (99 410)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 410)  (100 410)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 410)  (101 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 410)  (103 410)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 410)  (104 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 410)  (105 410)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (50 10)  (122 410)  (122 410)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (93 411)  (93 411)  routing T_2_25.sp4_h_r_31 <X> T_2_25.lc_trk_g2_7
 (22 11)  (94 411)  (94 411)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (100 411)  (100 411)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 411)  (101 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 411)  (103 411)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (109 411)  (109 411)  LC_5 Logic Functioning bit
 (7 12)  (79 412)  (79 412)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (86 412)  (86 412)  routing T_2_25.wire_logic_cluster/lc_0/out <X> T_2_25.lc_trk_g3_0
 (15 12)  (87 412)  (87 412)  routing T_2_25.tnl_op_1 <X> T_2_25.lc_trk_g3_1
 (17 12)  (89 412)  (89 412)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (97 412)  (97 412)  routing T_2_25.wire_logic_cluster/lc_2/out <X> T_2_25.lc_trk_g3_2
 (27 12)  (99 412)  (99 412)  routing T_2_25.lc_trk_g1_0 <X> T_2_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 412)  (101 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 412)  (104 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 412)  (105 412)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 412)  (108 412)  LC_6 Logic Functioning bit
 (37 12)  (109 412)  (109 412)  LC_6 Logic Functioning bit
 (38 12)  (110 412)  (110 412)  LC_6 Logic Functioning bit
 (39 12)  (111 412)  (111 412)  LC_6 Logic Functioning bit
 (45 12)  (117 412)  (117 412)  LC_6 Logic Functioning bit
 (50 12)  (122 412)  (122 412)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (79 413)  (79 413)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (89 413)  (89 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (90 413)  (90 413)  routing T_2_25.tnl_op_1 <X> T_2_25.lc_trk_g3_1
 (22 13)  (94 413)  (94 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 413)  (98 413)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 413)  (100 413)  routing T_2_25.lc_trk_g2_2 <X> T_2_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 413)  (101 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 413)  (103 413)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 413)  (109 413)  LC_6 Logic Functioning bit
 (38 13)  (110 413)  (110 413)  LC_6 Logic Functioning bit
 (39 13)  (111 413)  (111 413)  LC_6 Logic Functioning bit
 (45 13)  (117 413)  (117 413)  LC_6 Logic Functioning bit
 (51 13)  (123 413)  (123 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (72 414)  (72 414)  routing T_2_25.glb_netwk_6 <X> T_2_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 414)  (73 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (85 414)  (85 414)  routing T_2_25.sp4_v_b_11 <X> T_2_25.sp4_v_t_46
 (14 14)  (86 414)  (86 414)  routing T_2_25.sp4_h_r_36 <X> T_2_25.lc_trk_g3_4
 (26 14)  (98 414)  (98 414)  routing T_2_25.lc_trk_g3_6 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 414)  (101 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 414)  (102 414)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 414)  (103 414)  routing T_2_25.lc_trk_g1_5 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 414)  (104 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 414)  (106 414)  routing T_2_25.lc_trk_g1_5 <X> T_2_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 414)  (107 414)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.input_2_7
 (36 14)  (108 414)  (108 414)  LC_7 Logic Functioning bit
 (37 14)  (109 414)  (109 414)  LC_7 Logic Functioning bit
 (38 14)  (110 414)  (110 414)  LC_7 Logic Functioning bit
 (39 14)  (111 414)  (111 414)  LC_7 Logic Functioning bit
 (41 14)  (113 414)  (113 414)  LC_7 Logic Functioning bit
 (42 14)  (114 414)  (114 414)  LC_7 Logic Functioning bit
 (43 14)  (115 414)  (115 414)  LC_7 Logic Functioning bit
 (51 14)  (123 414)  (123 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (72 415)  (72 415)  routing T_2_25.glb_netwk_6 <X> T_2_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (79 415)  (79 415)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (87 415)  (87 415)  routing T_2_25.sp4_h_r_36 <X> T_2_25.lc_trk_g3_4
 (16 15)  (88 415)  (88 415)  routing T_2_25.sp4_h_r_36 <X> T_2_25.lc_trk_g3_4
 (17 15)  (89 415)  (89 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (94 415)  (94 415)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (96 415)  (96 415)  routing T_2_25.tnr_op_6 <X> T_2_25.lc_trk_g3_6
 (26 15)  (98 415)  (98 415)  routing T_2_25.lc_trk_g3_6 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 415)  (99 415)  routing T_2_25.lc_trk_g3_6 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 415)  (100 415)  routing T_2_25.lc_trk_g3_6 <X> T_2_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 415)  (101 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 415)  (102 415)  routing T_2_25.lc_trk_g0_6 <X> T_2_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 415)  (104 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (106 415)  (106 415)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.input_2_7
 (35 15)  (107 415)  (107 415)  routing T_2_25.lc_trk_g1_6 <X> T_2_25.input_2_7
 (36 15)  (108 415)  (108 415)  LC_7 Logic Functioning bit
 (37 15)  (109 415)  (109 415)  LC_7 Logic Functioning bit
 (38 15)  (110 415)  (110 415)  LC_7 Logic Functioning bit
 (39 15)  (111 415)  (111 415)  LC_7 Logic Functioning bit
 (40 15)  (112 415)  (112 415)  LC_7 Logic Functioning bit
 (41 15)  (113 415)  (113 415)  LC_7 Logic Functioning bit
 (42 15)  (114 415)  (114 415)  LC_7 Logic Functioning bit
 (43 15)  (115 415)  (115 415)  LC_7 Logic Functioning bit
 (48 15)  (120 415)  (120 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_25

 (12 0)  (138 400)  (138 400)  routing T_3_25.sp4_v_b_8 <X> T_3_25.sp4_h_r_2
 (14 0)  (140 400)  (140 400)  routing T_3_25.bnr_op_0 <X> T_3_25.lc_trk_g0_0
 (22 0)  (148 400)  (148 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (150 400)  (150 400)  routing T_3_25.bot_op_3 <X> T_3_25.lc_trk_g0_3
 (27 0)  (153 400)  (153 400)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 400)  (155 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 400)  (158 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 400)  (159 400)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 400)  (160 400)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 400)  (162 400)  LC_0 Logic Functioning bit
 (37 0)  (163 400)  (163 400)  LC_0 Logic Functioning bit
 (39 0)  (165 400)  (165 400)  LC_0 Logic Functioning bit
 (43 0)  (169 400)  (169 400)  LC_0 Logic Functioning bit
 (45 0)  (171 400)  (171 400)  LC_0 Logic Functioning bit
 (46 0)  (172 400)  (172 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (174 400)  (174 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (134 401)  (134 401)  routing T_3_25.sp4_h_r_1 <X> T_3_25.sp4_v_b_1
 (11 1)  (137 401)  (137 401)  routing T_3_25.sp4_v_b_8 <X> T_3_25.sp4_h_r_2
 (13 1)  (139 401)  (139 401)  routing T_3_25.sp4_v_b_8 <X> T_3_25.sp4_h_r_2
 (14 1)  (140 401)  (140 401)  routing T_3_25.bnr_op_0 <X> T_3_25.lc_trk_g0_0
 (17 1)  (143 401)  (143 401)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (148 401)  (148 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 401)  (150 401)  routing T_3_25.bot_op_2 <X> T_3_25.lc_trk_g0_2
 (27 1)  (153 401)  (153 401)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 401)  (154 401)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 401)  (155 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 401)  (156 401)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 401)  (157 401)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 401)  (158 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (161 401)  (161 401)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.input_2_0
 (37 1)  (163 401)  (163 401)  LC_0 Logic Functioning bit
 (39 1)  (165 401)  (165 401)  LC_0 Logic Functioning bit
 (45 1)  (171 401)  (171 401)  LC_0 Logic Functioning bit
 (53 1)  (179 401)  (179 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (127 402)  (127 402)  routing T_3_25.glb_netwk_5 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (2 2)  (128 402)  (128 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (134 402)  (134 402)  routing T_3_25.sp4_v_t_36 <X> T_3_25.sp4_h_l_36
 (9 2)  (135 402)  (135 402)  routing T_3_25.sp4_v_t_36 <X> T_3_25.sp4_h_l_36
 (0 3)  (126 403)  (126 403)  routing T_3_25.glb_netwk_5 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (0 4)  (126 404)  (126 404)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_7/cen
 (1 4)  (127 404)  (127 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (134 404)  (134 404)  routing T_3_25.sp4_v_b_10 <X> T_3_25.sp4_h_r_4
 (9 4)  (135 404)  (135 404)  routing T_3_25.sp4_v_b_10 <X> T_3_25.sp4_h_r_4
 (10 4)  (136 404)  (136 404)  routing T_3_25.sp4_v_b_10 <X> T_3_25.sp4_h_r_4
 (15 4)  (141 404)  (141 404)  routing T_3_25.bot_op_1 <X> T_3_25.lc_trk_g1_1
 (17 4)  (143 404)  (143 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (151 404)  (151 404)  routing T_3_25.sp4_v_b_10 <X> T_3_25.lc_trk_g1_2
 (27 4)  (153 404)  (153 404)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 404)  (155 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 404)  (158 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 404)  (159 404)  routing T_3_25.lc_trk_g2_1 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 404)  (162 404)  LC_2 Logic Functioning bit
 (37 4)  (163 404)  (163 404)  LC_2 Logic Functioning bit
 (39 4)  (165 404)  (165 404)  LC_2 Logic Functioning bit
 (43 4)  (169 404)  (169 404)  LC_2 Logic Functioning bit
 (45 4)  (171 404)  (171 404)  LC_2 Logic Functioning bit
 (46 4)  (172 404)  (172 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (174 404)  (174 404)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (127 405)  (127 405)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_7/cen
 (22 5)  (148 405)  (148 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (149 405)  (149 405)  routing T_3_25.sp4_v_b_10 <X> T_3_25.lc_trk_g1_2
 (25 5)  (151 405)  (151 405)  routing T_3_25.sp4_v_b_10 <X> T_3_25.lc_trk_g1_2
 (27 5)  (153 405)  (153 405)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 405)  (154 405)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 405)  (155 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 405)  (156 405)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (158 405)  (158 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (160 405)  (160 405)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.input_2_2
 (37 5)  (163 405)  (163 405)  LC_2 Logic Functioning bit
 (39 5)  (165 405)  (165 405)  LC_2 Logic Functioning bit
 (45 5)  (171 405)  (171 405)  LC_2 Logic Functioning bit
 (52 5)  (178 405)  (178 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (5 6)  (131 406)  (131 406)  routing T_3_25.sp4_v_t_44 <X> T_3_25.sp4_h_l_38
 (14 6)  (140 406)  (140 406)  routing T_3_25.sp4_h_l_9 <X> T_3_25.lc_trk_g1_4
 (22 6)  (148 406)  (148 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (151 406)  (151 406)  routing T_3_25.sp4_h_l_11 <X> T_3_25.lc_trk_g1_6
 (27 6)  (153 406)  (153 406)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 406)  (154 406)  routing T_3_25.lc_trk_g3_1 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 406)  (155 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 406)  (158 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 406)  (159 406)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 406)  (160 406)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 406)  (162 406)  LC_3 Logic Functioning bit
 (37 6)  (163 406)  (163 406)  LC_3 Logic Functioning bit
 (39 6)  (165 406)  (165 406)  LC_3 Logic Functioning bit
 (43 6)  (169 406)  (169 406)  LC_3 Logic Functioning bit
 (45 6)  (171 406)  (171 406)  LC_3 Logic Functioning bit
 (46 6)  (172 406)  (172 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (174 406)  (174 406)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (130 407)  (130 407)  routing T_3_25.sp4_v_t_44 <X> T_3_25.sp4_h_l_38
 (6 7)  (132 407)  (132 407)  routing T_3_25.sp4_v_t_44 <X> T_3_25.sp4_h_l_38
 (14 7)  (140 407)  (140 407)  routing T_3_25.sp4_h_l_9 <X> T_3_25.lc_trk_g1_4
 (15 7)  (141 407)  (141 407)  routing T_3_25.sp4_h_l_9 <X> T_3_25.lc_trk_g1_4
 (16 7)  (142 407)  (142 407)  routing T_3_25.sp4_h_l_9 <X> T_3_25.lc_trk_g1_4
 (17 7)  (143 407)  (143 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (147 407)  (147 407)  routing T_3_25.sp4_r_v_b_31 <X> T_3_25.lc_trk_g1_7
 (22 7)  (148 407)  (148 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (149 407)  (149 407)  routing T_3_25.sp4_h_l_11 <X> T_3_25.lc_trk_g1_6
 (24 7)  (150 407)  (150 407)  routing T_3_25.sp4_h_l_11 <X> T_3_25.lc_trk_g1_6
 (25 7)  (151 407)  (151 407)  routing T_3_25.sp4_h_l_11 <X> T_3_25.lc_trk_g1_6
 (26 7)  (152 407)  (152 407)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 407)  (153 407)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 407)  (155 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 407)  (157 407)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 407)  (158 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 407)  (161 407)  routing T_3_25.lc_trk_g0_3 <X> T_3_25.input_2_3
 (36 7)  (162 407)  (162 407)  LC_3 Logic Functioning bit
 (38 7)  (164 407)  (164 407)  LC_3 Logic Functioning bit
 (45 7)  (171 407)  (171 407)  LC_3 Logic Functioning bit
 (14 8)  (140 408)  (140 408)  routing T_3_25.wire_logic_cluster/lc_0/out <X> T_3_25.lc_trk_g2_0
 (17 8)  (143 408)  (143 408)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (144 408)  (144 408)  routing T_3_25.bnl_op_1 <X> T_3_25.lc_trk_g2_1
 (22 8)  (148 408)  (148 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (151 408)  (151 408)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (7 9)  (133 409)  (133 409)  Column buffer control bit: LH_colbuf_cntl_0

 (17 9)  (143 409)  (143 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (144 409)  (144 409)  routing T_3_25.bnl_op_1 <X> T_3_25.lc_trk_g2_1
 (22 9)  (148 409)  (148 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 409)  (149 409)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (24 9)  (150 409)  (150 409)  routing T_3_25.sp4_h_r_34 <X> T_3_25.lc_trk_g2_2
 (26 10)  (152 410)  (152 410)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 410)  (154 410)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 410)  (155 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 410)  (157 410)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 410)  (158 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 410)  (160 410)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 410)  (161 410)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.input_2_5
 (36 10)  (162 410)  (162 410)  LC_5 Logic Functioning bit
 (52 10)  (178 410)  (178 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (7 11)  (133 411)  (133 411)  Column buffer control bit: LH_colbuf_cntl_2

 (17 11)  (143 411)  (143 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (152 411)  (152 411)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 411)  (153 411)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 411)  (155 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 411)  (157 411)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 411)  (158 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (160 411)  (160 411)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.input_2_5
 (7 12)  (133 412)  (133 412)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (143 412)  (143 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (147 412)  (147 412)  routing T_3_25.bnl_op_3 <X> T_3_25.lc_trk_g3_3
 (22 12)  (148 412)  (148 412)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (151 412)  (151 412)  routing T_3_25.bnl_op_2 <X> T_3_25.lc_trk_g3_2
 (26 12)  (152 412)  (152 412)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 412)  (153 412)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 412)  (155 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 412)  (156 412)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 412)  (157 412)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 412)  (158 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 412)  (160 412)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (7 13)  (133 413)  (133 413)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (138 413)  (138 413)  routing T_3_25.sp4_h_r_11 <X> T_3_25.sp4_v_b_11
 (18 13)  (144 413)  (144 413)  routing T_3_25.sp4_r_v_b_41 <X> T_3_25.lc_trk_g3_1
 (21 13)  (147 413)  (147 413)  routing T_3_25.bnl_op_3 <X> T_3_25.lc_trk_g3_3
 (22 13)  (148 413)  (148 413)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (151 413)  (151 413)  routing T_3_25.bnl_op_2 <X> T_3_25.lc_trk_g3_2
 (26 13)  (152 413)  (152 413)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 413)  (153 413)  routing T_3_25.lc_trk_g1_7 <X> T_3_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 413)  (155 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 413)  (157 413)  routing T_3_25.lc_trk_g1_6 <X> T_3_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 413)  (158 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (159 413)  (159 413)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.input_2_6
 (40 13)  (166 413)  (166 413)  LC_6 Logic Functioning bit
 (0 14)  (126 414)  (126 414)  routing T_3_25.glb_netwk_6 <X> T_3_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 414)  (127 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (155 414)  (155 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 414)  (157 414)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 414)  (158 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 414)  (159 414)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 414)  (163 414)  LC_7 Logic Functioning bit
 (38 14)  (164 414)  (164 414)  LC_7 Logic Functioning bit
 (39 14)  (165 414)  (165 414)  LC_7 Logic Functioning bit
 (50 14)  (176 414)  (176 414)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (178 414)  (178 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (126 415)  (126 415)  routing T_3_25.glb_netwk_6 <X> T_3_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (133 415)  (133 415)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (152 415)  (152 415)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 415)  (154 415)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 415)  (155 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 415)  (162 415)  LC_7 Logic Functioning bit
 (37 15)  (163 415)  (163 415)  LC_7 Logic Functioning bit
 (38 15)  (164 415)  (164 415)  LC_7 Logic Functioning bit
 (39 15)  (165 415)  (165 415)  LC_7 Logic Functioning bit


LogicTile_4_25

 (15 0)  (195 400)  (195 400)  routing T_4_25.sp4_h_l_4 <X> T_4_25.lc_trk_g0_1
 (16 0)  (196 400)  (196 400)  routing T_4_25.sp4_h_l_4 <X> T_4_25.lc_trk_g0_1
 (17 0)  (197 400)  (197 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (198 400)  (198 400)  routing T_4_25.sp4_h_l_4 <X> T_4_25.lc_trk_g0_1
 (21 0)  (201 400)  (201 400)  routing T_4_25.wire_logic_cluster/lc_3/out <X> T_4_25.lc_trk_g0_3
 (22 0)  (202 400)  (202 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (206 400)  (206 400)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 400)  (209 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 400)  (210 400)  routing T_4_25.lc_trk_g0_5 <X> T_4_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 400)  (212 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (220 400)  (220 400)  LC_0 Logic Functioning bit
 (51 0)  (231 400)  (231 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (188 401)  (188 401)  routing T_4_25.sp4_h_r_1 <X> T_4_25.sp4_v_b_1
 (18 1)  (198 401)  (198 401)  routing T_4_25.sp4_h_l_4 <X> T_4_25.lc_trk_g0_1
 (22 1)  (202 401)  (202 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (208 401)  (208 401)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 401)  (209 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 401)  (211 401)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 401)  (212 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (213 401)  (213 401)  routing T_4_25.lc_trk_g2_2 <X> T_4_25.input_2_0
 (35 1)  (215 401)  (215 401)  routing T_4_25.lc_trk_g2_2 <X> T_4_25.input_2_0
 (47 1)  (227 401)  (227 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (181 402)  (181 402)  routing T_4_25.glb_netwk_5 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (182 402)  (182 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (195 402)  (195 402)  routing T_4_25.bot_op_5 <X> T_4_25.lc_trk_g0_5
 (17 2)  (197 402)  (197 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (202 402)  (202 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (203 402)  (203 402)  routing T_4_25.sp4_v_b_23 <X> T_4_25.lc_trk_g0_7
 (24 2)  (204 402)  (204 402)  routing T_4_25.sp4_v_b_23 <X> T_4_25.lc_trk_g0_7
 (27 2)  (207 402)  (207 402)  routing T_4_25.lc_trk_g1_1 <X> T_4_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 402)  (209 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 402)  (211 402)  routing T_4_25.lc_trk_g0_4 <X> T_4_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 402)  (212 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (216 402)  (216 402)  LC_1 Logic Functioning bit
 (37 2)  (217 402)  (217 402)  LC_1 Logic Functioning bit
 (38 2)  (218 402)  (218 402)  LC_1 Logic Functioning bit
 (39 2)  (219 402)  (219 402)  LC_1 Logic Functioning bit
 (40 2)  (220 402)  (220 402)  LC_1 Logic Functioning bit
 (41 2)  (221 402)  (221 402)  LC_1 Logic Functioning bit
 (43 2)  (223 402)  (223 402)  LC_1 Logic Functioning bit
 (50 2)  (230 402)  (230 402)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (232 402)  (232 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (180 403)  (180 403)  routing T_4_25.glb_netwk_5 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (6 3)  (186 403)  (186 403)  routing T_4_25.sp4_h_r_0 <X> T_4_25.sp4_h_l_37
 (14 3)  (194 403)  (194 403)  routing T_4_25.top_op_4 <X> T_4_25.lc_trk_g0_4
 (15 3)  (195 403)  (195 403)  routing T_4_25.top_op_4 <X> T_4_25.lc_trk_g0_4
 (17 3)  (197 403)  (197 403)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (202 403)  (202 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (204 403)  (204 403)  routing T_4_25.bot_op_6 <X> T_4_25.lc_trk_g0_6
 (27 3)  (207 403)  (207 403)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 403)  (208 403)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 403)  (209 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 403)  (216 403)  LC_1 Logic Functioning bit
 (37 3)  (217 403)  (217 403)  LC_1 Logic Functioning bit
 (38 3)  (218 403)  (218 403)  LC_1 Logic Functioning bit
 (39 3)  (219 403)  (219 403)  LC_1 Logic Functioning bit
 (40 3)  (220 403)  (220 403)  LC_1 Logic Functioning bit
 (41 3)  (221 403)  (221 403)  LC_1 Logic Functioning bit
 (42 3)  (222 403)  (222 403)  LC_1 Logic Functioning bit
 (43 3)  (223 403)  (223 403)  LC_1 Logic Functioning bit
 (0 4)  (180 404)  (180 404)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_7/cen
 (1 4)  (181 404)  (181 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (195 404)  (195 404)  routing T_4_25.sp4_v_b_17 <X> T_4_25.lc_trk_g1_1
 (16 4)  (196 404)  (196 404)  routing T_4_25.sp4_v_b_17 <X> T_4_25.lc_trk_g1_1
 (17 4)  (197 404)  (197 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (202 404)  (202 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (203 404)  (203 404)  routing T_4_25.sp4_v_b_19 <X> T_4_25.lc_trk_g1_3
 (24 4)  (204 404)  (204 404)  routing T_4_25.sp4_v_b_19 <X> T_4_25.lc_trk_g1_3
 (25 4)  (205 404)  (205 404)  routing T_4_25.wire_logic_cluster/lc_2/out <X> T_4_25.lc_trk_g1_2
 (29 4)  (209 404)  (209 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 404)  (212 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 404)  (213 404)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 404)  (214 404)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 404)  (216 404)  LC_2 Logic Functioning bit
 (37 4)  (217 404)  (217 404)  LC_2 Logic Functioning bit
 (39 4)  (219 404)  (219 404)  LC_2 Logic Functioning bit
 (43 4)  (223 404)  (223 404)  LC_2 Logic Functioning bit
 (45 4)  (225 404)  (225 404)  LC_2 Logic Functioning bit
 (48 4)  (228 404)  (228 404)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (232 404)  (232 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (180 405)  (180 405)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_7/cen
 (1 5)  (181 405)  (181 405)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_7/cen
 (22 5)  (202 405)  (202 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (207 405)  (207 405)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 405)  (208 405)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 405)  (209 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 405)  (211 405)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 405)  (212 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (214 405)  (214 405)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_2
 (35 5)  (215 405)  (215 405)  routing T_4_25.lc_trk_g1_3 <X> T_4_25.input_2_2
 (37 5)  (217 405)  (217 405)  LC_2 Logic Functioning bit
 (39 5)  (219 405)  (219 405)  LC_2 Logic Functioning bit
 (45 5)  (225 405)  (225 405)  LC_2 Logic Functioning bit
 (53 5)  (233 405)  (233 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (192 406)  (192 406)  routing T_4_25.sp4_v_t_46 <X> T_4_25.sp4_h_l_40
 (15 6)  (195 406)  (195 406)  routing T_4_25.sp4_v_b_21 <X> T_4_25.lc_trk_g1_5
 (16 6)  (196 406)  (196 406)  routing T_4_25.sp4_v_b_21 <X> T_4_25.lc_trk_g1_5
 (17 6)  (197 406)  (197 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (207 406)  (207 406)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 406)  (208 406)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 406)  (209 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 406)  (211 406)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 406)  (212 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 406)  (213 406)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 406)  (215 406)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.input_2_3
 (36 6)  (216 406)  (216 406)  LC_3 Logic Functioning bit
 (37 6)  (217 406)  (217 406)  LC_3 Logic Functioning bit
 (39 6)  (219 406)  (219 406)  LC_3 Logic Functioning bit
 (43 6)  (223 406)  (223 406)  LC_3 Logic Functioning bit
 (45 6)  (225 406)  (225 406)  LC_3 Logic Functioning bit
 (46 6)  (226 406)  (226 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (191 407)  (191 407)  routing T_4_25.sp4_v_t_46 <X> T_4_25.sp4_h_l_40
 (13 7)  (193 407)  (193 407)  routing T_4_25.sp4_v_t_46 <X> T_4_25.sp4_h_l_40
 (22 7)  (202 407)  (202 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (205 407)  (205 407)  routing T_4_25.sp4_r_v_b_30 <X> T_4_25.lc_trk_g1_6
 (29 7)  (209 407)  (209 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 407)  (211 407)  routing T_4_25.lc_trk_g2_6 <X> T_4_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 407)  (212 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (215 407)  (215 407)  routing T_4_25.lc_trk_g0_7 <X> T_4_25.input_2_3
 (36 7)  (216 407)  (216 407)  LC_3 Logic Functioning bit
 (38 7)  (218 407)  (218 407)  LC_3 Logic Functioning bit
 (45 7)  (225 407)  (225 407)  LC_3 Logic Functioning bit
 (47 7)  (227 407)  (227 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (228 407)  (228 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (184 408)  (184 408)  routing T_4_25.sp4_h_l_37 <X> T_4_25.sp4_v_b_6
 (6 8)  (186 408)  (186 408)  routing T_4_25.sp4_h_l_37 <X> T_4_25.sp4_v_b_6
 (25 8)  (205 408)  (205 408)  routing T_4_25.wire_logic_cluster/lc_2/out <X> T_4_25.lc_trk_g2_2
 (29 8)  (209 408)  (209 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 408)  (211 408)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 408)  (212 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 408)  (214 408)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 408)  (215 408)  routing T_4_25.lc_trk_g1_5 <X> T_4_25.input_2_4
 (36 8)  (216 408)  (216 408)  LC_4 Logic Functioning bit
 (37 8)  (217 408)  (217 408)  LC_4 Logic Functioning bit
 (39 8)  (219 408)  (219 408)  LC_4 Logic Functioning bit
 (43 8)  (223 408)  (223 408)  LC_4 Logic Functioning bit
 (45 8)  (225 408)  (225 408)  LC_4 Logic Functioning bit
 (46 8)  (226 408)  (226 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (185 409)  (185 409)  routing T_4_25.sp4_h_l_37 <X> T_4_25.sp4_v_b_6
 (22 9)  (202 409)  (202 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (207 409)  (207 409)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 409)  (208 409)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 409)  (209 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 409)  (211 409)  routing T_4_25.lc_trk_g1_6 <X> T_4_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 409)  (212 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (214 409)  (214 409)  routing T_4_25.lc_trk_g1_5 <X> T_4_25.input_2_4
 (37 9)  (217 409)  (217 409)  LC_4 Logic Functioning bit
 (39 9)  (219 409)  (219 409)  LC_4 Logic Functioning bit
 (45 9)  (225 409)  (225 409)  LC_4 Logic Functioning bit
 (48 9)  (228 409)  (228 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (233 409)  (233 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (188 410)  (188 410)  routing T_4_25.sp4_v_t_42 <X> T_4_25.sp4_h_l_42
 (9 10)  (189 410)  (189 410)  routing T_4_25.sp4_v_t_42 <X> T_4_25.sp4_h_l_42
 (14 10)  (194 410)  (194 410)  routing T_4_25.wire_logic_cluster/lc_4/out <X> T_4_25.lc_trk_g2_4
 (28 10)  (208 410)  (208 410)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 410)  (209 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 410)  (210 410)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 410)  (211 410)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 410)  (212 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 410)  (216 410)  LC_5 Logic Functioning bit
 (37 10)  (217 410)  (217 410)  LC_5 Logic Functioning bit
 (38 10)  (218 410)  (218 410)  LC_5 Logic Functioning bit
 (39 10)  (219 410)  (219 410)  LC_5 Logic Functioning bit
 (41 10)  (221 410)  (221 410)  LC_5 Logic Functioning bit
 (43 10)  (223 410)  (223 410)  LC_5 Logic Functioning bit
 (48 10)  (228 410)  (228 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (197 411)  (197 411)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (202 411)  (202 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (203 411)  (203 411)  routing T_4_25.sp4_h_r_30 <X> T_4_25.lc_trk_g2_6
 (24 11)  (204 411)  (204 411)  routing T_4_25.sp4_h_r_30 <X> T_4_25.lc_trk_g2_6
 (25 11)  (205 411)  (205 411)  routing T_4_25.sp4_h_r_30 <X> T_4_25.lc_trk_g2_6
 (26 11)  (206 411)  (206 411)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 411)  (209 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 411)  (211 411)  routing T_4_25.lc_trk_g0_6 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 411)  (216 411)  LC_5 Logic Functioning bit
 (37 11)  (217 411)  (217 411)  LC_5 Logic Functioning bit
 (38 11)  (218 411)  (218 411)  LC_5 Logic Functioning bit
 (39 11)  (219 411)  (219 411)  LC_5 Logic Functioning bit
 (40 11)  (220 411)  (220 411)  LC_5 Logic Functioning bit
 (41 11)  (221 411)  (221 411)  LC_5 Logic Functioning bit
 (42 11)  (222 411)  (222 411)  LC_5 Logic Functioning bit
 (43 11)  (223 411)  (223 411)  LC_5 Logic Functioning bit
 (52 11)  (232 411)  (232 411)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (7 12)  (187 412)  (187 412)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (195 412)  (195 412)  routing T_4_25.sp4_v_t_28 <X> T_4_25.lc_trk_g3_1
 (16 12)  (196 412)  (196 412)  routing T_4_25.sp4_v_t_28 <X> T_4_25.lc_trk_g3_1
 (17 12)  (197 412)  (197 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (201 412)  (201 412)  routing T_4_25.sp4_h_r_43 <X> T_4_25.lc_trk_g3_3
 (22 12)  (202 412)  (202 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (203 412)  (203 412)  routing T_4_25.sp4_h_r_43 <X> T_4_25.lc_trk_g3_3
 (24 12)  (204 412)  (204 412)  routing T_4_25.sp4_h_r_43 <X> T_4_25.lc_trk_g3_3
 (26 12)  (206 412)  (206 412)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 412)  (209 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 412)  (212 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 412)  (214 412)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (40 12)  (220 412)  (220 412)  LC_6 Logic Functioning bit
 (42 12)  (222 412)  (222 412)  LC_6 Logic Functioning bit
 (7 13)  (187 413)  (187 413)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (197 413)  (197 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (201 413)  (201 413)  routing T_4_25.sp4_h_r_43 <X> T_4_25.lc_trk_g3_3
 (22 13)  (202 413)  (202 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 413)  (203 413)  routing T_4_25.sp4_h_l_15 <X> T_4_25.lc_trk_g3_2
 (24 13)  (204 413)  (204 413)  routing T_4_25.sp4_h_l_15 <X> T_4_25.lc_trk_g3_2
 (25 13)  (205 413)  (205 413)  routing T_4_25.sp4_h_l_15 <X> T_4_25.lc_trk_g3_2
 (28 13)  (208 413)  (208 413)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 413)  (209 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 413)  (210 413)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 413)  (211 413)  routing T_4_25.lc_trk_g1_2 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (0 14)  (180 414)  (180 414)  routing T_4_25.glb_netwk_6 <X> T_4_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 414)  (181 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (202 414)  (202 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (206 414)  (206 414)  routing T_4_25.lc_trk_g0_5 <X> T_4_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 414)  (209 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 414)  (211 414)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 414)  (212 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 414)  (213 414)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 414)  (214 414)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (217 414)  (217 414)  LC_7 Logic Functioning bit
 (50 14)  (230 414)  (230 414)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (180 415)  (180 415)  routing T_4_25.glb_netwk_6 <X> T_4_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (187 415)  (187 415)  Column buffer control bit: LH_colbuf_cntl_6

 (29 15)  (209 415)  (209 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 415)  (210 415)  routing T_4_25.lc_trk_g0_2 <X> T_4_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 415)  (211 415)  routing T_4_25.lc_trk_g3_7 <X> T_4_25.wire_logic_cluster/lc_7/in_3


LogicTile_5_25

 (8 0)  (242 400)  (242 400)  routing T_5_25.sp4_v_b_7 <X> T_5_25.sp4_h_r_1
 (9 0)  (243 400)  (243 400)  routing T_5_25.sp4_v_b_7 <X> T_5_25.sp4_h_r_1
 (10 0)  (244 400)  (244 400)  routing T_5_25.sp4_v_b_7 <X> T_5_25.sp4_h_r_1
 (16 0)  (250 400)  (250 400)  routing T_5_25.sp4_v_b_1 <X> T_5_25.lc_trk_g0_1
 (17 0)  (251 400)  (251 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (252 400)  (252 400)  routing T_5_25.sp4_v_b_1 <X> T_5_25.lc_trk_g0_1
 (21 0)  (255 400)  (255 400)  routing T_5_25.wire_logic_cluster/lc_3/out <X> T_5_25.lc_trk_g0_3
 (22 0)  (256 400)  (256 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (260 400)  (260 400)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (32 0)  (266 400)  (266 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 400)  (268 400)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 400)  (270 400)  LC_0 Logic Functioning bit
 (38 0)  (272 400)  (272 400)  LC_0 Logic Functioning bit
 (45 0)  (279 400)  (279 400)  LC_0 Logic Functioning bit
 (47 0)  (281 400)  (281 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (256 401)  (256 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 401)  (258 401)  routing T_5_25.bot_op_2 <X> T_5_25.lc_trk_g0_2
 (26 1)  (260 401)  (260 401)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 401)  (263 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 401)  (265 401)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (37 1)  (271 401)  (271 401)  LC_0 Logic Functioning bit
 (39 1)  (273 401)  (273 401)  LC_0 Logic Functioning bit
 (45 1)  (279 401)  (279 401)  LC_0 Logic Functioning bit
 (1 2)  (235 402)  (235 402)  routing T_5_25.glb_netwk_5 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (236 402)  (236 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (245 402)  (245 402)  routing T_5_25.sp4_v_b_11 <X> T_5_25.sp4_v_t_39
 (21 2)  (255 402)  (255 402)  routing T_5_25.lft_op_7 <X> T_5_25.lc_trk_g0_7
 (22 2)  (256 402)  (256 402)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (258 402)  (258 402)  routing T_5_25.lft_op_7 <X> T_5_25.lc_trk_g0_7
 (25 2)  (259 402)  (259 402)  routing T_5_25.sp4_v_t_3 <X> T_5_25.lc_trk_g0_6
 (29 2)  (263 402)  (263 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 402)  (266 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 402)  (267 402)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 402)  (268 402)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.wire_logic_cluster/lc_1/in_3
 (0 3)  (234 403)  (234 403)  routing T_5_25.glb_netwk_5 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (12 3)  (246 403)  (246 403)  routing T_5_25.sp4_v_b_11 <X> T_5_25.sp4_v_t_39
 (22 3)  (256 403)  (256 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (257 403)  (257 403)  routing T_5_25.sp4_v_t_3 <X> T_5_25.lc_trk_g0_6
 (25 3)  (259 403)  (259 403)  routing T_5_25.sp4_v_t_3 <X> T_5_25.lc_trk_g0_6
 (26 3)  (260 403)  (260 403)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 403)  (262 403)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 403)  (263 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 403)  (264 403)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 403)  (266 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (271 403)  (271 403)  LC_1 Logic Functioning bit
 (0 4)  (234 404)  (234 404)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_7/cen
 (1 4)  (235 404)  (235 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (248 404)  (248 404)  routing T_5_25.wire_logic_cluster/lc_0/out <X> T_5_25.lc_trk_g1_0
 (16 4)  (250 404)  (250 404)  routing T_5_25.sp4_v_b_1 <X> T_5_25.lc_trk_g1_1
 (17 4)  (251 404)  (251 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (252 404)  (252 404)  routing T_5_25.sp4_v_b_1 <X> T_5_25.lc_trk_g1_1
 (22 4)  (256 404)  (256 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (262 404)  (262 404)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 404)  (263 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 404)  (264 404)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 404)  (265 404)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 404)  (266 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 404)  (268 404)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 404)  (271 404)  LC_2 Logic Functioning bit
 (39 4)  (273 404)  (273 404)  LC_2 Logic Functioning bit
 (40 4)  (274 404)  (274 404)  LC_2 Logic Functioning bit
 (41 4)  (275 404)  (275 404)  LC_2 Logic Functioning bit
 (42 4)  (276 404)  (276 404)  LC_2 Logic Functioning bit
 (43 4)  (277 404)  (277 404)  LC_2 Logic Functioning bit
 (46 4)  (280 404)  (280 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (284 404)  (284 404)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (234 405)  (234 405)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_7/cen
 (1 5)  (235 405)  (235 405)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.wire_logic_cluster/lc_7/cen
 (12 5)  (246 405)  (246 405)  routing T_5_25.sp4_h_r_5 <X> T_5_25.sp4_v_b_5
 (17 5)  (251 405)  (251 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (256 405)  (256 405)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (257 405)  (257 405)  routing T_5_25.sp12_h_l_17 <X> T_5_25.lc_trk_g1_2
 (25 5)  (259 405)  (259 405)  routing T_5_25.sp12_h_l_17 <X> T_5_25.lc_trk_g1_2
 (26 5)  (260 405)  (260 405)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 405)  (261 405)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 405)  (263 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 405)  (265 405)  routing T_5_25.lc_trk_g1_6 <X> T_5_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 405)  (270 405)  LC_2 Logic Functioning bit
 (38 5)  (272 405)  (272 405)  LC_2 Logic Functioning bit
 (39 5)  (273 405)  (273 405)  LC_2 Logic Functioning bit
 (40 5)  (274 405)  (274 405)  LC_2 Logic Functioning bit
 (41 5)  (275 405)  (275 405)  LC_2 Logic Functioning bit
 (42 5)  (276 405)  (276 405)  LC_2 Logic Functioning bit
 (43 5)  (277 405)  (277 405)  LC_2 Logic Functioning bit
 (6 6)  (240 406)  (240 406)  routing T_5_25.sp4_v_b_0 <X> T_5_25.sp4_v_t_38
 (25 6)  (259 406)  (259 406)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g1_6
 (29 6)  (263 406)  (263 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 406)  (266 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 406)  (268 406)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (5 7)  (239 407)  (239 407)  routing T_5_25.sp4_v_b_0 <X> T_5_25.sp4_v_t_38
 (22 7)  (256 407)  (256 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (257 407)  (257 407)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g1_6
 (24 7)  (258 407)  (258 407)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g1_6
 (25 7)  (259 407)  (259 407)  routing T_5_25.sp4_h_l_11 <X> T_5_25.lc_trk_g1_6
 (26 7)  (260 407)  (260 407)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 407)  (262 407)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 407)  (263 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 407)  (264 407)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (271 407)  (271 407)  LC_3 Logic Functioning bit
 (39 7)  (273 407)  (273 407)  LC_3 Logic Functioning bit
 (15 8)  (249 408)  (249 408)  routing T_5_25.tnl_op_1 <X> T_5_25.lc_trk_g2_1
 (17 8)  (251 408)  (251 408)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (256 408)  (256 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (257 408)  (257 408)  routing T_5_25.sp12_v_b_11 <X> T_5_25.lc_trk_g2_3
 (27 8)  (261 408)  (261 408)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 408)  (263 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (37 8)  (271 408)  (271 408)  LC_4 Logic Functioning bit
 (38 8)  (272 408)  (272 408)  LC_4 Logic Functioning bit
 (39 8)  (273 408)  (273 408)  LC_4 Logic Functioning bit
 (40 8)  (274 408)  (274 408)  LC_4 Logic Functioning bit
 (41 8)  (275 408)  (275 408)  LC_4 Logic Functioning bit
 (42 8)  (276 408)  (276 408)  LC_4 Logic Functioning bit
 (7 9)  (241 409)  (241 409)  Column buffer control bit: LH_colbuf_cntl_0

 (14 9)  (248 409)  (248 409)  routing T_5_25.tnl_op_0 <X> T_5_25.lc_trk_g2_0
 (15 9)  (249 409)  (249 409)  routing T_5_25.tnl_op_0 <X> T_5_25.lc_trk_g2_0
 (17 9)  (251 409)  (251 409)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (252 409)  (252 409)  routing T_5_25.tnl_op_1 <X> T_5_25.lc_trk_g2_1
 (27 9)  (261 409)  (261 409)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 409)  (263 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 409)  (266 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (269 409)  (269 409)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.input_2_4
 (36 9)  (270 409)  (270 409)  LC_4 Logic Functioning bit
 (37 9)  (271 409)  (271 409)  LC_4 Logic Functioning bit
 (38 9)  (272 409)  (272 409)  LC_4 Logic Functioning bit
 (39 9)  (273 409)  (273 409)  LC_4 Logic Functioning bit
 (40 9)  (274 409)  (274 409)  LC_4 Logic Functioning bit
 (41 9)  (275 409)  (275 409)  LC_4 Logic Functioning bit
 (42 9)  (276 409)  (276 409)  LC_4 Logic Functioning bit
 (43 9)  (277 409)  (277 409)  LC_4 Logic Functioning bit
 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (246 410)  (246 410)  routing T_5_25.sp4_v_t_45 <X> T_5_25.sp4_h_l_45
 (17 10)  (251 410)  (251 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 410)  (252 410)  routing T_5_25.wire_logic_cluster/lc_5/out <X> T_5_25.lc_trk_g2_5
 (26 10)  (260 410)  (260 410)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 410)  (262 410)  routing T_5_25.lc_trk_g2_0 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 410)  (263 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 410)  (265 410)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 410)  (266 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 410)  (267 410)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (272 410)  (272 410)  LC_5 Logic Functioning bit
 (41 10)  (275 410)  (275 410)  LC_5 Logic Functioning bit
 (50 10)  (284 410)  (284 410)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (242 411)  (242 411)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_t_42
 (11 11)  (245 411)  (245 411)  routing T_5_25.sp4_v_t_45 <X> T_5_25.sp4_h_l_45
 (14 11)  (248 411)  (248 411)  routing T_5_25.tnl_op_4 <X> T_5_25.lc_trk_g2_4
 (15 11)  (249 411)  (249 411)  routing T_5_25.tnl_op_4 <X> T_5_25.lc_trk_g2_4
 (17 11)  (251 411)  (251 411)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (260 411)  (260 411)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 411)  (263 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (38 11)  (272 411)  (272 411)  LC_5 Logic Functioning bit
 (40 11)  (274 411)  (274 411)  LC_5 Logic Functioning bit
 (41 11)  (275 411)  (275 411)  LC_5 Logic Functioning bit
 (4 12)  (238 412)  (238 412)  routing T_5_25.sp4_h_l_38 <X> T_5_25.sp4_v_b_9
 (6 12)  (240 412)  (240 412)  routing T_5_25.sp4_h_l_38 <X> T_5_25.sp4_v_b_9
 (7 12)  (241 412)  (241 412)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (249 412)  (249 412)  routing T_5_25.tnl_op_1 <X> T_5_25.lc_trk_g3_1
 (17 12)  (251 412)  (251 412)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (256 412)  (256 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (257 412)  (257 412)  routing T_5_25.sp4_h_r_27 <X> T_5_25.lc_trk_g3_3
 (24 12)  (258 412)  (258 412)  routing T_5_25.sp4_h_r_27 <X> T_5_25.lc_trk_g3_3
 (28 12)  (262 412)  (262 412)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 412)  (263 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 412)  (266 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (271 412)  (271 412)  LC_6 Logic Functioning bit
 (39 12)  (273 412)  (273 412)  LC_6 Logic Functioning bit
 (40 12)  (274 412)  (274 412)  LC_6 Logic Functioning bit
 (41 12)  (275 412)  (275 412)  LC_6 Logic Functioning bit
 (42 12)  (276 412)  (276 412)  LC_6 Logic Functioning bit
 (47 12)  (281 412)  (281 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (284 412)  (284 412)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (239 413)  (239 413)  routing T_5_25.sp4_h_l_38 <X> T_5_25.sp4_v_b_9
 (7 13)  (241 413)  (241 413)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (245 413)  (245 413)  routing T_5_25.sp4_h_l_46 <X> T_5_25.sp4_h_r_11
 (18 13)  (252 413)  (252 413)  routing T_5_25.tnl_op_1 <X> T_5_25.lc_trk_g3_1
 (21 13)  (255 413)  (255 413)  routing T_5_25.sp4_h_r_27 <X> T_5_25.lc_trk_g3_3
 (26 13)  (260 413)  (260 413)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 413)  (261 413)  routing T_5_25.lc_trk_g1_3 <X> T_5_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 413)  (263 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 413)  (265 413)  routing T_5_25.lc_trk_g0_3 <X> T_5_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 413)  (270 413)  LC_6 Logic Functioning bit
 (38 13)  (272 413)  (272 413)  LC_6 Logic Functioning bit
 (39 13)  (273 413)  (273 413)  LC_6 Logic Functioning bit
 (40 13)  (274 413)  (274 413)  LC_6 Logic Functioning bit
 (41 13)  (275 413)  (275 413)  LC_6 Logic Functioning bit
 (43 13)  (277 413)  (277 413)  LC_6 Logic Functioning bit
 (0 14)  (234 414)  (234 414)  routing T_5_25.glb_netwk_4 <X> T_5_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 414)  (235 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (238 414)  (238 414)  routing T_5_25.sp4_v_b_1 <X> T_5_25.sp4_v_t_44
 (6 14)  (240 414)  (240 414)  routing T_5_25.sp4_v_b_1 <X> T_5_25.sp4_v_t_44
 (11 14)  (245 414)  (245 414)  routing T_5_25.sp4_h_l_43 <X> T_5_25.sp4_v_t_46
 (12 14)  (246 414)  (246 414)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_h_l_46
 (26 14)  (260 414)  (260 414)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 414)  (262 414)  routing T_5_25.lc_trk_g2_0 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 414)  (263 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 414)  (266 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 414)  (268 414)  routing T_5_25.lc_trk_g1_1 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 414)  (269 414)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_7
 (36 14)  (270 414)  (270 414)  LC_7 Logic Functioning bit
 (38 14)  (272 414)  (272 414)  LC_7 Logic Functioning bit
 (53 14)  (287 414)  (287 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (7 15)  (241 415)  (241 415)  Column buffer control bit: LH_colbuf_cntl_6

 (10 15)  (244 415)  (244 415)  routing T_5_25.sp4_h_l_40 <X> T_5_25.sp4_v_t_47
 (11 15)  (245 415)  (245 415)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_h_l_46
 (13 15)  (247 415)  (247 415)  routing T_5_25.sp4_v_t_40 <X> T_5_25.sp4_h_l_46
 (14 15)  (248 415)  (248 415)  routing T_5_25.tnl_op_4 <X> T_5_25.lc_trk_g3_4
 (15 15)  (249 415)  (249 415)  routing T_5_25.tnl_op_4 <X> T_5_25.lc_trk_g3_4
 (17 15)  (251 415)  (251 415)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (26 15)  (260 415)  (260 415)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 415)  (263 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (266 415)  (266 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (267 415)  (267 415)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_7
 (34 15)  (268 415)  (268 415)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_7
 (36 15)  (270 415)  (270 415)  LC_7 Logic Functioning bit
 (38 15)  (272 415)  (272 415)  LC_7 Logic Functioning bit
 (39 15)  (273 415)  (273 415)  LC_7 Logic Functioning bit


LogicTile_6_25

 (3 0)  (291 400)  (291 400)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_v_b_0
 (26 0)  (314 400)  (314 400)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 400)  (315 400)  routing T_6_25.lc_trk_g1_0 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 400)  (317 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 400)  (319 400)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 400)  (321 400)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 400)  (322 400)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 400)  (323 400)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.input_2_0
 (39 0)  (327 400)  (327 400)  LC_0 Logic Functioning bit
 (45 0)  (333 400)  (333 400)  LC_0 Logic Functioning bit
 (8 1)  (296 401)  (296 401)  routing T_6_25.sp4_h_r_1 <X> T_6_25.sp4_v_b_1
 (22 1)  (310 401)  (310 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 401)  (311 401)  routing T_6_25.sp4_v_b_18 <X> T_6_25.lc_trk_g0_2
 (24 1)  (312 401)  (312 401)  routing T_6_25.sp4_v_b_18 <X> T_6_25.lc_trk_g0_2
 (26 1)  (314 401)  (314 401)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 401)  (315 401)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 401)  (316 401)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 401)  (317 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 401)  (319 401)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 401)  (320 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (321 401)  (321 401)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.input_2_0
 (35 1)  (323 401)  (323 401)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.input_2_0
 (37 1)  (325 401)  (325 401)  LC_0 Logic Functioning bit
 (38 1)  (326 401)  (326 401)  LC_0 Logic Functioning bit
 (39 1)  (327 401)  (327 401)  LC_0 Logic Functioning bit
 (45 1)  (333 401)  (333 401)  LC_0 Logic Functioning bit
 (48 1)  (336 401)  (336 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (289 402)  (289 402)  routing T_6_25.glb_netwk_5 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (299 402)  (299 402)  routing T_6_25.sp4_h_l_44 <X> T_6_25.sp4_v_t_39
 (15 2)  (303 402)  (303 402)  routing T_6_25.sp4_h_r_5 <X> T_6_25.lc_trk_g0_5
 (16 2)  (304 402)  (304 402)  routing T_6_25.sp4_h_r_5 <X> T_6_25.lc_trk_g0_5
 (17 2)  (305 402)  (305 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (314 402)  (314 402)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 402)  (315 402)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 402)  (317 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 402)  (318 402)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 402)  (319 402)  routing T_6_25.lc_trk_g0_4 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 402)  (324 402)  LC_1 Logic Functioning bit
 (37 2)  (325 402)  (325 402)  LC_1 Logic Functioning bit
 (38 2)  (326 402)  (326 402)  LC_1 Logic Functioning bit
 (40 2)  (328 402)  (328 402)  LC_1 Logic Functioning bit
 (41 2)  (329 402)  (329 402)  LC_1 Logic Functioning bit
 (42 2)  (330 402)  (330 402)  LC_1 Logic Functioning bit
 (43 2)  (331 402)  (331 402)  LC_1 Logic Functioning bit
 (0 3)  (288 403)  (288 403)  routing T_6_25.glb_netwk_5 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (15 3)  (303 403)  (303 403)  routing T_6_25.sp4_v_t_9 <X> T_6_25.lc_trk_g0_4
 (16 3)  (304 403)  (304 403)  routing T_6_25.sp4_v_t_9 <X> T_6_25.lc_trk_g0_4
 (17 3)  (305 403)  (305 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (306 403)  (306 403)  routing T_6_25.sp4_h_r_5 <X> T_6_25.lc_trk_g0_5
 (26 3)  (314 403)  (314 403)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 403)  (316 403)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 403)  (317 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 403)  (320 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (321 403)  (321 403)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.input_2_1
 (34 3)  (322 403)  (322 403)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.input_2_1
 (35 3)  (323 403)  (323 403)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.input_2_1
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (37 3)  (325 403)  (325 403)  LC_1 Logic Functioning bit
 (38 3)  (326 403)  (326 403)  LC_1 Logic Functioning bit
 (39 3)  (327 403)  (327 403)  LC_1 Logic Functioning bit
 (40 3)  (328 403)  (328 403)  LC_1 Logic Functioning bit
 (41 3)  (329 403)  (329 403)  LC_1 Logic Functioning bit
 (42 3)  (330 403)  (330 403)  LC_1 Logic Functioning bit
 (43 3)  (331 403)  (331 403)  LC_1 Logic Functioning bit
 (11 4)  (299 404)  (299 404)  routing T_6_25.sp4_h_l_46 <X> T_6_25.sp4_v_b_5
 (13 4)  (301 404)  (301 404)  routing T_6_25.sp4_h_l_46 <X> T_6_25.sp4_v_b_5
 (14 4)  (302 404)  (302 404)  routing T_6_25.sp4_v_b_0 <X> T_6_25.lc_trk_g1_0
 (26 4)  (314 404)  (314 404)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 404)  (315 404)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 404)  (316 404)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 404)  (317 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 404)  (319 404)  routing T_6_25.lc_trk_g0_5 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 404)  (320 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (330 404)  (330 404)  LC_2 Logic Functioning bit
 (45 4)  (333 404)  (333 404)  LC_2 Logic Functioning bit
 (9 5)  (297 405)  (297 405)  routing T_6_25.sp4_v_t_45 <X> T_6_25.sp4_v_b_4
 (10 5)  (298 405)  (298 405)  routing T_6_25.sp4_v_t_45 <X> T_6_25.sp4_v_b_4
 (12 5)  (300 405)  (300 405)  routing T_6_25.sp4_h_l_46 <X> T_6_25.sp4_v_b_5
 (16 5)  (304 405)  (304 405)  routing T_6_25.sp4_v_b_0 <X> T_6_25.lc_trk_g1_0
 (17 5)  (305 405)  (305 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 5)  (315 405)  (315 405)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 405)  (317 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 405)  (320 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (321 405)  (321 405)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.input_2_2
 (35 5)  (323 405)  (323 405)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.input_2_2
 (37 5)  (325 405)  (325 405)  LC_2 Logic Functioning bit
 (39 5)  (327 405)  (327 405)  LC_2 Logic Functioning bit
 (40 5)  (328 405)  (328 405)  LC_2 Logic Functioning bit
 (42 5)  (330 405)  (330 405)  LC_2 Logic Functioning bit
 (45 5)  (333 405)  (333 405)  LC_2 Logic Functioning bit
 (52 5)  (340 405)  (340 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (292 406)  (292 406)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_v_t_38
 (16 6)  (304 406)  (304 406)  routing T_6_25.sp4_v_b_13 <X> T_6_25.lc_trk_g1_5
 (17 6)  (305 406)  (305 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (306 406)  (306 406)  routing T_6_25.sp4_v_b_13 <X> T_6_25.lc_trk_g1_5
 (28 6)  (316 406)  (316 406)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 406)  (317 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 406)  (320 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 406)  (321 406)  routing T_6_25.lc_trk_g2_0 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 406)  (324 406)  LC_3 Logic Functioning bit
 (37 6)  (325 406)  (325 406)  LC_3 Logic Functioning bit
 (38 6)  (326 406)  (326 406)  LC_3 Logic Functioning bit
 (39 6)  (327 406)  (327 406)  LC_3 Logic Functioning bit
 (41 6)  (329 406)  (329 406)  LC_3 Logic Functioning bit
 (43 6)  (331 406)  (331 406)  LC_3 Logic Functioning bit
 (47 6)  (335 406)  (335 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (303 407)  (303 407)  routing T_6_25.bot_op_4 <X> T_6_25.lc_trk_g1_4
 (17 7)  (305 407)  (305 407)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (306 407)  (306 407)  routing T_6_25.sp4_v_b_13 <X> T_6_25.lc_trk_g1_5
 (30 7)  (318 407)  (318 407)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 407)  (324 407)  LC_3 Logic Functioning bit
 (37 7)  (325 407)  (325 407)  LC_3 Logic Functioning bit
 (38 7)  (326 407)  (326 407)  LC_3 Logic Functioning bit
 (39 7)  (327 407)  (327 407)  LC_3 Logic Functioning bit
 (41 7)  (329 407)  (329 407)  LC_3 Logic Functioning bit
 (43 7)  (331 407)  (331 407)  LC_3 Logic Functioning bit
 (46 7)  (334 407)  (334 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (12 8)  (300 408)  (300 408)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_h_r_8
 (14 8)  (302 408)  (302 408)  routing T_6_25.wire_logic_cluster/lc_0/out <X> T_6_25.lc_trk_g2_0
 (21 8)  (309 408)  (309 408)  routing T_6_25.bnl_op_3 <X> T_6_25.lc_trk_g2_3
 (22 8)  (310 408)  (310 408)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (313 408)  (313 408)  routing T_6_25.wire_logic_cluster/lc_2/out <X> T_6_25.lc_trk_g2_2
 (28 8)  (316 408)  (316 408)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 408)  (317 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 408)  (319 408)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 408)  (320 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 408)  (321 408)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (46 8)  (334 408)  (334 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (338 408)  (338 408)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (299 409)  (299 409)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_h_r_8
 (13 9)  (301 409)  (301 409)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_h_r_8
 (17 9)  (305 409)  (305 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (309 409)  (309 409)  routing T_6_25.bnl_op_3 <X> T_6_25.lc_trk_g2_3
 (22 9)  (310 409)  (310 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (314 409)  (314 409)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 409)  (315 409)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 409)  (316 409)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 409)  (317 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 409)  (318 409)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 409)  (319 409)  routing T_6_25.lc_trk_g2_7 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (40 9)  (328 409)  (328 409)  LC_4 Logic Functioning bit
 (17 10)  (305 410)  (305 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (19 10)  (307 410)  (307 410)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (309 410)  (309 410)  routing T_6_25.bnl_op_7 <X> T_6_25.lc_trk_g2_7
 (22 10)  (310 410)  (310 410)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (313 410)  (313 410)  routing T_6_25.sp12_v_b_6 <X> T_6_25.lc_trk_g2_6
 (26 10)  (314 410)  (314 410)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 410)  (316 410)  routing T_6_25.lc_trk_g2_4 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 410)  (317 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 410)  (318 410)  routing T_6_25.lc_trk_g2_4 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 410)  (320 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (324 410)  (324 410)  LC_5 Logic Functioning bit
 (38 10)  (326 410)  (326 410)  LC_5 Logic Functioning bit
 (50 10)  (338 410)  (338 410)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (305 411)  (305 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (306 411)  (306 411)  routing T_6_25.sp4_r_v_b_37 <X> T_6_25.lc_trk_g2_5
 (21 11)  (309 411)  (309 411)  routing T_6_25.bnl_op_7 <X> T_6_25.lc_trk_g2_7
 (22 11)  (310 411)  (310 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (312 411)  (312 411)  routing T_6_25.sp12_v_b_6 <X> T_6_25.lc_trk_g2_6
 (25 11)  (313 411)  (313 411)  routing T_6_25.sp12_v_b_6 <X> T_6_25.lc_trk_g2_6
 (28 11)  (316 411)  (316 411)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 411)  (317 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 411)  (319 411)  routing T_6_25.lc_trk_g0_2 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 411)  (324 411)  LC_5 Logic Functioning bit
 (37 11)  (325 411)  (325 411)  LC_5 Logic Functioning bit
 (39 11)  (327 411)  (327 411)  LC_5 Logic Functioning bit
 (40 11)  (328 411)  (328 411)  LC_5 Logic Functioning bit
 (42 11)  (330 411)  (330 411)  LC_5 Logic Functioning bit
 (43 11)  (331 411)  (331 411)  LC_5 Logic Functioning bit
 (47 11)  (335 411)  (335 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (3 12)  (291 412)  (291 412)  routing T_6_25.sp12_v_b_1 <X> T_6_25.sp12_h_r_1
 (7 12)  (295 412)  (295 412)  Column buffer control bit: LH_colbuf_cntl_5

 (11 12)  (299 412)  (299 412)  routing T_6_25.sp4_h_l_40 <X> T_6_25.sp4_v_b_11
 (13 12)  (301 412)  (301 412)  routing T_6_25.sp4_h_l_40 <X> T_6_25.sp4_v_b_11
 (14 12)  (302 412)  (302 412)  routing T_6_25.sp4_h_l_21 <X> T_6_25.lc_trk_g3_0
 (21 12)  (309 412)  (309 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (22 12)  (310 412)  (310 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 412)  (311 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (24 12)  (312 412)  (312 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (25 12)  (313 412)  (313 412)  routing T_6_25.wire_logic_cluster/lc_2/out <X> T_6_25.lc_trk_g3_2
 (31 12)  (319 412)  (319 412)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 412)  (322 412)  routing T_6_25.lc_trk_g1_4 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (38 12)  (326 412)  (326 412)  LC_6 Logic Functioning bit
 (39 12)  (327 412)  (327 412)  LC_6 Logic Functioning bit
 (42 12)  (330 412)  (330 412)  LC_6 Logic Functioning bit
 (43 12)  (331 412)  (331 412)  LC_6 Logic Functioning bit
 (50 12)  (338 412)  (338 412)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (291 413)  (291 413)  routing T_6_25.sp12_v_b_1 <X> T_6_25.sp12_h_r_1
 (7 13)  (295 413)  (295 413)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (300 413)  (300 413)  routing T_6_25.sp4_h_l_40 <X> T_6_25.sp4_v_b_11
 (15 13)  (303 413)  (303 413)  routing T_6_25.sp4_h_l_21 <X> T_6_25.lc_trk_g3_0
 (16 13)  (304 413)  (304 413)  routing T_6_25.sp4_h_l_21 <X> T_6_25.lc_trk_g3_0
 (17 13)  (305 413)  (305 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (310 413)  (310 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (38 13)  (326 413)  (326 413)  LC_6 Logic Functioning bit
 (39 13)  (327 413)  (327 413)  LC_6 Logic Functioning bit
 (42 13)  (330 413)  (330 413)  LC_6 Logic Functioning bit
 (43 13)  (331 413)  (331 413)  LC_6 Logic Functioning bit
 (0 14)  (288 414)  (288 414)  routing T_6_25.glb_netwk_6 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 414)  (289 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (295 414)  (295 414)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (309 414)  (309 414)  routing T_6_25.sp4_h_r_39 <X> T_6_25.lc_trk_g3_7
 (22 14)  (310 414)  (310 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (311 414)  (311 414)  routing T_6_25.sp4_h_r_39 <X> T_6_25.lc_trk_g3_7
 (24 14)  (312 414)  (312 414)  routing T_6_25.sp4_h_r_39 <X> T_6_25.lc_trk_g3_7
 (0 15)  (288 415)  (288 415)  routing T_6_25.glb_netwk_6 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (295 415)  (295 415)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (300 415)  (300 415)  routing T_6_25.sp4_h_l_46 <X> T_6_25.sp4_v_t_46
 (22 15)  (310 415)  (310 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_25

 (3 0)  (345 400)  (345 400)  routing T_7_25.sp12_h_r_0 <X> T_7_25.sp12_v_b_0
 (14 0)  (356 400)  (356 400)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g0_0
 (3 1)  (345 401)  (345 401)  routing T_7_25.sp12_h_r_0 <X> T_7_25.sp12_v_b_0
 (14 1)  (356 401)  (356 401)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g0_0
 (15 1)  (357 401)  (357 401)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g0_0
 (16 1)  (358 401)  (358 401)  routing T_7_25.sp4_h_l_5 <X> T_7_25.lc_trk_g0_0
 (17 1)  (359 401)  (359 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (1 2)  (343 402)  (343 402)  routing T_7_25.glb_netwk_5 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (348 402)  (348 402)  routing T_7_25.sp4_h_l_42 <X> T_7_25.sp4_v_t_37
 (8 2)  (350 402)  (350 402)  routing T_7_25.sp4_v_t_36 <X> T_7_25.sp4_h_l_36
 (9 2)  (351 402)  (351 402)  routing T_7_25.sp4_v_t_36 <X> T_7_25.sp4_h_l_36
 (14 2)  (356 402)  (356 402)  routing T_7_25.sp4_v_t_1 <X> T_7_25.lc_trk_g0_4
 (29 2)  (371 402)  (371 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 402)  (375 402)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 402)  (376 402)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 402)  (379 402)  LC_1 Logic Functioning bit
 (39 2)  (381 402)  (381 402)  LC_1 Logic Functioning bit
 (42 2)  (384 402)  (384 402)  LC_1 Logic Functioning bit
 (45 2)  (387 402)  (387 402)  LC_1 Logic Functioning bit
 (46 2)  (388 402)  (388 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 403)  (342 403)  routing T_7_25.glb_netwk_5 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (14 3)  (356 403)  (356 403)  routing T_7_25.sp4_v_t_1 <X> T_7_25.lc_trk_g0_4
 (16 3)  (358 403)  (358 403)  routing T_7_25.sp4_v_t_1 <X> T_7_25.lc_trk_g0_4
 (17 3)  (359 403)  (359 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (369 403)  (369 403)  routing T_7_25.lc_trk_g1_0 <X> T_7_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 403)  (371 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 403)  (374 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (376 403)  (376 403)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.input_2_1
 (35 3)  (377 403)  (377 403)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.input_2_1
 (36 3)  (378 403)  (378 403)  LC_1 Logic Functioning bit
 (43 3)  (385 403)  (385 403)  LC_1 Logic Functioning bit
 (45 3)  (387 403)  (387 403)  LC_1 Logic Functioning bit
 (47 3)  (389 403)  (389 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (393 403)  (393 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (28 4)  (370 404)  (370 404)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 404)  (371 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 404)  (373 404)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 404)  (374 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 404)  (376 404)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 404)  (377 404)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.input_2_2
 (17 5)  (359 405)  (359 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (19 5)  (361 405)  (361 405)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (364 405)  (364 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 405)  (367 405)  routing T_7_25.sp4_r_v_b_26 <X> T_7_25.lc_trk_g1_2
 (27 5)  (369 405)  (369 405)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 405)  (370 405)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 405)  (371 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 405)  (372 405)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 405)  (373 405)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 405)  (374 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (376 405)  (376 405)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.input_2_2
 (38 5)  (380 405)  (380 405)  LC_2 Logic Functioning bit
 (47 5)  (389 405)  (389 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (347 406)  (347 406)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_38
 (11 6)  (353 406)  (353 406)  routing T_7_25.sp4_v_b_2 <X> T_7_25.sp4_v_t_40
 (15 6)  (357 406)  (357 406)  routing T_7_25.sp4_h_r_21 <X> T_7_25.lc_trk_g1_5
 (16 6)  (358 406)  (358 406)  routing T_7_25.sp4_h_r_21 <X> T_7_25.lc_trk_g1_5
 (17 6)  (359 406)  (359 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 406)  (360 406)  routing T_7_25.sp4_h_r_21 <X> T_7_25.lc_trk_g1_5
 (21 6)  (363 406)  (363 406)  routing T_7_25.sp4_v_b_7 <X> T_7_25.lc_trk_g1_7
 (22 6)  (364 406)  (364 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (365 406)  (365 406)  routing T_7_25.sp4_v_b_7 <X> T_7_25.lc_trk_g1_7
 (26 6)  (368 406)  (368 406)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 406)  (371 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 406)  (372 406)  routing T_7_25.lc_trk_g0_4 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 406)  (373 406)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 406)  (376 406)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 406)  (378 406)  LC_3 Logic Functioning bit
 (38 6)  (380 406)  (380 406)  LC_3 Logic Functioning bit
 (50 6)  (392 406)  (392 406)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (394 406)  (394 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (346 407)  (346 407)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_38
 (9 7)  (351 407)  (351 407)  routing T_7_25.sp4_v_b_4 <X> T_7_25.sp4_v_t_41
 (12 7)  (354 407)  (354 407)  routing T_7_25.sp4_v_b_2 <X> T_7_25.sp4_v_t_40
 (18 7)  (360 407)  (360 407)  routing T_7_25.sp4_h_r_21 <X> T_7_25.lc_trk_g1_5
 (22 7)  (364 407)  (364 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 7)  (370 407)  (370 407)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 407)  (371 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 407)  (373 407)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 407)  (378 407)  LC_3 Logic Functioning bit
 (37 7)  (379 407)  (379 407)  LC_3 Logic Functioning bit
 (39 7)  (381 407)  (381 407)  LC_3 Logic Functioning bit
 (40 7)  (382 407)  (382 407)  LC_3 Logic Functioning bit
 (42 7)  (384 407)  (384 407)  LC_3 Logic Functioning bit
 (43 7)  (385 407)  (385 407)  LC_3 Logic Functioning bit
 (17 8)  (359 408)  (359 408)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (360 408)  (360 408)  routing T_7_25.bnl_op_1 <X> T_7_25.lc_trk_g2_1
 (22 8)  (364 408)  (364 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (32 8)  (374 408)  (374 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 408)  (375 408)  routing T_7_25.lc_trk_g2_1 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (380 408)  (380 408)  LC_4 Logic Functioning bit
 (39 8)  (381 408)  (381 408)  LC_4 Logic Functioning bit
 (42 8)  (384 408)  (384 408)  LC_4 Logic Functioning bit
 (43 8)  (385 408)  (385 408)  LC_4 Logic Functioning bit
 (50 8)  (392 408)  (392 408)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (345 409)  (345 409)  routing T_7_25.sp12_h_l_22 <X> T_7_25.sp12_v_b_1
 (18 9)  (360 409)  (360 409)  routing T_7_25.bnl_op_1 <X> T_7_25.lc_trk_g2_1
 (21 9)  (363 409)  (363 409)  routing T_7_25.sp4_r_v_b_35 <X> T_7_25.lc_trk_g2_3
 (38 9)  (380 409)  (380 409)  LC_4 Logic Functioning bit
 (39 9)  (381 409)  (381 409)  LC_4 Logic Functioning bit
 (42 9)  (384 409)  (384 409)  LC_4 Logic Functioning bit
 (43 9)  (385 409)  (385 409)  LC_4 Logic Functioning bit
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (357 410)  (357 410)  routing T_7_25.sp4_h_l_16 <X> T_7_25.lc_trk_g2_5
 (16 10)  (358 410)  (358 410)  routing T_7_25.sp4_h_l_16 <X> T_7_25.lc_trk_g2_5
 (17 10)  (359 410)  (359 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (368 410)  (368 410)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 410)  (369 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 410)  (370 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 410)  (371 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 410)  (372 410)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 410)  (374 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 410)  (375 410)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 410)  (376 410)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 410)  (378 410)  LC_5 Logic Functioning bit
 (41 10)  (383 410)  (383 410)  LC_5 Logic Functioning bit
 (43 10)  (385 410)  (385 410)  LC_5 Logic Functioning bit
 (46 10)  (388 410)  (388 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (392 410)  (392 410)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (360 411)  (360 411)  routing T_7_25.sp4_h_l_16 <X> T_7_25.lc_trk_g2_5
 (26 11)  (368 411)  (368 411)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 411)  (369 411)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 411)  (370 411)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 411)  (371 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 411)  (373 411)  routing T_7_25.lc_trk_g3_3 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 411)  (378 411)  LC_5 Logic Functioning bit
 (37 11)  (379 411)  (379 411)  LC_5 Logic Functioning bit
 (38 11)  (380 411)  (380 411)  LC_5 Logic Functioning bit
 (41 11)  (383 411)  (383 411)  LC_5 Logic Functioning bit
 (43 11)  (385 411)  (385 411)  LC_5 Logic Functioning bit
 (7 12)  (349 412)  (349 412)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (359 412)  (359 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 412)  (360 412)  routing T_7_25.wire_logic_cluster/lc_1/out <X> T_7_25.lc_trk_g3_1
 (22 12)  (364 412)  (364 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (374 412)  (374 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 412)  (375 412)  routing T_7_25.lc_trk_g2_1 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 412)  (380 412)  LC_6 Logic Functioning bit
 (39 12)  (381 412)  (381 412)  LC_6 Logic Functioning bit
 (42 12)  (384 412)  (384 412)  LC_6 Logic Functioning bit
 (43 12)  (385 412)  (385 412)  LC_6 Logic Functioning bit
 (50 12)  (392 412)  (392 412)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (394 412)  (394 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (349 413)  (349 413)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (363 413)  (363 413)  routing T_7_25.sp4_r_v_b_43 <X> T_7_25.lc_trk_g3_3
 (38 13)  (380 413)  (380 413)  LC_6 Logic Functioning bit
 (39 13)  (381 413)  (381 413)  LC_6 Logic Functioning bit
 (42 13)  (384 413)  (384 413)  LC_6 Logic Functioning bit
 (43 13)  (385 413)  (385 413)  LC_6 Logic Functioning bit
 (51 13)  (393 413)  (393 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (342 414)  (342 414)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 414)  (343 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 414)  (346 414)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_v_t_44
 (7 14)  (349 414)  (349 414)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (353 414)  (353 414)  routing T_7_25.sp4_v_b_8 <X> T_7_25.sp4_v_t_46
 (17 14)  (359 414)  (359 414)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 414)  (360 414)  routing T_7_25.wire_logic_cluster/lc_5/out <X> T_7_25.lc_trk_g3_5
 (25 14)  (367 414)  (367 414)  routing T_7_25.sp4_v_b_38 <X> T_7_25.lc_trk_g3_6
 (0 15)  (342 415)  (342 415)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (349 415)  (349 415)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (354 415)  (354 415)  routing T_7_25.sp4_v_b_8 <X> T_7_25.sp4_v_t_46
 (22 15)  (364 415)  (364 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 415)  (365 415)  routing T_7_25.sp4_v_b_38 <X> T_7_25.lc_trk_g3_6
 (25 15)  (367 415)  (367 415)  routing T_7_25.sp4_v_b_38 <X> T_7_25.lc_trk_g3_6


RAM_Tile_8_25

 (5 0)  (401 400)  (401 400)  routing T_8_25.sp4_v_b_0 <X> T_8_25.sp4_h_r_0
 (28 0)  (424 400)  (424 400)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.wire_bram/ram/WDATA_15
 (29 0)  (425 400)  (425 400)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_15
 (6 1)  (402 401)  (402 401)  routing T_8_25.sp4_v_b_0 <X> T_8_25.sp4_h_r_0
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (405 401)  (405 401)  routing T_8_25.sp4_v_t_40 <X> T_8_25.sp4_v_b_1
 (10 1)  (406 401)  (406 401)  routing T_8_25.sp4_v_t_40 <X> T_8_25.sp4_v_b_1
 (13 1)  (409 401)  (409 401)  routing T_8_25.sp4_v_t_44 <X> T_8_25.sp4_h_r_2
 (17 1)  (413 401)  (413 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (37 1)  (433 401)  (433 401)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_15 sp4_h_r_16
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_5 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (4 2)  (400 402)  (400 402)  routing T_8_25.sp4_v_b_0 <X> T_8_25.sp4_v_t_37
 (15 2)  (411 402)  (411 402)  routing T_8_25.sp4_h_r_5 <X> T_8_25.lc_trk_g0_5
 (16 2)  (412 402)  (412 402)  routing T_8_25.sp4_h_r_5 <X> T_8_25.lc_trk_g0_5
 (17 2)  (413 402)  (413 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (423 402)  (423 402)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/WDATA_14
 (28 2)  (424 402)  (424 402)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/WDATA_14
 (29 2)  (425 402)  (425 402)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_14
 (30 2)  (426 402)  (426 402)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/WDATA_14
 (0 3)  (396 403)  (396 403)  routing T_8_25.glb_netwk_5 <X> T_8_25.wire_bram/ram/RCLK
 (8 3)  (404 403)  (404 403)  routing T_8_25.sp4_h_r_1 <X> T_8_25.sp4_v_t_36
 (9 3)  (405 403)  (405 403)  routing T_8_25.sp4_h_r_1 <X> T_8_25.sp4_v_t_36
 (18 3)  (414 403)  (414 403)  routing T_8_25.sp4_h_r_5 <X> T_8_25.lc_trk_g0_5
 (41 3)  (437 403)  (437 403)  Enable bit of Mux _out_links/OutMux9_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_3
 (3 4)  (399 404)  (399 404)  routing T_8_25.sp12_v_b_0 <X> T_8_25.sp12_h_r_0
 (5 4)  (401 404)  (401 404)  routing T_8_25.sp4_v_b_3 <X> T_8_25.sp4_h_r_3
 (27 4)  (423 404)  (423 404)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_13
 (28 4)  (424 404)  (424 404)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_13
 (29 4)  (425 404)  (425 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_v_b_0 <X> T_8_25.sp12_h_r_0
 (6 5)  (402 405)  (402 405)  routing T_8_25.sp4_v_b_3 <X> T_8_25.sp4_h_r_3
 (30 5)  (426 405)  (426 405)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_13
 (39 5)  (435 405)  (435 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (40 5)  (436 405)  (436 405)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (29 6)  (425 406)  (425 406)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_0 wire_bram/ram/WDATA_12
 (8 8)  (404 408)  (404 408)  routing T_8_25.sp4_v_b_7 <X> T_8_25.sp4_h_r_7
 (9 8)  (405 408)  (405 408)  routing T_8_25.sp4_v_b_7 <X> T_8_25.sp4_h_r_7
 (15 8)  (411 408)  (411 408)  routing T_8_25.sp4_h_r_33 <X> T_8_25.lc_trk_g2_1
 (16 8)  (412 408)  (412 408)  routing T_8_25.sp4_h_r_33 <X> T_8_25.lc_trk_g2_1
 (17 8)  (413 408)  (413 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (414 408)  (414 408)  routing T_8_25.sp4_h_r_33 <X> T_8_25.lc_trk_g2_1
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 408)  (426 408)  routing T_8_25.lc_trk_g0_5 <X> T_8_25.wire_bram/ram/WDATA_11
 (39 8)  (435 408)  (435 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (16 9)  (412 409)  (412 409)  routing T_8_25.sp12_v_t_7 <X> T_8_25.lc_trk_g2_0
 (17 9)  (413 409)  (413 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_t_7 lc_trk_g2_0
 (3 10)  (399 410)  (399 410)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_h_l_22
 (13 10)  (409 410)  (409 410)  routing T_8_25.sp4_h_r_8 <X> T_8_25.sp4_v_t_45
 (14 10)  (410 410)  (410 410)  routing T_8_25.sp4_v_b_28 <X> T_8_25.lc_trk_g2_4
 (28 10)  (424 410)  (424 410)  routing T_8_25.lc_trk_g2_0 <X> T_8_25.wire_bram/ram/WDATA_10
 (29 10)  (425 410)  (425 410)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_10
 (36 10)  (432 410)  (432 410)  Enable bit of Mux _out_links/OutMux8_5 => wire_bram/ram/RDATA_10 sp4_h_r_42
 (3 11)  (399 411)  (399 411)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_h_l_22
 (11 11)  (407 411)  (407 411)  routing T_8_25.sp4_h_r_0 <X> T_8_25.sp4_h_l_45
 (12 11)  (408 411)  (408 411)  routing T_8_25.sp4_h_r_8 <X> T_8_25.sp4_v_t_45
 (13 11)  (409 411)  (409 411)  routing T_8_25.sp4_h_r_0 <X> T_8_25.sp4_h_l_45
 (16 11)  (412 411)  (412 411)  routing T_8_25.sp4_v_b_28 <X> T_8_25.lc_trk_g2_4
 (17 11)  (413 411)  (413 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (6 12)  (402 412)  (402 412)  routing T_8_25.sp4_v_t_43 <X> T_8_25.sp4_v_b_9
 (7 12)  (403 412)  (403 412)  Column buffer control bit: MEMB_colbuf_cntl_5

 (9 12)  (405 412)  (405 412)  routing T_8_25.sp4_v_t_47 <X> T_8_25.sp4_h_r_10
 (11 12)  (407 412)  (407 412)  routing T_8_25.sp4_v_t_38 <X> T_8_25.sp4_v_b_11
 (13 12)  (409 412)  (409 412)  routing T_8_25.sp4_v_t_38 <X> T_8_25.sp4_v_b_11
 (21 12)  (417 412)  (417 412)  routing T_8_25.sp4_h_l_22 <X> T_8_25.lc_trk_g3_3
 (22 12)  (418 412)  (418 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (419 412)  (419 412)  routing T_8_25.sp4_h_l_22 <X> T_8_25.lc_trk_g3_3
 (24 12)  (420 412)  (420 412)  routing T_8_25.sp4_h_l_22 <X> T_8_25.lc_trk_g3_3
 (27 12)  (423 412)  (423 412)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.wire_bram/ram/WDATA_9
 (28 12)  (424 412)  (424 412)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.wire_bram/ram/WDATA_9
 (29 12)  (425 412)  (425 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_9
 (30 12)  (426 412)  (426 412)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.wire_bram/ram/WDATA_9
 (5 13)  (401 413)  (401 413)  routing T_8_25.sp4_v_t_43 <X> T_8_25.sp4_v_b_9
 (6 13)  (402 413)  (402 413)  routing T_8_25.sp4_h_l_44 <X> T_8_25.sp4_h_r_9
 (9 13)  (405 413)  (405 413)  routing T_8_25.sp4_v_t_39 <X> T_8_25.sp4_v_b_10
 (10 13)  (406 413)  (406 413)  routing T_8_25.sp4_v_t_39 <X> T_8_25.sp4_v_b_10
 (22 13)  (418 413)  (418 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 413)  (419 413)  routing T_8_25.sp4_h_l_15 <X> T_8_25.lc_trk_g3_2
 (24 13)  (420 413)  (420 413)  routing T_8_25.sp4_h_l_15 <X> T_8_25.lc_trk_g3_2
 (25 13)  (421 413)  (421 413)  routing T_8_25.sp4_h_l_15 <X> T_8_25.lc_trk_g3_2
 (36 13)  (432 413)  (432 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (0 14)  (396 414)  (396 414)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (17 14)  (413 414)  (413 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (423 414)  (423 414)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_bram/ram/WDATA_8
 (28 14)  (424 414)  (424 414)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_bram/ram/WDATA_8
 (29 14)  (425 414)  (425 414)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_8
 (41 14)  (437 414)  (437 414)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_8 sp4_r_v_b_47
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (12 15)  (408 415)  (408 415)  routing T_8_25.sp4_h_l_46 <X> T_8_25.sp4_v_t_46
 (13 15)  (409 415)  (409 415)  routing T_8_25.sp4_v_b_6 <X> T_8_25.sp4_h_l_46
 (16 15)  (412 415)  (412 415)  routing T_8_25.sp12_v_t_11 <X> T_8_25.lc_trk_g3_4
 (17 15)  (413 415)  (413 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (30 15)  (426 415)  (426 415)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_bram/ram/WDATA_8


LogicTile_9_25

 (8 0)  (446 400)  (446 400)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_h_r_1
 (9 0)  (447 400)  (447 400)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_h_r_1
 (14 0)  (452 400)  (452 400)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g0_0
 (25 0)  (463 400)  (463 400)  routing T_9_25.sp4_h_l_7 <X> T_9_25.lc_trk_g0_2
 (26 0)  (464 400)  (464 400)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 400)  (465 400)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 400)  (468 400)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 400)  (469 400)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 400)  (470 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (39 0)  (477 400)  (477 400)  LC_0 Logic Functioning bit
 (40 0)  (478 400)  (478 400)  LC_0 Logic Functioning bit
 (42 0)  (480 400)  (480 400)  LC_0 Logic Functioning bit
 (15 1)  (453 401)  (453 401)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g0_0
 (16 1)  (454 401)  (454 401)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g0_0
 (17 1)  (455 401)  (455 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (460 401)  (460 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 401)  (461 401)  routing T_9_25.sp4_h_l_7 <X> T_9_25.lc_trk_g0_2
 (24 1)  (462 401)  (462 401)  routing T_9_25.sp4_h_l_7 <X> T_9_25.lc_trk_g0_2
 (25 1)  (463 401)  (463 401)  routing T_9_25.sp4_h_l_7 <X> T_9_25.lc_trk_g0_2
 (27 1)  (465 401)  (465 401)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 401)  (466 401)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 401)  (467 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 401)  (468 401)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 401)  (469 401)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 401)  (470 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (476 401)  (476 401)  LC_0 Logic Functioning bit
 (39 1)  (477 401)  (477 401)  LC_0 Logic Functioning bit
 (40 1)  (478 401)  (478 401)  LC_0 Logic Functioning bit
 (41 1)  (479 401)  (479 401)  LC_0 Logic Functioning bit
 (42 1)  (480 401)  (480 401)  LC_0 Logic Functioning bit
 (43 1)  (481 401)  (481 401)  LC_0 Logic Functioning bit
 (5 2)  (443 402)  (443 402)  routing T_9_25.sp4_v_t_43 <X> T_9_25.sp4_h_l_37
 (6 2)  (444 402)  (444 402)  routing T_9_25.sp4_h_l_42 <X> T_9_25.sp4_v_t_37
 (22 2)  (460 402)  (460 402)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 402)  (462 402)  routing T_9_25.bot_op_7 <X> T_9_25.lc_trk_g0_7
 (25 2)  (463 402)  (463 402)  routing T_9_25.sp4_v_b_6 <X> T_9_25.lc_trk_g0_6
 (27 2)  (465 402)  (465 402)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 402)  (468 402)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 402)  (469 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 402)  (471 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (38 2)  (476 402)  (476 402)  LC_1 Logic Functioning bit
 (48 2)  (486 402)  (486 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (490 402)  (490 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (442 403)  (442 403)  routing T_9_25.sp4_v_t_43 <X> T_9_25.sp4_h_l_37
 (6 3)  (444 403)  (444 403)  routing T_9_25.sp4_v_t_43 <X> T_9_25.sp4_h_l_37
 (12 3)  (450 403)  (450 403)  routing T_9_25.sp4_h_l_39 <X> T_9_25.sp4_v_t_39
 (22 3)  (460 403)  (460 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (461 403)  (461 403)  routing T_9_25.sp4_v_b_6 <X> T_9_25.lc_trk_g0_6
 (30 3)  (468 403)  (468 403)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 403)  (474 403)  LC_1 Logic Functioning bit
 (38 3)  (476 403)  (476 403)  LC_1 Logic Functioning bit
 (8 4)  (446 404)  (446 404)  routing T_9_25.sp4_v_b_4 <X> T_9_25.sp4_h_r_4
 (9 4)  (447 404)  (447 404)  routing T_9_25.sp4_v_b_4 <X> T_9_25.sp4_h_r_4
 (11 4)  (449 404)  (449 404)  routing T_9_25.sp4_h_l_46 <X> T_9_25.sp4_v_b_5
 (12 4)  (450 404)  (450 404)  routing T_9_25.sp4_v_t_40 <X> T_9_25.sp4_h_r_5
 (13 4)  (451 404)  (451 404)  routing T_9_25.sp4_h_l_46 <X> T_9_25.sp4_v_b_5
 (14 4)  (452 404)  (452 404)  routing T_9_25.wire_logic_cluster/lc_0/out <X> T_9_25.lc_trk_g1_0
 (15 4)  (453 404)  (453 404)  routing T_9_25.bot_op_1 <X> T_9_25.lc_trk_g1_1
 (17 4)  (455 404)  (455 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (459 404)  (459 404)  routing T_9_25.sp12_h_r_3 <X> T_9_25.lc_trk_g1_3
 (22 4)  (460 404)  (460 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (462 404)  (462 404)  routing T_9_25.sp12_h_r_3 <X> T_9_25.lc_trk_g1_3
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 404)  (468 404)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 404)  (471 404)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 404)  (472 404)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 404)  (474 404)  LC_2 Logic Functioning bit
 (38 4)  (476 404)  (476 404)  LC_2 Logic Functioning bit
 (12 5)  (450 405)  (450 405)  routing T_9_25.sp4_h_l_46 <X> T_9_25.sp4_v_b_5
 (17 5)  (455 405)  (455 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (459 405)  (459 405)  routing T_9_25.sp12_h_r_3 <X> T_9_25.lc_trk_g1_3
 (30 5)  (468 405)  (468 405)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 405)  (469 405)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 405)  (474 405)  LC_2 Logic Functioning bit
 (38 5)  (476 405)  (476 405)  LC_2 Logic Functioning bit
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (13 7)  (451 407)  (451 407)  routing T_9_25.sp4_v_b_0 <X> T_9_25.sp4_h_l_40
 (21 7)  (459 407)  (459 407)  routing T_9_25.sp4_r_v_b_31 <X> T_9_25.lc_trk_g1_7
 (22 7)  (460 407)  (460 407)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 407)  (462 407)  routing T_9_25.bot_op_6 <X> T_9_25.lc_trk_g1_6
 (16 8)  (454 408)  (454 408)  routing T_9_25.sp4_v_b_33 <X> T_9_25.lc_trk_g2_1
 (17 8)  (455 408)  (455 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 408)  (456 408)  routing T_9_25.sp4_v_b_33 <X> T_9_25.lc_trk_g2_1
 (28 8)  (466 408)  (466 408)  routing T_9_25.lc_trk_g2_1 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 408)  (467 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 408)  (469 408)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 408)  (470 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (475 408)  (475 408)  LC_4 Logic Functioning bit
 (39 8)  (477 408)  (477 408)  LC_4 Logic Functioning bit
 (40 8)  (478 408)  (478 408)  LC_4 Logic Functioning bit
 (41 8)  (479 408)  (479 408)  LC_4 Logic Functioning bit
 (42 8)  (480 408)  (480 408)  LC_4 Logic Functioning bit
 (4 9)  (442 409)  (442 409)  routing T_9_25.sp4_h_l_47 <X> T_9_25.sp4_h_r_6
 (6 9)  (444 409)  (444 409)  routing T_9_25.sp4_h_l_47 <X> T_9_25.sp4_h_r_6
 (11 9)  (449 409)  (449 409)  routing T_9_25.sp4_h_l_37 <X> T_9_25.sp4_h_r_8
 (13 9)  (451 409)  (451 409)  routing T_9_25.sp4_h_l_37 <X> T_9_25.sp4_h_r_8
 (18 9)  (456 409)  (456 409)  routing T_9_25.sp4_v_b_33 <X> T_9_25.lc_trk_g2_1
 (27 9)  (465 409)  (465 409)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 409)  (466 409)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 409)  (467 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 409)  (469 409)  routing T_9_25.lc_trk_g0_7 <X> T_9_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 409)  (470 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (471 409)  (471 409)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.input_2_4
 (34 9)  (472 409)  (472 409)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.input_2_4
 (35 9)  (473 409)  (473 409)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.input_2_4
 (39 9)  (477 409)  (477 409)  LC_4 Logic Functioning bit
 (40 9)  (478 409)  (478 409)  LC_4 Logic Functioning bit
 (41 9)  (479 409)  (479 409)  LC_4 Logic Functioning bit
 (43 9)  (481 409)  (481 409)  LC_4 Logic Functioning bit
 (14 10)  (452 410)  (452 410)  routing T_9_25.sp4_h_r_36 <X> T_9_25.lc_trk_g2_4
 (16 10)  (454 410)  (454 410)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (17 10)  (455 410)  (455 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 410)  (456 410)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (22 10)  (460 410)  (460 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (467 410)  (467 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 410)  (468 410)  routing T_9_25.lc_trk_g0_6 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 410)  (472 410)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 410)  (474 410)  LC_5 Logic Functioning bit
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (8 11)  (446 411)  (446 411)  routing T_9_25.sp4_v_b_4 <X> T_9_25.sp4_v_t_42
 (10 11)  (448 411)  (448 411)  routing T_9_25.sp4_v_b_4 <X> T_9_25.sp4_v_t_42
 (15 11)  (453 411)  (453 411)  routing T_9_25.sp4_h_r_36 <X> T_9_25.lc_trk_g2_4
 (16 11)  (454 411)  (454 411)  routing T_9_25.sp4_h_r_36 <X> T_9_25.lc_trk_g2_4
 (17 11)  (455 411)  (455 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (456 411)  (456 411)  routing T_9_25.sp4_v_b_37 <X> T_9_25.lc_trk_g2_5
 (21 11)  (459 411)  (459 411)  routing T_9_25.sp4_r_v_b_39 <X> T_9_25.lc_trk_g2_7
 (30 11)  (468 411)  (468 411)  routing T_9_25.lc_trk_g0_6 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 411)  (474 411)  LC_5 Logic Functioning bit
 (38 11)  (476 411)  (476 411)  LC_5 Logic Functioning bit
 (7 12)  (445 412)  (445 412)  Column buffer control bit: LH_colbuf_cntl_5

 (11 12)  (449 412)  (449 412)  routing T_9_25.sp4_h_r_6 <X> T_9_25.sp4_v_b_11
 (15 12)  (453 412)  (453 412)  routing T_9_25.tnl_op_1 <X> T_9_25.lc_trk_g3_1
 (17 12)  (455 412)  (455 412)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (460 412)  (460 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (461 412)  (461 412)  routing T_9_25.sp12_v_b_11 <X> T_9_25.lc_trk_g3_3
 (25 12)  (463 412)  (463 412)  routing T_9_25.sp4_v_t_23 <X> T_9_25.lc_trk_g3_2
 (27 12)  (465 412)  (465 412)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 412)  (467 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 412)  (469 412)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 412)  (470 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 412)  (471 412)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 412)  (474 412)  LC_6 Logic Functioning bit
 (37 12)  (475 412)  (475 412)  LC_6 Logic Functioning bit
 (38 12)  (476 412)  (476 412)  LC_6 Logic Functioning bit
 (39 12)  (477 412)  (477 412)  LC_6 Logic Functioning bit
 (40 12)  (478 412)  (478 412)  LC_6 Logic Functioning bit
 (42 12)  (480 412)  (480 412)  LC_6 Logic Functioning bit
 (43 12)  (481 412)  (481 412)  LC_6 Logic Functioning bit
 (47 12)  (485 412)  (485 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (488 412)  (488 412)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (442 413)  (442 413)  routing T_9_25.sp4_h_l_36 <X> T_9_25.sp4_h_r_9
 (6 13)  (444 413)  (444 413)  routing T_9_25.sp4_h_l_36 <X> T_9_25.sp4_h_r_9
 (11 13)  (449 413)  (449 413)  routing T_9_25.sp4_h_l_46 <X> T_9_25.sp4_h_r_11
 (18 13)  (456 413)  (456 413)  routing T_9_25.tnl_op_1 <X> T_9_25.lc_trk_g3_1
 (22 13)  (460 413)  (460 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (461 413)  (461 413)  routing T_9_25.sp4_v_t_23 <X> T_9_25.lc_trk_g3_2
 (25 13)  (463 413)  (463 413)  routing T_9_25.sp4_v_t_23 <X> T_9_25.lc_trk_g3_2
 (26 13)  (464 413)  (464 413)  routing T_9_25.lc_trk_g0_2 <X> T_9_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 413)  (467 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 413)  (469 413)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 413)  (474 413)  LC_6 Logic Functioning bit
 (37 13)  (475 413)  (475 413)  LC_6 Logic Functioning bit
 (39 13)  (477 413)  (477 413)  LC_6 Logic Functioning bit
 (40 13)  (478 413)  (478 413)  LC_6 Logic Functioning bit
 (42 13)  (480 413)  (480 413)  LC_6 Logic Functioning bit
 (43 13)  (481 413)  (481 413)  LC_6 Logic Functioning bit
 (46 13)  (484 413)  (484 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (7 14)  (445 414)  (445 414)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (453 414)  (453 414)  routing T_9_25.tnl_op_5 <X> T_9_25.lc_trk_g3_5
 (17 14)  (455 414)  (455 414)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (464 414)  (464 414)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 414)  (465 414)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 414)  (467 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 414)  (470 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 414)  (472 414)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 414)  (473 414)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_7
 (37 14)  (475 414)  (475 414)  LC_7 Logic Functioning bit
 (39 14)  (477 414)  (477 414)  LC_7 Logic Functioning bit
 (40 14)  (478 414)  (478 414)  LC_7 Logic Functioning bit
 (41 14)  (479 414)  (479 414)  LC_7 Logic Functioning bit
 (42 14)  (480 414)  (480 414)  LC_7 Logic Functioning bit
 (7 15)  (445 415)  (445 415)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (446 415)  (446 415)  routing T_9_25.sp4_h_l_47 <X> T_9_25.sp4_v_t_47
 (18 15)  (456 415)  (456 415)  routing T_9_25.tnl_op_5 <X> T_9_25.lc_trk_g3_5
 (28 15)  (466 415)  (466 415)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 415)  (467 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 415)  (468 415)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 415)  (470 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 415)  (472 415)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_7
 (35 15)  (473 415)  (473 415)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_7
 (39 15)  (477 415)  (477 415)  LC_7 Logic Functioning bit
 (40 15)  (478 415)  (478 415)  LC_7 Logic Functioning bit
 (41 15)  (479 415)  (479 415)  LC_7 Logic Functioning bit
 (43 15)  (481 415)  (481 415)  LC_7 Logic Functioning bit
 (53 15)  (491 415)  (491 415)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_25

 (8 0)  (500 400)  (500 400)  routing T_10_25.sp4_v_b_7 <X> T_10_25.sp4_h_r_1
 (9 0)  (501 400)  (501 400)  routing T_10_25.sp4_v_b_7 <X> T_10_25.sp4_h_r_1
 (10 0)  (502 400)  (502 400)  routing T_10_25.sp4_v_b_7 <X> T_10_25.sp4_h_r_1
 (21 0)  (513 400)  (513 400)  routing T_10_25.sp4_v_b_3 <X> T_10_25.lc_trk_g0_3
 (22 0)  (514 400)  (514 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (515 400)  (515 400)  routing T_10_25.sp4_v_b_3 <X> T_10_25.lc_trk_g0_3
 (25 0)  (517 400)  (517 400)  routing T_10_25.sp4_h_r_10 <X> T_10_25.lc_trk_g0_2
 (27 0)  (519 400)  (519 400)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 400)  (520 400)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 400)  (521 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 400)  (523 400)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 400)  (524 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 400)  (525 400)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 400)  (528 400)  LC_0 Logic Functioning bit
 (38 0)  (530 400)  (530 400)  LC_0 Logic Functioning bit
 (43 0)  (535 400)  (535 400)  LC_0 Logic Functioning bit
 (8 1)  (500 401)  (500 401)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_v_b_1
 (9 1)  (501 401)  (501 401)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_v_b_1
 (10 1)  (502 401)  (502 401)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_v_b_1
 (11 1)  (503 401)  (503 401)  routing T_10_25.sp4_h_l_43 <X> T_10_25.sp4_h_r_2
 (13 1)  (505 401)  (505 401)  routing T_10_25.sp4_h_l_43 <X> T_10_25.sp4_h_r_2
 (22 1)  (514 401)  (514 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 401)  (515 401)  routing T_10_25.sp4_h_r_10 <X> T_10_25.lc_trk_g0_2
 (24 1)  (516 401)  (516 401)  routing T_10_25.sp4_h_r_10 <X> T_10_25.lc_trk_g0_2
 (26 1)  (518 401)  (518 401)  routing T_10_25.lc_trk_g0_2 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 401)  (521 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 401)  (523 401)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 401)  (524 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 401)  (525 401)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.input_2_0
 (34 1)  (526 401)  (526 401)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.input_2_0
 (36 1)  (528 401)  (528 401)  LC_0 Logic Functioning bit
 (37 1)  (529 401)  (529 401)  LC_0 Logic Functioning bit
 (39 1)  (531 401)  (531 401)  LC_0 Logic Functioning bit
 (43 1)  (535 401)  (535 401)  LC_0 Logic Functioning bit
 (1 2)  (493 402)  (493 402)  routing T_10_25.glb_netwk_5 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (498 402)  (498 402)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_v_t_37
 (8 2)  (500 402)  (500 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (9 2)  (501 402)  (501 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (10 2)  (502 402)  (502 402)  routing T_10_25.sp4_v_t_42 <X> T_10_25.sp4_h_l_36
 (12 2)  (504 402)  (504 402)  routing T_10_25.sp4_v_t_39 <X> T_10_25.sp4_h_l_39
 (14 2)  (506 402)  (506 402)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (25 2)  (517 402)  (517 402)  routing T_10_25.sp4_h_l_11 <X> T_10_25.lc_trk_g0_6
 (0 3)  (492 403)  (492 403)  routing T_10_25.glb_netwk_5 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (8 3)  (500 403)  (500 403)  routing T_10_25.sp4_h_l_36 <X> T_10_25.sp4_v_t_36
 (11 3)  (503 403)  (503 403)  routing T_10_25.sp4_v_t_39 <X> T_10_25.sp4_h_l_39
 (14 3)  (506 403)  (506 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (15 3)  (507 403)  (507 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (16 3)  (508 403)  (508 403)  routing T_10_25.sp4_h_l_9 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (19 3)  (511 403)  (511 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (514 403)  (514 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 403)  (515 403)  routing T_10_25.sp4_h_l_11 <X> T_10_25.lc_trk_g0_6
 (24 3)  (516 403)  (516 403)  routing T_10_25.sp4_h_l_11 <X> T_10_25.lc_trk_g0_6
 (25 3)  (517 403)  (517 403)  routing T_10_25.sp4_h_l_11 <X> T_10_25.lc_trk_g0_6
 (0 4)  (492 404)  (492 404)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (1 4)  (493 404)  (493 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (508 404)  (508 404)  routing T_10_25.sp4_v_b_9 <X> T_10_25.lc_trk_g1_1
 (17 4)  (509 404)  (509 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 404)  (510 404)  routing T_10_25.sp4_v_b_9 <X> T_10_25.lc_trk_g1_1
 (21 4)  (513 404)  (513 404)  routing T_10_25.wire_logic_cluster/lc_3/out <X> T_10_25.lc_trk_g1_3
 (22 4)  (514 404)  (514 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 404)  (518 404)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (31 4)  (523 404)  (523 404)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 404)  (525 404)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 404)  (526 404)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 404)  (528 404)  LC_2 Logic Functioning bit
 (38 4)  (530 404)  (530 404)  LC_2 Logic Functioning bit
 (0 5)  (492 405)  (492 405)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (1 5)  (493 405)  (493 405)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (9 5)  (501 405)  (501 405)  routing T_10_25.sp4_v_t_41 <X> T_10_25.sp4_v_b_4
 (18 5)  (510 405)  (510 405)  routing T_10_25.sp4_v_b_9 <X> T_10_25.lc_trk_g1_1
 (28 5)  (520 405)  (520 405)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 405)  (529 405)  LC_2 Logic Functioning bit
 (39 5)  (531 405)  (531 405)  LC_2 Logic Functioning bit
 (4 6)  (496 406)  (496 406)  routing T_10_25.sp4_v_b_7 <X> T_10_25.sp4_v_t_38
 (6 6)  (498 406)  (498 406)  routing T_10_25.sp4_v_b_7 <X> T_10_25.sp4_v_t_38
 (10 6)  (502 406)  (502 406)  routing T_10_25.sp4_v_b_11 <X> T_10_25.sp4_h_l_41
 (11 6)  (503 406)  (503 406)  routing T_10_25.sp4_v_b_9 <X> T_10_25.sp4_v_t_40
 (12 6)  (504 406)  (504 406)  routing T_10_25.sp4_v_b_5 <X> T_10_25.sp4_h_l_40
 (13 6)  (505 406)  (505 406)  routing T_10_25.sp4_v_b_9 <X> T_10_25.sp4_v_t_40
 (15 6)  (507 406)  (507 406)  routing T_10_25.top_op_5 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (517 406)  (517 406)  routing T_10_25.bnr_op_6 <X> T_10_25.lc_trk_g1_6
 (27 6)  (519 406)  (519 406)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 406)  (521 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 406)  (522 406)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 406)  (526 406)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 406)  (528 406)  LC_3 Logic Functioning bit
 (38 6)  (530 406)  (530 406)  LC_3 Logic Functioning bit
 (43 6)  (535 406)  (535 406)  LC_3 Logic Functioning bit
 (18 7)  (510 407)  (510 407)  routing T_10_25.top_op_5 <X> T_10_25.lc_trk_g1_5
 (22 7)  (514 407)  (514 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 407)  (517 407)  routing T_10_25.bnr_op_6 <X> T_10_25.lc_trk_g1_6
 (27 7)  (519 407)  (519 407)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 407)  (520 407)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 407)  (521 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 407)  (524 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (525 407)  (525 407)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.input_2_3
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (37 7)  (529 407)  (529 407)  LC_3 Logic Functioning bit
 (38 7)  (530 407)  (530 407)  LC_3 Logic Functioning bit
 (42 7)  (534 407)  (534 407)  LC_3 Logic Functioning bit
 (7 8)  (499 408)  (499 408)  Column buffer control bit: LH_colbuf_cntl_1

 (17 8)  (509 408)  (509 408)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (510 408)  (510 408)  routing T_10_25.bnl_op_1 <X> T_10_25.lc_trk_g2_1
 (26 8)  (518 408)  (518 408)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 408)  (519 408)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 408)  (520 408)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 408)  (522 408)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 408)  (523 408)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 408)  (525 408)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 408)  (528 408)  LC_4 Logic Functioning bit
 (37 8)  (529 408)  (529 408)  LC_4 Logic Functioning bit
 (38 8)  (530 408)  (530 408)  LC_4 Logic Functioning bit
 (41 8)  (533 408)  (533 408)  LC_4 Logic Functioning bit
 (43 8)  (535 408)  (535 408)  LC_4 Logic Functioning bit
 (7 9)  (499 409)  (499 409)  Column buffer control bit: LH_colbuf_cntl_0

 (18 9)  (510 409)  (510 409)  routing T_10_25.bnl_op_1 <X> T_10_25.lc_trk_g2_1
 (28 9)  (520 409)  (520 409)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 409)  (522 409)  routing T_10_25.lc_trk_g3_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 409)  (523 409)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 409)  (524 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 409)  (527 409)  routing T_10_25.lc_trk_g0_2 <X> T_10_25.input_2_4
 (36 9)  (528 409)  (528 409)  LC_4 Logic Functioning bit
 (37 9)  (529 409)  (529 409)  LC_4 Logic Functioning bit
 (4 10)  (496 410)  (496 410)  routing T_10_25.sp4_v_b_6 <X> T_10_25.sp4_v_t_43
 (11 10)  (503 410)  (503 410)  routing T_10_25.sp4_h_r_2 <X> T_10_25.sp4_v_t_45
 (13 10)  (505 410)  (505 410)  routing T_10_25.sp4_h_r_2 <X> T_10_25.sp4_v_t_45
 (14 10)  (506 410)  (506 410)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (21 10)  (513 410)  (513 410)  routing T_10_25.bnl_op_7 <X> T_10_25.lc_trk_g2_7
 (22 10)  (514 410)  (514 410)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (518 410)  (518 410)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 410)  (519 410)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 410)  (523 410)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 410)  (528 410)  LC_5 Logic Functioning bit
 (37 10)  (529 410)  (529 410)  LC_5 Logic Functioning bit
 (38 10)  (530 410)  (530 410)  LC_5 Logic Functioning bit
 (42 10)  (534 410)  (534 410)  LC_5 Logic Functioning bit
 (45 10)  (537 410)  (537 410)  LC_5 Logic Functioning bit
 (50 10)  (542 410)  (542 410)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (544 410)  (544 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (504 411)  (504 411)  routing T_10_25.sp4_h_r_2 <X> T_10_25.sp4_v_t_45
 (15 11)  (507 411)  (507 411)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (16 11)  (508 411)  (508 411)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (17 11)  (509 411)  (509 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (513 411)  (513 411)  routing T_10_25.bnl_op_7 <X> T_10_25.lc_trk_g2_7
 (22 11)  (514 411)  (514 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 411)  (515 411)  routing T_10_25.sp4_h_r_30 <X> T_10_25.lc_trk_g2_6
 (24 11)  (516 411)  (516 411)  routing T_10_25.sp4_h_r_30 <X> T_10_25.lc_trk_g2_6
 (25 11)  (517 411)  (517 411)  routing T_10_25.sp4_h_r_30 <X> T_10_25.lc_trk_g2_6
 (27 11)  (519 411)  (519 411)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 411)  (520 411)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 411)  (521 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 411)  (522 411)  routing T_10_25.lc_trk_g1_3 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 411)  (528 411)  LC_5 Logic Functioning bit
 (37 11)  (529 411)  (529 411)  LC_5 Logic Functioning bit
 (38 11)  (530 411)  (530 411)  LC_5 Logic Functioning bit
 (39 11)  (531 411)  (531 411)  LC_5 Logic Functioning bit
 (41 11)  (533 411)  (533 411)  LC_5 Logic Functioning bit
 (43 11)  (535 411)  (535 411)  LC_5 Logic Functioning bit
 (45 11)  (537 411)  (537 411)  LC_5 Logic Functioning bit
 (7 12)  (499 412)  (499 412)  Column buffer control bit: LH_colbuf_cntl_5

 (17 12)  (509 412)  (509 412)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 412)  (510 412)  routing T_10_25.bnl_op_1 <X> T_10_25.lc_trk_g3_1
 (22 12)  (514 412)  (514 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 412)  (523 412)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 412)  (525 412)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 412)  (527 412)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.input_2_6
 (36 12)  (528 412)  (528 412)  LC_6 Logic Functioning bit
 (37 12)  (529 412)  (529 412)  LC_6 Logic Functioning bit
 (38 12)  (530 412)  (530 412)  LC_6 Logic Functioning bit
 (41 12)  (533 412)  (533 412)  LC_6 Logic Functioning bit
 (43 12)  (535 412)  (535 412)  LC_6 Logic Functioning bit
 (7 13)  (499 413)  (499 413)  Column buffer control bit: LH_colbuf_cntl_4

 (9 13)  (501 413)  (501 413)  routing T_10_25.sp4_v_t_39 <X> T_10_25.sp4_v_b_10
 (10 13)  (502 413)  (502 413)  routing T_10_25.sp4_v_t_39 <X> T_10_25.sp4_v_b_10
 (16 13)  (508 413)  (508 413)  routing T_10_25.sp12_v_b_8 <X> T_10_25.lc_trk_g3_0
 (17 13)  (509 413)  (509 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (510 413)  (510 413)  routing T_10_25.bnl_op_1 <X> T_10_25.lc_trk_g3_1
 (21 13)  (513 413)  (513 413)  routing T_10_25.sp4_r_v_b_43 <X> T_10_25.lc_trk_g3_3
 (27 13)  (519 413)  (519 413)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 413)  (520 413)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 413)  (522 413)  routing T_10_25.lc_trk_g0_3 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 413)  (524 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 413)  (527 413)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.input_2_6
 (36 13)  (528 413)  (528 413)  LC_6 Logic Functioning bit
 (37 13)  (529 413)  (529 413)  LC_6 Logic Functioning bit
 (0 14)  (492 414)  (492 414)  routing T_10_25.glb_netwk_4 <X> T_10_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 414)  (493 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (498 414)  (498 414)  routing T_10_25.sp4_h_l_41 <X> T_10_25.sp4_v_t_44
 (25 14)  (517 414)  (517 414)  routing T_10_25.bnl_op_6 <X> T_10_25.lc_trk_g3_6
 (26 14)  (518 414)  (518 414)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 414)  (520 414)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 414)  (521 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 414)  (522 414)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 414)  (523 414)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 414)  (524 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 414)  (526 414)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (39 14)  (531 414)  (531 414)  LC_7 Logic Functioning bit
 (40 14)  (532 414)  (532 414)  LC_7 Logic Functioning bit
 (50 14)  (542 414)  (542 414)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (545 414)  (545 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (496 415)  (496 415)  routing T_10_25.sp4_v_b_4 <X> T_10_25.sp4_h_l_44
 (9 15)  (501 415)  (501 415)  routing T_10_25.sp4_v_b_2 <X> T_10_25.sp4_v_t_47
 (10 15)  (502 415)  (502 415)  routing T_10_25.sp4_v_b_2 <X> T_10_25.sp4_v_t_47
 (11 15)  (503 415)  (503 415)  routing T_10_25.sp4_h_r_11 <X> T_10_25.sp4_h_l_46
 (17 15)  (509 415)  (509 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (514 415)  (514 415)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 415)  (517 415)  routing T_10_25.bnl_op_6 <X> T_10_25.lc_trk_g3_6
 (26 15)  (518 415)  (518 415)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 415)  (519 415)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 415)  (521 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 415)  (522 415)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (41 15)  (533 415)  (533 415)  LC_7 Logic Functioning bit


LogicTile_11_25

 (11 0)  (557 400)  (557 400)  routing T_11_25.sp4_v_t_43 <X> T_11_25.sp4_v_b_2
 (13 0)  (559 400)  (559 400)  routing T_11_25.sp4_v_t_43 <X> T_11_25.sp4_v_b_2
 (21 0)  (567 400)  (567 400)  routing T_11_25.wire_logic_cluster/lc_3/out <X> T_11_25.lc_trk_g0_3
 (22 0)  (568 400)  (568 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 400)  (572 400)  routing T_11_25.lc_trk_g0_4 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 400)  (574 400)  routing T_11_25.lc_trk_g2_5 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 400)  (575 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 400)  (576 400)  routing T_11_25.lc_trk_g2_5 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (39 0)  (585 400)  (585 400)  LC_0 Logic Functioning bit
 (41 0)  (587 400)  (587 400)  LC_0 Logic Functioning bit
 (42 0)  (588 400)  (588 400)  LC_0 Logic Functioning bit
 (43 0)  (589 400)  (589 400)  LC_0 Logic Functioning bit
 (22 1)  (568 401)  (568 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 401)  (571 401)  routing T_11_25.sp4_r_v_b_33 <X> T_11_25.lc_trk_g0_2
 (29 1)  (575 401)  (575 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 401)  (577 401)  routing T_11_25.lc_trk_g0_3 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 401)  (578 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 401)  (579 401)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.input_2_0
 (34 1)  (580 401)  (580 401)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.input_2_0
 (37 1)  (583 401)  (583 401)  LC_0 Logic Functioning bit
 (39 1)  (585 401)  (585 401)  LC_0 Logic Functioning bit
 (41 1)  (587 401)  (587 401)  LC_0 Logic Functioning bit
 (43 1)  (589 401)  (589 401)  LC_0 Logic Functioning bit
 (5 2)  (551 402)  (551 402)  routing T_11_25.sp4_v_b_0 <X> T_11_25.sp4_h_l_37
 (25 2)  (571 402)  (571 402)  routing T_11_25.sp4_v_t_3 <X> T_11_25.lc_trk_g0_6
 (28 2)  (574 402)  (574 402)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 402)  (575 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 402)  (576 402)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 402)  (577 402)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 402)  (578 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 402)  (579 402)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 402)  (580 402)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 402)  (582 402)  LC_1 Logic Functioning bit
 (41 2)  (587 402)  (587 402)  LC_1 Logic Functioning bit
 (43 2)  (589 402)  (589 402)  LC_1 Logic Functioning bit
 (50 2)  (596 402)  (596 402)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (560 403)  (560 403)  routing T_11_25.top_op_4 <X> T_11_25.lc_trk_g0_4
 (15 3)  (561 403)  (561 403)  routing T_11_25.top_op_4 <X> T_11_25.lc_trk_g0_4
 (17 3)  (563 403)  (563 403)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (568 403)  (568 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 403)  (569 403)  routing T_11_25.sp4_v_t_3 <X> T_11_25.lc_trk_g0_6
 (25 3)  (571 403)  (571 403)  routing T_11_25.sp4_v_t_3 <X> T_11_25.lc_trk_g0_6
 (28 3)  (574 403)  (574 403)  routing T_11_25.lc_trk_g2_1 <X> T_11_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 403)  (575 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 403)  (576 403)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 403)  (577 403)  routing T_11_25.lc_trk_g3_7 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 403)  (582 403)  LC_1 Logic Functioning bit
 (37 3)  (583 403)  (583 403)  LC_1 Logic Functioning bit
 (39 3)  (585 403)  (585 403)  LC_1 Logic Functioning bit
 (40 3)  (586 403)  (586 403)  LC_1 Logic Functioning bit
 (42 3)  (588 403)  (588 403)  LC_1 Logic Functioning bit
 (12 4)  (558 404)  (558 404)  routing T_11_25.sp4_v_t_40 <X> T_11_25.sp4_h_r_5
 (31 4)  (577 404)  (577 404)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 404)  (579 404)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 404)  (584 404)  LC_2 Logic Functioning bit
 (39 4)  (585 404)  (585 404)  LC_2 Logic Functioning bit
 (42 4)  (588 404)  (588 404)  LC_2 Logic Functioning bit
 (43 4)  (589 404)  (589 404)  LC_2 Logic Functioning bit
 (50 4)  (596 404)  (596 404)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (554 405)  (554 405)  routing T_11_25.sp4_v_t_36 <X> T_11_25.sp4_v_b_4
 (10 5)  (556 405)  (556 405)  routing T_11_25.sp4_v_t_36 <X> T_11_25.sp4_v_b_4
 (14 5)  (560 405)  (560 405)  routing T_11_25.sp12_h_r_16 <X> T_11_25.lc_trk_g1_0
 (16 5)  (562 405)  (562 405)  routing T_11_25.sp12_h_r_16 <X> T_11_25.lc_trk_g1_0
 (17 5)  (563 405)  (563 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 5)  (577 405)  (577 405)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (38 5)  (584 405)  (584 405)  LC_2 Logic Functioning bit
 (39 5)  (585 405)  (585 405)  LC_2 Logic Functioning bit
 (42 5)  (588 405)  (588 405)  LC_2 Logic Functioning bit
 (43 5)  (589 405)  (589 405)  LC_2 Logic Functioning bit
 (8 6)  (554 406)  (554 406)  routing T_11_25.sp4_v_t_41 <X> T_11_25.sp4_h_l_41
 (9 6)  (555 406)  (555 406)  routing T_11_25.sp4_v_t_41 <X> T_11_25.sp4_h_l_41
 (15 6)  (561 406)  (561 406)  routing T_11_25.bot_op_5 <X> T_11_25.lc_trk_g1_5
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 406)  (568 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 406)  (570 406)  routing T_11_25.bot_op_7 <X> T_11_25.lc_trk_g1_7
 (25 6)  (571 406)  (571 406)  routing T_11_25.sp4_v_b_6 <X> T_11_25.lc_trk_g1_6
 (27 6)  (573 406)  (573 406)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 406)  (574 406)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 406)  (575 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 406)  (576 406)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 406)  (577 406)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 406)  (578 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 406)  (580 406)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 406)  (582 406)  LC_3 Logic Functioning bit
 (41 6)  (587 406)  (587 406)  LC_3 Logic Functioning bit
 (43 6)  (589 406)  (589 406)  LC_3 Logic Functioning bit
 (50 6)  (596 406)  (596 406)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (568 407)  (568 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (569 407)  (569 407)  routing T_11_25.sp4_v_b_6 <X> T_11_25.lc_trk_g1_6
 (26 7)  (572 407)  (572 407)  routing T_11_25.lc_trk_g0_3 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 407)  (575 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 407)  (582 407)  LC_3 Logic Functioning bit
 (37 7)  (583 407)  (583 407)  LC_3 Logic Functioning bit
 (39 7)  (585 407)  (585 407)  LC_3 Logic Functioning bit
 (40 7)  (586 407)  (586 407)  LC_3 Logic Functioning bit
 (42 7)  (588 407)  (588 407)  LC_3 Logic Functioning bit
 (4 8)  (550 408)  (550 408)  routing T_11_25.sp4_v_t_43 <X> T_11_25.sp4_v_b_6
 (17 8)  (563 408)  (563 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 408)  (564 408)  routing T_11_25.wire_logic_cluster/lc_1/out <X> T_11_25.lc_trk_g2_1
 (22 8)  (568 408)  (568 408)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 408)  (570 408)  routing T_11_25.tnl_op_3 <X> T_11_25.lc_trk_g2_3
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 408)  (579 408)  routing T_11_25.lc_trk_g2_1 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 408)  (584 408)  LC_4 Logic Functioning bit
 (39 8)  (585 408)  (585 408)  LC_4 Logic Functioning bit
 (42 8)  (588 408)  (588 408)  LC_4 Logic Functioning bit
 (43 8)  (589 408)  (589 408)  LC_4 Logic Functioning bit
 (50 8)  (596 408)  (596 408)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 408)  (597 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (549 409)  (549 409)  routing T_11_25.sp12_h_l_22 <X> T_11_25.sp12_v_b_1
 (9 9)  (555 409)  (555 409)  routing T_11_25.sp4_v_t_46 <X> T_11_25.sp4_v_b_7
 (10 9)  (556 409)  (556 409)  routing T_11_25.sp4_v_t_46 <X> T_11_25.sp4_v_b_7
 (21 9)  (567 409)  (567 409)  routing T_11_25.tnl_op_3 <X> T_11_25.lc_trk_g2_3
 (38 9)  (584 409)  (584 409)  LC_4 Logic Functioning bit
 (39 9)  (585 409)  (585 409)  LC_4 Logic Functioning bit
 (42 9)  (588 409)  (588 409)  LC_4 Logic Functioning bit
 (43 9)  (589 409)  (589 409)  LC_4 Logic Functioning bit
 (48 9)  (594 409)  (594 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (563 410)  (563 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 410)  (564 410)  routing T_11_25.wire_logic_cluster/lc_5/out <X> T_11_25.lc_trk_g2_5
 (21 10)  (567 410)  (567 410)  routing T_11_25.wire_logic_cluster/lc_7/out <X> T_11_25.lc_trk_g2_7
 (22 10)  (568 410)  (568 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 410)  (571 410)  routing T_11_25.sp4_h_r_38 <X> T_11_25.lc_trk_g2_6
 (29 10)  (575 410)  (575 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 410)  (576 410)  routing T_11_25.lc_trk_g0_4 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 410)  (577 410)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 410)  (578 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 410)  (583 410)  LC_5 Logic Functioning bit
 (39 10)  (585 410)  (585 410)  LC_5 Logic Functioning bit
 (40 10)  (586 410)  (586 410)  LC_5 Logic Functioning bit
 (8 11)  (554 411)  (554 411)  routing T_11_25.sp4_h_r_1 <X> T_11_25.sp4_v_t_42
 (9 11)  (555 411)  (555 411)  routing T_11_25.sp4_h_r_1 <X> T_11_25.sp4_v_t_42
 (10 11)  (556 411)  (556 411)  routing T_11_25.sp4_h_r_1 <X> T_11_25.sp4_v_t_42
 (22 11)  (568 411)  (568 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 411)  (569 411)  routing T_11_25.sp4_h_r_38 <X> T_11_25.lc_trk_g2_6
 (24 11)  (570 411)  (570 411)  routing T_11_25.sp4_h_r_38 <X> T_11_25.lc_trk_g2_6
 (27 11)  (573 411)  (573 411)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 411)  (575 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 411)  (577 411)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 411)  (578 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (579 411)  (579 411)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.input_2_5
 (34 11)  (580 411)  (580 411)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.input_2_5
 (35 11)  (581 411)  (581 411)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.input_2_5
 (36 11)  (582 411)  (582 411)  LC_5 Logic Functioning bit
 (39 11)  (585 411)  (585 411)  LC_5 Logic Functioning bit
 (40 11)  (586 411)  (586 411)  LC_5 Logic Functioning bit
 (7 12)  (553 412)  (553 412)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (555 412)  (555 412)  routing T_11_25.sp4_v_t_47 <X> T_11_25.sp4_h_r_10
 (11 12)  (557 412)  (557 412)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_v_b_11
 (13 12)  (559 412)  (559 412)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_v_b_11
 (16 12)  (562 412)  (562 412)  routing T_11_25.sp4_v_t_12 <X> T_11_25.lc_trk_g3_1
 (17 12)  (563 412)  (563 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 412)  (564 412)  routing T_11_25.sp4_v_t_12 <X> T_11_25.lc_trk_g3_1
 (25 12)  (571 412)  (571 412)  routing T_11_25.sp12_v_t_1 <X> T_11_25.lc_trk_g3_2
 (28 12)  (574 412)  (574 412)  routing T_11_25.lc_trk_g2_3 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 412)  (575 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 412)  (577 412)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 412)  (578 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 412)  (580 412)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 412)  (581 412)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.input_2_6
 (37 12)  (583 412)  (583 412)  LC_6 Logic Functioning bit
 (42 12)  (588 412)  (588 412)  LC_6 Logic Functioning bit
 (47 12)  (593 412)  (593 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (553 413)  (553 413)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (554 413)  (554 413)  routing T_11_25.sp4_h_l_41 <X> T_11_25.sp4_v_b_10
 (9 13)  (555 413)  (555 413)  routing T_11_25.sp4_h_l_41 <X> T_11_25.sp4_v_b_10
 (10 13)  (556 413)  (556 413)  routing T_11_25.sp4_h_l_41 <X> T_11_25.sp4_v_b_10
 (12 13)  (558 413)  (558 413)  routing T_11_25.sp4_h_l_40 <X> T_11_25.sp4_v_b_11
 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (570 413)  (570 413)  routing T_11_25.sp12_v_t_1 <X> T_11_25.lc_trk_g3_2
 (25 13)  (571 413)  (571 413)  routing T_11_25.sp12_v_t_1 <X> T_11_25.lc_trk_g3_2
 (26 13)  (572 413)  (572 413)  routing T_11_25.lc_trk_g0_2 <X> T_11_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 413)  (575 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 413)  (576 413)  routing T_11_25.lc_trk_g2_3 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 413)  (577 413)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 413)  (578 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 413)  (580 413)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.input_2_6
 (35 13)  (581 413)  (581 413)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.input_2_6
 (42 13)  (588 413)  (588 413)  LC_6 Logic Functioning bit
 (7 14)  (553 414)  (553 414)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (560 414)  (560 414)  routing T_11_25.sp4_h_r_44 <X> T_11_25.lc_trk_g3_4
 (16 14)  (562 414)  (562 414)  routing T_11_25.sp4_v_t_16 <X> T_11_25.lc_trk_g3_5
 (17 14)  (563 414)  (563 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 414)  (564 414)  routing T_11_25.sp4_v_t_16 <X> T_11_25.lc_trk_g3_5
 (22 14)  (568 414)  (568 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (573 414)  (573 414)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 414)  (574 414)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 414)  (575 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 414)  (577 414)  routing T_11_25.lc_trk_g0_4 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 414)  (581 414)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.input_2_7
 (38 14)  (584 414)  (584 414)  LC_7 Logic Functioning bit
 (40 14)  (586 414)  (586 414)  LC_7 Logic Functioning bit
 (41 14)  (587 414)  (587 414)  LC_7 Logic Functioning bit
 (42 14)  (588 414)  (588 414)  LC_7 Logic Functioning bit
 (43 14)  (589 414)  (589 414)  LC_7 Logic Functioning bit
 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (560 415)  (560 415)  routing T_11_25.sp4_h_r_44 <X> T_11_25.lc_trk_g3_4
 (15 15)  (561 415)  (561 415)  routing T_11_25.sp4_h_r_44 <X> T_11_25.lc_trk_g3_4
 (16 15)  (562 415)  (562 415)  routing T_11_25.sp4_h_r_44 <X> T_11_25.lc_trk_g3_4
 (17 15)  (563 415)  (563 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (572 415)  (572 415)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 415)  (573 415)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 415)  (574 415)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 415)  (575 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 415)  (578 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (579 415)  (579 415)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.input_2_7
 (34 15)  (580 415)  (580 415)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.input_2_7
 (39 15)  (585 415)  (585 415)  LC_7 Logic Functioning bit
 (40 15)  (586 415)  (586 415)  LC_7 Logic Functioning bit
 (41 15)  (587 415)  (587 415)  LC_7 Logic Functioning bit
 (43 15)  (589 415)  (589 415)  LC_7 Logic Functioning bit
 (46 15)  (592 415)  (592 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_25

 (13 0)  (613 400)  (613 400)  routing T_12_25.sp4_h_l_39 <X> T_12_25.sp4_v_b_2
 (25 0)  (625 400)  (625 400)  routing T_12_25.sp4_h_r_10 <X> T_12_25.lc_trk_g0_2
 (12 1)  (612 401)  (612 401)  routing T_12_25.sp4_h_l_39 <X> T_12_25.sp4_v_b_2
 (22 1)  (622 401)  (622 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 401)  (623 401)  routing T_12_25.sp4_h_r_10 <X> T_12_25.lc_trk_g0_2
 (24 1)  (624 401)  (624 401)  routing T_12_25.sp4_h_r_10 <X> T_12_25.lc_trk_g0_2
 (1 2)  (601 402)  (601 402)  routing T_12_25.glb_netwk_5 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 402)  (614 402)  routing T_12_25.sp4_h_l_1 <X> T_12_25.lc_trk_g0_4
 (21 2)  (621 402)  (621 402)  routing T_12_25.sp4_h_l_10 <X> T_12_25.lc_trk_g0_7
 (22 2)  (622 402)  (622 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 402)  (623 402)  routing T_12_25.sp4_h_l_10 <X> T_12_25.lc_trk_g0_7
 (24 2)  (624 402)  (624 402)  routing T_12_25.sp4_h_l_10 <X> T_12_25.lc_trk_g0_7
 (29 2)  (629 402)  (629 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 402)  (630 402)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 402)  (633 402)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 402)  (634 402)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 402)  (635 402)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.input_2_1
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (40 2)  (640 402)  (640 402)  LC_1 Logic Functioning bit
 (42 2)  (642 402)  (642 402)  LC_1 Logic Functioning bit
 (0 3)  (600 403)  (600 403)  routing T_12_25.glb_netwk_5 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (15 3)  (615 403)  (615 403)  routing T_12_25.sp4_h_l_1 <X> T_12_25.lc_trk_g0_4
 (16 3)  (616 403)  (616 403)  routing T_12_25.sp4_h_l_1 <X> T_12_25.lc_trk_g0_4
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (621 403)  (621 403)  routing T_12_25.sp4_h_l_10 <X> T_12_25.lc_trk_g0_7
 (26 3)  (626 403)  (626 403)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 403)  (628 403)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 403)  (631 403)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 403)  (632 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (633 403)  (633 403)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.input_2_1
 (34 3)  (634 403)  (634 403)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.input_2_1
 (35 3)  (635 403)  (635 403)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.input_2_1
 (36 3)  (636 403)  (636 403)  LC_1 Logic Functioning bit
 (41 3)  (641 403)  (641 403)  LC_1 Logic Functioning bit
 (43 3)  (643 403)  (643 403)  LC_1 Logic Functioning bit
 (0 4)  (600 404)  (600 404)  routing T_12_25.glb_netwk_7 <X> T_12_25.wire_logic_cluster/lc_7/cen
 (1 4)  (601 404)  (601 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (13 4)  (613 404)  (613 404)  routing T_12_25.sp4_v_t_40 <X> T_12_25.sp4_v_b_5
 (15 4)  (615 404)  (615 404)  routing T_12_25.sp4_h_r_9 <X> T_12_25.lc_trk_g1_1
 (16 4)  (616 404)  (616 404)  routing T_12_25.sp4_h_r_9 <X> T_12_25.lc_trk_g1_1
 (17 4)  (617 404)  (617 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 404)  (618 404)  routing T_12_25.sp4_h_r_9 <X> T_12_25.lc_trk_g1_1
 (22 4)  (622 404)  (622 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (627 404)  (627 404)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 404)  (628 404)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 404)  (630 404)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 404)  (633 404)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 404)  (637 404)  LC_2 Logic Functioning bit
 (42 4)  (642 404)  (642 404)  LC_2 Logic Functioning bit
 (45 4)  (645 404)  (645 404)  LC_2 Logic Functioning bit
 (50 4)  (650 404)  (650 404)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 405)  (600 405)  routing T_12_25.glb_netwk_7 <X> T_12_25.wire_logic_cluster/lc_7/cen
 (8 5)  (608 405)  (608 405)  routing T_12_25.sp4_h_l_47 <X> T_12_25.sp4_v_b_4
 (9 5)  (609 405)  (609 405)  routing T_12_25.sp4_h_l_47 <X> T_12_25.sp4_v_b_4
 (10 5)  (610 405)  (610 405)  routing T_12_25.sp4_h_l_47 <X> T_12_25.sp4_v_b_4
 (11 5)  (611 405)  (611 405)  routing T_12_25.sp4_h_l_44 <X> T_12_25.sp4_h_r_5
 (13 5)  (613 405)  (613 405)  routing T_12_25.sp4_h_l_44 <X> T_12_25.sp4_h_r_5
 (26 5)  (626 405)  (626 405)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 405)  (627 405)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (38 5)  (638 405)  (638 405)  LC_2 Logic Functioning bit
 (45 5)  (645 405)  (645 405)  LC_2 Logic Functioning bit
 (53 5)  (653 405)  (653 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (612 406)  (612 406)  routing T_12_25.sp4_v_t_40 <X> T_12_25.sp4_h_l_40
 (16 6)  (616 406)  (616 406)  routing T_12_25.sp12_h_r_13 <X> T_12_25.lc_trk_g1_5
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (8 7)  (608 407)  (608 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_v_t_41
 (9 7)  (609 407)  (609 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_v_t_41
 (11 7)  (611 407)  (611 407)  routing T_12_25.sp4_v_t_40 <X> T_12_25.sp4_h_l_40
 (7 8)  (607 408)  (607 408)  Column buffer control bit: LH_colbuf_cntl_1

 (15 8)  (615 408)  (615 408)  routing T_12_25.sp4_h_r_25 <X> T_12_25.lc_trk_g2_1
 (16 8)  (616 408)  (616 408)  routing T_12_25.sp4_h_r_25 <X> T_12_25.lc_trk_g2_1
 (17 8)  (617 408)  (617 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (621 408)  (621 408)  routing T_12_25.sp4_v_t_14 <X> T_12_25.lc_trk_g2_3
 (22 8)  (622 408)  (622 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 408)  (623 408)  routing T_12_25.sp4_v_t_14 <X> T_12_25.lc_trk_g2_3
 (27 8)  (627 408)  (627 408)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 408)  (628 408)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 408)  (630 408)  routing T_12_25.lc_trk_g3_4 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 408)  (633 408)  routing T_12_25.lc_trk_g2_1 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 408)  (637 408)  LC_4 Logic Functioning bit
 (42 8)  (642 408)  (642 408)  LC_4 Logic Functioning bit
 (45 8)  (645 408)  (645 408)  LC_4 Logic Functioning bit
 (4 9)  (604 409)  (604 409)  routing T_12_25.sp4_h_l_47 <X> T_12_25.sp4_h_r_6
 (6 9)  (606 409)  (606 409)  routing T_12_25.sp4_h_l_47 <X> T_12_25.sp4_h_r_6
 (7 9)  (607 409)  (607 409)  Column buffer control bit: LH_colbuf_cntl_0

 (18 9)  (618 409)  (618 409)  routing T_12_25.sp4_h_r_25 <X> T_12_25.lc_trk_g2_1
 (26 9)  (626 409)  (626 409)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 409)  (627 409)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 409)  (632 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (635 409)  (635 409)  routing T_12_25.lc_trk_g0_2 <X> T_12_25.input_2_4
 (36 9)  (636 409)  (636 409)  LC_4 Logic Functioning bit
 (38 9)  (638 409)  (638 409)  LC_4 Logic Functioning bit
 (45 9)  (645 409)  (645 409)  LC_4 Logic Functioning bit
 (46 9)  (646 409)  (646 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (653 409)  (653 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (612 410)  (612 410)  routing T_12_25.sp4_v_b_8 <X> T_12_25.sp4_h_l_45
 (15 10)  (615 410)  (615 410)  routing T_12_25.sp4_v_t_32 <X> T_12_25.lc_trk_g2_5
 (16 10)  (616 410)  (616 410)  routing T_12_25.sp4_v_t_32 <X> T_12_25.lc_trk_g2_5
 (17 10)  (617 410)  (617 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (621 410)  (621 410)  routing T_12_25.sp4_v_t_18 <X> T_12_25.lc_trk_g2_7
 (22 10)  (622 410)  (622 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 410)  (623 410)  routing T_12_25.sp4_v_t_18 <X> T_12_25.lc_trk_g2_7
 (4 11)  (604 411)  (604 411)  routing T_12_25.sp4_v_b_1 <X> T_12_25.sp4_h_l_43
 (7 12)  (607 412)  (607 412)  Column buffer control bit: LH_colbuf_cntl_5

 (13 12)  (613 412)  (613 412)  routing T_12_25.sp4_v_t_46 <X> T_12_25.sp4_v_b_11
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 412)  (623 412)  routing T_12_25.sp4_v_t_30 <X> T_12_25.lc_trk_g3_3
 (24 12)  (624 412)  (624 412)  routing T_12_25.sp4_v_t_30 <X> T_12_25.lc_trk_g3_3
 (26 12)  (626 412)  (626 412)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 412)  (628 412)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 412)  (630 412)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 412)  (631 412)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 412)  (633 412)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 412)  (636 412)  LC_6 Logic Functioning bit
 (38 12)  (638 412)  (638 412)  LC_6 Logic Functioning bit
 (7 13)  (607 413)  (607 413)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (615 413)  (615 413)  routing T_12_25.sp4_v_t_29 <X> T_12_25.lc_trk_g3_0
 (16 13)  (616 413)  (616 413)  routing T_12_25.sp4_v_t_29 <X> T_12_25.lc_trk_g3_0
 (17 13)  (617 413)  (617 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (627 413)  (627 413)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 413)  (629 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 413)  (630 413)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (46 13)  (646 413)  (646 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (652 413)  (652 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (600 414)  (600 414)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 414)  (601 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (607 414)  (607 414)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (614 414)  (614 414)  routing T_12_25.sp12_v_t_3 <X> T_12_25.lc_trk_g3_4
 (25 14)  (625 414)  (625 414)  routing T_12_25.sp4_v_b_38 <X> T_12_25.lc_trk_g3_6
 (26 14)  (626 414)  (626 414)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 414)  (627 414)  routing T_12_25.lc_trk_g1_1 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 414)  (629 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 414)  (632 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 414)  (633 414)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 414)  (634 414)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 414)  (636 414)  LC_7 Logic Functioning bit
 (40 14)  (640 414)  (640 414)  LC_7 Logic Functioning bit
 (42 14)  (642 414)  (642 414)  LC_7 Logic Functioning bit
 (50 14)  (650 414)  (650 414)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (651 414)  (651 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (600 415)  (600 415)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (614 415)  (614 415)  routing T_12_25.sp12_v_t_3 <X> T_12_25.lc_trk_g3_4
 (15 15)  (615 415)  (615 415)  routing T_12_25.sp12_v_t_3 <X> T_12_25.lc_trk_g3_4
 (17 15)  (617 415)  (617 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (622 415)  (622 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 415)  (623 415)  routing T_12_25.sp4_v_b_38 <X> T_12_25.lc_trk_g3_6
 (25 15)  (625 415)  (625 415)  routing T_12_25.sp4_v_b_38 <X> T_12_25.lc_trk_g3_6
 (26 15)  (626 415)  (626 415)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 415)  (631 415)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 415)  (636 415)  LC_7 Logic Functioning bit
 (41 15)  (641 415)  (641 415)  LC_7 Logic Functioning bit
 (43 15)  (643 415)  (643 415)  LC_7 Logic Functioning bit


LogicTile_13_25

 (17 0)  (671 400)  (671 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (3 1)  (657 401)  (657 401)  routing T_13_25.sp12_h_l_23 <X> T_13_25.sp12_v_b_0
 (18 1)  (672 401)  (672 401)  routing T_13_25.sp4_r_v_b_34 <X> T_13_25.lc_trk_g0_1
 (1 2)  (655 402)  (655 402)  routing T_13_25.glb_netwk_5 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (660 402)  (660 402)  routing T_13_25.sp4_v_b_9 <X> T_13_25.sp4_v_t_37
 (27 2)  (681 402)  (681 402)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 402)  (682 402)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 402)  (683 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 402)  (686 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 402)  (688 402)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 402)  (689 402)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.input_2_1
 (41 2)  (695 402)  (695 402)  LC_1 Logic Functioning bit
 (42 2)  (696 402)  (696 402)  LC_1 Logic Functioning bit
 (43 2)  (697 402)  (697 402)  LC_1 Logic Functioning bit
 (45 2)  (699 402)  (699 402)  LC_1 Logic Functioning bit
 (47 2)  (701 402)  (701 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (707 402)  (707 402)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (654 403)  (654 403)  routing T_13_25.glb_netwk_5 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (1 3)  (655 403)  (655 403)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (5 3)  (659 403)  (659 403)  routing T_13_25.sp4_v_b_9 <X> T_13_25.sp4_v_t_37
 (8 3)  (662 403)  (662 403)  routing T_13_25.sp4_h_l_36 <X> T_13_25.sp4_v_t_36
 (29 3)  (683 403)  (683 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 403)  (684 403)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 403)  (685 403)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 403)  (686 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 403)  (687 403)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.input_2_1
 (34 3)  (688 403)  (688 403)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.input_2_1
 (35 3)  (689 403)  (689 403)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.input_2_1
 (42 3)  (696 403)  (696 403)  LC_1 Logic Functioning bit
 (45 3)  (699 403)  (699 403)  LC_1 Logic Functioning bit
 (0 4)  (654 404)  (654 404)  routing T_13_25.glb_netwk_7 <X> T_13_25.wire_logic_cluster/lc_7/cen
 (1 4)  (655 404)  (655 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (13 4)  (667 404)  (667 404)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_5
 (21 4)  (675 404)  (675 404)  routing T_13_25.sp4_v_b_3 <X> T_13_25.lc_trk_g1_3
 (22 4)  (676 404)  (676 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 404)  (677 404)  routing T_13_25.sp4_v_b_3 <X> T_13_25.lc_trk_g1_3
 (25 4)  (679 404)  (679 404)  routing T_13_25.lft_op_2 <X> T_13_25.lc_trk_g1_2
 (0 5)  (654 405)  (654 405)  routing T_13_25.glb_netwk_7 <X> T_13_25.wire_logic_cluster/lc_7/cen
 (12 5)  (666 405)  (666 405)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_5
 (22 5)  (676 405)  (676 405)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 405)  (678 405)  routing T_13_25.lft_op_2 <X> T_13_25.lc_trk_g1_2
 (8 7)  (662 407)  (662 407)  routing T_13_25.sp4_h_l_41 <X> T_13_25.sp4_v_t_41
 (7 8)  (661 408)  (661 408)  Column buffer control bit: LH_colbuf_cntl_1

 (7 9)  (661 409)  (661 409)  Column buffer control bit: LH_colbuf_cntl_0

 (7 10)  (661 410)  (661 410)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (665 410)  (665 410)  routing T_13_25.sp4_v_b_0 <X> T_13_25.sp4_v_t_45
 (13 10)  (667 410)  (667 410)  routing T_13_25.sp4_v_b_0 <X> T_13_25.sp4_v_t_45
 (7 12)  (661 412)  (661 412)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (675 412)  (675 412)  routing T_13_25.sp4_v_t_22 <X> T_13_25.lc_trk_g3_3
 (22 12)  (676 412)  (676 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 412)  (677 412)  routing T_13_25.sp4_v_t_22 <X> T_13_25.lc_trk_g3_3
 (25 12)  (679 412)  (679 412)  routing T_13_25.rgt_op_2 <X> T_13_25.lc_trk_g3_2
 (27 12)  (681 412)  (681 412)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 412)  (682 412)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 412)  (683 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 412)  (686 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 412)  (688 412)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 412)  (692 412)  LC_6 Logic Functioning bit
 (45 12)  (699 412)  (699 412)  LC_6 Logic Functioning bit
 (51 12)  (705 412)  (705 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (661 413)  (661 413)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (662 413)  (662 413)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_v_b_10
 (10 13)  (664 413)  (664 413)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_v_b_10
 (21 13)  (675 413)  (675 413)  routing T_13_25.sp4_v_t_22 <X> T_13_25.lc_trk_g3_3
 (22 13)  (676 413)  (676 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 413)  (678 413)  routing T_13_25.rgt_op_2 <X> T_13_25.lc_trk_g3_2
 (26 13)  (680 413)  (680 413)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 413)  (681 413)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 413)  (682 413)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 413)  (683 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 413)  (684 413)  routing T_13_25.lc_trk_g3_2 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 413)  (685 413)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 413)  (686 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 413)  (688 413)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.input_2_6
 (35 13)  (689 413)  (689 413)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.input_2_6
 (38 13)  (692 413)  (692 413)  LC_6 Logic Functioning bit
 (39 13)  (693 413)  (693 413)  LC_6 Logic Functioning bit
 (41 13)  (695 413)  (695 413)  LC_6 Logic Functioning bit
 (45 13)  (699 413)  (699 413)  LC_6 Logic Functioning bit
 (0 14)  (654 414)  (654 414)  routing T_13_25.glb_netwk_6 <X> T_13_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 414)  (655 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (7 14)  (661 414)  (661 414)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (679 414)  (679 414)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6
 (0 15)  (654 415)  (654 415)  routing T_13_25.glb_netwk_6 <X> T_13_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (661 415)  (661 415)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (662 415)  (662 415)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_v_t_47
 (10 15)  (664 415)  (664 415)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_v_t_47
 (22 15)  (676 415)  (676 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 415)  (677 415)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6
 (24 15)  (678 415)  (678 415)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6


LogicTile_14_25

 (22 0)  (730 400)  (730 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (731 400)  (731 400)  routing T_14_25.sp12_h_r_11 <X> T_14_25.lc_trk_g0_3
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 400)  (744 400)  LC_0 Logic Functioning bit
 (37 0)  (745 400)  (745 400)  LC_0 Logic Functioning bit
 (38 0)  (746 400)  (746 400)  LC_0 Logic Functioning bit
 (39 0)  (747 400)  (747 400)  LC_0 Logic Functioning bit
 (36 1)  (744 401)  (744 401)  LC_0 Logic Functioning bit
 (37 1)  (745 401)  (745 401)  LC_0 Logic Functioning bit
 (38 1)  (746 401)  (746 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (48 1)  (756 401)  (756 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (757 401)  (757 401)  Carry_In_Mux bit 

 (53 1)  (761 401)  (761 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (11 2)  (719 402)  (719 402)  routing T_14_25.sp4_v_b_6 <X> T_14_25.sp4_v_t_39
 (13 2)  (721 402)  (721 402)  routing T_14_25.sp4_v_b_6 <X> T_14_25.sp4_v_t_39
 (21 2)  (729 402)  (729 402)  routing T_14_25.sp4_v_b_7 <X> T_14_25.lc_trk_g0_7
 (22 2)  (730 402)  (730 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (731 402)  (731 402)  routing T_14_25.sp4_v_b_7 <X> T_14_25.lc_trk_g0_7
 (26 2)  (734 402)  (734 402)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 402)  (736 402)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 402)  (738 402)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 402)  (739 402)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 402)  (742 402)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 402)  (743 402)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.input_2_1
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (40 2)  (748 402)  (748 402)  LC_1 Logic Functioning bit
 (42 2)  (750 402)  (750 402)  LC_1 Logic Functioning bit
 (27 3)  (735 403)  (735 403)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 403)  (739 403)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 403)  (740 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (741 403)  (741 403)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.input_2_1
 (34 3)  (742 403)  (742 403)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.input_2_1
 (35 3)  (743 403)  (743 403)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.input_2_1
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (41 3)  (749 403)  (749 403)  LC_1 Logic Functioning bit
 (43 3)  (751 403)  (751 403)  LC_1 Logic Functioning bit
 (47 3)  (755 403)  (755 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 4)  (725 404)  (725 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (729 404)  (729 404)  routing T_14_25.sp4_v_b_11 <X> T_14_25.lc_trk_g1_3
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 404)  (731 404)  routing T_14_25.sp4_v_b_11 <X> T_14_25.lc_trk_g1_3
 (26 4)  (734 404)  (734 404)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g2_1 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 404)  (743 404)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.input_2_2
 (36 4)  (744 404)  (744 404)  LC_2 Logic Functioning bit
 (40 4)  (748 404)  (748 404)  LC_2 Logic Functioning bit
 (42 4)  (750 404)  (750 404)  LC_2 Logic Functioning bit
 (43 4)  (751 404)  (751 404)  LC_2 Logic Functioning bit
 (18 5)  (726 405)  (726 405)  routing T_14_25.sp4_r_v_b_25 <X> T_14_25.lc_trk_g1_1
 (21 5)  (729 405)  (729 405)  routing T_14_25.sp4_v_b_11 <X> T_14_25.lc_trk_g1_3
 (26 5)  (734 405)  (734 405)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 405)  (735 405)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 405)  (737 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 405)  (739 405)  routing T_14_25.lc_trk_g0_3 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 405)  (740 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 405)  (741 405)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.input_2_2
 (41 5)  (749 405)  (749 405)  LC_2 Logic Functioning bit
 (43 5)  (751 405)  (751 405)  LC_2 Logic Functioning bit
 (14 6)  (722 406)  (722 406)  routing T_14_25.sp4_v_b_4 <X> T_14_25.lc_trk_g1_4
 (22 6)  (730 406)  (730 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 406)  (731 406)  routing T_14_25.sp4_v_b_23 <X> T_14_25.lc_trk_g1_7
 (24 6)  (732 406)  (732 406)  routing T_14_25.sp4_v_b_23 <X> T_14_25.lc_trk_g1_7
 (16 7)  (724 407)  (724 407)  routing T_14_25.sp4_v_b_4 <X> T_14_25.lc_trk_g1_4
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (7 8)  (715 408)  (715 408)  Column buffer control bit: LH_colbuf_cntl_1

 (15 8)  (723 408)  (723 408)  routing T_14_25.tnl_op_1 <X> T_14_25.lc_trk_g2_1
 (17 8)  (725 408)  (725 408)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (730 408)  (730 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 408)  (731 408)  routing T_14_25.sp4_h_r_27 <X> T_14_25.lc_trk_g2_3
 (24 8)  (732 408)  (732 408)  routing T_14_25.sp4_h_r_27 <X> T_14_25.lc_trk_g2_3
 (7 9)  (715 409)  (715 409)  Column buffer control bit: LH_colbuf_cntl_0

 (18 9)  (726 409)  (726 409)  routing T_14_25.tnl_op_1 <X> T_14_25.lc_trk_g2_1
 (21 9)  (729 409)  (729 409)  routing T_14_25.sp4_h_r_27 <X> T_14_25.lc_trk_g2_3
 (6 10)  (714 410)  (714 410)  routing T_14_25.sp4_h_l_36 <X> T_14_25.sp4_v_t_43
 (14 10)  (722 410)  (722 410)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g2_4
 (15 11)  (723 411)  (723 411)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g2_4
 (16 11)  (724 411)  (724 411)  routing T_14_25.sp4_h_r_36 <X> T_14_25.lc_trk_g2_4
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (7 12)  (715 412)  (715 412)  Column buffer control bit: LH_colbuf_cntl_5

 (28 12)  (736 412)  (736 412)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 412)  (739 412)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 412)  (745 412)  LC_6 Logic Functioning bit
 (38 12)  (746 412)  (746 412)  LC_6 Logic Functioning bit
 (39 12)  (747 412)  (747 412)  LC_6 Logic Functioning bit
 (41 12)  (749 412)  (749 412)  LC_6 Logic Functioning bit
 (42 12)  (750 412)  (750 412)  LC_6 Logic Functioning bit
 (43 12)  (751 412)  (751 412)  LC_6 Logic Functioning bit
 (7 13)  (715 413)  (715 413)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (734 413)  (734 413)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 413)  (735 413)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 413)  (738 413)  routing T_14_25.lc_trk_g2_3 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 413)  (739 413)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 413)  (740 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (742 413)  (742 413)  routing T_14_25.lc_trk_g1_1 <X> T_14_25.input_2_6
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (37 13)  (745 413)  (745 413)  LC_6 Logic Functioning bit
 (39 13)  (747 413)  (747 413)  LC_6 Logic Functioning bit
 (40 13)  (748 413)  (748 413)  LC_6 Logic Functioning bit
 (41 13)  (749 413)  (749 413)  LC_6 Logic Functioning bit
 (43 13)  (751 413)  (751 413)  LC_6 Logic Functioning bit
 (7 14)  (715 414)  (715 414)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (716 414)  (716 414)  routing T_14_25.sp4_v_t_41 <X> T_14_25.sp4_h_l_47
 (9 14)  (717 414)  (717 414)  routing T_14_25.sp4_v_t_41 <X> T_14_25.sp4_h_l_47
 (10 14)  (718 414)  (718 414)  routing T_14_25.sp4_v_t_41 <X> T_14_25.sp4_h_l_47
 (7 15)  (715 415)  (715 415)  Column buffer control bit: LH_colbuf_cntl_6

 (13 15)  (721 415)  (721 415)  routing T_14_25.sp4_v_b_6 <X> T_14_25.sp4_h_l_46
 (22 15)  (730 415)  (730 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 415)  (731 415)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g3_6
 (24 15)  (732 415)  (732 415)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g3_6
 (25 15)  (733 415)  (733 415)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g3_6


LogicTile_15_25

 (8 1)  (770 401)  (770 401)  routing T_15_25.sp4_h_l_36 <X> T_15_25.sp4_v_b_1
 (9 1)  (771 401)  (771 401)  routing T_15_25.sp4_h_l_36 <X> T_15_25.sp4_v_b_1
 (7 8)  (769 408)  (769 408)  Column buffer control bit: LH_colbuf_cntl_1

 (7 9)  (769 409)  (769 409)  Column buffer control bit: LH_colbuf_cntl_0

 (6 10)  (768 410)  (768 410)  routing T_15_25.sp4_h_l_36 <X> T_15_25.sp4_v_t_43
 (7 12)  (769 412)  (769 412)  Column buffer control bit: LH_colbuf_cntl_5

 (11 12)  (773 412)  (773 412)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11
 (13 12)  (775 412)  (775 412)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11
 (7 13)  (769 413)  (769 413)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (774 413)  (774 413)  routing T_15_25.sp4_h_l_40 <X> T_15_25.sp4_v_b_11


LogicTile_16_25

 (4 7)  (820 407)  (820 407)  routing T_16_25.sp4_v_b_10 <X> T_16_25.sp4_h_l_38
 (12 7)  (828 407)  (828 407)  routing T_16_25.sp4_h_l_40 <X> T_16_25.sp4_v_t_40
 (6 8)  (822 408)  (822 408)  routing T_16_25.sp4_v_t_38 <X> T_16_25.sp4_v_b_6
 (13 8)  (829 408)  (829 408)  routing T_16_25.sp4_h_l_45 <X> T_16_25.sp4_v_b_8
 (5 9)  (821 409)  (821 409)  routing T_16_25.sp4_v_t_38 <X> T_16_25.sp4_v_b_6
 (12 9)  (828 409)  (828 409)  routing T_16_25.sp4_h_l_45 <X> T_16_25.sp4_v_b_8
 (7 12)  (823 412)  (823 412)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (823 413)  (823 413)  Column buffer control bit: LH_colbuf_cntl_4

 (5 14)  (821 414)  (821 414)  routing T_16_25.sp4_v_b_9 <X> T_16_25.sp4_h_l_44


LogicTile_17_25

 (7 9)  (881 409)  (881 409)  Column buffer control bit: LH_colbuf_cntl_0

 (7 11)  (881 411)  (881 411)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (881 413)  (881 413)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24

 (21 0)  (39 384)  (39 384)  routing T_1_24.wire_logic_cluster/lc_3/out <X> T_1_24.lc_trk_g0_3
 (22 0)  (40 384)  (40 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (45 384)  (45 384)  routing T_1_24.lc_trk_g3_0 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 384)  (46 384)  routing T_1_24.lc_trk_g3_0 <X> T_1_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 384)  (47 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 384)  (49 384)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 384)  (50 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 384)  (51 384)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (40 0)  (58 384)  (58 384)  LC_0 Logic Functioning bit
 (42 0)  (60 384)  (60 384)  LC_0 Logic Functioning bit
 (14 1)  (32 385)  (32 385)  routing T_1_24.sp12_h_r_16 <X> T_1_24.lc_trk_g0_0
 (16 1)  (34 385)  (34 385)  routing T_1_24.sp12_h_r_16 <X> T_1_24.lc_trk_g0_0
 (17 1)  (35 385)  (35 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (31 1)  (49 385)  (49 385)  routing T_1_24.lc_trk_g2_7 <X> T_1_24.wire_logic_cluster/lc_0/in_3
 (40 1)  (58 385)  (58 385)  LC_0 Logic Functioning bit
 (42 1)  (60 385)  (60 385)  LC_0 Logic Functioning bit
 (1 2)  (19 386)  (19 386)  routing T_1_24.glb_netwk_5 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (20 386)  (20 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (35 386)  (35 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (45 386)  (45 386)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 386)  (47 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 386)  (48 386)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 386)  (49 386)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 386)  (50 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 386)  (51 386)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 386)  (55 386)  LC_1 Logic Functioning bit
 (39 2)  (57 386)  (57 386)  LC_1 Logic Functioning bit
 (40 2)  (58 386)  (58 386)  LC_1 Logic Functioning bit
 (41 2)  (59 386)  (59 386)  LC_1 Logic Functioning bit
 (42 2)  (60 386)  (60 386)  LC_1 Logic Functioning bit
 (50 2)  (68 386)  (68 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 387)  (18 387)  routing T_1_24.glb_netwk_5 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (18 3)  (36 387)  (36 387)  routing T_1_24.sp4_r_v_b_29 <X> T_1_24.lc_trk_g0_5
 (26 3)  (44 387)  (44 387)  routing T_1_24.lc_trk_g0_3 <X> T_1_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 387)  (47 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 387)  (48 387)  routing T_1_24.lc_trk_g1_7 <X> T_1_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 387)  (49 387)  routing T_1_24.lc_trk_g2_6 <X> T_1_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 387)  (54 387)  LC_1 Logic Functioning bit
 (38 3)  (56 387)  (56 387)  LC_1 Logic Functioning bit
 (40 3)  (58 387)  (58 387)  LC_1 Logic Functioning bit
 (41 3)  (59 387)  (59 387)  LC_1 Logic Functioning bit
 (42 3)  (60 387)  (60 387)  LC_1 Logic Functioning bit
 (14 4)  (32 388)  (32 388)  routing T_1_24.sp4_h_r_8 <X> T_1_24.lc_trk_g1_0
 (15 4)  (33 388)  (33 388)  routing T_1_24.sp4_h_l_4 <X> T_1_24.lc_trk_g1_1
 (16 4)  (34 388)  (34 388)  routing T_1_24.sp4_h_l_4 <X> T_1_24.lc_trk_g1_1
 (17 4)  (35 388)  (35 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (36 388)  (36 388)  routing T_1_24.sp4_h_l_4 <X> T_1_24.lc_trk_g1_1
 (15 5)  (33 389)  (33 389)  routing T_1_24.sp4_h_r_8 <X> T_1_24.lc_trk_g1_0
 (16 5)  (34 389)  (34 389)  routing T_1_24.sp4_h_r_8 <X> T_1_24.lc_trk_g1_0
 (17 5)  (35 389)  (35 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (36 389)  (36 389)  routing T_1_24.sp4_h_l_4 <X> T_1_24.lc_trk_g1_1
 (21 6)  (39 390)  (39 390)  routing T_1_24.wire_logic_cluster/lc_7/out <X> T_1_24.lc_trk_g1_7
 (22 6)  (40 390)  (40 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (36 6)  (54 390)  (54 390)  LC_3 Logic Functioning bit
 (38 6)  (56 390)  (56 390)  LC_3 Logic Functioning bit
 (41 6)  (59 390)  (59 390)  LC_3 Logic Functioning bit
 (43 6)  (61 390)  (61 390)  LC_3 Logic Functioning bit
 (45 6)  (63 390)  (63 390)  LC_3 Logic Functioning bit
 (26 7)  (44 391)  (44 391)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 391)  (46 391)  routing T_1_24.lc_trk_g2_3 <X> T_1_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 391)  (47 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (55 391)  (55 391)  LC_3 Logic Functioning bit
 (39 7)  (57 391)  (57 391)  LC_3 Logic Functioning bit
 (40 7)  (58 391)  (58 391)  LC_3 Logic Functioning bit
 (42 7)  (60 391)  (60 391)  LC_3 Logic Functioning bit
 (14 8)  (32 392)  (32 392)  routing T_1_24.sp4_h_l_21 <X> T_1_24.lc_trk_g2_0
 (16 8)  (34 392)  (34 392)  routing T_1_24.sp12_v_t_6 <X> T_1_24.lc_trk_g2_1
 (17 8)  (35 392)  (35 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (40 392)  (40 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (41 392)  (41 392)  routing T_1_24.sp4_v_t_30 <X> T_1_24.lc_trk_g2_3
 (24 8)  (42 392)  (42 392)  routing T_1_24.sp4_v_t_30 <X> T_1_24.lc_trk_g2_3
 (7 9)  (25 393)  (25 393)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (33 393)  (33 393)  routing T_1_24.sp4_h_l_21 <X> T_1_24.lc_trk_g2_0
 (16 9)  (34 393)  (34 393)  routing T_1_24.sp4_h_l_21 <X> T_1_24.lc_trk_g2_0
 (17 9)  (35 393)  (35 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 10)  (40 394)  (40 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (45 394)  (45 394)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 394)  (46 394)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 394)  (47 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 394)  (50 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 394)  (52 394)  routing T_1_24.lc_trk_g1_1 <X> T_1_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 394)  (54 394)  LC_5 Logic Functioning bit
 (38 10)  (56 394)  (56 394)  LC_5 Logic Functioning bit
 (40 10)  (58 394)  (58 394)  LC_5 Logic Functioning bit
 (42 10)  (60 394)  (60 394)  LC_5 Logic Functioning bit
 (21 11)  (39 395)  (39 395)  routing T_1_24.sp4_r_v_b_39 <X> T_1_24.lc_trk_g2_7
 (22 11)  (40 395)  (40 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (41 395)  (41 395)  routing T_1_24.sp12_v_t_21 <X> T_1_24.lc_trk_g2_6
 (25 11)  (43 395)  (43 395)  routing T_1_24.sp12_v_t_21 <X> T_1_24.lc_trk_g2_6
 (27 11)  (45 395)  (45 395)  routing T_1_24.lc_trk_g1_0 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 395)  (47 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 395)  (48 395)  routing T_1_24.lc_trk_g3_3 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (37 11)  (55 395)  (55 395)  LC_5 Logic Functioning bit
 (39 11)  (57 395)  (57 395)  LC_5 Logic Functioning bit
 (40 11)  (58 395)  (58 395)  LC_5 Logic Functioning bit
 (42 11)  (60 395)  (60 395)  LC_5 Logic Functioning bit
 (53 11)  (71 395)  (71 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 12)  (25 396)  (25 396)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (27 396)  (27 396)  routing T_1_24.sp4_v_t_47 <X> T_1_24.sp4_h_r_10
 (14 12)  (32 396)  (32 396)  routing T_1_24.sp4_v_b_24 <X> T_1_24.lc_trk_g3_0
 (17 12)  (35 396)  (35 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (40 396)  (40 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (41 396)  (41 396)  routing T_1_24.sp12_v_b_11 <X> T_1_24.lc_trk_g3_3
 (29 12)  (47 396)  (47 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 396)  (48 396)  routing T_1_24.lc_trk_g0_5 <X> T_1_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 396)  (50 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 396)  (51 396)  routing T_1_24.lc_trk_g2_1 <X> T_1_24.wire_logic_cluster/lc_6/in_3
 (7 13)  (25 397)  (25 397)  Column buffer control bit: LH_colbuf_cntl_4

 (16 13)  (34 397)  (34 397)  routing T_1_24.sp4_v_b_24 <X> T_1_24.lc_trk_g3_0
 (17 13)  (35 397)  (35 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (29 13)  (47 397)  (47 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (40 13)  (58 397)  (58 397)  LC_6 Logic Functioning bit
 (42 13)  (60 397)  (60 397)  LC_6 Logic Functioning bit
 (26 14)  (44 398)  (44 398)  routing T_1_24.lc_trk_g0_5 <X> T_1_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 398)  (46 398)  routing T_1_24.lc_trk_g2_0 <X> T_1_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 398)  (47 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 398)  (50 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 398)  (51 398)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 398)  (52 398)  routing T_1_24.lc_trk_g3_1 <X> T_1_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 398)  (53 398)  routing T_1_24.lc_trk_g3_4 <X> T_1_24.input_2_7
 (37 14)  (55 398)  (55 398)  LC_7 Logic Functioning bit
 (39 14)  (57 398)  (57 398)  LC_7 Logic Functioning bit
 (40 14)  (58 398)  (58 398)  LC_7 Logic Functioning bit
 (7 15)  (25 399)  (25 399)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (34 399)  (34 399)  routing T_1_24.sp12_v_b_12 <X> T_1_24.lc_trk_g3_4
 (17 15)  (35 399)  (35 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (29 15)  (47 399)  (47 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (50 399)  (50 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (51 399)  (51 399)  routing T_1_24.lc_trk_g3_4 <X> T_1_24.input_2_7
 (34 15)  (52 399)  (52 399)  routing T_1_24.lc_trk_g3_4 <X> T_1_24.input_2_7


LogicTile_2_24

 (27 0)  (99 384)  (99 384)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 384)  (101 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 384)  (102 384)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 384)  (104 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 384)  (108 384)  LC_0 Logic Functioning bit
 (37 0)  (109 384)  (109 384)  LC_0 Logic Functioning bit
 (38 0)  (110 384)  (110 384)  LC_0 Logic Functioning bit
 (39 0)  (111 384)  (111 384)  LC_0 Logic Functioning bit
 (44 0)  (116 384)  (116 384)  LC_0 Logic Functioning bit
 (46 0)  (118 384)  (118 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (85 385)  (85 385)  routing T_2_24.sp4_v_t_44 <X> T_2_24.sp4_h_r_2
 (16 1)  (88 385)  (88 385)  routing T_2_24.sp12_h_r_8 <X> T_2_24.lc_trk_g0_0
 (17 1)  (89 385)  (89 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (30 1)  (102 385)  (102 385)  routing T_2_24.lc_trk_g1_6 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (36 1)  (108 385)  (108 385)  LC_0 Logic Functioning bit
 (37 1)  (109 385)  (109 385)  LC_0 Logic Functioning bit
 (38 1)  (110 385)  (110 385)  LC_0 Logic Functioning bit
 (39 1)  (111 385)  (111 385)  LC_0 Logic Functioning bit
 (49 1)  (121 385)  (121 385)  Carry_In_Mux bit 

 (25 2)  (97 386)  (97 386)  routing T_2_24.sp12_h_l_5 <X> T_2_24.lc_trk_g0_6
 (28 2)  (100 386)  (100 386)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 386)  (101 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 386)  (104 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 386)  (108 386)  LC_1 Logic Functioning bit
 (37 2)  (109 386)  (109 386)  LC_1 Logic Functioning bit
 (38 2)  (110 386)  (110 386)  LC_1 Logic Functioning bit
 (39 2)  (111 386)  (111 386)  LC_1 Logic Functioning bit
 (44 2)  (116 386)  (116 386)  LC_1 Logic Functioning bit
 (22 3)  (94 387)  (94 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (96 387)  (96 387)  routing T_2_24.sp12_h_l_5 <X> T_2_24.lc_trk_g0_6
 (25 3)  (97 387)  (97 387)  routing T_2_24.sp12_h_l_5 <X> T_2_24.lc_trk_g0_6
 (30 3)  (102 387)  (102 387)  routing T_2_24.lc_trk_g2_2 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (40 3)  (112 387)  (112 387)  LC_1 Logic Functioning bit
 (41 3)  (113 387)  (113 387)  LC_1 Logic Functioning bit
 (42 3)  (114 387)  (114 387)  LC_1 Logic Functioning bit
 (43 3)  (115 387)  (115 387)  LC_1 Logic Functioning bit
 (27 4)  (99 388)  (99 388)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 388)  (100 388)  routing T_2_24.lc_trk_g3_0 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 388)  (101 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 388)  (104 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 388)  (108 388)  LC_2 Logic Functioning bit
 (37 4)  (109 388)  (109 388)  LC_2 Logic Functioning bit
 (38 4)  (110 388)  (110 388)  LC_2 Logic Functioning bit
 (39 4)  (111 388)  (111 388)  LC_2 Logic Functioning bit
 (44 4)  (116 388)  (116 388)  LC_2 Logic Functioning bit
 (14 5)  (86 389)  (86 389)  routing T_2_24.sp4_h_r_0 <X> T_2_24.lc_trk_g1_0
 (15 5)  (87 389)  (87 389)  routing T_2_24.sp4_h_r_0 <X> T_2_24.lc_trk_g1_0
 (16 5)  (88 389)  (88 389)  routing T_2_24.sp4_h_r_0 <X> T_2_24.lc_trk_g1_0
 (17 5)  (89 389)  (89 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (94 389)  (94 389)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (95 389)  (95 389)  routing T_2_24.sp12_h_r_10 <X> T_2_24.lc_trk_g1_2
 (40 5)  (112 389)  (112 389)  LC_2 Logic Functioning bit
 (41 5)  (113 389)  (113 389)  LC_2 Logic Functioning bit
 (42 5)  (114 389)  (114 389)  LC_2 Logic Functioning bit
 (43 5)  (115 389)  (115 389)  LC_2 Logic Functioning bit
 (27 6)  (99 390)  (99 390)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 390)  (100 390)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 390)  (101 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 390)  (104 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 390)  (108 390)  LC_3 Logic Functioning bit
 (37 6)  (109 390)  (109 390)  LC_3 Logic Functioning bit
 (38 6)  (110 390)  (110 390)  LC_3 Logic Functioning bit
 (39 6)  (111 390)  (111 390)  LC_3 Logic Functioning bit
 (44 6)  (116 390)  (116 390)  LC_3 Logic Functioning bit
 (22 7)  (94 391)  (94 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 391)  (95 391)  routing T_2_24.sp4_h_r_6 <X> T_2_24.lc_trk_g1_6
 (24 7)  (96 391)  (96 391)  routing T_2_24.sp4_h_r_6 <X> T_2_24.lc_trk_g1_6
 (25 7)  (97 391)  (97 391)  routing T_2_24.sp4_h_r_6 <X> T_2_24.lc_trk_g1_6
 (30 7)  (102 391)  (102 391)  routing T_2_24.lc_trk_g3_3 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 391)  (112 391)  LC_3 Logic Functioning bit
 (41 7)  (113 391)  (113 391)  LC_3 Logic Functioning bit
 (42 7)  (114 391)  (114 391)  LC_3 Logic Functioning bit
 (43 7)  (115 391)  (115 391)  LC_3 Logic Functioning bit
 (32 8)  (104 392)  (104 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (107 392)  (107 392)  routing T_2_24.lc_trk_g0_6 <X> T_2_24.input_2_4
 (36 8)  (108 392)  (108 392)  LC_4 Logic Functioning bit
 (39 8)  (111 392)  (111 392)  LC_4 Logic Functioning bit
 (41 8)  (113 392)  (113 392)  LC_4 Logic Functioning bit
 (42 8)  (114 392)  (114 392)  LC_4 Logic Functioning bit
 (44 8)  (116 392)  (116 392)  LC_4 Logic Functioning bit
 (5 9)  (77 393)  (77 393)  routing T_2_24.sp4_h_r_6 <X> T_2_24.sp4_v_b_6
 (7 9)  (79 393)  (79 393)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (94 393)  (94 393)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (96 393)  (96 393)  routing T_2_24.tnr_op_2 <X> T_2_24.lc_trk_g2_2
 (32 9)  (104 393)  (104 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (107 393)  (107 393)  routing T_2_24.lc_trk_g0_6 <X> T_2_24.input_2_4
 (37 9)  (109 393)  (109 393)  LC_4 Logic Functioning bit
 (38 9)  (110 393)  (110 393)  LC_4 Logic Functioning bit
 (40 9)  (112 393)  (112 393)  LC_4 Logic Functioning bit
 (43 9)  (115 393)  (115 393)  LC_4 Logic Functioning bit
 (46 9)  (118 393)  (118 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (19 10)  (91 394)  (91 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (29 10)  (101 394)  (101 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 394)  (104 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 394)  (108 394)  LC_5 Logic Functioning bit
 (37 10)  (109 394)  (109 394)  LC_5 Logic Functioning bit
 (38 10)  (110 394)  (110 394)  LC_5 Logic Functioning bit
 (39 10)  (111 394)  (111 394)  LC_5 Logic Functioning bit
 (44 10)  (116 394)  (116 394)  LC_5 Logic Functioning bit
 (40 11)  (112 395)  (112 395)  LC_5 Logic Functioning bit
 (41 11)  (113 395)  (113 395)  LC_5 Logic Functioning bit
 (42 11)  (114 395)  (114 395)  LC_5 Logic Functioning bit
 (43 11)  (115 395)  (115 395)  LC_5 Logic Functioning bit
 (46 11)  (118 395)  (118 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (7 12)  (79 396)  (79 396)  Column buffer control bit: LH_colbuf_cntl_5

 (12 12)  (84 396)  (84 396)  routing T_2_24.sp4_v_b_11 <X> T_2_24.sp4_h_r_11
 (22 12)  (94 396)  (94 396)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (96 396)  (96 396)  routing T_2_24.tnr_op_3 <X> T_2_24.lc_trk_g3_3
 (27 12)  (99 396)  (99 396)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 396)  (101 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 396)  (104 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 396)  (108 396)  LC_6 Logic Functioning bit
 (37 12)  (109 396)  (109 396)  LC_6 Logic Functioning bit
 (38 12)  (110 396)  (110 396)  LC_6 Logic Functioning bit
 (39 12)  (111 396)  (111 396)  LC_6 Logic Functioning bit
 (44 12)  (116 396)  (116 396)  LC_6 Logic Functioning bit
 (7 13)  (79 397)  (79 397)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (83 397)  (83 397)  routing T_2_24.sp4_v_b_11 <X> T_2_24.sp4_h_r_11
 (15 13)  (87 397)  (87 397)  routing T_2_24.tnr_op_0 <X> T_2_24.lc_trk_g3_0
 (17 13)  (89 397)  (89 397)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (30 13)  (102 397)  (102 397)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 397)  (112 397)  LC_6 Logic Functioning bit
 (41 13)  (113 397)  (113 397)  LC_6 Logic Functioning bit
 (42 13)  (114 397)  (114 397)  LC_6 Logic Functioning bit
 (43 13)  (115 397)  (115 397)  LC_6 Logic Functioning bit
 (46 13)  (118 397)  (118 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (32 14)  (104 398)  (104 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (109 398)  (109 398)  LC_7 Logic Functioning bit
 (39 14)  (111 398)  (111 398)  LC_7 Logic Functioning bit
 (41 14)  (113 398)  (113 398)  LC_7 Logic Functioning bit
 (43 14)  (115 398)  (115 398)  LC_7 Logic Functioning bit
 (7 15)  (79 399)  (79 399)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (99 399)  (99 399)  routing T_2_24.lc_trk_g1_0 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 399)  (101 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 399)  (108 399)  LC_7 Logic Functioning bit
 (38 15)  (110 399)  (110 399)  LC_7 Logic Functioning bit
 (40 15)  (112 399)  (112 399)  LC_7 Logic Functioning bit
 (42 15)  (114 399)  (114 399)  LC_7 Logic Functioning bit
 (46 15)  (118 399)  (118 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_24

 (12 0)  (138 384)  (138 384)  routing T_3_24.sp4_v_t_39 <X> T_3_24.sp4_h_r_2
 (31 0)  (157 384)  (157 384)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 384)  (158 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 384)  (162 384)  LC_0 Logic Functioning bit
 (37 0)  (163 384)  (163 384)  LC_0 Logic Functioning bit
 (38 0)  (164 384)  (164 384)  LC_0 Logic Functioning bit
 (39 0)  (165 384)  (165 384)  LC_0 Logic Functioning bit
 (45 0)  (171 384)  (171 384)  LC_0 Logic Functioning bit
 (5 1)  (131 385)  (131 385)  routing T_3_24.sp4_h_r_0 <X> T_3_24.sp4_v_b_0
 (22 1)  (148 385)  (148 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (149 385)  (149 385)  routing T_3_24.sp4_h_r_2 <X> T_3_24.lc_trk_g0_2
 (24 1)  (150 385)  (150 385)  routing T_3_24.sp4_h_r_2 <X> T_3_24.lc_trk_g0_2
 (25 1)  (151 385)  (151 385)  routing T_3_24.sp4_h_r_2 <X> T_3_24.lc_trk_g0_2
 (31 1)  (157 385)  (157 385)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 385)  (162 385)  LC_0 Logic Functioning bit
 (37 1)  (163 385)  (163 385)  LC_0 Logic Functioning bit
 (38 1)  (164 385)  (164 385)  LC_0 Logic Functioning bit
 (39 1)  (165 385)  (165 385)  LC_0 Logic Functioning bit
 (45 1)  (171 385)  (171 385)  LC_0 Logic Functioning bit
 (47 1)  (173 385)  (173 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (21 2)  (147 386)  (147 386)  routing T_3_24.sp4_h_l_2 <X> T_3_24.lc_trk_g0_7
 (22 2)  (148 386)  (148 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 386)  (149 386)  routing T_3_24.sp4_h_l_2 <X> T_3_24.lc_trk_g0_7
 (24 2)  (150 386)  (150 386)  routing T_3_24.sp4_h_l_2 <X> T_3_24.lc_trk_g0_7
 (31 2)  (157 386)  (157 386)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 386)  (158 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 386)  (160 386)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 386)  (162 386)  LC_1 Logic Functioning bit
 (37 2)  (163 386)  (163 386)  LC_1 Logic Functioning bit
 (38 2)  (164 386)  (164 386)  LC_1 Logic Functioning bit
 (39 2)  (165 386)  (165 386)  LC_1 Logic Functioning bit
 (45 2)  (171 386)  (171 386)  LC_1 Logic Functioning bit
 (36 3)  (162 387)  (162 387)  LC_1 Logic Functioning bit
 (37 3)  (163 387)  (163 387)  LC_1 Logic Functioning bit
 (38 3)  (164 387)  (164 387)  LC_1 Logic Functioning bit
 (39 3)  (165 387)  (165 387)  LC_1 Logic Functioning bit
 (45 3)  (171 387)  (171 387)  LC_1 Logic Functioning bit
 (1 4)  (127 388)  (127 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (138 388)  (138 388)  routing T_3_24.sp4_v_t_40 <X> T_3_24.sp4_h_r_5
 (31 4)  (157 388)  (157 388)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 388)  (158 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 388)  (159 388)  routing T_3_24.lc_trk_g2_5 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 388)  (162 388)  LC_2 Logic Functioning bit
 (37 4)  (163 388)  (163 388)  LC_2 Logic Functioning bit
 (38 4)  (164 388)  (164 388)  LC_2 Logic Functioning bit
 (39 4)  (165 388)  (165 388)  LC_2 Logic Functioning bit
 (45 4)  (171 388)  (171 388)  LC_2 Logic Functioning bit
 (1 5)  (127 389)  (127 389)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (14 5)  (140 389)  (140 389)  routing T_3_24.sp4_r_v_b_24 <X> T_3_24.lc_trk_g1_0
 (17 5)  (143 389)  (143 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (36 5)  (162 389)  (162 389)  LC_2 Logic Functioning bit
 (37 5)  (163 389)  (163 389)  LC_2 Logic Functioning bit
 (38 5)  (164 389)  (164 389)  LC_2 Logic Functioning bit
 (39 5)  (165 389)  (165 389)  LC_2 Logic Functioning bit
 (45 5)  (171 389)  (171 389)  LC_2 Logic Functioning bit
 (17 6)  (143 390)  (143 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (157 390)  (157 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 390)  (158 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 390)  (159 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 390)  (160 390)  routing T_3_24.lc_trk_g3_5 <X> T_3_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 390)  (162 390)  LC_3 Logic Functioning bit
 (37 6)  (163 390)  (163 390)  LC_3 Logic Functioning bit
 (38 6)  (164 390)  (164 390)  LC_3 Logic Functioning bit
 (39 6)  (165 390)  (165 390)  LC_3 Logic Functioning bit
 (45 6)  (171 390)  (171 390)  LC_3 Logic Functioning bit
 (9 7)  (135 391)  (135 391)  routing T_3_24.sp4_v_b_8 <X> T_3_24.sp4_v_t_41
 (10 7)  (136 391)  (136 391)  routing T_3_24.sp4_v_b_8 <X> T_3_24.sp4_v_t_41
 (18 7)  (144 391)  (144 391)  routing T_3_24.sp4_r_v_b_29 <X> T_3_24.lc_trk_g1_5
 (36 7)  (162 391)  (162 391)  LC_3 Logic Functioning bit
 (37 7)  (163 391)  (163 391)  LC_3 Logic Functioning bit
 (38 7)  (164 391)  (164 391)  LC_3 Logic Functioning bit
 (39 7)  (165 391)  (165 391)  LC_3 Logic Functioning bit
 (45 7)  (171 391)  (171 391)  LC_3 Logic Functioning bit
 (3 8)  (129 392)  (129 392)  routing T_3_24.sp12_h_r_1 <X> T_3_24.sp12_v_b_1
 (22 8)  (148 392)  (148 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (149 392)  (149 392)  routing T_3_24.sp4_v_t_30 <X> T_3_24.lc_trk_g2_3
 (24 8)  (150 392)  (150 392)  routing T_3_24.sp4_v_t_30 <X> T_3_24.lc_trk_g2_3
 (25 8)  (151 392)  (151 392)  routing T_3_24.sp4_h_r_34 <X> T_3_24.lc_trk_g2_2
 (32 8)  (158 392)  (158 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 392)  (159 392)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 392)  (162 392)  LC_4 Logic Functioning bit
 (37 8)  (163 392)  (163 392)  LC_4 Logic Functioning bit
 (38 8)  (164 392)  (164 392)  LC_4 Logic Functioning bit
 (39 8)  (165 392)  (165 392)  LC_4 Logic Functioning bit
 (45 8)  (171 392)  (171 392)  LC_4 Logic Functioning bit
 (46 8)  (172 392)  (172 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (129 393)  (129 393)  routing T_3_24.sp12_h_r_1 <X> T_3_24.sp12_v_b_1
 (7 9)  (133 393)  (133 393)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (148 393)  (148 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 393)  (149 393)  routing T_3_24.sp4_h_r_34 <X> T_3_24.lc_trk_g2_2
 (24 9)  (150 393)  (150 393)  routing T_3_24.sp4_h_r_34 <X> T_3_24.lc_trk_g2_2
 (31 9)  (157 393)  (157 393)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 393)  (162 393)  LC_4 Logic Functioning bit
 (37 9)  (163 393)  (163 393)  LC_4 Logic Functioning bit
 (38 9)  (164 393)  (164 393)  LC_4 Logic Functioning bit
 (39 9)  (165 393)  (165 393)  LC_4 Logic Functioning bit
 (45 9)  (171 393)  (171 393)  LC_4 Logic Functioning bit
 (12 10)  (138 394)  (138 394)  routing T_3_24.sp4_v_t_39 <X> T_3_24.sp4_h_l_45
 (16 10)  (142 394)  (142 394)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (17 10)  (143 394)  (143 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (144 394)  (144 394)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (32 10)  (158 394)  (158 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 394)  (159 394)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 394)  (162 394)  LC_5 Logic Functioning bit
 (37 10)  (163 394)  (163 394)  LC_5 Logic Functioning bit
 (38 10)  (164 394)  (164 394)  LC_5 Logic Functioning bit
 (39 10)  (165 394)  (165 394)  LC_5 Logic Functioning bit
 (45 10)  (171 394)  (171 394)  LC_5 Logic Functioning bit
 (11 11)  (137 395)  (137 395)  routing T_3_24.sp4_v_t_39 <X> T_3_24.sp4_h_l_45
 (13 11)  (139 395)  (139 395)  routing T_3_24.sp4_v_t_39 <X> T_3_24.sp4_h_l_45
 (18 11)  (144 395)  (144 395)  routing T_3_24.sp4_v_b_37 <X> T_3_24.lc_trk_g2_5
 (31 11)  (157 395)  (157 395)  routing T_3_24.lc_trk_g2_2 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 395)  (162 395)  LC_5 Logic Functioning bit
 (37 11)  (163 395)  (163 395)  LC_5 Logic Functioning bit
 (38 11)  (164 395)  (164 395)  LC_5 Logic Functioning bit
 (39 11)  (165 395)  (165 395)  LC_5 Logic Functioning bit
 (45 11)  (171 395)  (171 395)  LC_5 Logic Functioning bit
 (5 12)  (131 396)  (131 396)  routing T_3_24.sp4_v_t_44 <X> T_3_24.sp4_h_r_9
 (6 12)  (132 396)  (132 396)  routing T_3_24.sp4_h_r_4 <X> T_3_24.sp4_v_b_9
 (7 12)  (133 396)  (133 396)  Column buffer control bit: LH_colbuf_cntl_5

 (21 12)  (147 396)  (147 396)  routing T_3_24.sp4_v_t_22 <X> T_3_24.lc_trk_g3_3
 (22 12)  (148 396)  (148 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (149 396)  (149 396)  routing T_3_24.sp4_v_t_22 <X> T_3_24.lc_trk_g3_3
 (32 12)  (158 396)  (158 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 396)  (160 396)  routing T_3_24.lc_trk_g1_0 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 396)  (162 396)  LC_6 Logic Functioning bit
 (37 12)  (163 396)  (163 396)  LC_6 Logic Functioning bit
 (38 12)  (164 396)  (164 396)  LC_6 Logic Functioning bit
 (39 12)  (165 396)  (165 396)  LC_6 Logic Functioning bit
 (45 12)  (171 396)  (171 396)  LC_6 Logic Functioning bit
 (7 13)  (133 397)  (133 397)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (147 397)  (147 397)  routing T_3_24.sp4_v_t_22 <X> T_3_24.lc_trk_g3_3
 (36 13)  (162 397)  (162 397)  LC_6 Logic Functioning bit
 (37 13)  (163 397)  (163 397)  LC_6 Logic Functioning bit
 (38 13)  (164 397)  (164 397)  LC_6 Logic Functioning bit
 (39 13)  (165 397)  (165 397)  LC_6 Logic Functioning bit
 (45 13)  (171 397)  (171 397)  LC_6 Logic Functioning bit
 (0 14)  (126 398)  (126 398)  routing T_3_24.glb_netwk_4 <X> T_3_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 398)  (127 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (141 398)  (141 398)  routing T_3_24.sp4_v_t_32 <X> T_3_24.lc_trk_g3_5
 (16 14)  (142 398)  (142 398)  routing T_3_24.sp4_v_t_32 <X> T_3_24.lc_trk_g3_5
 (17 14)  (143 398)  (143 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (158 398)  (158 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 398)  (159 398)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 398)  (160 398)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 398)  (162 398)  LC_7 Logic Functioning bit
 (37 14)  (163 398)  (163 398)  LC_7 Logic Functioning bit
 (38 14)  (164 398)  (164 398)  LC_7 Logic Functioning bit
 (39 14)  (165 398)  (165 398)  LC_7 Logic Functioning bit
 (45 14)  (171 398)  (171 398)  LC_7 Logic Functioning bit
 (7 15)  (133 399)  (133 399)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (157 399)  (157 399)  routing T_3_24.lc_trk_g3_3 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 399)  (162 399)  LC_7 Logic Functioning bit
 (37 15)  (163 399)  (163 399)  LC_7 Logic Functioning bit
 (38 15)  (164 399)  (164 399)  LC_7 Logic Functioning bit
 (39 15)  (165 399)  (165 399)  LC_7 Logic Functioning bit
 (45 15)  (171 399)  (171 399)  LC_7 Logic Functioning bit


LogicTile_4_24

 (10 0)  (190 384)  (190 384)  routing T_4_24.sp4_v_t_45 <X> T_4_24.sp4_h_r_1
 (21 0)  (201 384)  (201 384)  routing T_4_24.wire_logic_cluster/lc_3/out <X> T_4_24.lc_trk_g0_3
 (22 0)  (202 384)  (202 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (206 384)  (206 384)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 384)  (209 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 384)  (212 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 384)  (213 384)  routing T_4_24.lc_trk_g2_1 <X> T_4_24.wire_logic_cluster/lc_0/in_3
 (40 0)  (220 384)  (220 384)  LC_0 Logic Functioning bit
 (52 0)  (232 384)  (232 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (233 384)  (233 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (188 385)  (188 385)  routing T_4_24.sp4_v_t_47 <X> T_4_24.sp4_v_b_1
 (10 1)  (190 385)  (190 385)  routing T_4_24.sp4_v_t_47 <X> T_4_24.sp4_v_b_1
 (22 1)  (202 385)  (202 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (209 385)  (209 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 385)  (210 385)  routing T_4_24.lc_trk_g0_3 <X> T_4_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 385)  (212 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (213 385)  (213 385)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.input_2_0
 (35 1)  (215 385)  (215 385)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.input_2_0
 (53 1)  (233 385)  (233 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (181 386)  (181 386)  routing T_4_24.glb_netwk_5 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (2 2)  (182 386)  (182 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (194 386)  (194 386)  routing T_4_24.wire_logic_cluster/lc_4/out <X> T_4_24.lc_trk_g0_4
 (16 2)  (196 386)  (196 386)  routing T_4_24.sp4_v_b_13 <X> T_4_24.lc_trk_g0_5
 (17 2)  (197 386)  (197 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (198 386)  (198 386)  routing T_4_24.sp4_v_b_13 <X> T_4_24.lc_trk_g0_5
 (19 2)  (199 386)  (199 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (206 386)  (206 386)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 386)  (207 386)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 386)  (209 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 386)  (212 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 386)  (213 386)  routing T_4_24.lc_trk_g2_0 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (215 386)  (215 386)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.input_2_1
 (36 2)  (216 386)  (216 386)  LC_1 Logic Functioning bit
 (37 2)  (217 386)  (217 386)  LC_1 Logic Functioning bit
 (39 2)  (219 386)  (219 386)  LC_1 Logic Functioning bit
 (43 2)  (223 386)  (223 386)  LC_1 Logic Functioning bit
 (45 2)  (225 386)  (225 386)  LC_1 Logic Functioning bit
 (47 2)  (227 386)  (227 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (180 387)  (180 387)  routing T_4_24.glb_netwk_5 <X> T_4_24.wire_logic_cluster/lc_7/clk
 (17 3)  (197 387)  (197 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (198 387)  (198 387)  routing T_4_24.sp4_v_b_13 <X> T_4_24.lc_trk_g0_5
 (22 3)  (202 387)  (202 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (204 387)  (204 387)  routing T_4_24.bot_op_6 <X> T_4_24.lc_trk_g0_6
 (27 3)  (207 387)  (207 387)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 387)  (209 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 387)  (210 387)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (212 387)  (212 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (213 387)  (213 387)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.input_2_1
 (37 3)  (217 387)  (217 387)  LC_1 Logic Functioning bit
 (39 3)  (219 387)  (219 387)  LC_1 Logic Functioning bit
 (45 3)  (225 387)  (225 387)  LC_1 Logic Functioning bit
 (1 4)  (181 388)  (181 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (195 388)  (195 388)  routing T_4_24.sp4_v_b_17 <X> T_4_24.lc_trk_g1_1
 (16 4)  (196 388)  (196 388)  routing T_4_24.sp4_v_b_17 <X> T_4_24.lc_trk_g1_1
 (17 4)  (197 388)  (197 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (201 388)  (201 388)  routing T_4_24.sp4_v_b_11 <X> T_4_24.lc_trk_g1_3
 (22 4)  (202 388)  (202 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (203 388)  (203 388)  routing T_4_24.sp4_v_b_11 <X> T_4_24.lc_trk_g1_3
 (27 4)  (207 388)  (207 388)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 388)  (209 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 388)  (210 388)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 388)  (212 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 388)  (213 388)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 388)  (214 388)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 388)  (215 388)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.input_2_2
 (36 4)  (216 388)  (216 388)  LC_2 Logic Functioning bit
 (37 4)  (217 388)  (217 388)  LC_2 Logic Functioning bit
 (39 4)  (219 388)  (219 388)  LC_2 Logic Functioning bit
 (43 4)  (223 388)  (223 388)  LC_2 Logic Functioning bit
 (45 4)  (225 388)  (225 388)  LC_2 Logic Functioning bit
 (47 4)  (227 388)  (227 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (181 389)  (181 389)  routing T_4_24.lc_trk_g0_2 <X> T_4_24.wire_logic_cluster/lc_7/cen
 (4 5)  (184 389)  (184 389)  routing T_4_24.sp4_v_t_47 <X> T_4_24.sp4_h_r_3
 (12 5)  (192 389)  (192 389)  routing T_4_24.sp4_h_r_5 <X> T_4_24.sp4_v_b_5
 (21 5)  (201 389)  (201 389)  routing T_4_24.sp4_v_b_11 <X> T_4_24.lc_trk_g1_3
 (26 5)  (206 389)  (206 389)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 389)  (207 389)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 389)  (209 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 389)  (211 389)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 389)  (212 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (214 389)  (214 389)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.input_2_2
 (36 5)  (216 389)  (216 389)  LC_2 Logic Functioning bit
 (38 5)  (218 389)  (218 389)  LC_2 Logic Functioning bit
 (45 5)  (225 389)  (225 389)  LC_2 Logic Functioning bit
 (9 6)  (189 390)  (189 390)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_h_l_41
 (14 6)  (194 390)  (194 390)  routing T_4_24.sp4_v_b_4 <X> T_4_24.lc_trk_g1_4
 (15 6)  (195 390)  (195 390)  routing T_4_24.lft_op_5 <X> T_4_24.lc_trk_g1_5
 (17 6)  (197 390)  (197 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (198 390)  (198 390)  routing T_4_24.lft_op_5 <X> T_4_24.lc_trk_g1_5
 (21 6)  (201 390)  (201 390)  routing T_4_24.lft_op_7 <X> T_4_24.lc_trk_g1_7
 (22 6)  (202 390)  (202 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (204 390)  (204 390)  routing T_4_24.lft_op_7 <X> T_4_24.lc_trk_g1_7
 (25 6)  (205 390)  (205 390)  routing T_4_24.lft_op_6 <X> T_4_24.lc_trk_g1_6
 (26 6)  (206 390)  (206 390)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 390)  (207 390)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 390)  (209 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 390)  (211 390)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 390)  (212 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 390)  (213 390)  routing T_4_24.lc_trk_g2_4 <X> T_4_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 390)  (215 390)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.input_2_3
 (36 6)  (216 390)  (216 390)  LC_3 Logic Functioning bit
 (37 6)  (217 390)  (217 390)  LC_3 Logic Functioning bit
 (39 6)  (219 390)  (219 390)  LC_3 Logic Functioning bit
 (43 6)  (223 390)  (223 390)  LC_3 Logic Functioning bit
 (45 6)  (225 390)  (225 390)  LC_3 Logic Functioning bit
 (47 6)  (227 390)  (227 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (9 7)  (189 391)  (189 391)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_v_t_41
 (16 7)  (196 391)  (196 391)  routing T_4_24.sp4_v_b_4 <X> T_4_24.lc_trk_g1_4
 (17 7)  (197 391)  (197 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (202 391)  (202 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (204 391)  (204 391)  routing T_4_24.lft_op_6 <X> T_4_24.lc_trk_g1_6
 (27 7)  (207 391)  (207 391)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 391)  (209 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 391)  (210 391)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 391)  (212 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (214 391)  (214 391)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.input_2_3
 (35 7)  (215 391)  (215 391)  routing T_4_24.lc_trk_g1_6 <X> T_4_24.input_2_3
 (37 7)  (217 391)  (217 391)  LC_3 Logic Functioning bit
 (39 7)  (219 391)  (219 391)  LC_3 Logic Functioning bit
 (45 7)  (225 391)  (225 391)  LC_3 Logic Functioning bit
 (5 8)  (185 392)  (185 392)  routing T_4_24.sp4_v_t_43 <X> T_4_24.sp4_h_r_6
 (11 8)  (191 392)  (191 392)  routing T_4_24.sp4_v_t_37 <X> T_4_24.sp4_v_b_8
 (13 8)  (193 392)  (193 392)  routing T_4_24.sp4_v_t_37 <X> T_4_24.sp4_v_b_8
 (14 8)  (194 392)  (194 392)  routing T_4_24.sp4_h_l_21 <X> T_4_24.lc_trk_g2_0
 (17 8)  (197 392)  (197 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 392)  (198 392)  routing T_4_24.wire_logic_cluster/lc_1/out <X> T_4_24.lc_trk_g2_1
 (22 8)  (202 392)  (202 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (205 392)  (205 392)  routing T_4_24.wire_logic_cluster/lc_2/out <X> T_4_24.lc_trk_g2_2
 (27 8)  (207 392)  (207 392)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 392)  (209 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 392)  (210 392)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 392)  (211 392)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 392)  (212 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 392)  (213 392)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 392)  (214 392)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 392)  (215 392)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.input_2_4
 (36 8)  (216 392)  (216 392)  LC_4 Logic Functioning bit
 (37 8)  (217 392)  (217 392)  LC_4 Logic Functioning bit
 (39 8)  (219 392)  (219 392)  LC_4 Logic Functioning bit
 (43 8)  (223 392)  (223 392)  LC_4 Logic Functioning bit
 (45 8)  (225 392)  (225 392)  LC_4 Logic Functioning bit
 (46 8)  (226 392)  (226 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (195 393)  (195 393)  routing T_4_24.sp4_h_l_21 <X> T_4_24.lc_trk_g2_0
 (16 9)  (196 393)  (196 393)  routing T_4_24.sp4_h_l_21 <X> T_4_24.lc_trk_g2_0
 (17 9)  (197 393)  (197 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (202 393)  (202 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (206 393)  (206 393)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 393)  (207 393)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 393)  (209 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 393)  (211 393)  routing T_4_24.lc_trk_g3_6 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 393)  (212 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (214 393)  (214 393)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.input_2_4
 (35 9)  (215 393)  (215 393)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.input_2_4
 (36 9)  (216 393)  (216 393)  LC_4 Logic Functioning bit
 (38 9)  (218 393)  (218 393)  LC_4 Logic Functioning bit
 (45 9)  (225 393)  (225 393)  LC_4 Logic Functioning bit
 (14 10)  (194 394)  (194 394)  routing T_4_24.sp4_h_r_36 <X> T_4_24.lc_trk_g2_4
 (15 10)  (195 394)  (195 394)  routing T_4_24.sp4_h_l_24 <X> T_4_24.lc_trk_g2_5
 (16 10)  (196 394)  (196 394)  routing T_4_24.sp4_h_l_24 <X> T_4_24.lc_trk_g2_5
 (17 10)  (197 394)  (197 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (198 394)  (198 394)  routing T_4_24.sp4_h_l_24 <X> T_4_24.lc_trk_g2_5
 (21 10)  (201 394)  (201 394)  routing T_4_24.wire_logic_cluster/lc_7/out <X> T_4_24.lc_trk_g2_7
 (22 10)  (202 394)  (202 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (206 394)  (206 394)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 394)  (207 394)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 394)  (209 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 394)  (211 394)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 394)  (212 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 394)  (213 394)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 394)  (214 394)  routing T_4_24.lc_trk_g3_5 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 394)  (215 394)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.input_2_5
 (36 10)  (216 394)  (216 394)  LC_5 Logic Functioning bit
 (37 10)  (217 394)  (217 394)  LC_5 Logic Functioning bit
 (39 10)  (219 394)  (219 394)  LC_5 Logic Functioning bit
 (43 10)  (223 394)  (223 394)  LC_5 Logic Functioning bit
 (45 10)  (225 394)  (225 394)  LC_5 Logic Functioning bit
 (47 10)  (227 394)  (227 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (195 395)  (195 395)  routing T_4_24.sp4_h_r_36 <X> T_4_24.lc_trk_g2_4
 (16 11)  (196 395)  (196 395)  routing T_4_24.sp4_h_r_36 <X> T_4_24.lc_trk_g2_4
 (17 11)  (197 395)  (197 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (207 395)  (207 395)  routing T_4_24.lc_trk_g1_4 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 395)  (209 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 395)  (210 395)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 395)  (212 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (213 395)  (213 395)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.input_2_5
 (34 11)  (214 395)  (214 395)  routing T_4_24.lc_trk_g3_4 <X> T_4_24.input_2_5
 (37 11)  (217 395)  (217 395)  LC_5 Logic Functioning bit
 (39 11)  (219 395)  (219 395)  LC_5 Logic Functioning bit
 (45 11)  (225 395)  (225 395)  LC_5 Logic Functioning bit
 (52 11)  (232 395)  (232 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (7 12)  (187 396)  (187 396)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (189 396)  (189 396)  routing T_4_24.sp4_v_t_47 <X> T_4_24.sp4_h_r_10
 (19 12)  (199 396)  (199 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (201 396)  (201 396)  routing T_4_24.sp4_h_r_35 <X> T_4_24.lc_trk_g3_3
 (22 12)  (202 396)  (202 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (203 396)  (203 396)  routing T_4_24.sp4_h_r_35 <X> T_4_24.lc_trk_g3_3
 (24 12)  (204 396)  (204 396)  routing T_4_24.sp4_h_r_35 <X> T_4_24.lc_trk_g3_3
 (25 12)  (205 396)  (205 396)  routing T_4_24.sp4_h_r_34 <X> T_4_24.lc_trk_g3_2
 (28 12)  (208 396)  (208 396)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 396)  (209 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 396)  (211 396)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 396)  (212 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 396)  (213 396)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 396)  (215 396)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.input_2_6
 (36 12)  (216 396)  (216 396)  LC_6 Logic Functioning bit
 (37 12)  (217 396)  (217 396)  LC_6 Logic Functioning bit
 (38 12)  (218 396)  (218 396)  LC_6 Logic Functioning bit
 (39 12)  (219 396)  (219 396)  LC_6 Logic Functioning bit
 (41 12)  (221 396)  (221 396)  LC_6 Logic Functioning bit
 (42 12)  (222 396)  (222 396)  LC_6 Logic Functioning bit
 (43 12)  (223 396)  (223 396)  LC_6 Logic Functioning bit
 (7 13)  (187 397)  (187 397)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (202 397)  (202 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (203 397)  (203 397)  routing T_4_24.sp4_h_r_34 <X> T_4_24.lc_trk_g3_2
 (24 13)  (204 397)  (204 397)  routing T_4_24.sp4_h_r_34 <X> T_4_24.lc_trk_g3_2
 (27 13)  (207 397)  (207 397)  routing T_4_24.lc_trk_g1_1 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 397)  (209 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 397)  (210 397)  routing T_4_24.lc_trk_g2_3 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 397)  (211 397)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 397)  (212 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (215 397)  (215 397)  routing T_4_24.lc_trk_g0_6 <X> T_4_24.input_2_6
 (36 13)  (216 397)  (216 397)  LC_6 Logic Functioning bit
 (37 13)  (217 397)  (217 397)  LC_6 Logic Functioning bit
 (38 13)  (218 397)  (218 397)  LC_6 Logic Functioning bit
 (39 13)  (219 397)  (219 397)  LC_6 Logic Functioning bit
 (40 13)  (220 397)  (220 397)  LC_6 Logic Functioning bit
 (41 13)  (221 397)  (221 397)  LC_6 Logic Functioning bit
 (42 13)  (222 397)  (222 397)  LC_6 Logic Functioning bit
 (43 13)  (223 397)  (223 397)  LC_6 Logic Functioning bit
 (0 14)  (180 398)  (180 398)  routing T_4_24.glb_netwk_6 <X> T_4_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 398)  (181 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (186 398)  (186 398)  routing T_4_24.sp4_v_b_6 <X> T_4_24.sp4_v_t_44
 (14 14)  (194 398)  (194 398)  routing T_4_24.bnl_op_4 <X> T_4_24.lc_trk_g3_4
 (16 14)  (196 398)  (196 398)  routing T_4_24.sp4_v_b_37 <X> T_4_24.lc_trk_g3_5
 (17 14)  (197 398)  (197 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (198 398)  (198 398)  routing T_4_24.sp4_v_b_37 <X> T_4_24.lc_trk_g3_5
 (25 14)  (205 398)  (205 398)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6
 (26 14)  (206 398)  (206 398)  routing T_4_24.lc_trk_g0_5 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 398)  (207 398)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 398)  (209 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 398)  (212 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 398)  (213 398)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 398)  (214 398)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 398)  (216 398)  LC_7 Logic Functioning bit
 (37 14)  (217 398)  (217 398)  LC_7 Logic Functioning bit
 (38 14)  (218 398)  (218 398)  LC_7 Logic Functioning bit
 (39 14)  (219 398)  (219 398)  LC_7 Logic Functioning bit
 (41 14)  (221 398)  (221 398)  LC_7 Logic Functioning bit
 (43 14)  (223 398)  (223 398)  LC_7 Logic Functioning bit
 (45 14)  (225 398)  (225 398)  LC_7 Logic Functioning bit
 (0 15)  (180 399)  (180 399)  routing T_4_24.glb_netwk_6 <X> T_4_24.wire_logic_cluster/lc_7/s_r
 (5 15)  (185 399)  (185 399)  routing T_4_24.sp4_v_b_6 <X> T_4_24.sp4_v_t_44
 (7 15)  (187 399)  (187 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (194 399)  (194 399)  routing T_4_24.bnl_op_4 <X> T_4_24.lc_trk_g3_4
 (17 15)  (197 399)  (197 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (198 399)  (198 399)  routing T_4_24.sp4_v_b_37 <X> T_4_24.lc_trk_g3_5
 (22 15)  (202 399)  (202 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (203 399)  (203 399)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6
 (24 15)  (204 399)  (204 399)  routing T_4_24.sp4_h_r_38 <X> T_4_24.lc_trk_g3_6
 (29 15)  (209 399)  (209 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 399)  (210 399)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 399)  (211 399)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (217 399)  (217 399)  LC_7 Logic Functioning bit
 (39 15)  (219 399)  (219 399)  LC_7 Logic Functioning bit
 (45 15)  (225 399)  (225 399)  LC_7 Logic Functioning bit


LogicTile_5_24

 (6 0)  (240 384)  (240 384)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_0
 (12 0)  (246 384)  (246 384)  routing T_5_24.sp4_v_b_2 <X> T_5_24.sp4_h_r_2
 (15 0)  (249 384)  (249 384)  routing T_5_24.sp4_h_r_9 <X> T_5_24.lc_trk_g0_1
 (16 0)  (250 384)  (250 384)  routing T_5_24.sp4_h_r_9 <X> T_5_24.lc_trk_g0_1
 (17 0)  (251 384)  (251 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (252 384)  (252 384)  routing T_5_24.sp4_h_r_9 <X> T_5_24.lc_trk_g0_1
 (26 0)  (260 384)  (260 384)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 384)  (261 384)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 384)  (262 384)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 384)  (263 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 384)  (264 384)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 384)  (266 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 384)  (267 384)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 384)  (268 384)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 384)  (270 384)  LC_0 Logic Functioning bit
 (46 0)  (280 384)  (280 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (239 385)  (239 385)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_0
 (9 1)  (243 385)  (243 385)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_v_b_1
 (10 1)  (244 385)  (244 385)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_v_b_1
 (11 1)  (245 385)  (245 385)  routing T_5_24.sp4_v_b_2 <X> T_5_24.sp4_h_r_2
 (16 1)  (250 385)  (250 385)  routing T_5_24.sp12_h_r_8 <X> T_5_24.lc_trk_g0_0
 (17 1)  (251 385)  (251 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (261 385)  (261 385)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 385)  (262 385)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 385)  (263 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 385)  (264 385)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 385)  (266 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (267 385)  (267 385)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.input_2_0
 (35 1)  (269 385)  (269 385)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.input_2_0
 (3 2)  (237 386)  (237 386)  routing T_5_24.sp12_h_r_0 <X> T_5_24.sp12_h_l_23
 (15 2)  (249 386)  (249 386)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g0_5
 (16 2)  (250 386)  (250 386)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g0_5
 (17 2)  (251 386)  (251 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (252 386)  (252 386)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g0_5
 (27 2)  (261 386)  (261 386)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 386)  (262 386)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 386)  (263 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 386)  (264 386)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 386)  (266 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 386)  (267 386)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 386)  (270 386)  LC_1 Logic Functioning bit
 (40 2)  (274 386)  (274 386)  LC_1 Logic Functioning bit
 (51 2)  (285 386)  (285 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (3 3)  (237 387)  (237 387)  routing T_5_24.sp12_h_r_0 <X> T_5_24.sp12_h_l_23
 (18 3)  (252 387)  (252 387)  routing T_5_24.sp4_h_r_21 <X> T_5_24.lc_trk_g0_5
 (31 3)  (265 387)  (265 387)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 387)  (266 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (268 387)  (268 387)  routing T_5_24.lc_trk_g1_0 <X> T_5_24.input_2_1
 (36 3)  (270 387)  (270 387)  LC_1 Logic Functioning bit
 (40 3)  (274 387)  (274 387)  LC_1 Logic Functioning bit
 (14 4)  (248 388)  (248 388)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g1_0
 (22 4)  (256 388)  (256 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (260 388)  (260 388)  routing T_5_24.lc_trk_g2_4 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 388)  (261 388)  routing T_5_24.lc_trk_g1_0 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 388)  (265 388)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 388)  (267 388)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 388)  (270 388)  LC_2 Logic Functioning bit
 (38 4)  (272 388)  (272 388)  LC_2 Logic Functioning bit
 (46 4)  (280 388)  (280 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (282 388)  (282 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (286 388)  (286 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (287 388)  (287 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (248 389)  (248 389)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g1_0
 (16 5)  (250 389)  (250 389)  routing T_5_24.sp4_v_b_8 <X> T_5_24.lc_trk_g1_0
 (17 5)  (251 389)  (251 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (255 389)  (255 389)  routing T_5_24.sp4_r_v_b_27 <X> T_5_24.lc_trk_g1_3
 (28 5)  (262 389)  (262 389)  routing T_5_24.lc_trk_g2_4 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 389)  (263 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 389)  (270 389)  LC_2 Logic Functioning bit
 (37 5)  (271 389)  (271 389)  LC_2 Logic Functioning bit
 (38 5)  (272 389)  (272 389)  LC_2 Logic Functioning bit
 (39 5)  (273 389)  (273 389)  LC_2 Logic Functioning bit
 (41 5)  (275 389)  (275 389)  LC_2 Logic Functioning bit
 (43 5)  (277 389)  (277 389)  LC_2 Logic Functioning bit
 (52 5)  (286 389)  (286 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (287 389)  (287 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (237 390)  (237 390)  routing T_5_24.sp12_h_r_0 <X> T_5_24.sp12_v_t_23
 (21 6)  (255 390)  (255 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (22 6)  (256 390)  (256 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (257 390)  (257 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (24 6)  (258 390)  (258 390)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (25 6)  (259 390)  (259 390)  routing T_5_24.bnr_op_6 <X> T_5_24.lc_trk_g1_6
 (27 6)  (261 390)  (261 390)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 390)  (263 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 390)  (265 390)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 390)  (266 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 390)  (267 390)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 390)  (271 390)  LC_3 Logic Functioning bit
 (40 6)  (274 390)  (274 390)  LC_3 Logic Functioning bit
 (41 6)  (275 390)  (275 390)  LC_3 Logic Functioning bit
 (42 6)  (276 390)  (276 390)  LC_3 Logic Functioning bit
 (50 6)  (284 390)  (284 390)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (237 391)  (237 391)  routing T_5_24.sp12_h_r_0 <X> T_5_24.sp12_v_t_23
 (21 7)  (255 391)  (255 391)  routing T_5_24.sp4_h_l_10 <X> T_5_24.lc_trk_g1_7
 (22 7)  (256 391)  (256 391)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (259 391)  (259 391)  routing T_5_24.bnr_op_6 <X> T_5_24.lc_trk_g1_6
 (30 7)  (264 391)  (264 391)  routing T_5_24.lc_trk_g1_3 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 391)  (265 391)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 391)  (271 391)  LC_3 Logic Functioning bit
 (40 7)  (274 391)  (274 391)  LC_3 Logic Functioning bit
 (41 7)  (275 391)  (275 391)  LC_3 Logic Functioning bit
 (42 7)  (276 391)  (276 391)  LC_3 Logic Functioning bit
 (22 8)  (256 392)  (256 392)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (258 392)  (258 392)  routing T_5_24.tnr_op_3 <X> T_5_24.lc_trk_g2_3
 (28 8)  (262 392)  (262 392)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 392)  (263 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 392)  (265 392)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 392)  (266 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 392)  (267 392)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 392)  (274 392)  LC_4 Logic Functioning bit
 (50 8)  (284 392)  (284 392)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (256 393)  (256 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (264 393)  (264 393)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 393)  (265 393)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (40 9)  (274 393)  (274 393)  LC_4 Logic Functioning bit
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (248 394)  (248 394)  routing T_5_24.bnl_op_4 <X> T_5_24.lc_trk_g2_4
 (15 10)  (249 394)  (249 394)  routing T_5_24.sp4_h_l_16 <X> T_5_24.lc_trk_g2_5
 (16 10)  (250 394)  (250 394)  routing T_5_24.sp4_h_l_16 <X> T_5_24.lc_trk_g2_5
 (17 10)  (251 394)  (251 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (255 394)  (255 394)  routing T_5_24.wire_logic_cluster/lc_7/out <X> T_5_24.lc_trk_g2_7
 (22 10)  (256 394)  (256 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (260 394)  (260 394)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 394)  (263 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 394)  (265 394)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 394)  (266 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 394)  (268 394)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (39 10)  (273 394)  (273 394)  LC_5 Logic Functioning bit
 (40 10)  (274 394)  (274 394)  LC_5 Logic Functioning bit
 (42 10)  (276 394)  (276 394)  LC_5 Logic Functioning bit
 (50 10)  (284 394)  (284 394)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (243 395)  (243 395)  routing T_5_24.sp4_v_b_11 <X> T_5_24.sp4_v_t_42
 (10 11)  (244 395)  (244 395)  routing T_5_24.sp4_v_b_11 <X> T_5_24.sp4_v_t_42
 (14 11)  (248 395)  (248 395)  routing T_5_24.bnl_op_4 <X> T_5_24.lc_trk_g2_4
 (17 11)  (251 395)  (251 395)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (252 395)  (252 395)  routing T_5_24.sp4_h_l_16 <X> T_5_24.lc_trk_g2_5
 (22 11)  (256 395)  (256 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 395)  (259 395)  routing T_5_24.sp4_r_v_b_38 <X> T_5_24.lc_trk_g2_6
 (26 11)  (260 395)  (260 395)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 395)  (261 395)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 395)  (263 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 395)  (265 395)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 395)  (270 395)  LC_5 Logic Functioning bit
 (38 11)  (272 395)  (272 395)  LC_5 Logic Functioning bit
 (39 11)  (273 395)  (273 395)  LC_5 Logic Functioning bit
 (40 11)  (274 395)  (274 395)  LC_5 Logic Functioning bit
 (42 11)  (276 395)  (276 395)  LC_5 Logic Functioning bit
 (7 12)  (241 396)  (241 396)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (249 396)  (249 396)  routing T_5_24.sp4_h_r_33 <X> T_5_24.lc_trk_g3_1
 (16 12)  (250 396)  (250 396)  routing T_5_24.sp4_h_r_33 <X> T_5_24.lc_trk_g3_1
 (17 12)  (251 396)  (251 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 396)  (252 396)  routing T_5_24.sp4_h_r_33 <X> T_5_24.lc_trk_g3_1
 (26 12)  (260 396)  (260 396)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 396)  (263 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 396)  (265 396)  routing T_5_24.lc_trk_g0_5 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 396)  (266 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 396)  (270 396)  LC_6 Logic Functioning bit
 (39 12)  (273 396)  (273 396)  LC_6 Logic Functioning bit
 (40 12)  (274 396)  (274 396)  LC_6 Logic Functioning bit
 (41 12)  (275 396)  (275 396)  LC_6 Logic Functioning bit
 (43 12)  (277 396)  (277 396)  LC_6 Logic Functioning bit
 (50 12)  (284 396)  (284 396)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (241 397)  (241 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (251 397)  (251 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (260 397)  (260 397)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 397)  (261 397)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 397)  (263 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 397)  (270 397)  LC_6 Logic Functioning bit
 (39 13)  (273 397)  (273 397)  LC_6 Logic Functioning bit
 (43 13)  (277 397)  (277 397)  LC_6 Logic Functioning bit
 (16 14)  (250 398)  (250 398)  routing T_5_24.sp4_v_t_16 <X> T_5_24.lc_trk_g3_5
 (17 14)  (251 398)  (251 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (252 398)  (252 398)  routing T_5_24.sp4_v_t_16 <X> T_5_24.lc_trk_g3_5
 (26 14)  (260 398)  (260 398)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 398)  (262 398)  routing T_5_24.lc_trk_g2_4 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 398)  (263 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 398)  (264 398)  routing T_5_24.lc_trk_g2_4 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 398)  (266 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 398)  (267 398)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 398)  (268 398)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 398)  (270 398)  LC_7 Logic Functioning bit
 (38 14)  (272 398)  (272 398)  LC_7 Logic Functioning bit
 (46 14)  (280 398)  (280 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (285 398)  (285 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6

 (10 15)  (244 399)  (244 399)  routing T_5_24.sp4_h_l_40 <X> T_5_24.sp4_v_t_47
 (14 15)  (248 399)  (248 399)  routing T_5_24.sp4_h_l_17 <X> T_5_24.lc_trk_g3_4
 (15 15)  (249 399)  (249 399)  routing T_5_24.sp4_h_l_17 <X> T_5_24.lc_trk_g3_4
 (16 15)  (250 399)  (250 399)  routing T_5_24.sp4_h_l_17 <X> T_5_24.lc_trk_g3_4
 (17 15)  (251 399)  (251 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (256 399)  (256 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (261 399)  (261 399)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 399)  (262 399)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 399)  (263 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 399)  (270 399)  LC_7 Logic Functioning bit
 (37 15)  (271 399)  (271 399)  LC_7 Logic Functioning bit
 (38 15)  (272 399)  (272 399)  LC_7 Logic Functioning bit
 (39 15)  (273 399)  (273 399)  LC_7 Logic Functioning bit
 (40 15)  (274 399)  (274 399)  LC_7 Logic Functioning bit
 (42 15)  (276 399)  (276 399)  LC_7 Logic Functioning bit
 (52 15)  (286 399)  (286 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_6_24

 (5 0)  (293 384)  (293 384)  routing T_6_24.sp4_v_b_0 <X> T_6_24.sp4_h_r_0
 (11 0)  (299 384)  (299 384)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_v_b_2
 (13 0)  (301 384)  (301 384)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_v_b_2
 (21 0)  (309 384)  (309 384)  routing T_6_24.sp4_h_r_11 <X> T_6_24.lc_trk_g0_3
 (22 0)  (310 384)  (310 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (311 384)  (311 384)  routing T_6_24.sp4_h_r_11 <X> T_6_24.lc_trk_g0_3
 (24 0)  (312 384)  (312 384)  routing T_6_24.sp4_h_r_11 <X> T_6_24.lc_trk_g0_3
 (26 0)  (314 384)  (314 384)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 384)  (316 384)  routing T_6_24.lc_trk_g2_5 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 384)  (317 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 384)  (318 384)  routing T_6_24.lc_trk_g2_5 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 384)  (320 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 384)  (321 384)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 384)  (322 384)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 384)  (324 384)  LC_0 Logic Functioning bit
 (37 0)  (325 384)  (325 384)  LC_0 Logic Functioning bit
 (38 0)  (326 384)  (326 384)  LC_0 Logic Functioning bit
 (40 0)  (328 384)  (328 384)  LC_0 Logic Functioning bit
 (41 0)  (329 384)  (329 384)  LC_0 Logic Functioning bit
 (42 0)  (330 384)  (330 384)  LC_0 Logic Functioning bit
 (43 0)  (331 384)  (331 384)  LC_0 Logic Functioning bit
 (6 1)  (294 385)  (294 385)  routing T_6_24.sp4_v_b_0 <X> T_6_24.sp4_h_r_0
 (8 1)  (296 385)  (296 385)  routing T_6_24.sp4_v_t_47 <X> T_6_24.sp4_v_b_1
 (10 1)  (298 385)  (298 385)  routing T_6_24.sp4_v_t_47 <X> T_6_24.sp4_v_b_1
 (17 1)  (305 385)  (305 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (310 385)  (310 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (313 385)  (313 385)  routing T_6_24.sp4_r_v_b_33 <X> T_6_24.lc_trk_g0_2
 (27 1)  (315 385)  (315 385)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 385)  (316 385)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 385)  (317 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 385)  (319 385)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 385)  (320 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 385)  (321 385)  routing T_6_24.lc_trk_g2_0 <X> T_6_24.input_2_0
 (39 1)  (327 385)  (327 385)  LC_0 Logic Functioning bit
 (14 2)  (302 386)  (302 386)  routing T_6_24.wire_logic_cluster/lc_4/out <X> T_6_24.lc_trk_g0_4
 (26 2)  (314 386)  (314 386)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 386)  (315 386)  routing T_6_24.lc_trk_g1_1 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 386)  (319 386)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 386)  (322 386)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 386)  (324 386)  LC_1 Logic Functioning bit
 (41 2)  (329 386)  (329 386)  LC_1 Logic Functioning bit
 (43 2)  (331 386)  (331 386)  LC_1 Logic Functioning bit
 (47 2)  (335 386)  (335 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (338 386)  (338 386)  Cascade bit: LH_LC01_inmux02_5

 (1 3)  (289 387)  (289 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (17 3)  (305 387)  (305 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (310 387)  (310 387)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (312 387)  (312 387)  routing T_6_24.top_op_6 <X> T_6_24.lc_trk_g0_6
 (25 3)  (313 387)  (313 387)  routing T_6_24.top_op_6 <X> T_6_24.lc_trk_g0_6
 (26 3)  (314 387)  (314 387)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 387)  (315 387)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 387)  (316 387)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 387)  (317 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 387)  (324 387)  LC_1 Logic Functioning bit
 (37 3)  (325 387)  (325 387)  LC_1 Logic Functioning bit
 (38 3)  (326 387)  (326 387)  LC_1 Logic Functioning bit
 (41 3)  (329 387)  (329 387)  LC_1 Logic Functioning bit
 (43 3)  (331 387)  (331 387)  LC_1 Logic Functioning bit
 (3 4)  (291 388)  (291 388)  routing T_6_24.sp12_v_t_23 <X> T_6_24.sp12_h_r_0
 (4 4)  (292 388)  (292 388)  routing T_6_24.sp4_v_t_38 <X> T_6_24.sp4_v_b_3
 (5 4)  (293 388)  (293 388)  routing T_6_24.sp4_v_t_38 <X> T_6_24.sp4_h_r_3
 (17 4)  (305 388)  (305 388)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (306 388)  (306 388)  routing T_6_24.wire_logic_cluster/lc_1/out <X> T_6_24.lc_trk_g1_1
 (26 4)  (314 388)  (314 388)  routing T_6_24.lc_trk_g0_6 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 388)  (315 388)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 388)  (317 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 388)  (318 388)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 388)  (320 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 388)  (321 388)  routing T_6_24.lc_trk_g2_1 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 388)  (324 388)  LC_2 Logic Functioning bit
 (37 4)  (325 388)  (325 388)  LC_2 Logic Functioning bit
 (38 4)  (326 388)  (326 388)  LC_2 Logic Functioning bit
 (42 4)  (330 388)  (330 388)  LC_2 Logic Functioning bit
 (43 4)  (331 388)  (331 388)  LC_2 Logic Functioning bit
 (46 4)  (334 388)  (334 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (297 389)  (297 389)  routing T_6_24.sp4_v_t_45 <X> T_6_24.sp4_v_b_4
 (10 5)  (298 389)  (298 389)  routing T_6_24.sp4_v_t_45 <X> T_6_24.sp4_v_b_4
 (26 5)  (314 389)  (314 389)  routing T_6_24.lc_trk_g0_6 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 389)  (317 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (320 389)  (320 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (321 389)  (321 389)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.input_2_2
 (35 5)  (323 389)  (323 389)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.input_2_2
 (37 5)  (325 389)  (325 389)  LC_2 Logic Functioning bit
 (42 5)  (330 389)  (330 389)  LC_2 Logic Functioning bit
 (43 5)  (331 389)  (331 389)  LC_2 Logic Functioning bit
 (17 6)  (305 390)  (305 390)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (306 390)  (306 390)  routing T_6_24.bnr_op_5 <X> T_6_24.lc_trk_g1_5
 (25 6)  (313 390)  (313 390)  routing T_6_24.lft_op_6 <X> T_6_24.lc_trk_g1_6
 (31 6)  (319 390)  (319 390)  routing T_6_24.lc_trk_g0_4 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (326 390)  (326 390)  LC_3 Logic Functioning bit
 (39 6)  (327 390)  (327 390)  LC_3 Logic Functioning bit
 (42 6)  (330 390)  (330 390)  LC_3 Logic Functioning bit
 (43 6)  (331 390)  (331 390)  LC_3 Logic Functioning bit
 (50 6)  (338 390)  (338 390)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (296 391)  (296 391)  routing T_6_24.sp4_h_r_4 <X> T_6_24.sp4_v_t_41
 (9 7)  (297 391)  (297 391)  routing T_6_24.sp4_h_r_4 <X> T_6_24.sp4_v_t_41
 (14 7)  (302 391)  (302 391)  routing T_6_24.sp4_h_r_4 <X> T_6_24.lc_trk_g1_4
 (15 7)  (303 391)  (303 391)  routing T_6_24.sp4_h_r_4 <X> T_6_24.lc_trk_g1_4
 (16 7)  (304 391)  (304 391)  routing T_6_24.sp4_h_r_4 <X> T_6_24.lc_trk_g1_4
 (17 7)  (305 391)  (305 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (306 391)  (306 391)  routing T_6_24.bnr_op_5 <X> T_6_24.lc_trk_g1_5
 (22 7)  (310 391)  (310 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (312 391)  (312 391)  routing T_6_24.lft_op_6 <X> T_6_24.lc_trk_g1_6
 (38 7)  (326 391)  (326 391)  LC_3 Logic Functioning bit
 (39 7)  (327 391)  (327 391)  LC_3 Logic Functioning bit
 (42 7)  (330 391)  (330 391)  LC_3 Logic Functioning bit
 (43 7)  (331 391)  (331 391)  LC_3 Logic Functioning bit
 (53 7)  (341 391)  (341 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (299 392)  (299 392)  routing T_6_24.sp4_v_t_40 <X> T_6_24.sp4_v_b_8
 (14 8)  (302 392)  (302 392)  routing T_6_24.sp4_h_l_21 <X> T_6_24.lc_trk_g2_0
 (15 8)  (303 392)  (303 392)  routing T_6_24.sp4_h_r_25 <X> T_6_24.lc_trk_g2_1
 (16 8)  (304 392)  (304 392)  routing T_6_24.sp4_h_r_25 <X> T_6_24.lc_trk_g2_1
 (17 8)  (305 392)  (305 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (313 392)  (313 392)  routing T_6_24.wire_logic_cluster/lc_2/out <X> T_6_24.lc_trk_g2_2
 (26 8)  (314 392)  (314 392)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 392)  (315 392)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 392)  (316 392)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 392)  (318 392)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 392)  (319 392)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 392)  (322 392)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 392)  (323 392)  routing T_6_24.lc_trk_g0_4 <X> T_6_24.input_2_4
 (36 8)  (324 392)  (324 392)  LC_4 Logic Functioning bit
 (37 8)  (325 392)  (325 392)  LC_4 Logic Functioning bit
 (38 8)  (326 392)  (326 392)  LC_4 Logic Functioning bit
 (42 8)  (330 392)  (330 392)  LC_4 Logic Functioning bit
 (12 9)  (300 393)  (300 393)  routing T_6_24.sp4_v_t_40 <X> T_6_24.sp4_v_b_8
 (15 9)  (303 393)  (303 393)  routing T_6_24.sp4_h_l_21 <X> T_6_24.lc_trk_g2_0
 (16 9)  (304 393)  (304 393)  routing T_6_24.sp4_h_l_21 <X> T_6_24.lc_trk_g2_0
 (17 9)  (305 393)  (305 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (306 393)  (306 393)  routing T_6_24.sp4_h_r_25 <X> T_6_24.lc_trk_g2_1
 (22 9)  (310 393)  (310 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (315 393)  (315 393)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 393)  (317 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 393)  (318 393)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 393)  (319 393)  routing T_6_24.lc_trk_g1_6 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 393)  (320 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (324 393)  (324 393)  LC_4 Logic Functioning bit
 (37 9)  (325 393)  (325 393)  LC_4 Logic Functioning bit
 (42 9)  (330 393)  (330 393)  LC_4 Logic Functioning bit
 (43 9)  (331 393)  (331 393)  LC_4 Logic Functioning bit
 (5 10)  (293 394)  (293 394)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_l_43
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (305 394)  (305 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (306 394)  (306 394)  routing T_6_24.bnl_op_5 <X> T_6_24.lc_trk_g2_5
 (29 10)  (317 394)  (317 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 394)  (319 394)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 394)  (320 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 394)  (321 394)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 394)  (324 394)  LC_5 Logic Functioning bit
 (37 10)  (325 394)  (325 394)  LC_5 Logic Functioning bit
 (38 10)  (326 394)  (326 394)  LC_5 Logic Functioning bit
 (39 10)  (327 394)  (327 394)  LC_5 Logic Functioning bit
 (41 10)  (329 394)  (329 394)  LC_5 Logic Functioning bit
 (43 10)  (331 394)  (331 394)  LC_5 Logic Functioning bit
 (6 11)  (294 395)  (294 395)  routing T_6_24.sp4_v_t_43 <X> T_6_24.sp4_h_l_43
 (17 11)  (305 395)  (305 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (306 395)  (306 395)  routing T_6_24.bnl_op_5 <X> T_6_24.lc_trk_g2_5
 (36 11)  (324 395)  (324 395)  LC_5 Logic Functioning bit
 (37 11)  (325 395)  (325 395)  LC_5 Logic Functioning bit
 (38 11)  (326 395)  (326 395)  LC_5 Logic Functioning bit
 (39 11)  (327 395)  (327 395)  LC_5 Logic Functioning bit
 (41 11)  (329 395)  (329 395)  LC_5 Logic Functioning bit
 (43 11)  (331 395)  (331 395)  LC_5 Logic Functioning bit
 (47 11)  (335 395)  (335 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (341 395)  (341 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 12)  (295 396)  (295 396)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (302 396)  (302 396)  routing T_6_24.sp4_h_l_21 <X> T_6_24.lc_trk_g3_0
 (15 12)  (303 396)  (303 396)  routing T_6_24.tnr_op_1 <X> T_6_24.lc_trk_g3_1
 (17 12)  (305 396)  (305 396)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (309 396)  (309 396)  routing T_6_24.rgt_op_3 <X> T_6_24.lc_trk_g3_3
 (22 12)  (310 396)  (310 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (312 396)  (312 396)  routing T_6_24.rgt_op_3 <X> T_6_24.lc_trk_g3_3
 (25 12)  (313 396)  (313 396)  routing T_6_24.sp4_h_r_34 <X> T_6_24.lc_trk_g3_2
 (29 12)  (317 396)  (317 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 396)  (320 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 396)  (321 396)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 396)  (322 396)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 396)  (324 396)  LC_6 Logic Functioning bit
 (37 12)  (325 396)  (325 396)  LC_6 Logic Functioning bit
 (38 12)  (326 396)  (326 396)  LC_6 Logic Functioning bit
 (39 12)  (327 396)  (327 396)  LC_6 Logic Functioning bit
 (42 12)  (330 396)  (330 396)  LC_6 Logic Functioning bit
 (46 12)  (334 396)  (334 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (335 396)  (335 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (338 396)  (338 396)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (303 397)  (303 397)  routing T_6_24.sp4_h_l_21 <X> T_6_24.lc_trk_g3_0
 (16 13)  (304 397)  (304 397)  routing T_6_24.sp4_h_l_21 <X> T_6_24.lc_trk_g3_0
 (17 13)  (305 397)  (305 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (310 397)  (310 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (311 397)  (311 397)  routing T_6_24.sp4_h_r_34 <X> T_6_24.lc_trk_g3_2
 (24 13)  (312 397)  (312 397)  routing T_6_24.sp4_h_r_34 <X> T_6_24.lc_trk_g3_2
 (27 13)  (315 397)  (315 397)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 397)  (316 397)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 397)  (317 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 397)  (318 397)  routing T_6_24.lc_trk_g0_3 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 397)  (319 397)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 397)  (324 397)  LC_6 Logic Functioning bit
 (37 13)  (325 397)  (325 397)  LC_6 Logic Functioning bit
 (38 13)  (326 397)  (326 397)  LC_6 Logic Functioning bit
 (39 13)  (327 397)  (327 397)  LC_6 Logic Functioning bit
 (40 13)  (328 397)  (328 397)  LC_6 Logic Functioning bit
 (42 13)  (330 397)  (330 397)  LC_6 Logic Functioning bit
 (3 14)  (291 398)  (291 398)  routing T_6_24.sp12_v_b_1 <X> T_6_24.sp12_v_t_22
 (7 14)  (295 398)  (295 398)  Column buffer control bit: LH_colbuf_cntl_7

 (13 14)  (301 398)  (301 398)  routing T_6_24.sp4_h_r_11 <X> T_6_24.sp4_v_t_46
 (15 14)  (303 398)  (303 398)  routing T_6_24.tnr_op_5 <X> T_6_24.lc_trk_g3_5
 (17 14)  (305 398)  (305 398)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (315 398)  (315 398)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 398)  (316 398)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 398)  (317 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 398)  (320 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 398)  (324 398)  LC_7 Logic Functioning bit
 (37 14)  (325 398)  (325 398)  LC_7 Logic Functioning bit
 (38 14)  (326 398)  (326 398)  LC_7 Logic Functioning bit
 (39 14)  (327 398)  (327 398)  LC_7 Logic Functioning bit
 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (300 399)  (300 399)  routing T_6_24.sp4_h_r_11 <X> T_6_24.sp4_v_t_46
 (22 15)  (310 399)  (310 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (311 399)  (311 399)  routing T_6_24.sp4_h_r_30 <X> T_6_24.lc_trk_g3_6
 (24 15)  (312 399)  (312 399)  routing T_6_24.sp4_h_r_30 <X> T_6_24.lc_trk_g3_6
 (25 15)  (313 399)  (313 399)  routing T_6_24.sp4_h_r_30 <X> T_6_24.lc_trk_g3_6
 (26 15)  (314 399)  (314 399)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 399)  (315 399)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 399)  (316 399)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 399)  (317 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 399)  (318 399)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 399)  (319 399)  routing T_6_24.lc_trk_g0_2 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 399)  (320 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (321 399)  (321 399)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.input_2_7
 (34 15)  (322 399)  (322 399)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.input_2_7
 (39 15)  (327 399)  (327 399)  LC_7 Logic Functioning bit
 (41 15)  (329 399)  (329 399)  LC_7 Logic Functioning bit
 (42 15)  (330 399)  (330 399)  LC_7 Logic Functioning bit
 (43 15)  (331 399)  (331 399)  LC_7 Logic Functioning bit


LogicTile_7_24

 (3 0)  (345 384)  (345 384)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_v_b_0
 (14 0)  (356 384)  (356 384)  routing T_7_24.sp12_h_r_0 <X> T_7_24.lc_trk_g0_0
 (17 0)  (359 384)  (359 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 384)  (360 384)  routing T_7_24.wire_logic_cluster/lc_1/out <X> T_7_24.lc_trk_g0_1
 (25 0)  (367 384)  (367 384)  routing T_7_24.sp4_h_r_10 <X> T_7_24.lc_trk_g0_2
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 384)  (372 384)  routing T_7_24.lc_trk_g0_5 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 384)  (373 384)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 384)  (375 384)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 384)  (377 384)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.input_2_0
 (37 0)  (379 384)  (379 384)  LC_0 Logic Functioning bit
 (39 0)  (381 384)  (381 384)  LC_0 Logic Functioning bit
 (40 0)  (382 384)  (382 384)  LC_0 Logic Functioning bit
 (41 0)  (383 384)  (383 384)  LC_0 Logic Functioning bit
 (42 0)  (384 384)  (384 384)  LC_0 Logic Functioning bit
 (3 1)  (345 385)  (345 385)  routing T_7_24.sp12_h_r_0 <X> T_7_24.sp12_v_b_0
 (8 1)  (350 385)  (350 385)  routing T_7_24.sp4_h_l_42 <X> T_7_24.sp4_v_b_1
 (9 1)  (351 385)  (351 385)  routing T_7_24.sp4_h_l_42 <X> T_7_24.sp4_v_b_1
 (10 1)  (352 385)  (352 385)  routing T_7_24.sp4_h_l_42 <X> T_7_24.sp4_v_b_1
 (14 1)  (356 385)  (356 385)  routing T_7_24.sp12_h_r_0 <X> T_7_24.lc_trk_g0_0
 (15 1)  (357 385)  (357 385)  routing T_7_24.sp12_h_r_0 <X> T_7_24.lc_trk_g0_0
 (17 1)  (359 385)  (359 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (364 385)  (364 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 385)  (365 385)  routing T_7_24.sp4_h_r_10 <X> T_7_24.lc_trk_g0_2
 (24 1)  (366 385)  (366 385)  routing T_7_24.sp4_h_r_10 <X> T_7_24.lc_trk_g0_2
 (26 1)  (368 385)  (368 385)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 385)  (373 385)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 385)  (374 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (377 385)  (377 385)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.input_2_0
 (38 1)  (380 385)  (380 385)  LC_0 Logic Functioning bit
 (40 1)  (382 385)  (382 385)  LC_0 Logic Functioning bit
 (41 1)  (383 385)  (383 385)  LC_0 Logic Functioning bit
 (42 1)  (384 385)  (384 385)  LC_0 Logic Functioning bit
 (1 2)  (343 386)  (343 386)  routing T_7_24.glb_netwk_5 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (346 386)  (346 386)  routing T_7_24.sp4_h_r_0 <X> T_7_24.sp4_v_t_37
 (13 2)  (355 386)  (355 386)  routing T_7_24.sp4_v_b_2 <X> T_7_24.sp4_v_t_39
 (14 2)  (356 386)  (356 386)  routing T_7_24.wire_logic_cluster/lc_4/out <X> T_7_24.lc_trk_g0_4
 (15 2)  (357 386)  (357 386)  routing T_7_24.sp4_h_r_21 <X> T_7_24.lc_trk_g0_5
 (16 2)  (358 386)  (358 386)  routing T_7_24.sp4_h_r_21 <X> T_7_24.lc_trk_g0_5
 (17 2)  (359 386)  (359 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 386)  (360 386)  routing T_7_24.sp4_h_r_21 <X> T_7_24.lc_trk_g0_5
 (22 2)  (364 386)  (364 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (371 386)  (371 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 386)  (372 386)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 386)  (374 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 386)  (375 386)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 386)  (376 386)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 386)  (379 386)  LC_1 Logic Functioning bit
 (42 2)  (384 386)  (384 386)  LC_1 Logic Functioning bit
 (50 2)  (392 386)  (392 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 387)  (342 387)  routing T_7_24.glb_netwk_5 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (1 3)  (343 387)  (343 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (5 3)  (347 387)  (347 387)  routing T_7_24.sp4_h_r_0 <X> T_7_24.sp4_v_t_37
 (17 3)  (359 387)  (359 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (360 387)  (360 387)  routing T_7_24.sp4_h_r_21 <X> T_7_24.lc_trk_g0_5
 (21 3)  (363 387)  (363 387)  routing T_7_24.sp4_r_v_b_31 <X> T_7_24.lc_trk_g0_7
 (22 3)  (364 387)  (364 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (365 387)  (365 387)  routing T_7_24.sp4_v_b_22 <X> T_7_24.lc_trk_g0_6
 (24 3)  (366 387)  (366 387)  routing T_7_24.sp4_v_b_22 <X> T_7_24.lc_trk_g0_6
 (27 3)  (369 387)  (369 387)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 387)  (371 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 387)  (373 387)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (42 3)  (384 387)  (384 387)  LC_1 Logic Functioning bit
 (0 4)  (342 388)  (342 388)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (1 4)  (343 388)  (343 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (356 388)  (356 388)  routing T_7_24.sp12_h_r_0 <X> T_7_24.lc_trk_g1_0
 (15 4)  (357 388)  (357 388)  routing T_7_24.sp4_h_r_1 <X> T_7_24.lc_trk_g1_1
 (16 4)  (358 388)  (358 388)  routing T_7_24.sp4_h_r_1 <X> T_7_24.lc_trk_g1_1
 (17 4)  (359 388)  (359 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (369 388)  (369 388)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 388)  (370 388)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 388)  (372 388)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 388)  (375 388)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 388)  (377 388)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.input_2_2
 (43 4)  (385 388)  (385 388)  LC_2 Logic Functioning bit
 (1 5)  (343 389)  (343 389)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (5 5)  (347 389)  (347 389)  routing T_7_24.sp4_h_r_3 <X> T_7_24.sp4_v_b_3
 (9 5)  (351 389)  (351 389)  routing T_7_24.sp4_v_t_45 <X> T_7_24.sp4_v_b_4
 (10 5)  (352 389)  (352 389)  routing T_7_24.sp4_v_t_45 <X> T_7_24.sp4_v_b_4
 (14 5)  (356 389)  (356 389)  routing T_7_24.sp12_h_r_0 <X> T_7_24.lc_trk_g1_0
 (15 5)  (357 389)  (357 389)  routing T_7_24.sp12_h_r_0 <X> T_7_24.lc_trk_g1_0
 (17 5)  (359 389)  (359 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (360 389)  (360 389)  routing T_7_24.sp4_h_r_1 <X> T_7_24.lc_trk_g1_1
 (27 5)  (369 389)  (369 389)  routing T_7_24.lc_trk_g1_1 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 389)  (373 389)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 389)  (374 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (376 389)  (376 389)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.input_2_2
 (37 5)  (379 389)  (379 389)  LC_2 Logic Functioning bit
 (39 5)  (381 389)  (381 389)  LC_2 Logic Functioning bit
 (43 5)  (385 389)  (385 389)  LC_2 Logic Functioning bit
 (4 6)  (346 390)  (346 390)  routing T_7_24.sp4_h_r_3 <X> T_7_24.sp4_v_t_38
 (10 6)  (352 390)  (352 390)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_h_l_41
 (13 6)  (355 390)  (355 390)  routing T_7_24.sp4_v_b_5 <X> T_7_24.sp4_v_t_40
 (15 6)  (357 390)  (357 390)  routing T_7_24.sp4_h_r_13 <X> T_7_24.lc_trk_g1_5
 (16 6)  (358 390)  (358 390)  routing T_7_24.sp4_h_r_13 <X> T_7_24.lc_trk_g1_5
 (17 6)  (359 390)  (359 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 390)  (360 390)  routing T_7_24.sp4_h_r_13 <X> T_7_24.lc_trk_g1_5
 (21 6)  (363 390)  (363 390)  routing T_7_24.sp4_v_b_15 <X> T_7_24.lc_trk_g1_7
 (22 6)  (364 390)  (364 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 390)  (365 390)  routing T_7_24.sp4_v_b_15 <X> T_7_24.lc_trk_g1_7
 (27 6)  (369 390)  (369 390)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 390)  (371 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 390)  (372 390)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 390)  (373 390)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 390)  (374 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 390)  (375 390)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 390)  (376 390)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 390)  (379 390)  LC_3 Logic Functioning bit
 (38 6)  (380 390)  (380 390)  LC_3 Logic Functioning bit
 (39 6)  (381 390)  (381 390)  LC_3 Logic Functioning bit
 (40 6)  (382 390)  (382 390)  LC_3 Logic Functioning bit
 (42 6)  (384 390)  (384 390)  LC_3 Logic Functioning bit
 (50 6)  (392 390)  (392 390)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (347 391)  (347 391)  routing T_7_24.sp4_h_r_3 <X> T_7_24.sp4_v_t_38
 (21 7)  (363 391)  (363 391)  routing T_7_24.sp4_v_b_15 <X> T_7_24.lc_trk_g1_7
 (22 7)  (364 391)  (364 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 391)  (365 391)  routing T_7_24.sp4_h_r_6 <X> T_7_24.lc_trk_g1_6
 (24 7)  (366 391)  (366 391)  routing T_7_24.sp4_h_r_6 <X> T_7_24.lc_trk_g1_6
 (25 7)  (367 391)  (367 391)  routing T_7_24.sp4_h_r_6 <X> T_7_24.lc_trk_g1_6
 (29 7)  (371 391)  (371 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 391)  (372 391)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 391)  (373 391)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 391)  (379 391)  LC_3 Logic Functioning bit
 (38 7)  (380 391)  (380 391)  LC_3 Logic Functioning bit
 (39 7)  (381 391)  (381 391)  LC_3 Logic Functioning bit
 (41 7)  (383 391)  (383 391)  LC_3 Logic Functioning bit
 (43 7)  (385 391)  (385 391)  LC_3 Logic Functioning bit
 (4 8)  (346 392)  (346 392)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_v_b_6
 (13 8)  (355 392)  (355 392)  routing T_7_24.sp4_v_t_45 <X> T_7_24.sp4_v_b_8
 (22 8)  (364 392)  (364 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (371 392)  (371 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 392)  (372 392)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 392)  (373 392)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 392)  (374 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 392)  (376 392)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 392)  (378 392)  LC_4 Logic Functioning bit
 (38 8)  (380 392)  (380 392)  LC_4 Logic Functioning bit
 (21 9)  (363 393)  (363 393)  routing T_7_24.sp4_r_v_b_35 <X> T_7_24.lc_trk_g2_3
 (22 9)  (364 393)  (364 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 393)  (365 393)  routing T_7_24.sp4_h_l_15 <X> T_7_24.lc_trk_g2_2
 (24 9)  (366 393)  (366 393)  routing T_7_24.sp4_h_l_15 <X> T_7_24.lc_trk_g2_2
 (25 9)  (367 393)  (367 393)  routing T_7_24.sp4_h_l_15 <X> T_7_24.lc_trk_g2_2
 (30 9)  (372 393)  (372 393)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 393)  (373 393)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 393)  (378 393)  LC_4 Logic Functioning bit
 (38 9)  (380 393)  (380 393)  LC_4 Logic Functioning bit
 (17 10)  (359 394)  (359 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 394)  (360 394)  routing T_7_24.wire_logic_cluster/lc_5/out <X> T_7_24.lc_trk_g2_5
 (22 10)  (364 394)  (364 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (368 394)  (368 394)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 394)  (371 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 394)  (372 394)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 394)  (374 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (377 394)  (377 394)  routing T_7_24.lc_trk_g0_5 <X> T_7_24.input_2_5
 (37 10)  (379 394)  (379 394)  LC_5 Logic Functioning bit
 (39 10)  (381 394)  (381 394)  LC_5 Logic Functioning bit
 (40 10)  (382 394)  (382 394)  LC_5 Logic Functioning bit
 (41 10)  (383 394)  (383 394)  LC_5 Logic Functioning bit
 (42 10)  (384 394)  (384 394)  LC_5 Logic Functioning bit
 (48 10)  (390 394)  (390 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (357 395)  (357 395)  routing T_7_24.sp4_v_t_33 <X> T_7_24.lc_trk_g2_4
 (16 11)  (358 395)  (358 395)  routing T_7_24.sp4_v_t_33 <X> T_7_24.lc_trk_g2_4
 (17 11)  (359 395)  (359 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (368 395)  (368 395)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 395)  (370 395)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 395)  (371 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 395)  (372 395)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 395)  (373 395)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 395)  (374 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (380 395)  (380 395)  LC_5 Logic Functioning bit
 (40 11)  (382 395)  (382 395)  LC_5 Logic Functioning bit
 (41 11)  (383 395)  (383 395)  LC_5 Logic Functioning bit
 (42 11)  (384 395)  (384 395)  LC_5 Logic Functioning bit
 (5 12)  (347 396)  (347 396)  routing T_7_24.sp4_h_l_43 <X> T_7_24.sp4_h_r_9
 (7 12)  (349 396)  (349 396)  Column buffer control bit: LH_colbuf_cntl_5

 (22 12)  (364 396)  (364 396)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (366 396)  (366 396)  routing T_7_24.tnr_op_3 <X> T_7_24.lc_trk_g3_3
 (29 12)  (371 396)  (371 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 396)  (372 396)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 396)  (373 396)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 396)  (374 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 396)  (376 396)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 396)  (379 396)  LC_6 Logic Functioning bit
 (39 12)  (381 396)  (381 396)  LC_6 Logic Functioning bit
 (40 12)  (382 396)  (382 396)  LC_6 Logic Functioning bit
 (41 12)  (383 396)  (383 396)  LC_6 Logic Functioning bit
 (42 12)  (384 396)  (384 396)  LC_6 Logic Functioning bit
 (4 13)  (346 397)  (346 397)  routing T_7_24.sp4_h_l_43 <X> T_7_24.sp4_h_r_9
 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4

 (8 13)  (350 397)  (350 397)  routing T_7_24.sp4_h_r_10 <X> T_7_24.sp4_v_b_10
 (26 13)  (368 397)  (368 397)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 397)  (369 397)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 397)  (370 397)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 397)  (371 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 397)  (372 397)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 397)  (373 397)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 397)  (374 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (39 13)  (381 397)  (381 397)  LC_6 Logic Functioning bit
 (40 13)  (382 397)  (382 397)  LC_6 Logic Functioning bit
 (41 13)  (383 397)  (383 397)  LC_6 Logic Functioning bit
 (43 13)  (385 397)  (385 397)  LC_6 Logic Functioning bit
 (51 13)  (393 397)  (393 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (342 398)  (342 398)  routing T_7_24.glb_netwk_4 <X> T_7_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 398)  (343 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 398)  (346 398)  routing T_7_24.sp4_v_b_9 <X> T_7_24.sp4_v_t_44
 (7 14)  (349 398)  (349 398)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (356 398)  (356 398)  routing T_7_24.sp4_h_r_44 <X> T_7_24.lc_trk_g3_4
 (21 14)  (363 398)  (363 398)  routing T_7_24.sp4_h_l_34 <X> T_7_24.lc_trk_g3_7
 (22 14)  (364 398)  (364 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (365 398)  (365 398)  routing T_7_24.sp4_h_l_34 <X> T_7_24.lc_trk_g3_7
 (24 14)  (366 398)  (366 398)  routing T_7_24.sp4_h_l_34 <X> T_7_24.lc_trk_g3_7
 (26 14)  (368 398)  (368 398)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 398)  (370 398)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 398)  (371 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 398)  (372 398)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 398)  (373 398)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 398)  (374 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 398)  (375 398)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 398)  (376 398)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 398)  (379 398)  LC_7 Logic Functioning bit
 (39 14)  (381 398)  (381 398)  LC_7 Logic Functioning bit
 (40 14)  (382 398)  (382 398)  LC_7 Logic Functioning bit
 (41 14)  (383 398)  (383 398)  LC_7 Logic Functioning bit
 (42 14)  (384 398)  (384 398)  LC_7 Logic Functioning bit
 (45 14)  (387 398)  (387 398)  LC_7 Logic Functioning bit
 (47 14)  (389 398)  (389 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (392 398)  (392 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (350 399)  (350 399)  routing T_7_24.sp4_v_b_7 <X> T_7_24.sp4_v_t_47
 (10 15)  (352 399)  (352 399)  routing T_7_24.sp4_v_b_7 <X> T_7_24.sp4_v_t_47
 (14 15)  (356 399)  (356 399)  routing T_7_24.sp4_h_r_44 <X> T_7_24.lc_trk_g3_4
 (15 15)  (357 399)  (357 399)  routing T_7_24.sp4_h_r_44 <X> T_7_24.lc_trk_g3_4
 (16 15)  (358 399)  (358 399)  routing T_7_24.sp4_h_r_44 <X> T_7_24.lc_trk_g3_4
 (17 15)  (359 399)  (359 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (363 399)  (363 399)  routing T_7_24.sp4_h_l_34 <X> T_7_24.lc_trk_g3_7
 (28 15)  (370 399)  (370 399)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 399)  (371 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 399)  (373 399)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 399)  (379 399)  LC_7 Logic Functioning bit
 (39 15)  (381 399)  (381 399)  LC_7 Logic Functioning bit
 (40 15)  (382 399)  (382 399)  LC_7 Logic Functioning bit
 (41 15)  (383 399)  (383 399)  LC_7 Logic Functioning bit
 (43 15)  (385 399)  (385 399)  LC_7 Logic Functioning bit
 (45 15)  (387 399)  (387 399)  LC_7 Logic Functioning bit


RAM_Tile_8_24

 (2 0)  (398 384)  (398 384)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (401 384)  (401 384)  routing T_8_24.sp4_v_t_37 <X> T_8_24.sp4_h_r_0
 (9 0)  (405 384)  (405 384)  routing T_8_24.sp4_v_t_36 <X> T_8_24.sp4_h_r_1
 (12 0)  (408 384)  (408 384)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (15 0)  (411 384)  (411 384)  routing T_8_24.sp4_h_r_17 <X> T_8_24.lc_trk_g0_1
 (16 0)  (412 384)  (412 384)  routing T_8_24.sp4_h_r_17 <X> T_8_24.lc_trk_g0_1
 (17 0)  (413 384)  (413 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 384)  (414 384)  routing T_8_24.sp4_h_r_17 <X> T_8_24.lc_trk_g0_1
 (28 0)  (424 384)  (424 384)  routing T_8_24.lc_trk_g2_5 <X> T_8_24.wire_bram/ram/WDATA_7
 (29 0)  (425 384)  (425 384)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_5 wire_bram/ram/WDATA_7
 (30 0)  (426 384)  (426 384)  routing T_8_24.lc_trk_g2_5 <X> T_8_24.wire_bram/ram/WDATA_7
 (8 1)  (404 385)  (404 385)  routing T_8_24.sp4_h_l_36 <X> T_8_24.sp4_v_b_1
 (9 1)  (405 385)  (405 385)  routing T_8_24.sp4_h_l_36 <X> T_8_24.sp4_v_b_1
 (11 1)  (407 385)  (407 385)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (13 1)  (409 385)  (409 385)  routing T_8_24.sp4_v_b_8 <X> T_8_24.sp4_h_r_2
 (18 1)  (414 385)  (414 385)  routing T_8_24.sp4_h_r_17 <X> T_8_24.lc_trk_g0_1
 (39 1)  (435 385)  (435 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_bram/ram/RDATA_7 sp4_v_b_16
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_5 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (11 2)  (407 386)  (407 386)  routing T_8_24.sp4_v_b_11 <X> T_8_24.sp4_v_t_39
 (15 2)  (411 386)  (411 386)  routing T_8_24.sp4_h_l_8 <X> T_8_24.lc_trk_g0_5
 (16 2)  (412 386)  (412 386)  routing T_8_24.sp4_h_l_8 <X> T_8_24.lc_trk_g0_5
 (17 2)  (413 386)  (413 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (414 386)  (414 386)  routing T_8_24.sp4_h_l_8 <X> T_8_24.lc_trk_g0_5
 (21 2)  (417 386)  (417 386)  routing T_8_24.sp4_v_b_7 <X> T_8_24.lc_trk_g0_7
 (22 2)  (418 386)  (418 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (419 386)  (419 386)  routing T_8_24.sp4_v_b_7 <X> T_8_24.lc_trk_g0_7
 (28 2)  (424 386)  (424 386)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WDATA_6
 (29 2)  (425 386)  (425 386)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_6
 (30 2)  (426 386)  (426 386)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WDATA_6
 (41 2)  (437 386)  (437 386)  Enable bit of Mux _out_links/OutMuxb_1 => wire_bram/ram/RDATA_6 sp4_r_v_b_35
 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_5 <X> T_8_24.wire_bram/ram/WCLK
 (12 3)  (408 387)  (408 387)  routing T_8_24.sp4_v_b_11 <X> T_8_24.sp4_v_t_39
 (18 3)  (414 387)  (414 387)  routing T_8_24.sp4_h_l_8 <X> T_8_24.lc_trk_g0_5
 (0 4)  (396 388)  (396 388)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_bram/ram/WCLKE
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (2 4)  (398 388)  (398 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 4)  (401 388)  (401 388)  routing T_8_24.sp4_v_t_38 <X> T_8_24.sp4_h_r_3
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (8 4)  (404 388)  (404 388)  routing T_8_24.sp4_v_b_10 <X> T_8_24.sp4_h_r_4
 (9 4)  (405 388)  (405 388)  routing T_8_24.sp4_v_b_10 <X> T_8_24.sp4_h_r_4
 (10 4)  (406 388)  (406 388)  routing T_8_24.sp4_v_b_10 <X> T_8_24.sp4_h_r_4
 (29 4)  (425 388)  (425 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (426 388)  (426 388)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_bram/ram/WDATA_5
 (37 4)  (433 388)  (433 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_bram/ram/WCLKE
 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (8 5)  (404 389)  (404 389)  routing T_8_24.sp4_h_l_41 <X> T_8_24.sp4_v_b_4
 (9 5)  (405 389)  (405 389)  routing T_8_24.sp4_h_l_41 <X> T_8_24.sp4_v_b_4
 (30 5)  (426 389)  (426 389)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_bram/ram/WDATA_5
 (4 6)  (400 390)  (400 390)  routing T_8_24.sp4_v_b_3 <X> T_8_24.sp4_v_t_38
 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (28 6)  (424 390)  (424 390)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_bram/ram/WDATA_4
 (29 6)  (425 390)  (425 390)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_4
 (30 6)  (426 390)  (426 390)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_bram/ram/WDATA_4
 (38 6)  (434 390)  (434 390)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_4 sp4_v_b_38
 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (30 7)  (426 391)  (426 391)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_bram/ram/WDATA_4
 (4 8)  (400 392)  (400 392)  routing T_8_24.sp4_h_l_43 <X> T_8_24.sp4_v_b_6
 (12 8)  (408 392)  (408 392)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_h_r_8
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 392)  (426 392)  routing T_8_24.lc_trk_g0_5 <X> T_8_24.wire_bram/ram/WDATA_3
 (39 8)  (435 392)  (435 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (4 9)  (400 393)  (400 393)  routing T_8_24.sp4_h_l_47 <X> T_8_24.sp4_h_r_6
 (5 9)  (401 393)  (401 393)  routing T_8_24.sp4_h_l_43 <X> T_8_24.sp4_v_b_6
 (6 9)  (402 393)  (402 393)  routing T_8_24.sp4_h_l_47 <X> T_8_24.sp4_h_r_6
 (11 9)  (407 393)  (407 393)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_h_r_8
 (13 9)  (409 393)  (409 393)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_h_r_8
 (14 9)  (410 393)  (410 393)  routing T_8_24.sp12_v_b_16 <X> T_8_24.lc_trk_g2_0
 (16 9)  (412 393)  (412 393)  routing T_8_24.sp12_v_b_16 <X> T_8_24.lc_trk_g2_0
 (17 9)  (413 393)  (413 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (418 393)  (418 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (6 10)  (402 394)  (402 394)  routing T_8_24.sp4_h_l_36 <X> T_8_24.sp4_v_t_43
 (11 10)  (407 394)  (407 394)  routing T_8_24.sp4_h_l_38 <X> T_8_24.sp4_v_t_45
 (15 10)  (411 394)  (411 394)  routing T_8_24.sp4_h_l_16 <X> T_8_24.lc_trk_g2_5
 (16 10)  (412 394)  (412 394)  routing T_8_24.sp4_h_l_16 <X> T_8_24.lc_trk_g2_5
 (17 10)  (413 394)  (413 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (28 10)  (424 394)  (424 394)  routing T_8_24.lc_trk_g2_0 <X> T_8_24.wire_bram/ram/WDATA_2
 (29 10)  (425 394)  (425 394)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_2
 (9 11)  (405 395)  (405 395)  routing T_8_24.sp4_v_b_7 <X> T_8_24.sp4_v_t_42
 (13 11)  (409 395)  (409 395)  routing T_8_24.sp4_v_b_3 <X> T_8_24.sp4_h_l_45
 (14 11)  (410 395)  (410 395)  routing T_8_24.sp4_r_v_b_36 <X> T_8_24.lc_trk_g2_4
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (414 395)  (414 395)  routing T_8_24.sp4_h_l_16 <X> T_8_24.lc_trk_g2_5
 (22 11)  (418 395)  (418 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 395)  (421 395)  routing T_8_24.sp4_r_v_b_38 <X> T_8_24.lc_trk_g2_6
 (37 11)  (433 395)  (433 395)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (4 12)  (400 396)  (400 396)  routing T_8_24.sp4_h_l_38 <X> T_8_24.sp4_v_b_9
 (5 12)  (401 396)  (401 396)  routing T_8_24.sp4_h_l_43 <X> T_8_24.sp4_h_r_9
 (6 12)  (402 396)  (402 396)  routing T_8_24.sp4_h_l_38 <X> T_8_24.sp4_v_b_9
 (7 12)  (403 396)  (403 396)  Column buffer control bit: MEMT_colbuf_cntl_5

 (10 12)  (406 396)  (406 396)  routing T_8_24.sp4_v_t_40 <X> T_8_24.sp4_h_r_10
 (29 12)  (425 396)  (425 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (4 13)  (400 397)  (400 397)  routing T_8_24.sp4_h_l_43 <X> T_8_24.sp4_h_r_9
 (5 13)  (401 397)  (401 397)  routing T_8_24.sp4_h_l_38 <X> T_8_24.sp4_v_b_9
 (19 13)  (415 397)  (415 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12
 (40 13)  (436 397)  (436 397)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 398)  (412 398)  routing T_8_24.sp4_v_b_37 <X> T_8_24.lc_trk_g3_5
 (17 14)  (413 398)  (413 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 398)  (414 398)  routing T_8_24.sp4_v_b_37 <X> T_8_24.lc_trk_g3_5
 (22 14)  (418 398)  (418 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (419 398)  (419 398)  routing T_8_24.sp4_v_b_47 <X> T_8_24.lc_trk_g3_7
 (24 14)  (420 398)  (420 398)  routing T_8_24.sp4_v_b_47 <X> T_8_24.lc_trk_g3_7
 (27 14)  (423 398)  (423 398)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_bram/ram/WDATA_0
 (28 14)  (424 398)  (424 398)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_bram/ram/WDATA_0
 (29 14)  (425 398)  (425 398)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_0
 (30 14)  (426 398)  (426 398)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_bram/ram/WDATA_0
 (36 14)  (432 398)  (432 398)  Enable bit of Mux _out_links/OutMux8_7 => wire_bram/ram/RDATA_0 sp4_h_r_46
 (0 15)  (396 399)  (396 399)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_bram/ram/WE
 (5 15)  (401 399)  (401 399)  routing T_8_24.sp4_h_l_44 <X> T_8_24.sp4_v_t_44
 (18 15)  (414 399)  (414 399)  routing T_8_24.sp4_v_b_37 <X> T_8_24.lc_trk_g3_5
 (30 15)  (426 399)  (426 399)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.wire_bram/ram/WDATA_0


LogicTile_9_24

 (5 0)  (443 384)  (443 384)  routing T_9_24.sp4_v_b_0 <X> T_9_24.sp4_h_r_0
 (21 0)  (459 384)  (459 384)  routing T_9_24.sp4_h_r_19 <X> T_9_24.lc_trk_g0_3
 (22 0)  (460 384)  (460 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (461 384)  (461 384)  routing T_9_24.sp4_h_r_19 <X> T_9_24.lc_trk_g0_3
 (24 0)  (462 384)  (462 384)  routing T_9_24.sp4_h_r_19 <X> T_9_24.lc_trk_g0_3
 (26 0)  (464 384)  (464 384)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 384)  (465 384)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 384)  (466 384)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 384)  (468 384)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 384)  (469 384)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 384)  (471 384)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 384)  (472 384)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 384)  (475 384)  LC_0 Logic Functioning bit
 (39 0)  (477 384)  (477 384)  LC_0 Logic Functioning bit
 (40 0)  (478 384)  (478 384)  LC_0 Logic Functioning bit
 (41 0)  (479 384)  (479 384)  LC_0 Logic Functioning bit
 (42 0)  (480 384)  (480 384)  LC_0 Logic Functioning bit
 (46 0)  (484 384)  (484 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (444 385)  (444 385)  routing T_9_24.sp4_v_b_0 <X> T_9_24.sp4_h_r_0
 (12 1)  (450 385)  (450 385)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_b_2
 (15 1)  (453 385)  (453 385)  routing T_9_24.sp4_v_t_5 <X> T_9_24.lc_trk_g0_0
 (16 1)  (454 385)  (454 385)  routing T_9_24.sp4_v_t_5 <X> T_9_24.lc_trk_g0_0
 (17 1)  (455 385)  (455 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (459 385)  (459 385)  routing T_9_24.sp4_h_r_19 <X> T_9_24.lc_trk_g0_3
 (22 1)  (460 385)  (460 385)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 385)  (462 385)  routing T_9_24.top_op_2 <X> T_9_24.lc_trk_g0_2
 (25 1)  (463 385)  (463 385)  routing T_9_24.top_op_2 <X> T_9_24.lc_trk_g0_2
 (26 1)  (464 385)  (464 385)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 385)  (465 385)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 385)  (467 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 385)  (469 385)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 385)  (470 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (477 385)  (477 385)  LC_0 Logic Functioning bit
 (40 1)  (478 385)  (478 385)  LC_0 Logic Functioning bit
 (41 1)  (479 385)  (479 385)  LC_0 Logic Functioning bit
 (43 1)  (481 385)  (481 385)  LC_0 Logic Functioning bit
 (1 2)  (439 386)  (439 386)  routing T_9_24.glb_netwk_5 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (459 386)  (459 386)  routing T_9_24.sp4_v_b_7 <X> T_9_24.lc_trk_g0_7
 (22 2)  (460 386)  (460 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (461 386)  (461 386)  routing T_9_24.sp4_v_b_7 <X> T_9_24.lc_trk_g0_7
 (26 2)  (464 386)  (464 386)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 386)  (465 386)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 386)  (471 386)  routing T_9_24.lc_trk_g2_0 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 386)  (473 386)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.input_2_1
 (40 2)  (478 386)  (478 386)  LC_1 Logic Functioning bit
 (45 2)  (483 386)  (483 386)  LC_1 Logic Functioning bit
 (46 2)  (484 386)  (484 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (489 386)  (489 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (491 386)  (491 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (438 387)  (438 387)  routing T_9_24.glb_netwk_5 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (22 3)  (460 387)  (460 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 387)  (461 387)  routing T_9_24.sp4_v_b_22 <X> T_9_24.lc_trk_g0_6
 (24 3)  (462 387)  (462 387)  routing T_9_24.sp4_v_b_22 <X> T_9_24.lc_trk_g0_6
 (26 3)  (464 387)  (464 387)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 387)  (465 387)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 387)  (467 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 387)  (468 387)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 387)  (470 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (472 387)  (472 387)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.input_2_1
 (47 3)  (485 387)  (485 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (443 388)  (443 388)  routing T_9_24.sp4_v_b_3 <X> T_9_24.sp4_h_r_3
 (8 4)  (446 388)  (446 388)  routing T_9_24.sp4_v_b_4 <X> T_9_24.sp4_h_r_4
 (9 4)  (447 388)  (447 388)  routing T_9_24.sp4_v_b_4 <X> T_9_24.sp4_h_r_4
 (22 4)  (460 388)  (460 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (466 388)  (466 388)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 388)  (467 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 388)  (468 388)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 388)  (469 388)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 388)  (470 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 388)  (471 388)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 388)  (472 388)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 388)  (473 388)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.input_2_2
 (37 4)  (475 388)  (475 388)  LC_2 Logic Functioning bit
 (39 4)  (477 388)  (477 388)  LC_2 Logic Functioning bit
 (40 4)  (478 388)  (478 388)  LC_2 Logic Functioning bit
 (41 4)  (479 388)  (479 388)  LC_2 Logic Functioning bit
 (42 4)  (480 388)  (480 388)  LC_2 Logic Functioning bit
 (6 5)  (444 389)  (444 389)  routing T_9_24.sp4_v_b_3 <X> T_9_24.sp4_h_r_3
 (27 5)  (465 389)  (465 389)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 389)  (466 389)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 389)  (467 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 389)  (468 389)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 389)  (469 389)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 389)  (470 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (472 389)  (472 389)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.input_2_2
 (39 5)  (477 389)  (477 389)  LC_2 Logic Functioning bit
 (40 5)  (478 389)  (478 389)  LC_2 Logic Functioning bit
 (41 5)  (479 389)  (479 389)  LC_2 Logic Functioning bit
 (43 5)  (481 389)  (481 389)  LC_2 Logic Functioning bit
 (3 6)  (441 390)  (441 390)  routing T_9_24.sp12_v_b_0 <X> T_9_24.sp12_v_t_23
 (11 6)  (449 390)  (449 390)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_40
 (13 6)  (451 390)  (451 390)  routing T_9_24.sp4_v_b_9 <X> T_9_24.sp4_v_t_40
 (14 6)  (452 390)  (452 390)  routing T_9_24.sp4_h_l_1 <X> T_9_24.lc_trk_g1_4
 (15 6)  (453 390)  (453 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (16 6)  (454 390)  (454 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 390)  (456 390)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (21 6)  (459 390)  (459 390)  routing T_9_24.wire_logic_cluster/lc_7/out <X> T_9_24.lc_trk_g1_7
 (22 6)  (460 390)  (460 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 390)  (464 390)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 390)  (465 390)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 390)  (466 390)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 390)  (467 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 390)  (468 390)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 390)  (470 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (480 390)  (480 390)  LC_3 Logic Functioning bit
 (50 6)  (488 390)  (488 390)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (453 391)  (453 391)  routing T_9_24.sp4_h_l_1 <X> T_9_24.lc_trk_g1_4
 (16 7)  (454 391)  (454 391)  routing T_9_24.sp4_h_l_1 <X> T_9_24.lc_trk_g1_4
 (17 7)  (455 391)  (455 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (456 391)  (456 391)  routing T_9_24.sp4_h_r_21 <X> T_9_24.lc_trk_g1_5
 (22 7)  (460 391)  (460 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 391)  (461 391)  routing T_9_24.sp4_v_b_22 <X> T_9_24.lc_trk_g1_6
 (24 7)  (462 391)  (462 391)  routing T_9_24.sp4_v_b_22 <X> T_9_24.lc_trk_g1_6
 (26 7)  (464 391)  (464 391)  routing T_9_24.lc_trk_g0_7 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 391)  (467 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 391)  (469 391)  routing T_9_24.lc_trk_g0_2 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (42 7)  (480 391)  (480 391)  LC_3 Logic Functioning bit
 (43 7)  (481 391)  (481 391)  LC_3 Logic Functioning bit
 (4 8)  (442 392)  (442 392)  routing T_9_24.sp4_v_t_47 <X> T_9_24.sp4_v_b_6
 (6 8)  (444 392)  (444 392)  routing T_9_24.sp4_v_t_47 <X> T_9_24.sp4_v_b_6
 (22 8)  (460 392)  (460 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (464 392)  (464 392)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (475 392)  (475 392)  LC_4 Logic Functioning bit
 (39 8)  (477 392)  (477 392)  LC_4 Logic Functioning bit
 (40 8)  (478 392)  (478 392)  LC_4 Logic Functioning bit
 (41 8)  (479 392)  (479 392)  LC_4 Logic Functioning bit
 (46 8)  (484 392)  (484 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (486 392)  (486 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (488 392)  (488 392)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (491 392)  (491 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (7 9)  (445 393)  (445 393)  Column buffer control bit: LH_colbuf_cntl_0

 (16 9)  (454 393)  (454 393)  routing T_9_24.sp12_v_b_8 <X> T_9_24.lc_trk_g2_0
 (17 9)  (455 393)  (455 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (459 393)  (459 393)  routing T_9_24.sp4_r_v_b_35 <X> T_9_24.lc_trk_g2_3
 (26 9)  (464 393)  (464 393)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 393)  (466 393)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 393)  (467 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 393)  (469 393)  routing T_9_24.lc_trk_g0_3 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 393)  (474 393)  LC_4 Logic Functioning bit
 (38 9)  (476 393)  (476 393)  LC_4 Logic Functioning bit
 (40 9)  (478 393)  (478 393)  LC_4 Logic Functioning bit
 (41 9)  (479 393)  (479 393)  LC_4 Logic Functioning bit
 (14 10)  (452 394)  (452 394)  routing T_9_24.sp12_v_t_3 <X> T_9_24.lc_trk_g2_4
 (15 10)  (453 394)  (453 394)  routing T_9_24.sp12_v_t_2 <X> T_9_24.lc_trk_g2_5
 (17 10)  (455 394)  (455 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (456 394)  (456 394)  routing T_9_24.sp12_v_t_2 <X> T_9_24.lc_trk_g2_5
 (21 10)  (459 394)  (459 394)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g2_7
 (22 10)  (460 394)  (460 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 394)  (461 394)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g2_7
 (25 10)  (463 394)  (463 394)  routing T_9_24.sp4_v_b_30 <X> T_9_24.lc_trk_g2_6
 (14 11)  (452 395)  (452 395)  routing T_9_24.sp12_v_t_3 <X> T_9_24.lc_trk_g2_4
 (15 11)  (453 395)  (453 395)  routing T_9_24.sp12_v_t_3 <X> T_9_24.lc_trk_g2_4
 (17 11)  (455 395)  (455 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (456 395)  (456 395)  routing T_9_24.sp12_v_t_2 <X> T_9_24.lc_trk_g2_5
 (21 11)  (459 395)  (459 395)  routing T_9_24.sp4_v_t_26 <X> T_9_24.lc_trk_g2_7
 (22 11)  (460 395)  (460 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 395)  (461 395)  routing T_9_24.sp4_v_b_30 <X> T_9_24.lc_trk_g2_6
 (7 12)  (445 396)  (445 396)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (446 396)  (446 396)  routing T_9_24.sp4_h_l_39 <X> T_9_24.sp4_h_r_10
 (10 12)  (448 396)  (448 396)  routing T_9_24.sp4_h_l_39 <X> T_9_24.sp4_h_r_10
 (11 12)  (449 396)  (449 396)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_v_b_11
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 396)  (456 396)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g3_1
 (26 12)  (464 396)  (464 396)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 396)  (465 396)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 396)  (467 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 396)  (468 396)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 396)  (469 396)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 396)  (471 396)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (478 396)  (478 396)  LC_6 Logic Functioning bit
 (45 12)  (483 396)  (483 396)  LC_6 Logic Functioning bit
 (47 12)  (485 396)  (485 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (486 396)  (486 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (490 396)  (490 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (449 397)  (449 397)  routing T_9_24.sp4_h_l_46 <X> T_9_24.sp4_h_r_11
 (12 13)  (450 397)  (450 397)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_v_b_11
 (26 13)  (464 397)  (464 397)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 397)  (467 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 397)  (470 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (472 397)  (472 397)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_6
 (35 13)  (473 397)  (473 397)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_6
 (51 13)  (489 397)  (489 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (491 397)  (491 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (6 14)  (444 398)  (444 398)  routing T_9_24.sp4_h_l_41 <X> T_9_24.sp4_v_t_44
 (7 14)  (445 398)  (445 398)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (453 398)  (453 398)  routing T_9_24.sp4_h_r_45 <X> T_9_24.lc_trk_g3_5
 (16 14)  (454 398)  (454 398)  routing T_9_24.sp4_h_r_45 <X> T_9_24.lc_trk_g3_5
 (17 14)  (455 398)  (455 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (456 398)  (456 398)  routing T_9_24.sp4_h_r_45 <X> T_9_24.lc_trk_g3_5
 (25 14)  (463 398)  (463 398)  routing T_9_24.wire_logic_cluster/lc_6/out <X> T_9_24.lc_trk_g3_6
 (31 14)  (469 398)  (469 398)  routing T_9_24.lc_trk_g2_4 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 398)  (471 398)  routing T_9_24.lc_trk_g2_4 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 398)  (473 398)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.input_2_7
 (40 14)  (478 398)  (478 398)  LC_7 Logic Functioning bit
 (45 14)  (483 398)  (483 398)  LC_7 Logic Functioning bit
 (46 14)  (484 398)  (484 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (485 398)  (485 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (490 398)  (490 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (491 398)  (491 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (452 399)  (452 399)  routing T_9_24.tnl_op_4 <X> T_9_24.lc_trk_g3_4
 (15 15)  (453 399)  (453 399)  routing T_9_24.tnl_op_4 <X> T_9_24.lc_trk_g3_4
 (17 15)  (455 399)  (455 399)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (456 399)  (456 399)  routing T_9_24.sp4_h_r_45 <X> T_9_24.lc_trk_g3_5
 (22 15)  (460 399)  (460 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 399)  (464 399)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 399)  (466 399)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 399)  (467 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 399)  (470 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 399)  (472 399)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.input_2_7
 (35 15)  (473 399)  (473 399)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.input_2_7
 (41 15)  (479 399)  (479 399)  LC_7 Logic Functioning bit


LogicTile_10_24

 (15 0)  (507 384)  (507 384)  routing T_10_24.sp4_h_l_4 <X> T_10_24.lc_trk_g0_1
 (16 0)  (508 384)  (508 384)  routing T_10_24.sp4_h_l_4 <X> T_10_24.lc_trk_g0_1
 (17 0)  (509 384)  (509 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 384)  (510 384)  routing T_10_24.sp4_h_l_4 <X> T_10_24.lc_trk_g0_1
 (26 0)  (518 384)  (518 384)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 384)  (520 384)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 384)  (521 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 384)  (522 384)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 384)  (523 384)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 384)  (527 384)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.input_2_0
 (36 0)  (528 384)  (528 384)  LC_0 Logic Functioning bit
 (38 0)  (530 384)  (530 384)  LC_0 Logic Functioning bit
 (39 0)  (531 384)  (531 384)  LC_0 Logic Functioning bit
 (40 0)  (532 384)  (532 384)  LC_0 Logic Functioning bit
 (41 0)  (533 384)  (533 384)  LC_0 Logic Functioning bit
 (43 0)  (535 384)  (535 384)  LC_0 Logic Functioning bit
 (48 0)  (540 384)  (540 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (496 385)  (496 385)  routing T_10_24.sp4_v_t_42 <X> T_10_24.sp4_h_r_0
 (14 1)  (506 385)  (506 385)  routing T_10_24.sp4_r_v_b_35 <X> T_10_24.lc_trk_g0_0
 (17 1)  (509 385)  (509 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (510 385)  (510 385)  routing T_10_24.sp4_h_l_4 <X> T_10_24.lc_trk_g0_1
 (26 1)  (518 385)  (518 385)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 385)  (519 385)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 385)  (521 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 385)  (522 385)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 385)  (523 385)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 385)  (524 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (525 385)  (525 385)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.input_2_0
 (36 1)  (528 385)  (528 385)  LC_0 Logic Functioning bit
 (37 1)  (529 385)  (529 385)  LC_0 Logic Functioning bit
 (38 1)  (530 385)  (530 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (40 1)  (532 385)  (532 385)  LC_0 Logic Functioning bit
 (41 1)  (533 385)  (533 385)  LC_0 Logic Functioning bit
 (42 1)  (534 385)  (534 385)  LC_0 Logic Functioning bit
 (15 2)  (507 386)  (507 386)  routing T_10_24.sp4_h_r_5 <X> T_10_24.lc_trk_g0_5
 (16 2)  (508 386)  (508 386)  routing T_10_24.sp4_h_r_5 <X> T_10_24.lc_trk_g0_5
 (17 2)  (509 386)  (509 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (514 386)  (514 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (517 386)  (517 386)  routing T_10_24.lft_op_6 <X> T_10_24.lc_trk_g0_6
 (18 3)  (510 387)  (510 387)  routing T_10_24.sp4_h_r_5 <X> T_10_24.lc_trk_g0_5
 (21 3)  (513 387)  (513 387)  routing T_10_24.sp4_r_v_b_31 <X> T_10_24.lc_trk_g0_7
 (22 3)  (514 387)  (514 387)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 387)  (516 387)  routing T_10_24.lft_op_6 <X> T_10_24.lc_trk_g0_6
 (16 4)  (508 388)  (508 388)  routing T_10_24.sp4_v_b_1 <X> T_10_24.lc_trk_g1_1
 (17 4)  (509 388)  (509 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (510 388)  (510 388)  routing T_10_24.sp4_v_b_1 <X> T_10_24.lc_trk_g1_1
 (25 4)  (517 388)  (517 388)  routing T_10_24.sp4_v_b_10 <X> T_10_24.lc_trk_g1_2
 (27 4)  (519 388)  (519 388)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 388)  (521 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 388)  (523 388)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 388)  (525 388)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 388)  (528 388)  LC_2 Logic Functioning bit
 (38 4)  (530 388)  (530 388)  LC_2 Logic Functioning bit
 (46 4)  (538 388)  (538 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (10 5)  (502 389)  (502 389)  routing T_10_24.sp4_h_r_11 <X> T_10_24.sp4_v_b_4
 (13 5)  (505 389)  (505 389)  routing T_10_24.sp4_v_t_37 <X> T_10_24.sp4_h_r_5
 (14 5)  (506 389)  (506 389)  routing T_10_24.sp4_h_r_0 <X> T_10_24.lc_trk_g1_0
 (15 5)  (507 389)  (507 389)  routing T_10_24.sp4_h_r_0 <X> T_10_24.lc_trk_g1_0
 (16 5)  (508 389)  (508 389)  routing T_10_24.sp4_h_r_0 <X> T_10_24.lc_trk_g1_0
 (17 5)  (509 389)  (509 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (514 389)  (514 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (515 389)  (515 389)  routing T_10_24.sp4_v_b_10 <X> T_10_24.lc_trk_g1_2
 (25 5)  (517 389)  (517 389)  routing T_10_24.sp4_v_b_10 <X> T_10_24.lc_trk_g1_2
 (30 5)  (522 389)  (522 389)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 389)  (523 389)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 389)  (528 389)  LC_2 Logic Functioning bit
 (38 5)  (530 389)  (530 389)  LC_2 Logic Functioning bit
 (12 6)  (504 390)  (504 390)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_40
 (15 6)  (507 390)  (507 390)  routing T_10_24.sp4_h_r_13 <X> T_10_24.lc_trk_g1_5
 (16 6)  (508 390)  (508 390)  routing T_10_24.sp4_h_r_13 <X> T_10_24.lc_trk_g1_5
 (17 6)  (509 390)  (509 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 390)  (510 390)  routing T_10_24.sp4_h_r_13 <X> T_10_24.lc_trk_g1_5
 (21 6)  (513 390)  (513 390)  routing T_10_24.wire_logic_cluster/lc_7/out <X> T_10_24.lc_trk_g1_7
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 390)  (517 390)  routing T_10_24.lft_op_6 <X> T_10_24.lc_trk_g1_6
 (27 6)  (519 390)  (519 390)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 390)  (522 390)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 390)  (525 390)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 390)  (527 390)  routing T_10_24.lc_trk_g0_5 <X> T_10_24.input_2_3
 (37 6)  (529 390)  (529 390)  LC_3 Logic Functioning bit
 (42 6)  (534 390)  (534 390)  LC_3 Logic Functioning bit
 (11 7)  (503 391)  (503 391)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_40
 (13 7)  (505 391)  (505 391)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_h_l_40
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 391)  (516 391)  routing T_10_24.lft_op_6 <X> T_10_24.lc_trk_g1_6
 (29 7)  (521 391)  (521 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 391)  (523 391)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 391)  (524 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (42 7)  (534 391)  (534 391)  LC_3 Logic Functioning bit
 (53 7)  (545 391)  (545 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (10 8)  (502 392)  (502 392)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_r_7
 (11 8)  (503 392)  (503 392)  routing T_10_24.sp4_h_l_39 <X> T_10_24.sp4_v_b_8
 (13 8)  (505 392)  (505 392)  routing T_10_24.sp4_h_l_39 <X> T_10_24.sp4_v_b_8
 (25 8)  (517 392)  (517 392)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g2_2
 (28 8)  (520 392)  (520 392)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 392)  (522 392)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 392)  (525 392)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 392)  (526 392)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 392)  (527 392)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.input_2_4
 (39 8)  (531 392)  (531 392)  LC_4 Logic Functioning bit
 (40 8)  (532 392)  (532 392)  LC_4 Logic Functioning bit
 (42 8)  (534 392)  (534 392)  LC_4 Logic Functioning bit
 (3 9)  (495 393)  (495 393)  routing T_10_24.sp12_h_l_22 <X> T_10_24.sp12_v_b_1
 (12 9)  (504 393)  (504 393)  routing T_10_24.sp4_h_l_39 <X> T_10_24.sp4_v_b_8
 (22 9)  (514 393)  (514 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 393)  (515 393)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g2_2
 (25 9)  (517 393)  (517 393)  routing T_10_24.sp4_v_t_23 <X> T_10_24.lc_trk_g2_2
 (27 9)  (519 393)  (519 393)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 393)  (522 393)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 393)  (524 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (527 393)  (527 393)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.input_2_4
 (38 9)  (530 393)  (530 393)  LC_4 Logic Functioning bit
 (39 9)  (531 393)  (531 393)  LC_4 Logic Functioning bit
 (40 9)  (532 393)  (532 393)  LC_4 Logic Functioning bit
 (41 9)  (533 393)  (533 393)  LC_4 Logic Functioning bit
 (42 9)  (534 393)  (534 393)  LC_4 Logic Functioning bit
 (43 9)  (535 393)  (535 393)  LC_4 Logic Functioning bit
 (52 9)  (544 393)  (544 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (504 394)  (504 394)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_l_45
 (22 10)  (514 394)  (514 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (515 394)  (515 394)  routing T_10_24.sp4_h_r_31 <X> T_10_24.lc_trk_g2_7
 (24 10)  (516 394)  (516 394)  routing T_10_24.sp4_h_r_31 <X> T_10_24.lc_trk_g2_7
 (11 11)  (503 395)  (503 395)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_l_45
 (13 11)  (505 395)  (505 395)  routing T_10_24.sp4_v_t_39 <X> T_10_24.sp4_h_l_45
 (14 11)  (506 395)  (506 395)  routing T_10_24.tnl_op_4 <X> T_10_24.lc_trk_g2_4
 (15 11)  (507 395)  (507 395)  routing T_10_24.tnl_op_4 <X> T_10_24.lc_trk_g2_4
 (17 11)  (509 395)  (509 395)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (513 395)  (513 395)  routing T_10_24.sp4_h_r_31 <X> T_10_24.lc_trk_g2_7
 (7 12)  (499 396)  (499 396)  Column buffer control bit: LH_colbuf_cntl_5

 (13 12)  (505 396)  (505 396)  routing T_10_24.sp4_v_t_46 <X> T_10_24.sp4_v_b_11
 (26 12)  (518 396)  (518 396)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 396)  (519 396)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 396)  (523 396)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 396)  (526 396)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (37 12)  (529 396)  (529 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (39 12)  (531 396)  (531 396)  LC_6 Logic Functioning bit
 (40 12)  (532 396)  (532 396)  LC_6 Logic Functioning bit
 (41 12)  (533 396)  (533 396)  LC_6 Logic Functioning bit
 (42 12)  (534 396)  (534 396)  LC_6 Logic Functioning bit
 (43 12)  (535 396)  (535 396)  LC_6 Logic Functioning bit
 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (503 397)  (503 397)  routing T_10_24.sp4_h_l_38 <X> T_10_24.sp4_h_r_11
 (13 13)  (505 397)  (505 397)  routing T_10_24.sp4_h_l_38 <X> T_10_24.sp4_h_r_11
 (14 13)  (506 397)  (506 397)  routing T_10_24.sp4_h_r_24 <X> T_10_24.lc_trk_g3_0
 (15 13)  (507 397)  (507 397)  routing T_10_24.sp4_h_r_24 <X> T_10_24.lc_trk_g3_0
 (16 13)  (508 397)  (508 397)  routing T_10_24.sp4_h_r_24 <X> T_10_24.lc_trk_g3_0
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (518 397)  (518 397)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 397)  (519 397)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 397)  (520 397)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 397)  (523 397)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 397)  (524 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (37 13)  (529 397)  (529 397)  LC_6 Logic Functioning bit
 (38 13)  (530 397)  (530 397)  LC_6 Logic Functioning bit
 (41 13)  (533 397)  (533 397)  LC_6 Logic Functioning bit
 (43 13)  (535 397)  (535 397)  LC_6 Logic Functioning bit
 (53 13)  (545 397)  (545 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (7 14)  (499 398)  (499 398)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (513 398)  (513 398)  routing T_10_24.bnl_op_7 <X> T_10_24.lc_trk_g3_7
 (22 14)  (514 398)  (514 398)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (518 398)  (518 398)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 398)  (525 398)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (38 14)  (530 398)  (530 398)  LC_7 Logic Functioning bit
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6

 (13 15)  (505 399)  (505 399)  routing T_10_24.sp4_v_b_6 <X> T_10_24.sp4_h_l_46
 (14 15)  (506 399)  (506 399)  routing T_10_24.sp4_h_l_17 <X> T_10_24.lc_trk_g3_4
 (15 15)  (507 399)  (507 399)  routing T_10_24.sp4_h_l_17 <X> T_10_24.lc_trk_g3_4
 (16 15)  (508 399)  (508 399)  routing T_10_24.sp4_h_l_17 <X> T_10_24.lc_trk_g3_4
 (17 15)  (509 399)  (509 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (513 399)  (513 399)  routing T_10_24.bnl_op_7 <X> T_10_24.lc_trk_g3_7
 (27 15)  (519 399)  (519 399)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 399)  (520 399)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 399)  (523 399)  routing T_10_24.lc_trk_g2_2 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 399)  (529 399)  LC_7 Logic Functioning bit
 (39 15)  (531 399)  (531 399)  LC_7 Logic Functioning bit


LogicTile_11_24

 (13 0)  (559 384)  (559 384)  routing T_11_24.sp4_v_t_39 <X> T_11_24.sp4_v_b_2
 (26 0)  (572 384)  (572 384)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 384)  (573 384)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 384)  (577 384)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (39 0)  (585 384)  (585 384)  LC_0 Logic Functioning bit
 (40 0)  (586 384)  (586 384)  LC_0 Logic Functioning bit
 (42 0)  (588 384)  (588 384)  LC_0 Logic Functioning bit
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 385)  (569 385)  routing T_11_24.sp12_h_r_10 <X> T_11_24.lc_trk_g0_2
 (26 1)  (572 385)  (572 385)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 385)  (578 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 385)  (581 385)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.input_2_0
 (38 1)  (584 385)  (584 385)  LC_0 Logic Functioning bit
 (39 1)  (585 385)  (585 385)  LC_0 Logic Functioning bit
 (40 1)  (586 385)  (586 385)  LC_0 Logic Functioning bit
 (41 1)  (587 385)  (587 385)  LC_0 Logic Functioning bit
 (42 1)  (588 385)  (588 385)  LC_0 Logic Functioning bit
 (43 1)  (589 385)  (589 385)  LC_0 Logic Functioning bit
 (17 2)  (563 386)  (563 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (567 386)  (567 386)  routing T_11_24.sp4_v_b_15 <X> T_11_24.lc_trk_g0_7
 (22 2)  (568 386)  (568 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 386)  (569 386)  routing T_11_24.sp4_v_b_15 <X> T_11_24.lc_trk_g0_7
 (26 2)  (572 386)  (572 386)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 386)  (573 386)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (40 2)  (586 386)  (586 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (50 2)  (596 386)  (596 386)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (564 387)  (564 387)  routing T_11_24.sp4_r_v_b_29 <X> T_11_24.lc_trk_g0_5
 (21 3)  (567 387)  (567 387)  routing T_11_24.sp4_v_b_15 <X> T_11_24.lc_trk_g0_7
 (22 3)  (568 387)  (568 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 387)  (569 387)  routing T_11_24.sp4_v_b_22 <X> T_11_24.lc_trk_g0_6
 (24 3)  (570 387)  (570 387)  routing T_11_24.sp4_v_b_22 <X> T_11_24.lc_trk_g0_6
 (28 3)  (574 387)  (574 387)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 387)  (576 387)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 387)  (582 387)  LC_1 Logic Functioning bit
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (40 3)  (586 387)  (586 387)  LC_1 Logic Functioning bit
 (41 3)  (587 387)  (587 387)  LC_1 Logic Functioning bit
 (4 4)  (550 388)  (550 388)  routing T_11_24.sp4_h_l_44 <X> T_11_24.sp4_v_b_3
 (6 4)  (552 388)  (552 388)  routing T_11_24.sp4_h_l_44 <X> T_11_24.sp4_v_b_3
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 388)  (569 388)  routing T_11_24.sp4_v_b_19 <X> T_11_24.lc_trk_g1_3
 (24 4)  (570 388)  (570 388)  routing T_11_24.sp4_v_b_19 <X> T_11_24.lc_trk_g1_3
 (5 5)  (551 389)  (551 389)  routing T_11_24.sp4_h_l_44 <X> T_11_24.sp4_v_b_3
 (8 5)  (554 389)  (554 389)  routing T_11_24.sp4_v_t_36 <X> T_11_24.sp4_v_b_4
 (10 5)  (556 389)  (556 389)  routing T_11_24.sp4_v_t_36 <X> T_11_24.sp4_v_b_4
 (16 5)  (562 389)  (562 389)  routing T_11_24.sp12_h_r_8 <X> T_11_24.lc_trk_g1_0
 (17 5)  (563 389)  (563 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (8 6)  (554 390)  (554 390)  routing T_11_24.sp4_v_t_41 <X> T_11_24.sp4_h_l_41
 (9 6)  (555 390)  (555 390)  routing T_11_24.sp4_v_t_41 <X> T_11_24.sp4_h_l_41
 (22 6)  (568 390)  (568 390)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 390)  (569 390)  routing T_11_24.sp12_h_l_12 <X> T_11_24.lc_trk_g1_7
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 390)  (574 390)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 390)  (576 390)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 390)  (579 390)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (38 6)  (584 390)  (584 390)  LC_3 Logic Functioning bit
 (3 7)  (549 391)  (549 391)  routing T_11_24.sp12_h_l_23 <X> T_11_24.sp12_v_t_23
 (4 7)  (550 391)  (550 391)  routing T_11_24.sp4_v_b_10 <X> T_11_24.sp4_h_l_38
 (30 7)  (576 391)  (576 391)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 391)  (577 391)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 391)  (582 391)  LC_3 Logic Functioning bit
 (38 7)  (584 391)  (584 391)  LC_3 Logic Functioning bit
 (25 8)  (571 392)  (571 392)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (26 8)  (572 392)  (572 392)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 392)  (573 392)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 392)  (574 392)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 392)  (577 392)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (37 8)  (583 392)  (583 392)  LC_4 Logic Functioning bit
 (38 8)  (584 392)  (584 392)  LC_4 Logic Functioning bit
 (39 8)  (585 392)  (585 392)  LC_4 Logic Functioning bit
 (40 8)  (586 392)  (586 392)  LC_4 Logic Functioning bit
 (42 8)  (588 392)  (588 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (50 8)  (596 392)  (596 392)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (551 393)  (551 393)  routing T_11_24.sp4_h_r_6 <X> T_11_24.sp4_v_b_6
 (8 9)  (554 393)  (554 393)  routing T_11_24.sp4_h_l_42 <X> T_11_24.sp4_v_b_7
 (9 9)  (555 393)  (555 393)  routing T_11_24.sp4_h_l_42 <X> T_11_24.sp4_v_b_7
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 393)  (569 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (24 9)  (570 393)  (570 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (25 9)  (571 393)  (571 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (28 9)  (574 393)  (574 393)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 393)  (577 393)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 393)  (582 393)  LC_4 Logic Functioning bit
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (39 9)  (585 393)  (585 393)  LC_4 Logic Functioning bit
 (40 9)  (586 393)  (586 393)  LC_4 Logic Functioning bit
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (4 10)  (550 394)  (550 394)  routing T_11_24.sp4_v_b_6 <X> T_11_24.sp4_v_t_43
 (11 10)  (557 394)  (557 394)  routing T_11_24.sp4_v_b_0 <X> T_11_24.sp4_v_t_45
 (12 10)  (558 394)  (558 394)  routing T_11_24.sp4_v_b_8 <X> T_11_24.sp4_h_l_45
 (13 10)  (559 394)  (559 394)  routing T_11_24.sp4_v_b_0 <X> T_11_24.sp4_v_t_45
 (17 10)  (563 394)  (563 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (567 394)  (567 394)  routing T_11_24.sp4_h_l_34 <X> T_11_24.lc_trk_g2_7
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (569 394)  (569 394)  routing T_11_24.sp4_h_l_34 <X> T_11_24.lc_trk_g2_7
 (24 10)  (570 394)  (570 394)  routing T_11_24.sp4_h_l_34 <X> T_11_24.lc_trk_g2_7
 (26 10)  (572 394)  (572 394)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (31 10)  (577 394)  (577 394)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 394)  (580 394)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (38 10)  (584 394)  (584 394)  LC_5 Logic Functioning bit
 (46 10)  (592 394)  (592 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (594 394)  (594 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (598 394)  (598 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (599 394)  (599 394)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (563 395)  (563 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (567 395)  (567 395)  routing T_11_24.sp4_h_l_34 <X> T_11_24.lc_trk_g2_7
 (27 11)  (573 395)  (573 395)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 395)  (574 395)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 395)  (577 395)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (39 11)  (585 395)  (585 395)  LC_5 Logic Functioning bit
 (48 11)  (594 395)  (594 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (598 395)  (598 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (7 12)  (553 396)  (553 396)  Column buffer control bit: LH_colbuf_cntl_5

 (11 12)  (557 396)  (557 396)  routing T_11_24.sp4_h_l_40 <X> T_11_24.sp4_v_b_11
 (13 12)  (559 396)  (559 396)  routing T_11_24.sp4_h_l_40 <X> T_11_24.sp4_v_b_11
 (14 12)  (560 396)  (560 396)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 396)  (569 396)  routing T_11_24.sp4_h_r_27 <X> T_11_24.lc_trk_g3_3
 (24 12)  (570 396)  (570 396)  routing T_11_24.sp4_h_r_27 <X> T_11_24.lc_trk_g3_3
 (28 12)  (574 396)  (574 396)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 396)  (576 396)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (38 12)  (584 396)  (584 396)  LC_6 Logic Functioning bit
 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (558 397)  (558 397)  routing T_11_24.sp4_h_l_40 <X> T_11_24.sp4_v_b_11
 (14 13)  (560 397)  (560 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (15 13)  (561 397)  (561 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (16 13)  (562 397)  (562 397)  routing T_11_24.sp4_h_r_40 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (564 397)  (564 397)  routing T_11_24.sp4_r_v_b_41 <X> T_11_24.lc_trk_g3_1
 (21 13)  (567 397)  (567 397)  routing T_11_24.sp4_h_r_27 <X> T_11_24.lc_trk_g3_3
 (30 13)  (576 397)  (576 397)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (38 13)  (584 397)  (584 397)  LC_6 Logic Functioning bit
 (7 14)  (553 398)  (553 398)  Column buffer control bit: LH_colbuf_cntl_7

 (11 14)  (557 398)  (557 398)  routing T_11_24.sp4_h_l_43 <X> T_11_24.sp4_v_t_46
 (21 14)  (567 398)  (567 398)  routing T_11_24.sp4_h_r_39 <X> T_11_24.lc_trk_g3_7
 (22 14)  (568 398)  (568 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (569 398)  (569 398)  routing T_11_24.sp4_h_r_39 <X> T_11_24.lc_trk_g3_7
 (24 14)  (570 398)  (570 398)  routing T_11_24.sp4_h_r_39 <X> T_11_24.lc_trk_g3_7
 (25 14)  (571 398)  (571 398)  routing T_11_24.sp4_v_b_38 <X> T_11_24.lc_trk_g3_6
 (27 14)  (573 398)  (573 398)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 398)  (574 398)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 398)  (581 398)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_7
 (37 14)  (583 398)  (583 398)  LC_7 Logic Functioning bit
 (39 14)  (585 398)  (585 398)  LC_7 Logic Functioning bit
 (40 14)  (586 398)  (586 398)  LC_7 Logic Functioning bit
 (41 14)  (587 398)  (587 398)  LC_7 Logic Functioning bit
 (42 14)  (588 398)  (588 398)  LC_7 Logic Functioning bit
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 399)  (569 399)  routing T_11_24.sp4_v_b_38 <X> T_11_24.lc_trk_g3_6
 (25 15)  (571 399)  (571 399)  routing T_11_24.sp4_v_b_38 <X> T_11_24.lc_trk_g3_6
 (27 15)  (573 399)  (573 399)  routing T_11_24.lc_trk_g1_0 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 399)  (577 399)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 399)  (578 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 399)  (579 399)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_7
 (34 15)  (580 399)  (580 399)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_7
 (35 15)  (581 399)  (581 399)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.input_2_7
 (39 15)  (585 399)  (585 399)  LC_7 Logic Functioning bit
 (40 15)  (586 399)  (586 399)  LC_7 Logic Functioning bit
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (0 0)  (600 384)  (600 384)  Negative Clock bit

 (11 0)  (611 384)  (611 384)  routing T_12_24.sp4_v_t_43 <X> T_12_24.sp4_v_b_2
 (13 0)  (613 384)  (613 384)  routing T_12_24.sp4_v_t_43 <X> T_12_24.sp4_v_b_2
 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 384)  (618 384)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g0_1
 (21 0)  (621 384)  (621 384)  routing T_12_24.wire_logic_cluster/lc_3/out <X> T_12_24.lc_trk_g0_3
 (22 0)  (622 384)  (622 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (4 1)  (604 385)  (604 385)  routing T_12_24.sp4_v_t_42 <X> T_12_24.sp4_h_r_0
 (11 1)  (611 385)  (611 385)  routing T_12_24.sp4_h_l_43 <X> T_12_24.sp4_h_r_2
 (13 1)  (613 385)  (613 385)  routing T_12_24.sp4_h_l_43 <X> T_12_24.sp4_h_r_2
 (14 1)  (614 385)  (614 385)  routing T_12_24.sp4_h_r_0 <X> T_12_24.lc_trk_g0_0
 (15 1)  (615 385)  (615 385)  routing T_12_24.sp4_h_r_0 <X> T_12_24.lc_trk_g0_0
 (16 1)  (616 385)  (616 385)  routing T_12_24.sp4_h_r_0 <X> T_12_24.lc_trk_g0_0
 (17 1)  (617 385)  (617 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (17 2)  (617 386)  (617 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 386)  (618 386)  routing T_12_24.wire_logic_cluster/lc_5/out <X> T_12_24.lc_trk_g0_5
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 386)  (631 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 386)  (633 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 386)  (634 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 386)  (636 386)  LC_1 Logic Functioning bit
 (37 2)  (637 386)  (637 386)  LC_1 Logic Functioning bit
 (38 2)  (638 386)  (638 386)  LC_1 Logic Functioning bit
 (39 2)  (639 386)  (639 386)  LC_1 Logic Functioning bit
 (41 2)  (641 386)  (641 386)  LC_1 Logic Functioning bit
 (43 2)  (643 386)  (643 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (26 3)  (626 387)  (626 387)  routing T_12_24.lc_trk_g2_3 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 387)  (628 387)  routing T_12_24.lc_trk_g2_3 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (39 3)  (639 387)  (639 387)  LC_1 Logic Functioning bit
 (45 3)  (645 387)  (645 387)  LC_1 Logic Functioning bit
 (1 4)  (601 388)  (601 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (4 4)  (604 388)  (604 388)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (6 4)  (606 388)  (606 388)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 388)  (631 388)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 388)  (633 388)  routing T_12_24.lc_trk_g2_5 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 388)  (636 388)  LC_2 Logic Functioning bit
 (37 4)  (637 388)  (637 388)  LC_2 Logic Functioning bit
 (38 4)  (638 388)  (638 388)  LC_2 Logic Functioning bit
 (39 4)  (639 388)  (639 388)  LC_2 Logic Functioning bit
 (41 4)  (641 388)  (641 388)  LC_2 Logic Functioning bit
 (43 4)  (643 388)  (643 388)  LC_2 Logic Functioning bit
 (45 4)  (645 388)  (645 388)  LC_2 Logic Functioning bit
 (5 5)  (605 389)  (605 389)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 389)  (636 389)  LC_2 Logic Functioning bit
 (38 5)  (638 389)  (638 389)  LC_2 Logic Functioning bit
 (45 5)  (645 389)  (645 389)  LC_2 Logic Functioning bit
 (11 6)  (611 390)  (611 390)  routing T_12_24.sp4_v_b_9 <X> T_12_24.sp4_v_t_40
 (13 6)  (613 390)  (613 390)  routing T_12_24.sp4_v_b_9 <X> T_12_24.sp4_v_t_40
 (16 6)  (616 390)  (616 390)  routing T_12_24.sp4_v_b_5 <X> T_12_24.lc_trk_g1_5
 (17 6)  (617 390)  (617 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 390)  (618 390)  routing T_12_24.sp4_v_b_5 <X> T_12_24.lc_trk_g1_5
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 390)  (633 390)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 390)  (634 390)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 390)  (636 390)  LC_3 Logic Functioning bit
 (37 6)  (637 390)  (637 390)  LC_3 Logic Functioning bit
 (38 6)  (638 390)  (638 390)  LC_3 Logic Functioning bit
 (39 6)  (639 390)  (639 390)  LC_3 Logic Functioning bit
 (41 6)  (641 390)  (641 390)  LC_3 Logic Functioning bit
 (43 6)  (643 390)  (643 390)  LC_3 Logic Functioning bit
 (45 6)  (645 390)  (645 390)  LC_3 Logic Functioning bit
 (16 7)  (616 391)  (616 391)  routing T_12_24.sp12_h_r_12 <X> T_12_24.lc_trk_g1_4
 (17 7)  (617 391)  (617 391)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (626 391)  (626 391)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 391)  (627 391)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 391)  (628 391)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 391)  (629 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 391)  (631 391)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 391)  (637 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (45 7)  (645 391)  (645 391)  LC_3 Logic Functioning bit
 (5 8)  (605 392)  (605 392)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (7 8)  (607 392)  (607 392)  Column buffer control bit: LH_colbuf_cntl_1

 (12 8)  (612 392)  (612 392)  routing T_12_24.sp4_v_b_8 <X> T_12_24.sp4_h_r_8
 (15 8)  (615 392)  (615 392)  routing T_12_24.tnr_op_1 <X> T_12_24.lc_trk_g2_1
 (17 8)  (617 392)  (617 392)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (622 392)  (622 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 392)  (633 392)  routing T_12_24.lc_trk_g2_1 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 392)  (636 392)  LC_4 Logic Functioning bit
 (37 8)  (637 392)  (637 392)  LC_4 Logic Functioning bit
 (38 8)  (638 392)  (638 392)  LC_4 Logic Functioning bit
 (39 8)  (639 392)  (639 392)  LC_4 Logic Functioning bit
 (41 8)  (641 392)  (641 392)  LC_4 Logic Functioning bit
 (43 8)  (643 392)  (643 392)  LC_4 Logic Functioning bit
 (45 8)  (645 392)  (645 392)  LC_4 Logic Functioning bit
 (4 9)  (604 393)  (604 393)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (6 9)  (606 393)  (606 393)  routing T_12_24.sp4_v_b_0 <X> T_12_24.sp4_h_r_6
 (7 9)  (607 393)  (607 393)  Column buffer control bit: LH_colbuf_cntl_0

 (11 9)  (611 393)  (611 393)  routing T_12_24.sp4_v_b_8 <X> T_12_24.sp4_h_r_8
 (21 9)  (621 393)  (621 393)  routing T_12_24.sp4_r_v_b_35 <X> T_12_24.lc_trk_g2_3
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 393)  (630 393)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 393)  (636 393)  LC_4 Logic Functioning bit
 (38 9)  (638 393)  (638 393)  LC_4 Logic Functioning bit
 (45 9)  (645 393)  (645 393)  LC_4 Logic Functioning bit
 (11 10)  (611 394)  (611 394)  routing T_12_24.sp4_h_l_38 <X> T_12_24.sp4_v_t_45
 (14 10)  (614 394)  (614 394)  routing T_12_24.sp4_v_b_36 <X> T_12_24.lc_trk_g2_4
 (15 10)  (615 394)  (615 394)  routing T_12_24.sp4_v_t_32 <X> T_12_24.lc_trk_g2_5
 (16 10)  (616 394)  (616 394)  routing T_12_24.sp4_v_t_32 <X> T_12_24.lc_trk_g2_5
 (17 10)  (617 394)  (617 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 394)  (631 394)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 394)  (634 394)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (37 10)  (637 394)  (637 394)  LC_5 Logic Functioning bit
 (38 10)  (638 394)  (638 394)  LC_5 Logic Functioning bit
 (39 10)  (639 394)  (639 394)  LC_5 Logic Functioning bit
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (43 10)  (643 394)  (643 394)  LC_5 Logic Functioning bit
 (45 10)  (645 394)  (645 394)  LC_5 Logic Functioning bit
 (5 11)  (605 395)  (605 395)  routing T_12_24.sp4_h_l_43 <X> T_12_24.sp4_v_t_43
 (14 11)  (614 395)  (614 395)  routing T_12_24.sp4_v_b_36 <X> T_12_24.lc_trk_g2_4
 (16 11)  (616 395)  (616 395)  routing T_12_24.sp4_v_b_36 <X> T_12_24.lc_trk_g2_4
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (627 395)  (627 395)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 395)  (628 395)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 395)  (637 395)  LC_5 Logic Functioning bit
 (39 11)  (639 395)  (639 395)  LC_5 Logic Functioning bit
 (45 11)  (645 395)  (645 395)  LC_5 Logic Functioning bit
 (7 12)  (607 396)  (607 396)  Column buffer control bit: LH_colbuf_cntl_5

 (9 12)  (609 396)  (609 396)  routing T_12_24.sp4_h_l_42 <X> T_12_24.sp4_h_r_10
 (10 12)  (610 396)  (610 396)  routing T_12_24.sp4_h_l_42 <X> T_12_24.sp4_h_r_10
 (21 12)  (621 396)  (621 396)  routing T_12_24.sp4_h_r_35 <X> T_12_24.lc_trk_g3_3
 (22 12)  (622 396)  (622 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 396)  (623 396)  routing T_12_24.sp4_h_r_35 <X> T_12_24.lc_trk_g3_3
 (24 12)  (624 396)  (624 396)  routing T_12_24.sp4_h_r_35 <X> T_12_24.lc_trk_g3_3
 (25 12)  (625 396)  (625 396)  routing T_12_24.wire_logic_cluster/lc_2/out <X> T_12_24.lc_trk_g3_2
 (29 12)  (629 396)  (629 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 396)  (630 396)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 396)  (631 396)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 396)  (634 396)  routing T_12_24.lc_trk_g1_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (37 12)  (637 396)  (637 396)  LC_6 Logic Functioning bit
 (38 12)  (638 396)  (638 396)  LC_6 Logic Functioning bit
 (39 12)  (639 396)  (639 396)  LC_6 Logic Functioning bit
 (41 12)  (641 396)  (641 396)  LC_6 Logic Functioning bit
 (43 12)  (643 396)  (643 396)  LC_6 Logic Functioning bit
 (45 12)  (645 396)  (645 396)  LC_6 Logic Functioning bit
 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (9 13)  (609 397)  (609 397)  routing T_12_24.sp4_v_t_39 <X> T_12_24.sp4_v_b_10
 (10 13)  (610 397)  (610 397)  routing T_12_24.sp4_v_t_39 <X> T_12_24.sp4_v_b_10
 (22 13)  (622 397)  (622 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (38 13)  (638 397)  (638 397)  LC_6 Logic Functioning bit
 (45 13)  (645 397)  (645 397)  LC_6 Logic Functioning bit
 (0 14)  (600 398)  (600 398)  routing T_12_24.glb_netwk_4 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 398)  (601 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (607 398)  (607 398)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (614 398)  (614 398)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g3_4
 (17 14)  (617 398)  (617 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (625 398)  (625 398)  routing T_12_24.wire_logic_cluster/lc_6/out <X> T_12_24.lc_trk_g3_6
 (26 14)  (626 398)  (626 398)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 398)  (631 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 398)  (633 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 398)  (636 398)  LC_7 Logic Functioning bit
 (37 14)  (637 398)  (637 398)  LC_7 Logic Functioning bit
 (38 14)  (638 398)  (638 398)  LC_7 Logic Functioning bit
 (39 14)  (639 398)  (639 398)  LC_7 Logic Functioning bit
 (41 14)  (641 398)  (641 398)  LC_7 Logic Functioning bit
 (43 14)  (643 398)  (643 398)  LC_7 Logic Functioning bit
 (45 14)  (645 398)  (645 398)  LC_7 Logic Functioning bit
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (617 399)  (617 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 399)  (618 399)  routing T_12_24.sp4_r_v_b_45 <X> T_12_24.lc_trk_g3_5
 (22 15)  (622 399)  (622 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 399)  (626 399)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 399)  (627 399)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 399)  (628 399)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 399)  (629 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 399)  (637 399)  LC_7 Logic Functioning bit
 (39 15)  (639 399)  (639 399)  LC_7 Logic Functioning bit
 (45 15)  (645 399)  (645 399)  LC_7 Logic Functioning bit
 (52 15)  (652 399)  (652 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_24

 (25 0)  (679 384)  (679 384)  routing T_13_24.sp4_h_r_10 <X> T_13_24.lc_trk_g0_2
 (16 1)  (670 385)  (670 385)  routing T_13_24.sp12_h_r_8 <X> T_13_24.lc_trk_g0_0
 (17 1)  (671 385)  (671 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (676 385)  (676 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 385)  (677 385)  routing T_13_24.sp4_h_r_10 <X> T_13_24.lc_trk_g0_2
 (24 1)  (678 385)  (678 385)  routing T_13_24.sp4_h_r_10 <X> T_13_24.lc_trk_g0_2
 (1 2)  (655 386)  (655 386)  routing T_13_24.glb_netwk_5 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (665 386)  (665 386)  routing T_13_24.sp4_h_l_44 <X> T_13_24.sp4_v_t_39
 (21 2)  (675 386)  (675 386)  routing T_13_24.sp4_h_l_2 <X> T_13_24.lc_trk_g0_7
 (22 2)  (676 386)  (676 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 386)  (677 386)  routing T_13_24.sp4_h_l_2 <X> T_13_24.lc_trk_g0_7
 (24 2)  (678 386)  (678 386)  routing T_13_24.sp4_h_l_2 <X> T_13_24.lc_trk_g0_7
 (0 3)  (654 387)  (654 387)  routing T_13_24.glb_netwk_5 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (16 3)  (670 387)  (670 387)  routing T_13_24.sp12_h_r_12 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (676 387)  (676 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (677 387)  (677 387)  routing T_13_24.sp12_h_r_14 <X> T_13_24.lc_trk_g0_6
 (1 4)  (655 388)  (655 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (6 4)  (660 388)  (660 388)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_v_b_3
 (1 5)  (655 389)  (655 389)  routing T_13_24.lc_trk_g0_2 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (5 5)  (659 389)  (659 389)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_v_b_3
 (15 8)  (669 392)  (669 392)  routing T_13_24.sp4_v_t_28 <X> T_13_24.lc_trk_g2_1
 (16 8)  (670 392)  (670 392)  routing T_13_24.sp4_v_t_28 <X> T_13_24.lc_trk_g2_1
 (17 8)  (671 392)  (671 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (679 392)  (679 392)  routing T_13_24.sp4_h_r_42 <X> T_13_24.lc_trk_g2_2
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 392)  (682 392)  routing T_13_24.lc_trk_g2_1 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 392)  (685 392)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 392)  (687 392)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 392)  (688 392)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 392)  (689 392)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.input_2_4
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (40 8)  (694 392)  (694 392)  LC_4 Logic Functioning bit
 (42 8)  (696 392)  (696 392)  LC_4 Logic Functioning bit
 (22 9)  (676 393)  (676 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 393)  (677 393)  routing T_13_24.sp4_h_r_42 <X> T_13_24.lc_trk_g2_2
 (24 9)  (678 393)  (678 393)  routing T_13_24.sp4_h_r_42 <X> T_13_24.lc_trk_g2_2
 (25 9)  (679 393)  (679 393)  routing T_13_24.sp4_h_r_42 <X> T_13_24.lc_trk_g2_2
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 393)  (686 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 393)  (689 393)  routing T_13_24.lc_trk_g0_6 <X> T_13_24.input_2_4
 (38 9)  (692 393)  (692 393)  LC_4 Logic Functioning bit
 (39 9)  (693 393)  (693 393)  LC_4 Logic Functioning bit
 (40 9)  (694 393)  (694 393)  LC_4 Logic Functioning bit
 (41 9)  (695 393)  (695 393)  LC_4 Logic Functioning bit
 (42 9)  (696 393)  (696 393)  LC_4 Logic Functioning bit
 (43 9)  (697 393)  (697 393)  LC_4 Logic Functioning bit
 (4 10)  (658 394)  (658 394)  routing T_13_24.sp4_v_b_6 <X> T_13_24.sp4_v_t_43
 (21 10)  (675 394)  (675 394)  routing T_13_24.sp4_v_t_26 <X> T_13_24.lc_trk_g2_7
 (22 10)  (676 394)  (676 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 394)  (677 394)  routing T_13_24.sp4_v_t_26 <X> T_13_24.lc_trk_g2_7
 (26 10)  (680 394)  (680 394)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 394)  (687 394)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (42 10)  (696 394)  (696 394)  LC_5 Logic Functioning bit
 (50 10)  (704 394)  (704 394)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (675 395)  (675 395)  routing T_13_24.sp4_v_t_26 <X> T_13_24.lc_trk_g2_7
 (26 11)  (680 395)  (680 395)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 395)  (682 395)  routing T_13_24.lc_trk_g2_7 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 395)  (685 395)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (42 11)  (696 395)  (696 395)  LC_5 Logic Functioning bit
 (53 11)  (707 395)  (707 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (7 12)  (661 396)  (661 396)  Column buffer control bit: LH_colbuf_cntl_5

 (8 12)  (662 396)  (662 396)  routing T_13_24.sp4_h_l_47 <X> T_13_24.sp4_h_r_10
 (26 12)  (680 396)  (680 396)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 396)  (681 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 396)  (682 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 396)  (684 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 396)  (685 396)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 396)  (690 396)  LC_6 Logic Functioning bit
 (38 12)  (692 396)  (692 396)  LC_6 Logic Functioning bit
 (40 12)  (694 396)  (694 396)  LC_6 Logic Functioning bit
 (41 12)  (695 396)  (695 396)  LC_6 Logic Functioning bit
 (45 12)  (699 396)  (699 396)  LC_6 Logic Functioning bit
 (50 12)  (704 396)  (704 396)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (706 396)  (706 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (680 397)  (680 397)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 397)  (681 397)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 397)  (682 397)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 397)  (683 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 397)  (684 397)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 397)  (685 397)  routing T_13_24.lc_trk_g0_7 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 397)  (694 397)  LC_6 Logic Functioning bit
 (41 13)  (695 397)  (695 397)  LC_6 Logic Functioning bit
 (45 13)  (699 397)  (699 397)  LC_6 Logic Functioning bit
 (0 14)  (654 398)  (654 398)  routing T_13_24.glb_netwk_4 <X> T_13_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 398)  (655 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 398)  (675 398)  routing T_13_24.sp4_v_t_18 <X> T_13_24.lc_trk_g3_7
 (22 14)  (676 398)  (676 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 398)  (677 398)  routing T_13_24.sp4_v_t_18 <X> T_13_24.lc_trk_g3_7
 (8 15)  (662 399)  (662 399)  routing T_13_24.sp4_h_l_47 <X> T_13_24.sp4_v_t_47
 (12 15)  (666 399)  (666 399)  routing T_13_24.sp4_h_l_46 <X> T_13_24.sp4_v_t_46
 (14 15)  (668 399)  (668 399)  routing T_13_24.sp4_r_v_b_44 <X> T_13_24.lc_trk_g3_4
 (17 15)  (671 399)  (671 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (676 399)  (676 399)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 399)  (678 399)  routing T_13_24.tnl_op_6 <X> T_13_24.lc_trk_g3_6
 (25 15)  (679 399)  (679 399)  routing T_13_24.tnl_op_6 <X> T_13_24.lc_trk_g3_6


LogicTile_14_24

 (13 0)  (721 384)  (721 384)  routing T_14_24.sp4_v_t_39 <X> T_14_24.sp4_v_b_2
 (27 0)  (735 384)  (735 384)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 384)  (738 384)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (44 0)  (752 384)  (752 384)  LC_0 Logic Functioning bit
 (30 1)  (738 385)  (738 385)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (50 1)  (758 385)  (758 385)  Carry_In_Mux bit 

 (14 2)  (722 386)  (722 386)  routing T_14_24.bnr_op_4 <X> T_14_24.lc_trk_g0_4
 (27 2)  (735 386)  (735 386)  routing T_14_24.lc_trk_g1_1 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (44 2)  (752 386)  (752 386)  LC_1 Logic Functioning bit
 (14 3)  (722 387)  (722 387)  routing T_14_24.bnr_op_4 <X> T_14_24.lc_trk_g0_4
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (32 3)  (740 387)  (740 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 387)  (741 387)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.input_2_1
 (15 4)  (723 388)  (723 388)  routing T_14_24.sp4_h_r_1 <X> T_14_24.lc_trk_g1_1
 (16 4)  (724 388)  (724 388)  routing T_14_24.sp4_h_r_1 <X> T_14_24.lc_trk_g1_1
 (17 4)  (725 388)  (725 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (736 388)  (736 388)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (35 4)  (743 388)  (743 388)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.input_2_2
 (44 4)  (752 388)  (752 388)  LC_2 Logic Functioning bit
 (18 5)  (726 389)  (726 389)  routing T_14_24.sp4_h_r_1 <X> T_14_24.lc_trk_g1_1
 (32 5)  (740 389)  (740 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 389)  (741 389)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.input_2_2
 (28 6)  (736 390)  (736 390)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 390)  (738 390)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (44 6)  (752 390)  (752 390)  LC_3 Logic Functioning bit
 (22 7)  (730 391)  (730 391)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 391)  (732 391)  routing T_14_24.top_op_6 <X> T_14_24.lc_trk_g1_6
 (25 7)  (733 391)  (733 391)  routing T_14_24.top_op_6 <X> T_14_24.lc_trk_g1_6
 (30 7)  (738 391)  (738 391)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 391)  (740 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 391)  (741 391)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.input_2_3
 (4 8)  (712 392)  (712 392)  routing T_14_24.sp4_v_t_47 <X> T_14_24.sp4_v_b_6
 (6 8)  (714 392)  (714 392)  routing T_14_24.sp4_v_t_47 <X> T_14_24.sp4_v_b_6
 (7 8)  (715 392)  (715 392)  Column buffer control bit: LH_colbuf_cntl_1

 (11 8)  (719 392)  (719 392)  routing T_14_24.sp4_v_t_37 <X> T_14_24.sp4_v_b_8
 (13 8)  (721 392)  (721 392)  routing T_14_24.sp4_v_t_37 <X> T_14_24.sp4_v_b_8
 (15 8)  (723 392)  (723 392)  routing T_14_24.sp12_v_b_1 <X> T_14_24.lc_trk_g2_1
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (726 392)  (726 392)  routing T_14_24.sp12_v_b_1 <X> T_14_24.lc_trk_g2_1
 (28 8)  (736 392)  (736 392)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (35 8)  (743 392)  (743 392)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.input_2_4
 (44 8)  (752 392)  (752 392)  LC_4 Logic Functioning bit
 (7 9)  (715 393)  (715 393)  Column buffer control bit: LH_colbuf_cntl_0

 (18 9)  (726 393)  (726 393)  routing T_14_24.sp12_v_b_1 <X> T_14_24.lc_trk_g2_1
 (19 9)  (727 393)  (727 393)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (32 9)  (740 393)  (740 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (11 10)  (719 394)  (719 394)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_v_t_45
 (14 10)  (722 394)  (722 394)  routing T_14_24.rgt_op_4 <X> T_14_24.lc_trk_g2_4
 (25 10)  (733 394)  (733 394)  routing T_14_24.bnl_op_6 <X> T_14_24.lc_trk_g2_6
 (27 10)  (735 394)  (735 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 394)  (736 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 394)  (738 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (44 10)  (752 394)  (752 394)  LC_5 Logic Functioning bit
 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (12 11)  (720 395)  (720 395)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_v_t_45
 (15 11)  (723 395)  (723 395)  routing T_14_24.rgt_op_4 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 395)  (733 395)  routing T_14_24.bnl_op_6 <X> T_14_24.lc_trk_g2_6
 (32 11)  (740 395)  (740 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 395)  (741 395)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.input_2_5
 (3 12)  (711 396)  (711 396)  routing T_14_24.sp12_v_b_1 <X> T_14_24.sp12_h_r_1
 (7 12)  (715 396)  (715 396)  Column buffer control bit: LH_colbuf_cntl_5

 (11 12)  (719 396)  (719 396)  routing T_14_24.sp4_v_t_38 <X> T_14_24.sp4_v_b_11
 (13 12)  (721 396)  (721 396)  routing T_14_24.sp4_v_t_38 <X> T_14_24.sp4_v_b_11
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (736 396)  (736 396)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (743 396)  (743 396)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_6
 (44 12)  (752 396)  (752 396)  LC_6 Logic Functioning bit
 (3 13)  (711 397)  (711 397)  routing T_14_24.sp12_v_b_1 <X> T_14_24.sp12_h_r_1
 (5 13)  (713 397)  (713 397)  routing T_14_24.sp4_h_r_9 <X> T_14_24.sp4_v_b_9
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (32 13)  (740 397)  (740 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 397)  (741 397)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_6
 (34 13)  (742 397)  (742 397)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_6
 (35 13)  (743 397)  (743 397)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.input_2_6
 (4 14)  (712 398)  (712 398)  routing T_14_24.sp4_v_b_1 <X> T_14_24.sp4_v_t_44
 (6 14)  (714 398)  (714 398)  routing T_14_24.sp4_v_b_1 <X> T_14_24.sp4_v_t_44
 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7

 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (730 398)  (730 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (735 398)  (735 398)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 398)  (736 398)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (44 14)  (752 398)  (752 398)  LC_7 Logic Functioning bit
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (738 399)  (738 399)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 399)  (740 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (741 399)  (741 399)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.input_2_7


LogicTile_15_24

 (21 0)  (783 384)  (783 384)  routing T_15_24.sp4_v_b_3 <X> T_15_24.lc_trk_g0_3
 (22 0)  (784 384)  (784 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (785 384)  (785 384)  routing T_15_24.sp4_v_b_3 <X> T_15_24.lc_trk_g0_3
 (21 2)  (783 386)  (783 386)  routing T_15_24.sp4_v_b_7 <X> T_15_24.lc_trk_g0_7
 (22 2)  (784 386)  (784 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 386)  (785 386)  routing T_15_24.sp4_v_b_7 <X> T_15_24.lc_trk_g0_7
 (16 4)  (778 388)  (778 388)  routing T_15_24.sp4_v_b_1 <X> T_15_24.lc_trk_g1_1
 (17 4)  (779 388)  (779 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (780 388)  (780 388)  routing T_15_24.sp4_v_b_1 <X> T_15_24.lc_trk_g1_1
 (27 4)  (789 388)  (789 388)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 388)  (792 388)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 388)  (793 388)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 388)  (795 388)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (38 4)  (800 388)  (800 388)  LC_2 Logic Functioning bit
 (47 4)  (809 388)  (809 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (31 5)  (793 389)  (793 389)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (38 5)  (800 389)  (800 389)  LC_2 Logic Functioning bit
 (16 6)  (778 390)  (778 390)  routing T_15_24.sp4_v_b_5 <X> T_15_24.lc_trk_g1_5
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.sp4_v_b_5 <X> T_15_24.lc_trk_g1_5
 (14 7)  (776 391)  (776 391)  routing T_15_24.sp4_r_v_b_28 <X> T_15_24.lc_trk_g1_4
 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (2 8)  (764 392)  (764 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 8)  (778 392)  (778 392)  routing T_15_24.sp4_v_t_12 <X> T_15_24.lc_trk_g2_1
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 392)  (780 392)  routing T_15_24.sp4_v_t_12 <X> T_15_24.lc_trk_g2_1
 (21 8)  (783 392)  (783 392)  routing T_15_24.sp4_h_r_43 <X> T_15_24.lc_trk_g2_3
 (22 8)  (784 392)  (784 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 392)  (785 392)  routing T_15_24.sp4_h_r_43 <X> T_15_24.lc_trk_g2_3
 (24 8)  (786 392)  (786 392)  routing T_15_24.sp4_h_r_43 <X> T_15_24.lc_trk_g2_3
 (25 8)  (787 392)  (787 392)  routing T_15_24.sp4_v_b_26 <X> T_15_24.lc_trk_g2_2
 (26 8)  (788 392)  (788 392)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 392)  (790 392)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 392)  (793 392)  routing T_15_24.lc_trk_g0_7 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 392)  (797 392)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.input_2_4
 (37 8)  (799 392)  (799 392)  LC_4 Logic Functioning bit
 (38 8)  (800 392)  (800 392)  LC_4 Logic Functioning bit
 (39 8)  (801 392)  (801 392)  LC_4 Logic Functioning bit
 (41 8)  (803 392)  (803 392)  LC_4 Logic Functioning bit
 (42 8)  (804 392)  (804 392)  LC_4 Logic Functioning bit
 (43 8)  (805 392)  (805 392)  LC_4 Logic Functioning bit
 (21 9)  (783 393)  (783 393)  routing T_15_24.sp4_h_r_43 <X> T_15_24.lc_trk_g2_3
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 393)  (785 393)  routing T_15_24.sp4_v_b_26 <X> T_15_24.lc_trk_g2_2
 (27 9)  (789 393)  (789 393)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 393)  (792 393)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 393)  (793 393)  routing T_15_24.lc_trk_g0_7 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 393)  (794 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 393)  (795 393)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.input_2_4
 (34 9)  (796 393)  (796 393)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.input_2_4
 (36 9)  (798 393)  (798 393)  LC_4 Logic Functioning bit
 (37 9)  (799 393)  (799 393)  LC_4 Logic Functioning bit
 (39 9)  (801 393)  (801 393)  LC_4 Logic Functioning bit
 (40 9)  (802 393)  (802 393)  LC_4 Logic Functioning bit
 (41 9)  (803 393)  (803 393)  LC_4 Logic Functioning bit
 (43 9)  (805 393)  (805 393)  LC_4 Logic Functioning bit
 (5 10)  (767 394)  (767 394)  routing T_15_24.sp4_v_t_37 <X> T_15_24.sp4_h_l_43
 (21 10)  (783 394)  (783 394)  routing T_15_24.sp4_h_l_34 <X> T_15_24.lc_trk_g2_7
 (22 10)  (784 394)  (784 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 394)  (785 394)  routing T_15_24.sp4_h_l_34 <X> T_15_24.lc_trk_g2_7
 (24 10)  (786 394)  (786 394)  routing T_15_24.sp4_h_l_34 <X> T_15_24.lc_trk_g2_7
 (4 11)  (766 395)  (766 395)  routing T_15_24.sp4_v_t_37 <X> T_15_24.sp4_h_l_43
 (6 11)  (768 395)  (768 395)  routing T_15_24.sp4_v_t_37 <X> T_15_24.sp4_h_l_43
 (21 11)  (783 395)  (783 395)  routing T_15_24.sp4_h_l_34 <X> T_15_24.lc_trk_g2_7
 (7 12)  (769 396)  (769 396)  Column buffer control bit: LH_colbuf_cntl_5

 (28 12)  (790 396)  (790 396)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (799 396)  (799 396)  LC_6 Logic Functioning bit
 (38 12)  (800 396)  (800 396)  LC_6 Logic Functioning bit
 (39 12)  (801 396)  (801 396)  LC_6 Logic Functioning bit
 (41 12)  (803 396)  (803 396)  LC_6 Logic Functioning bit
 (42 12)  (804 396)  (804 396)  LC_6 Logic Functioning bit
 (43 12)  (805 396)  (805 396)  LC_6 Logic Functioning bit
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (27 13)  (789 397)  (789 397)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 397)  (793 397)  routing T_15_24.lc_trk_g0_3 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 397)  (794 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (795 397)  (795 397)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.input_2_6
 (35 13)  (797 397)  (797 397)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.input_2_6
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (37 13)  (799 397)  (799 397)  LC_6 Logic Functioning bit
 (39 13)  (801 397)  (801 397)  LC_6 Logic Functioning bit
 (40 13)  (802 397)  (802 397)  LC_6 Logic Functioning bit
 (41 13)  (803 397)  (803 397)  LC_6 Logic Functioning bit
 (43 13)  (805 397)  (805 397)  LC_6 Logic Functioning bit
 (46 13)  (808 397)  (808 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (773 398)  (773 398)  routing T_15_24.sp4_h_l_43 <X> T_15_24.sp4_v_t_46
 (15 14)  (777 398)  (777 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (16 14)  (778 398)  (778 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 398)  (780 398)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5
 (18 15)  (780 399)  (780 399)  routing T_15_24.sp4_h_r_45 <X> T_15_24.lc_trk_g3_5


LogicTile_16_24

 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_5 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (816 387)  (816 387)  routing T_16_24.glb_netwk_5 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (0 4)  (816 388)  (816 388)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 389)  (817 389)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 389)  (841 389)  routing T_16_24.sp4_r_v_b_26 <X> T_16_24.lc_trk_g1_2
 (25 8)  (841 392)  (841 392)  routing T_16_24.sp4_v_b_26 <X> T_16_24.lc_trk_g2_2
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 392)  (846 392)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 392)  (850 392)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (38 8)  (854 392)  (854 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (48 8)  (864 392)  (864 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (869 392)  (869 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 393)  (839 393)  routing T_16_24.sp4_v_b_26 <X> T_16_24.lc_trk_g2_2
 (31 9)  (847 393)  (847 393)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (45 9)  (861 393)  (861 393)  LC_4 Logic Functioning bit
 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (831 394)  (831 394)  routing T_16_24.sp4_v_t_32 <X> T_16_24.lc_trk_g2_5
 (16 10)  (832 394)  (832 394)  routing T_16_24.sp4_v_t_32 <X> T_16_24.lc_trk_g2_5
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (7 12)  (823 396)  (823 396)  Column buffer control bit: LH_colbuf_cntl_5

 (3 13)  (819 397)  (819 397)  routing T_16_24.sp12_h_l_22 <X> T_16_24.sp12_h_r_1
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 398)  (816 398)  routing T_16_24.glb_netwk_4 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_24

 (25 0)  (899 384)  (899 384)  routing T_17_24.wire_logic_cluster/lc_2/out <X> T_17_24.lc_trk_g0_2
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_5 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (877 386)  (877 386)  routing T_17_24.sp12_v_t_23 <X> T_17_24.sp12_h_l_23
 (22 2)  (896 386)  (896 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 386)  (897 386)  routing T_17_24.sp4_v_b_23 <X> T_17_24.lc_trk_g0_7
 (24 2)  (898 386)  (898 386)  routing T_17_24.sp4_v_b_23 <X> T_17_24.lc_trk_g0_7
 (25 2)  (899 386)  (899 386)  routing T_17_24.sp12_h_l_5 <X> T_17_24.lc_trk_g0_6
 (0 3)  (874 387)  (874 387)  routing T_17_24.glb_netwk_5 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (22 3)  (896 387)  (896 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (898 387)  (898 387)  routing T_17_24.sp12_h_l_5 <X> T_17_24.lc_trk_g0_6
 (25 3)  (899 387)  (899 387)  routing T_17_24.sp12_h_l_5 <X> T_17_24.lc_trk_g0_6
 (26 4)  (900 388)  (900 388)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 388)  (904 388)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 388)  (907 388)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 388)  (908 388)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (41 4)  (915 388)  (915 388)  LC_2 Logic Functioning bit
 (42 4)  (916 388)  (916 388)  LC_2 Logic Functioning bit
 (45 4)  (919 388)  (919 388)  LC_2 Logic Functioning bit
 (26 5)  (900 389)  (900 389)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 389)  (903 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 389)  (904 389)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 389)  (906 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 389)  (909 389)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.input_2_2
 (37 5)  (911 389)  (911 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (43 5)  (917 389)  (917 389)  LC_2 Logic Functioning bit
 (45 5)  (919 389)  (919 389)  LC_2 Logic Functioning bit
 (48 5)  (922 389)  (922 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (925 389)  (925 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (7 12)  (881 396)  (881 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (888 397)  (888 397)  routing T_17_24.sp4_r_v_b_40 <X> T_17_24.lc_trk_g3_0
 (17 13)  (891 397)  (891 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (874 398)  (874 398)  routing T_17_24.glb_netwk_4 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 398)  (875 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_24

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (935 396)  (935 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (3 15)  (1459 399)  (1459 399)  routing T_28_24.sp12_h_l_22 <X> T_28_24.sp12_v_t_22


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_23

 (16 0)  (1 368)  (1 368)  IOB_0 IO Functioning bit
 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 371)  (0 371)  IOB_0 IO Functioning bit
 (12 4)  (5 372)  (5 372)  routing T_0_23.lc_trk_g1_3 <X> T_0_23.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 372)  (1 372)  IOB_0 IO Functioning bit
 (12 5)  (5 373)  (5 373)  routing T_0_23.lc_trk_g1_3 <X> T_0_23.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 373)  (4 373)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 374)  (14 374)  IO control bit: IOLEFT_IE_1

 (0 8)  (17 376)  (17 376)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (7 8)  (10 376)  (10 376)  Enable bit of Mux _local_links/g1_mux_1 => logic_op_tnr_1 lc_trk_g1_1
 (8 8)  (9 376)  (9 376)  routing T_0_23.logic_op_tnr_1 <X> T_0_23.lc_trk_g1_1
 (17 9)  (0 377)  (0 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 378)  (12 378)  routing T_0_23.span4_vert_b_11 <X> T_0_23.lc_trk_g1_3
 (7 10)  (10 378)  (10 378)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 378)  (9 378)  routing T_0_23.span4_vert_b_11 <X> T_0_23.lc_trk_g1_3
 (11 10)  (6 378)  (6 378)  routing T_0_23.lc_trk_g1_1 <X> T_0_23.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 378)  (1 378)  IOB_1 IO Functioning bit
 (0 11)  (17 379)  (17 379)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (11 11)  (6 379)  (6 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (0 381)  (0 381)  IOB_1 IO Functioning bit
 (17 14)  (0 382)  (0 382)  IOB_1 IO Functioning bit


LogicTile_1_23

 (31 0)  (49 368)  (49 368)  routing T_1_23.lc_trk_g0_5 <X> T_1_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 368)  (50 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (54 368)  (54 368)  LC_0 Logic Functioning bit
 (37 0)  (55 368)  (55 368)  LC_0 Logic Functioning bit
 (38 0)  (56 368)  (56 368)  LC_0 Logic Functioning bit
 (39 0)  (57 368)  (57 368)  LC_0 Logic Functioning bit
 (45 0)  (63 368)  (63 368)  LC_0 Logic Functioning bit
 (4 1)  (22 369)  (22 369)  routing T_1_23.sp4_v_t_42 <X> T_1_23.sp4_h_r_0
 (36 1)  (54 369)  (54 369)  LC_0 Logic Functioning bit
 (37 1)  (55 369)  (55 369)  LC_0 Logic Functioning bit
 (38 1)  (56 369)  (56 369)  LC_0 Logic Functioning bit
 (39 1)  (57 369)  (57 369)  LC_0 Logic Functioning bit
 (45 1)  (63 369)  (63 369)  LC_0 Logic Functioning bit
 (47 1)  (65 369)  (65 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (19 370)  (19 370)  routing T_1_23.glb_netwk_5 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (20 370)  (20 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (29 370)  (29 370)  routing T_1_23.sp4_h_l_44 <X> T_1_23.sp4_v_t_39
 (15 2)  (33 370)  (33 370)  routing T_1_23.sp4_h_r_5 <X> T_1_23.lc_trk_g0_5
 (16 2)  (34 370)  (34 370)  routing T_1_23.sp4_h_r_5 <X> T_1_23.lc_trk_g0_5
 (17 2)  (35 370)  (35 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (32 2)  (50 370)  (50 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 370)  (51 370)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 370)  (52 370)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 370)  (54 370)  LC_1 Logic Functioning bit
 (37 2)  (55 370)  (55 370)  LC_1 Logic Functioning bit
 (38 2)  (56 370)  (56 370)  LC_1 Logic Functioning bit
 (39 2)  (57 370)  (57 370)  LC_1 Logic Functioning bit
 (45 2)  (63 370)  (63 370)  LC_1 Logic Functioning bit
 (0 3)  (18 371)  (18 371)  routing T_1_23.glb_netwk_5 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (18 3)  (36 371)  (36 371)  routing T_1_23.sp4_h_r_5 <X> T_1_23.lc_trk_g0_5
 (31 3)  (49 371)  (49 371)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 371)  (54 371)  LC_1 Logic Functioning bit
 (37 3)  (55 371)  (55 371)  LC_1 Logic Functioning bit
 (38 3)  (56 371)  (56 371)  LC_1 Logic Functioning bit
 (39 3)  (57 371)  (57 371)  LC_1 Logic Functioning bit
 (45 3)  (63 371)  (63 371)  LC_1 Logic Functioning bit
 (53 3)  (71 371)  (71 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (18 372)  (18 372)  routing T_1_23.lc_trk_g2_2 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (1 4)  (19 372)  (19 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (30 372)  (30 372)  routing T_1_23.sp4_v_t_40 <X> T_1_23.sp4_h_r_5
 (31 4)  (49 372)  (49 372)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 372)  (50 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 372)  (51 372)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 372)  (52 372)  routing T_1_23.lc_trk_g3_4 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 372)  (54 372)  LC_2 Logic Functioning bit
 (37 4)  (55 372)  (55 372)  LC_2 Logic Functioning bit
 (38 4)  (56 372)  (56 372)  LC_2 Logic Functioning bit
 (39 4)  (57 372)  (57 372)  LC_2 Logic Functioning bit
 (45 4)  (63 372)  (63 372)  LC_2 Logic Functioning bit
 (47 4)  (65 372)  (65 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (19 373)  (19 373)  routing T_1_23.lc_trk_g2_2 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (36 5)  (54 373)  (54 373)  LC_2 Logic Functioning bit
 (37 5)  (55 373)  (55 373)  LC_2 Logic Functioning bit
 (38 5)  (56 373)  (56 373)  LC_2 Logic Functioning bit
 (39 5)  (57 373)  (57 373)  LC_2 Logic Functioning bit
 (45 5)  (63 373)  (63 373)  LC_2 Logic Functioning bit
 (22 6)  (40 374)  (40 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (32 6)  (50 374)  (50 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 374)  (51 374)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 374)  (52 374)  routing T_1_23.lc_trk_g3_1 <X> T_1_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 374)  (54 374)  LC_3 Logic Functioning bit
 (37 6)  (55 374)  (55 374)  LC_3 Logic Functioning bit
 (38 6)  (56 374)  (56 374)  LC_3 Logic Functioning bit
 (39 6)  (57 374)  (57 374)  LC_3 Logic Functioning bit
 (45 6)  (63 374)  (63 374)  LC_3 Logic Functioning bit
 (46 6)  (64 374)  (64 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (39 375)  (39 375)  routing T_1_23.sp4_r_v_b_31 <X> T_1_23.lc_trk_g1_7
 (36 7)  (54 375)  (54 375)  LC_3 Logic Functioning bit
 (37 7)  (55 375)  (55 375)  LC_3 Logic Functioning bit
 (38 7)  (56 375)  (56 375)  LC_3 Logic Functioning bit
 (39 7)  (57 375)  (57 375)  LC_3 Logic Functioning bit
 (45 7)  (63 375)  (63 375)  LC_3 Logic Functioning bit
 (15 8)  (33 376)  (33 376)  routing T_1_23.sp4_v_t_28 <X> T_1_23.lc_trk_g2_1
 (16 8)  (34 376)  (34 376)  routing T_1_23.sp4_v_t_28 <X> T_1_23.lc_trk_g2_1
 (17 8)  (35 376)  (35 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (43 376)  (43 376)  routing T_1_23.sp4_v_t_23 <X> T_1_23.lc_trk_g2_2
 (31 8)  (49 376)  (49 376)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 376)  (50 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 376)  (51 376)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 376)  (54 376)  LC_4 Logic Functioning bit
 (37 8)  (55 376)  (55 376)  LC_4 Logic Functioning bit
 (38 8)  (56 376)  (56 376)  LC_4 Logic Functioning bit
 (39 8)  (57 376)  (57 376)  LC_4 Logic Functioning bit
 (45 8)  (63 376)  (63 376)  LC_4 Logic Functioning bit
 (46 8)  (64 376)  (64 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (40 377)  (40 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (41 377)  (41 377)  routing T_1_23.sp4_v_t_23 <X> T_1_23.lc_trk_g2_2
 (25 9)  (43 377)  (43 377)  routing T_1_23.sp4_v_t_23 <X> T_1_23.lc_trk_g2_2
 (31 9)  (49 377)  (49 377)  routing T_1_23.lc_trk_g2_7 <X> T_1_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 377)  (54 377)  LC_4 Logic Functioning bit
 (37 9)  (55 377)  (55 377)  LC_4 Logic Functioning bit
 (38 9)  (56 377)  (56 377)  LC_4 Logic Functioning bit
 (39 9)  (57 377)  (57 377)  LC_4 Logic Functioning bit
 (45 9)  (63 377)  (63 377)  LC_4 Logic Functioning bit
 (22 10)  (40 378)  (40 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (31 10)  (49 378)  (49 378)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 378)  (50 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 378)  (51 378)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 378)  (52 378)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 378)  (54 378)  LC_5 Logic Functioning bit
 (37 10)  (55 378)  (55 378)  LC_5 Logic Functioning bit
 (38 10)  (56 378)  (56 378)  LC_5 Logic Functioning bit
 (39 10)  (57 378)  (57 378)  LC_5 Logic Functioning bit
 (45 10)  (63 378)  (63 378)  LC_5 Logic Functioning bit
 (47 10)  (65 378)  (65 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (39 379)  (39 379)  routing T_1_23.sp4_r_v_b_39 <X> T_1_23.lc_trk_g2_7
 (31 11)  (49 379)  (49 379)  routing T_1_23.lc_trk_g3_7 <X> T_1_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 379)  (54 379)  LC_5 Logic Functioning bit
 (37 11)  (55 379)  (55 379)  LC_5 Logic Functioning bit
 (38 11)  (56 379)  (56 379)  LC_5 Logic Functioning bit
 (39 11)  (57 379)  (57 379)  LC_5 Logic Functioning bit
 (45 11)  (63 379)  (63 379)  LC_5 Logic Functioning bit
 (17 12)  (35 380)  (35 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (40 380)  (40 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (41 380)  (41 380)  routing T_1_23.sp4_v_t_30 <X> T_1_23.lc_trk_g3_3
 (24 12)  (42 380)  (42 380)  routing T_1_23.sp4_v_t_30 <X> T_1_23.lc_trk_g3_3
 (32 12)  (50 380)  (50 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 380)  (51 380)  routing T_1_23.lc_trk_g2_1 <X> T_1_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 380)  (54 380)  LC_6 Logic Functioning bit
 (37 12)  (55 380)  (55 380)  LC_6 Logic Functioning bit
 (38 12)  (56 380)  (56 380)  LC_6 Logic Functioning bit
 (39 12)  (57 380)  (57 380)  LC_6 Logic Functioning bit
 (45 12)  (63 380)  (63 380)  LC_6 Logic Functioning bit
 (18 13)  (36 381)  (36 381)  routing T_1_23.sp4_r_v_b_41 <X> T_1_23.lc_trk_g3_1
 (36 13)  (54 381)  (54 381)  LC_6 Logic Functioning bit
 (37 13)  (55 381)  (55 381)  LC_6 Logic Functioning bit
 (38 13)  (56 381)  (56 381)  LC_6 Logic Functioning bit
 (39 13)  (57 381)  (57 381)  LC_6 Logic Functioning bit
 (45 13)  (63 381)  (63 381)  LC_6 Logic Functioning bit
 (47 13)  (65 381)  (65 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (18 382)  (18 382)  routing T_1_23.glb_netwk_6 <X> T_1_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 382)  (19 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 382)  (32 382)  routing T_1_23.sp4_h_r_36 <X> T_1_23.lc_trk_g3_4
 (21 14)  (39 382)  (39 382)  routing T_1_23.sp4_v_t_26 <X> T_1_23.lc_trk_g3_7
 (22 14)  (40 382)  (40 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (41 382)  (41 382)  routing T_1_23.sp4_v_t_26 <X> T_1_23.lc_trk_g3_7
 (31 14)  (49 382)  (49 382)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 382)  (50 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 382)  (52 382)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 382)  (54 382)  LC_7 Logic Functioning bit
 (37 14)  (55 382)  (55 382)  LC_7 Logic Functioning bit
 (38 14)  (56 382)  (56 382)  LC_7 Logic Functioning bit
 (39 14)  (57 382)  (57 382)  LC_7 Logic Functioning bit
 (45 14)  (63 382)  (63 382)  LC_7 Logic Functioning bit
 (52 14)  (70 382)  (70 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (18 383)  (18 383)  routing T_1_23.glb_netwk_6 <X> T_1_23.wire_logic_cluster/lc_7/s_r
 (15 15)  (33 383)  (33 383)  routing T_1_23.sp4_h_r_36 <X> T_1_23.lc_trk_g3_4
 (16 15)  (34 383)  (34 383)  routing T_1_23.sp4_h_r_36 <X> T_1_23.lc_trk_g3_4
 (17 15)  (35 383)  (35 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (39 383)  (39 383)  routing T_1_23.sp4_v_t_26 <X> T_1_23.lc_trk_g3_7
 (31 15)  (49 383)  (49 383)  routing T_1_23.lc_trk_g1_7 <X> T_1_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 383)  (54 383)  LC_7 Logic Functioning bit
 (37 15)  (55 383)  (55 383)  LC_7 Logic Functioning bit
 (38 15)  (56 383)  (56 383)  LC_7 Logic Functioning bit
 (39 15)  (57 383)  (57 383)  LC_7 Logic Functioning bit
 (45 15)  (63 383)  (63 383)  LC_7 Logic Functioning bit


LogicTile_2_23

 (5 0)  (77 368)  (77 368)  routing T_2_23.sp4_h_l_44 <X> T_2_23.sp4_h_r_0
 (12 0)  (84 368)  (84 368)  routing T_2_23.sp4_v_t_39 <X> T_2_23.sp4_h_r_2
 (29 0)  (101 368)  (101 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 368)  (102 368)  routing T_2_23.lc_trk_g0_5 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (44 0)  (116 368)  (116 368)  LC_0 Logic Functioning bit
 (4 1)  (76 369)  (76 369)  routing T_2_23.sp4_h_l_44 <X> T_2_23.sp4_h_r_0
 (15 1)  (87 369)  (87 369)  routing T_2_23.sp4_v_t_5 <X> T_2_23.lc_trk_g0_0
 (16 1)  (88 369)  (88 369)  routing T_2_23.sp4_v_t_5 <X> T_2_23.lc_trk_g0_0
 (17 1)  (89 369)  (89 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (32 1)  (104 369)  (104 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (106 369)  (106 369)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.input_2_0
 (35 1)  (107 369)  (107 369)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.input_2_0
 (8 2)  (80 370)  (80 370)  routing T_2_23.sp4_v_t_36 <X> T_2_23.sp4_h_l_36
 (9 2)  (81 370)  (81 370)  routing T_2_23.sp4_v_t_36 <X> T_2_23.sp4_h_l_36
 (17 2)  (89 370)  (89 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (101 370)  (101 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 370)  (104 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 370)  (108 370)  LC_1 Logic Functioning bit
 (37 2)  (109 370)  (109 370)  LC_1 Logic Functioning bit
 (38 2)  (110 370)  (110 370)  LC_1 Logic Functioning bit
 (39 2)  (111 370)  (111 370)  LC_1 Logic Functioning bit
 (44 2)  (116 370)  (116 370)  LC_1 Logic Functioning bit
 (46 2)  (118 370)  (118 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (86 371)  (86 371)  routing T_2_23.sp12_h_r_20 <X> T_2_23.lc_trk_g0_4
 (16 3)  (88 371)  (88 371)  routing T_2_23.sp12_h_r_20 <X> T_2_23.lc_trk_g0_4
 (17 3)  (89 371)  (89 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (90 371)  (90 371)  routing T_2_23.sp4_r_v_b_29 <X> T_2_23.lc_trk_g0_5
 (36 3)  (108 371)  (108 371)  LC_1 Logic Functioning bit
 (37 3)  (109 371)  (109 371)  LC_1 Logic Functioning bit
 (38 3)  (110 371)  (110 371)  LC_1 Logic Functioning bit
 (39 3)  (111 371)  (111 371)  LC_1 Logic Functioning bit
 (3 4)  (75 372)  (75 372)  routing T_2_23.sp12_v_t_23 <X> T_2_23.sp12_h_r_0
 (21 4)  (93 372)  (93 372)  routing T_2_23.sp4_v_b_11 <X> T_2_23.lc_trk_g1_3
 (22 4)  (94 372)  (94 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (95 372)  (95 372)  routing T_2_23.sp4_v_b_11 <X> T_2_23.lc_trk_g1_3
 (27 4)  (99 372)  (99 372)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 372)  (100 372)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 372)  (101 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 372)  (102 372)  routing T_2_23.lc_trk_g3_4 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 372)  (104 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 372)  (108 372)  LC_2 Logic Functioning bit
 (37 4)  (109 372)  (109 372)  LC_2 Logic Functioning bit
 (38 4)  (110 372)  (110 372)  LC_2 Logic Functioning bit
 (39 4)  (111 372)  (111 372)  LC_2 Logic Functioning bit
 (44 4)  (116 372)  (116 372)  LC_2 Logic Functioning bit
 (13 5)  (85 373)  (85 373)  routing T_2_23.sp4_v_t_37 <X> T_2_23.sp4_h_r_5
 (21 5)  (93 373)  (93 373)  routing T_2_23.sp4_v_b_11 <X> T_2_23.lc_trk_g1_3
 (36 5)  (108 373)  (108 373)  LC_2 Logic Functioning bit
 (37 5)  (109 373)  (109 373)  LC_2 Logic Functioning bit
 (38 5)  (110 373)  (110 373)  LC_2 Logic Functioning bit
 (39 5)  (111 373)  (111 373)  LC_2 Logic Functioning bit
 (53 5)  (125 373)  (125 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (100 374)  (100 374)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 374)  (101 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 374)  (102 374)  routing T_2_23.lc_trk_g2_4 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 374)  (104 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 374)  (108 374)  LC_3 Logic Functioning bit
 (37 6)  (109 374)  (109 374)  LC_3 Logic Functioning bit
 (38 6)  (110 374)  (110 374)  LC_3 Logic Functioning bit
 (39 6)  (111 374)  (111 374)  LC_3 Logic Functioning bit
 (44 6)  (116 374)  (116 374)  LC_3 Logic Functioning bit
 (40 7)  (112 375)  (112 375)  LC_3 Logic Functioning bit
 (41 7)  (113 375)  (113 375)  LC_3 Logic Functioning bit
 (42 7)  (114 375)  (114 375)  LC_3 Logic Functioning bit
 (43 7)  (115 375)  (115 375)  LC_3 Logic Functioning bit
 (48 7)  (120 375)  (120 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (94 376)  (94 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (100 376)  (100 376)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 376)  (101 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 376)  (102 376)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 376)  (104 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 376)  (108 376)  LC_4 Logic Functioning bit
 (37 8)  (109 376)  (109 376)  LC_4 Logic Functioning bit
 (38 8)  (110 376)  (110 376)  LC_4 Logic Functioning bit
 (39 8)  (111 376)  (111 376)  LC_4 Logic Functioning bit
 (44 8)  (116 376)  (116 376)  LC_4 Logic Functioning bit
 (46 8)  (118 376)  (118 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (76 377)  (76 377)  routing T_2_23.sp4_v_t_36 <X> T_2_23.sp4_h_r_6
 (13 9)  (85 377)  (85 377)  routing T_2_23.sp4_v_t_38 <X> T_2_23.sp4_h_r_8
 (21 9)  (93 377)  (93 377)  routing T_2_23.sp4_r_v_b_35 <X> T_2_23.lc_trk_g2_3
 (40 9)  (112 377)  (112 377)  LC_4 Logic Functioning bit
 (41 9)  (113 377)  (113 377)  LC_4 Logic Functioning bit
 (42 9)  (114 377)  (114 377)  LC_4 Logic Functioning bit
 (43 9)  (115 377)  (115 377)  LC_4 Logic Functioning bit
 (17 10)  (89 378)  (89 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (29 10)  (101 378)  (101 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 378)  (102 378)  routing T_2_23.lc_trk_g0_4 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 378)  (104 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 378)  (108 378)  LC_5 Logic Functioning bit
 (37 10)  (109 378)  (109 378)  LC_5 Logic Functioning bit
 (38 10)  (110 378)  (110 378)  LC_5 Logic Functioning bit
 (39 10)  (111 378)  (111 378)  LC_5 Logic Functioning bit
 (44 10)  (116 378)  (116 378)  LC_5 Logic Functioning bit
 (17 11)  (89 379)  (89 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (40 11)  (112 379)  (112 379)  LC_5 Logic Functioning bit
 (41 11)  (113 379)  (113 379)  LC_5 Logic Functioning bit
 (42 11)  (114 379)  (114 379)  LC_5 Logic Functioning bit
 (43 11)  (115 379)  (115 379)  LC_5 Logic Functioning bit
 (51 11)  (123 379)  (123 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (76 380)  (76 380)  routing T_2_23.sp4_v_t_36 <X> T_2_23.sp4_v_b_9
 (6 12)  (78 380)  (78 380)  routing T_2_23.sp4_v_t_36 <X> T_2_23.sp4_v_b_9
 (14 12)  (86 380)  (86 380)  routing T_2_23.sp4_v_b_24 <X> T_2_23.lc_trk_g3_0
 (27 12)  (99 380)  (99 380)  routing T_2_23.lc_trk_g3_0 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 380)  (100 380)  routing T_2_23.lc_trk_g3_0 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 380)  (101 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 380)  (104 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 380)  (108 380)  LC_6 Logic Functioning bit
 (37 12)  (109 380)  (109 380)  LC_6 Logic Functioning bit
 (38 12)  (110 380)  (110 380)  LC_6 Logic Functioning bit
 (39 12)  (111 380)  (111 380)  LC_6 Logic Functioning bit
 (44 12)  (116 380)  (116 380)  LC_6 Logic Functioning bit
 (4 13)  (76 381)  (76 381)  routing T_2_23.sp4_v_t_41 <X> T_2_23.sp4_h_r_9
 (16 13)  (88 381)  (88 381)  routing T_2_23.sp4_v_b_24 <X> T_2_23.lc_trk_g3_0
 (17 13)  (89 381)  (89 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (40 13)  (112 381)  (112 381)  LC_6 Logic Functioning bit
 (41 13)  (113 381)  (113 381)  LC_6 Logic Functioning bit
 (42 13)  (114 381)  (114 381)  LC_6 Logic Functioning bit
 (43 13)  (115 381)  (115 381)  LC_6 Logic Functioning bit
 (46 13)  (118 381)  (118 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (32 14)  (104 382)  (104 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 382)  (108 382)  LC_7 Logic Functioning bit
 (39 14)  (111 382)  (111 382)  LC_7 Logic Functioning bit
 (41 14)  (113 382)  (113 382)  LC_7 Logic Functioning bit
 (42 14)  (114 382)  (114 382)  LC_7 Logic Functioning bit
 (44 14)  (116 382)  (116 382)  LC_7 Logic Functioning bit
 (17 15)  (89 383)  (89 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (32 15)  (104 383)  (104 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (105 383)  (105 383)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.input_2_7
 (35 15)  (107 383)  (107 383)  routing T_2_23.lc_trk_g2_3 <X> T_2_23.input_2_7
 (37 15)  (109 383)  (109 383)  LC_7 Logic Functioning bit
 (38 15)  (110 383)  (110 383)  LC_7 Logic Functioning bit
 (40 15)  (112 383)  (112 383)  LC_7 Logic Functioning bit
 (43 15)  (115 383)  (115 383)  LC_7 Logic Functioning bit
 (51 15)  (123 383)  (123 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_23

 (5 0)  (131 368)  (131 368)  routing T_3_23.sp4_h_l_44 <X> T_3_23.sp4_h_r_0
 (10 0)  (136 368)  (136 368)  routing T_3_23.sp4_v_t_45 <X> T_3_23.sp4_h_r_1
 (21 0)  (147 368)  (147 368)  routing T_3_23.sp4_h_r_19 <X> T_3_23.lc_trk_g0_3
 (22 0)  (148 368)  (148 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (149 368)  (149 368)  routing T_3_23.sp4_h_r_19 <X> T_3_23.lc_trk_g0_3
 (24 0)  (150 368)  (150 368)  routing T_3_23.sp4_h_r_19 <X> T_3_23.lc_trk_g0_3
 (25 0)  (151 368)  (151 368)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g0_2
 (26 0)  (152 368)  (152 368)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (36 0)  (162 368)  (162 368)  LC_0 Logic Functioning bit
 (38 0)  (164 368)  (164 368)  LC_0 Logic Functioning bit
 (41 0)  (167 368)  (167 368)  LC_0 Logic Functioning bit
 (43 0)  (169 368)  (169 368)  LC_0 Logic Functioning bit
 (45 0)  (171 368)  (171 368)  LC_0 Logic Functioning bit
 (4 1)  (130 369)  (130 369)  routing T_3_23.sp4_h_l_44 <X> T_3_23.sp4_h_r_0
 (21 1)  (147 369)  (147 369)  routing T_3_23.sp4_h_r_19 <X> T_3_23.lc_trk_g0_3
 (22 1)  (148 369)  (148 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (149 369)  (149 369)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g0_2
 (24 1)  (150 369)  (150 369)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g0_2
 (27 1)  (153 369)  (153 369)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 369)  (154 369)  routing T_3_23.lc_trk_g3_5 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 369)  (155 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (163 369)  (163 369)  LC_0 Logic Functioning bit
 (39 1)  (165 369)  (165 369)  LC_0 Logic Functioning bit
 (40 1)  (166 369)  (166 369)  LC_0 Logic Functioning bit
 (42 1)  (168 369)  (168 369)  LC_0 Logic Functioning bit
 (45 1)  (171 369)  (171 369)  LC_0 Logic Functioning bit
 (2 2)  (128 370)  (128 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (36 2)  (162 370)  (162 370)  LC_1 Logic Functioning bit
 (38 2)  (164 370)  (164 370)  LC_1 Logic Functioning bit
 (41 2)  (167 370)  (167 370)  LC_1 Logic Functioning bit
 (43 2)  (169 370)  (169 370)  LC_1 Logic Functioning bit
 (45 2)  (171 370)  (171 370)  LC_1 Logic Functioning bit
 (27 3)  (153 371)  (153 371)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 371)  (154 371)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 371)  (163 371)  LC_1 Logic Functioning bit
 (39 3)  (165 371)  (165 371)  LC_1 Logic Functioning bit
 (40 3)  (166 371)  (166 371)  LC_1 Logic Functioning bit
 (42 3)  (168 371)  (168 371)  LC_1 Logic Functioning bit
 (45 3)  (171 371)  (171 371)  LC_1 Logic Functioning bit
 (48 3)  (174 371)  (174 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (127 372)  (127 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (141 372)  (141 372)  routing T_3_23.sp4_h_r_1 <X> T_3_23.lc_trk_g1_1
 (16 4)  (142 372)  (142 372)  routing T_3_23.sp4_h_r_1 <X> T_3_23.lc_trk_g1_1
 (17 4)  (143 372)  (143 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (32 4)  (158 372)  (158 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (162 372)  (162 372)  LC_2 Logic Functioning bit
 (37 4)  (163 372)  (163 372)  LC_2 Logic Functioning bit
 (38 4)  (164 372)  (164 372)  LC_2 Logic Functioning bit
 (39 4)  (165 372)  (165 372)  LC_2 Logic Functioning bit
 (45 4)  (171 372)  (171 372)  LC_2 Logic Functioning bit
 (1 5)  (127 373)  (127 373)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_7/cen
 (18 5)  (144 373)  (144 373)  routing T_3_23.sp4_h_r_1 <X> T_3_23.lc_trk_g1_1
 (31 5)  (157 373)  (157 373)  routing T_3_23.lc_trk_g0_3 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 373)  (162 373)  LC_2 Logic Functioning bit
 (37 5)  (163 373)  (163 373)  LC_2 Logic Functioning bit
 (38 5)  (164 373)  (164 373)  LC_2 Logic Functioning bit
 (39 5)  (165 373)  (165 373)  LC_2 Logic Functioning bit
 (45 5)  (171 373)  (171 373)  LC_2 Logic Functioning bit
 (51 5)  (177 373)  (177 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 374)  (160 374)  routing T_3_23.lc_trk_g1_1 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 374)  (162 374)  LC_3 Logic Functioning bit
 (37 6)  (163 374)  (163 374)  LC_3 Logic Functioning bit
 (38 6)  (164 374)  (164 374)  LC_3 Logic Functioning bit
 (39 6)  (165 374)  (165 374)  LC_3 Logic Functioning bit
 (45 6)  (171 374)  (171 374)  LC_3 Logic Functioning bit
 (8 7)  (134 375)  (134 375)  routing T_3_23.sp4_v_b_1 <X> T_3_23.sp4_v_t_41
 (10 7)  (136 375)  (136 375)  routing T_3_23.sp4_v_b_1 <X> T_3_23.sp4_v_t_41
 (36 7)  (162 375)  (162 375)  LC_3 Logic Functioning bit
 (37 7)  (163 375)  (163 375)  LC_3 Logic Functioning bit
 (38 7)  (164 375)  (164 375)  LC_3 Logic Functioning bit
 (39 7)  (165 375)  (165 375)  LC_3 Logic Functioning bit
 (45 7)  (171 375)  (171 375)  LC_3 Logic Functioning bit
 (31 8)  (157 376)  (157 376)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 376)  (158 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 376)  (159 376)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 376)  (160 376)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 376)  (162 376)  LC_4 Logic Functioning bit
 (37 8)  (163 376)  (163 376)  LC_4 Logic Functioning bit
 (38 8)  (164 376)  (164 376)  LC_4 Logic Functioning bit
 (39 8)  (165 376)  (165 376)  LC_4 Logic Functioning bit
 (45 8)  (171 376)  (171 376)  LC_4 Logic Functioning bit
 (11 9)  (137 377)  (137 377)  routing T_3_23.sp4_h_l_37 <X> T_3_23.sp4_h_r_8
 (13 9)  (139 377)  (139 377)  routing T_3_23.sp4_h_l_37 <X> T_3_23.sp4_h_r_8
 (14 9)  (140 377)  (140 377)  routing T_3_23.sp4_h_r_24 <X> T_3_23.lc_trk_g2_0
 (15 9)  (141 377)  (141 377)  routing T_3_23.sp4_h_r_24 <X> T_3_23.lc_trk_g2_0
 (16 9)  (142 377)  (142 377)  routing T_3_23.sp4_h_r_24 <X> T_3_23.lc_trk_g2_0
 (17 9)  (143 377)  (143 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (31 9)  (157 377)  (157 377)  routing T_3_23.lc_trk_g3_6 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 377)  (162 377)  LC_4 Logic Functioning bit
 (37 9)  (163 377)  (163 377)  LC_4 Logic Functioning bit
 (38 9)  (164 377)  (164 377)  LC_4 Logic Functioning bit
 (39 9)  (165 377)  (165 377)  LC_4 Logic Functioning bit
 (45 9)  (171 377)  (171 377)  LC_4 Logic Functioning bit
 (17 10)  (143 378)  (143 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 378)  (159 378)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 378)  (162 378)  LC_5 Logic Functioning bit
 (37 10)  (163 378)  (163 378)  LC_5 Logic Functioning bit
 (38 10)  (164 378)  (164 378)  LC_5 Logic Functioning bit
 (39 10)  (165 378)  (165 378)  LC_5 Logic Functioning bit
 (45 10)  (171 378)  (171 378)  LC_5 Logic Functioning bit
 (18 11)  (144 379)  (144 379)  routing T_3_23.sp4_r_v_b_37 <X> T_3_23.lc_trk_g2_5
 (22 11)  (148 379)  (148 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (149 379)  (149 379)  routing T_3_23.sp4_v_b_46 <X> T_3_23.lc_trk_g2_6
 (24 11)  (150 379)  (150 379)  routing T_3_23.sp4_v_b_46 <X> T_3_23.lc_trk_g2_6
 (36 11)  (162 379)  (162 379)  LC_5 Logic Functioning bit
 (37 11)  (163 379)  (163 379)  LC_5 Logic Functioning bit
 (38 11)  (164 379)  (164 379)  LC_5 Logic Functioning bit
 (39 11)  (165 379)  (165 379)  LC_5 Logic Functioning bit
 (45 11)  (171 379)  (171 379)  LC_5 Logic Functioning bit
 (53 11)  (179 379)  (179 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (6 12)  (132 380)  (132 380)  routing T_3_23.sp4_h_r_4 <X> T_3_23.sp4_v_b_9
 (10 12)  (136 380)  (136 380)  routing T_3_23.sp4_v_t_40 <X> T_3_23.sp4_h_r_10
 (12 12)  (138 380)  (138 380)  routing T_3_23.sp4_h_l_45 <X> T_3_23.sp4_h_r_11
 (31 12)  (157 380)  (157 380)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 380)  (158 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 380)  (159 380)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 380)  (162 380)  LC_6 Logic Functioning bit
 (37 12)  (163 380)  (163 380)  LC_6 Logic Functioning bit
 (38 12)  (164 380)  (164 380)  LC_6 Logic Functioning bit
 (39 12)  (165 380)  (165 380)  LC_6 Logic Functioning bit
 (45 12)  (171 380)  (171 380)  LC_6 Logic Functioning bit
 (13 13)  (139 381)  (139 381)  routing T_3_23.sp4_h_l_45 <X> T_3_23.sp4_h_r_11
 (14 13)  (140 381)  (140 381)  routing T_3_23.sp4_r_v_b_40 <X> T_3_23.lc_trk_g3_0
 (17 13)  (143 381)  (143 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (36 13)  (162 381)  (162 381)  LC_6 Logic Functioning bit
 (37 13)  (163 381)  (163 381)  LC_6 Logic Functioning bit
 (38 13)  (164 381)  (164 381)  LC_6 Logic Functioning bit
 (39 13)  (165 381)  (165 381)  LC_6 Logic Functioning bit
 (45 13)  (171 381)  (171 381)  LC_6 Logic Functioning bit
 (53 13)  (179 381)  (179 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (126 382)  (126 382)  routing T_3_23.glb_netwk_4 <X> T_3_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 382)  (127 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (137 382)  (137 382)  routing T_3_23.sp4_h_r_5 <X> T_3_23.sp4_v_t_46
 (13 14)  (139 382)  (139 382)  routing T_3_23.sp4_h_r_5 <X> T_3_23.sp4_v_t_46
 (15 14)  (141 382)  (141 382)  routing T_3_23.sp4_h_l_16 <X> T_3_23.lc_trk_g3_5
 (16 14)  (142 382)  (142 382)  routing T_3_23.sp4_h_l_16 <X> T_3_23.lc_trk_g3_5
 (17 14)  (143 382)  (143 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (151 382)  (151 382)  routing T_3_23.sp4_v_b_38 <X> T_3_23.lc_trk_g3_6
 (31 14)  (157 382)  (157 382)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 382)  (158 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 382)  (159 382)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 382)  (162 382)  LC_7 Logic Functioning bit
 (37 14)  (163 382)  (163 382)  LC_7 Logic Functioning bit
 (38 14)  (164 382)  (164 382)  LC_7 Logic Functioning bit
 (39 14)  (165 382)  (165 382)  LC_7 Logic Functioning bit
 (45 14)  (171 382)  (171 382)  LC_7 Logic Functioning bit
 (12 15)  (138 383)  (138 383)  routing T_3_23.sp4_h_r_5 <X> T_3_23.sp4_v_t_46
 (18 15)  (144 383)  (144 383)  routing T_3_23.sp4_h_l_16 <X> T_3_23.lc_trk_g3_5
 (19 15)  (145 383)  (145 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (148 383)  (148 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (149 383)  (149 383)  routing T_3_23.sp4_v_b_38 <X> T_3_23.lc_trk_g3_6
 (25 15)  (151 383)  (151 383)  routing T_3_23.sp4_v_b_38 <X> T_3_23.lc_trk_g3_6
 (31 15)  (157 383)  (157 383)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 383)  (162 383)  LC_7 Logic Functioning bit
 (37 15)  (163 383)  (163 383)  LC_7 Logic Functioning bit
 (38 15)  (164 383)  (164 383)  LC_7 Logic Functioning bit
 (39 15)  (165 383)  (165 383)  LC_7 Logic Functioning bit
 (45 15)  (171 383)  (171 383)  LC_7 Logic Functioning bit
 (53 15)  (179 383)  (179 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_23

 (12 0)  (192 368)  (192 368)  routing T_4_23.sp4_h_l_46 <X> T_4_23.sp4_h_r_2
 (22 0)  (202 368)  (202 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (203 368)  (203 368)  routing T_4_23.sp12_h_r_11 <X> T_4_23.lc_trk_g0_3
 (28 0)  (208 368)  (208 368)  routing T_4_23.lc_trk_g2_1 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 368)  (209 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 368)  (211 368)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 368)  (212 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 368)  (213 368)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 368)  (216 368)  LC_0 Logic Functioning bit
 (37 0)  (217 368)  (217 368)  LC_0 Logic Functioning bit
 (38 0)  (218 368)  (218 368)  LC_0 Logic Functioning bit
 (40 0)  (220 368)  (220 368)  LC_0 Logic Functioning bit
 (41 0)  (221 368)  (221 368)  LC_0 Logic Functioning bit
 (42 0)  (222 368)  (222 368)  LC_0 Logic Functioning bit
 (43 0)  (223 368)  (223 368)  LC_0 Logic Functioning bit
 (46 0)  (226 368)  (226 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (232 368)  (232 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (193 369)  (193 369)  routing T_4_23.sp4_h_l_46 <X> T_4_23.sp4_h_r_2
 (22 1)  (202 369)  (202 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (203 369)  (203 369)  routing T_4_23.sp4_v_b_18 <X> T_4_23.lc_trk_g0_2
 (24 1)  (204 369)  (204 369)  routing T_4_23.sp4_v_b_18 <X> T_4_23.lc_trk_g0_2
 (27 1)  (207 369)  (207 369)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 369)  (208 369)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 369)  (209 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 369)  (212 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (214 369)  (214 369)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.input_2_0
 (35 1)  (215 369)  (215 369)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.input_2_0
 (36 1)  (216 369)  (216 369)  LC_0 Logic Functioning bit
 (37 1)  (217 369)  (217 369)  LC_0 Logic Functioning bit
 (39 1)  (219 369)  (219 369)  LC_0 Logic Functioning bit
 (40 1)  (220 369)  (220 369)  LC_0 Logic Functioning bit
 (42 1)  (222 369)  (222 369)  LC_0 Logic Functioning bit
 (43 1)  (223 369)  (223 369)  LC_0 Logic Functioning bit
 (1 2)  (181 370)  (181 370)  routing T_4_23.glb_netwk_5 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (182 370)  (182 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (183 370)  (183 370)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_l_23
 (14 2)  (194 370)  (194 370)  routing T_4_23.sp4_h_l_9 <X> T_4_23.lc_trk_g0_4
 (29 2)  (209 370)  (209 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 370)  (211 370)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 370)  (212 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (215 370)  (215 370)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.input_2_1
 (36 2)  (216 370)  (216 370)  LC_1 Logic Functioning bit
 (37 2)  (217 370)  (217 370)  LC_1 Logic Functioning bit
 (38 2)  (218 370)  (218 370)  LC_1 Logic Functioning bit
 (39 2)  (219 370)  (219 370)  LC_1 Logic Functioning bit
 (41 2)  (221 370)  (221 370)  LC_1 Logic Functioning bit
 (42 2)  (222 370)  (222 370)  LC_1 Logic Functioning bit
 (43 2)  (223 370)  (223 370)  LC_1 Logic Functioning bit
 (0 3)  (180 371)  (180 371)  routing T_4_23.glb_netwk_5 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (5 3)  (185 371)  (185 371)  routing T_4_23.sp4_h_l_37 <X> T_4_23.sp4_v_t_37
 (14 3)  (194 371)  (194 371)  routing T_4_23.sp4_h_l_9 <X> T_4_23.lc_trk_g0_4
 (15 3)  (195 371)  (195 371)  routing T_4_23.sp4_h_l_9 <X> T_4_23.lc_trk_g0_4
 (16 3)  (196 371)  (196 371)  routing T_4_23.sp4_h_l_9 <X> T_4_23.lc_trk_g0_4
 (17 3)  (197 371)  (197 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (202 371)  (202 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (203 371)  (203 371)  routing T_4_23.sp4_h_r_6 <X> T_4_23.lc_trk_g0_6
 (24 3)  (204 371)  (204 371)  routing T_4_23.sp4_h_r_6 <X> T_4_23.lc_trk_g0_6
 (25 3)  (205 371)  (205 371)  routing T_4_23.sp4_h_r_6 <X> T_4_23.lc_trk_g0_6
 (26 3)  (206 371)  (206 371)  routing T_4_23.lc_trk_g0_3 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 371)  (209 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 371)  (210 371)  routing T_4_23.lc_trk_g0_2 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (212 371)  (212 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (213 371)  (213 371)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.input_2_1
 (35 3)  (215 371)  (215 371)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.input_2_1
 (39 3)  (219 371)  (219 371)  LC_1 Logic Functioning bit
 (40 3)  (220 371)  (220 371)  LC_1 Logic Functioning bit
 (41 3)  (221 371)  (221 371)  LC_1 Logic Functioning bit
 (42 3)  (222 371)  (222 371)  LC_1 Logic Functioning bit
 (43 3)  (223 371)  (223 371)  LC_1 Logic Functioning bit
 (11 4)  (191 372)  (191 372)  routing T_4_23.sp4_v_t_44 <X> T_4_23.sp4_v_b_5
 (13 4)  (193 372)  (193 372)  routing T_4_23.sp4_v_t_44 <X> T_4_23.sp4_v_b_5
 (14 4)  (194 372)  (194 372)  routing T_4_23.sp12_h_r_0 <X> T_4_23.lc_trk_g1_0
 (22 4)  (202 372)  (202 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (208 372)  (208 372)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 372)  (209 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 372)  (210 372)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 372)  (212 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 372)  (216 372)  LC_2 Logic Functioning bit
 (38 4)  (218 372)  (218 372)  LC_2 Logic Functioning bit
 (40 4)  (220 372)  (220 372)  LC_2 Logic Functioning bit
 (42 4)  (222 372)  (222 372)  LC_2 Logic Functioning bit
 (14 5)  (194 373)  (194 373)  routing T_4_23.sp12_h_r_0 <X> T_4_23.lc_trk_g1_0
 (15 5)  (195 373)  (195 373)  routing T_4_23.sp12_h_r_0 <X> T_4_23.lc_trk_g1_0
 (17 5)  (197 373)  (197 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (201 373)  (201 373)  routing T_4_23.sp4_r_v_b_27 <X> T_4_23.lc_trk_g1_3
 (26 5)  (206 373)  (206 373)  routing T_4_23.lc_trk_g0_2 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 373)  (209 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 373)  (210 373)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 373)  (211 373)  routing T_4_23.lc_trk_g0_3 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 373)  (216 373)  LC_2 Logic Functioning bit
 (37 5)  (217 373)  (217 373)  LC_2 Logic Functioning bit
 (38 5)  (218 373)  (218 373)  LC_2 Logic Functioning bit
 (39 5)  (219 373)  (219 373)  LC_2 Logic Functioning bit
 (40 5)  (220 373)  (220 373)  LC_2 Logic Functioning bit
 (41 5)  (221 373)  (221 373)  LC_2 Logic Functioning bit
 (42 5)  (222 373)  (222 373)  LC_2 Logic Functioning bit
 (43 5)  (223 373)  (223 373)  LC_2 Logic Functioning bit
 (15 6)  (195 374)  (195 374)  routing T_4_23.sp4_h_r_5 <X> T_4_23.lc_trk_g1_5
 (16 6)  (196 374)  (196 374)  routing T_4_23.sp4_h_r_5 <X> T_4_23.lc_trk_g1_5
 (17 6)  (197 374)  (197 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (202 374)  (202 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (204 374)  (204 374)  routing T_4_23.top_op_7 <X> T_4_23.lc_trk_g1_7
 (29 6)  (209 374)  (209 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 374)  (210 374)  routing T_4_23.lc_trk_g0_6 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 374)  (211 374)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 374)  (212 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (218 374)  (218 374)  LC_3 Logic Functioning bit
 (39 6)  (219 374)  (219 374)  LC_3 Logic Functioning bit
 (50 6)  (230 374)  (230 374)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (188 375)  (188 375)  routing T_4_23.sp4_h_r_4 <X> T_4_23.sp4_v_t_41
 (9 7)  (189 375)  (189 375)  routing T_4_23.sp4_h_r_4 <X> T_4_23.sp4_v_t_41
 (18 7)  (198 375)  (198 375)  routing T_4_23.sp4_h_r_5 <X> T_4_23.lc_trk_g1_5
 (21 7)  (201 375)  (201 375)  routing T_4_23.top_op_7 <X> T_4_23.lc_trk_g1_7
 (27 7)  (207 375)  (207 375)  routing T_4_23.lc_trk_g1_0 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 375)  (209 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 375)  (210 375)  routing T_4_23.lc_trk_g0_6 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (39 7)  (219 375)  (219 375)  LC_3 Logic Functioning bit
 (51 7)  (231 375)  (231 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (184 376)  (184 376)  routing T_4_23.sp4_h_l_43 <X> T_4_23.sp4_v_b_6
 (17 8)  (197 376)  (197 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 376)  (198 376)  routing T_4_23.wire_logic_cluster/lc_1/out <X> T_4_23.lc_trk_g2_1
 (21 8)  (201 376)  (201 376)  routing T_4_23.wire_logic_cluster/lc_3/out <X> T_4_23.lc_trk_g2_3
 (22 8)  (202 376)  (202 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (206 376)  (206 376)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 376)  (207 376)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 376)  (208 376)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 376)  (209 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 376)  (210 376)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 376)  (211 376)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 376)  (212 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 376)  (213 376)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 376)  (216 376)  LC_4 Logic Functioning bit
 (38 8)  (218 376)  (218 376)  LC_4 Logic Functioning bit
 (41 8)  (221 376)  (221 376)  LC_4 Logic Functioning bit
 (43 8)  (223 376)  (223 376)  LC_4 Logic Functioning bit
 (45 8)  (225 376)  (225 376)  LC_4 Logic Functioning bit
 (50 8)  (230 376)  (230 376)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (185 377)  (185 377)  routing T_4_23.sp4_h_l_43 <X> T_4_23.sp4_v_b_6
 (27 9)  (207 377)  (207 377)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 377)  (209 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 377)  (216 377)  LC_4 Logic Functioning bit
 (38 9)  (218 377)  (218 377)  LC_4 Logic Functioning bit
 (41 9)  (221 377)  (221 377)  LC_4 Logic Functioning bit
 (42 9)  (222 377)  (222 377)  LC_4 Logic Functioning bit
 (45 9)  (225 377)  (225 377)  LC_4 Logic Functioning bit
 (53 9)  (233 377)  (233 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (185 378)  (185 378)  routing T_4_23.sp4_h_r_3 <X> T_4_23.sp4_h_l_43
 (17 10)  (197 378)  (197 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (202 378)  (202 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (203 378)  (203 378)  routing T_4_23.sp12_v_t_12 <X> T_4_23.lc_trk_g2_7
 (25 10)  (205 378)  (205 378)  routing T_4_23.wire_logic_cluster/lc_6/out <X> T_4_23.lc_trk_g2_6
 (26 10)  (206 378)  (206 378)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 378)  (209 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 378)  (211 378)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 378)  (212 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (215 378)  (215 378)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.input_2_5
 (41 10)  (221 378)  (221 378)  LC_5 Logic Functioning bit
 (51 10)  (231 378)  (231 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (184 379)  (184 379)  routing T_4_23.sp4_h_r_3 <X> T_4_23.sp4_h_l_43
 (18 11)  (198 379)  (198 379)  routing T_4_23.sp4_r_v_b_37 <X> T_4_23.lc_trk_g2_5
 (22 11)  (202 379)  (202 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (208 379)  (208 379)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 379)  (209 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 379)  (210 379)  routing T_4_23.lc_trk_g0_2 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 379)  (212 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (213 379)  (213 379)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.input_2_5
 (35 11)  (215 379)  (215 379)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.input_2_5
 (39 11)  (219 379)  (219 379)  LC_5 Logic Functioning bit
 (3 12)  (183 380)  (183 380)  routing T_4_23.sp12_v_t_22 <X> T_4_23.sp12_h_r_1
 (16 12)  (196 380)  (196 380)  routing T_4_23.sp12_v_t_14 <X> T_4_23.lc_trk_g3_1
 (17 12)  (197 380)  (197 380)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (206 380)  (206 380)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 380)  (208 380)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 380)  (209 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 380)  (211 380)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 380)  (212 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 380)  (213 380)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 380)  (215 380)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.input_2_6
 (36 12)  (216 380)  (216 380)  LC_6 Logic Functioning bit
 (37 12)  (217 380)  (217 380)  LC_6 Logic Functioning bit
 (41 12)  (221 380)  (221 380)  LC_6 Logic Functioning bit
 (42 12)  (222 380)  (222 380)  LC_6 Logic Functioning bit
 (43 12)  (223 380)  (223 380)  LC_6 Logic Functioning bit
 (45 12)  (225 380)  (225 380)  LC_6 Logic Functioning bit
 (8 13)  (188 381)  (188 381)  routing T_4_23.sp4_v_t_42 <X> T_4_23.sp4_v_b_10
 (10 13)  (190 381)  (190 381)  routing T_4_23.sp4_v_t_42 <X> T_4_23.sp4_v_b_10
 (18 13)  (198 381)  (198 381)  routing T_4_23.sp12_v_t_14 <X> T_4_23.lc_trk_g3_1
 (27 13)  (207 381)  (207 381)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 381)  (209 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 381)  (210 381)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 381)  (212 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (213 381)  (213 381)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.input_2_6
 (35 13)  (215 381)  (215 381)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.input_2_6
 (36 13)  (216 381)  (216 381)  LC_6 Logic Functioning bit
 (37 13)  (217 381)  (217 381)  LC_6 Logic Functioning bit
 (42 13)  (222 381)  (222 381)  LC_6 Logic Functioning bit
 (45 13)  (225 381)  (225 381)  LC_6 Logic Functioning bit
 (47 13)  (227 381)  (227 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (233 381)  (233 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (180 382)  (180 382)  routing T_4_23.glb_netwk_4 <X> T_4_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 382)  (181 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (191 382)  (191 382)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_v_t_46
 (13 14)  (193 382)  (193 382)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_v_t_46
 (14 14)  (194 382)  (194 382)  routing T_4_23.wire_logic_cluster/lc_4/out <X> T_4_23.lc_trk_g3_4
 (28 14)  (208 382)  (208 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 382)  (209 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 382)  (210 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 382)  (211 382)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 382)  (212 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 382)  (214 382)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (40 14)  (220 382)  (220 382)  LC_7 Logic Functioning bit
 (42 14)  (222 382)  (222 382)  LC_7 Logic Functioning bit
 (8 15)  (188 383)  (188 383)  routing T_4_23.sp4_h_r_4 <X> T_4_23.sp4_v_t_47
 (9 15)  (189 383)  (189 383)  routing T_4_23.sp4_h_r_4 <X> T_4_23.sp4_v_t_47
 (10 15)  (190 383)  (190 383)  routing T_4_23.sp4_h_r_4 <X> T_4_23.sp4_v_t_47
 (12 15)  (192 383)  (192 383)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_v_t_46
 (17 15)  (197 383)  (197 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (210 383)  (210 383)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 383)  (211 383)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (40 15)  (220 383)  (220 383)  LC_7 Logic Functioning bit
 (42 15)  (222 383)  (222 383)  LC_7 Logic Functioning bit
 (53 15)  (233 383)  (233 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_23

 (13 0)  (247 368)  (247 368)  routing T_5_23.sp4_v_t_39 <X> T_5_23.sp4_v_b_2
 (25 0)  (259 368)  (259 368)  routing T_5_23.sp12_h_r_2 <X> T_5_23.lc_trk_g0_2
 (8 1)  (242 369)  (242 369)  routing T_5_23.sp4_h_l_42 <X> T_5_23.sp4_v_b_1
 (9 1)  (243 369)  (243 369)  routing T_5_23.sp4_h_l_42 <X> T_5_23.sp4_v_b_1
 (10 1)  (244 369)  (244 369)  routing T_5_23.sp4_h_l_42 <X> T_5_23.sp4_v_b_1
 (17 1)  (251 369)  (251 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (256 369)  (256 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (258 369)  (258 369)  routing T_5_23.sp12_h_r_2 <X> T_5_23.lc_trk_g0_2
 (25 1)  (259 369)  (259 369)  routing T_5_23.sp12_h_r_2 <X> T_5_23.lc_trk_g0_2
 (1 2)  (235 370)  (235 370)  routing T_5_23.glb_netwk_5 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (2 2)  (236 370)  (236 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (256 370)  (256 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (258 370)  (258 370)  routing T_5_23.top_op_7 <X> T_5_23.lc_trk_g0_7
 (0 3)  (234 371)  (234 371)  routing T_5_23.glb_netwk_5 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (21 3)  (255 371)  (255 371)  routing T_5_23.top_op_7 <X> T_5_23.lc_trk_g0_7
 (5 4)  (239 372)  (239 372)  routing T_5_23.sp4_v_b_9 <X> T_5_23.sp4_h_r_3
 (10 4)  (244 372)  (244 372)  routing T_5_23.sp4_v_t_46 <X> T_5_23.sp4_h_r_4
 (13 4)  (247 372)  (247 372)  routing T_5_23.sp4_h_l_40 <X> T_5_23.sp4_v_b_5
 (14 4)  (248 372)  (248 372)  routing T_5_23.sp4_v_b_0 <X> T_5_23.lc_trk_g1_0
 (22 4)  (256 372)  (256 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (261 372)  (261 372)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 372)  (264 372)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 372)  (268 372)  routing T_5_23.lc_trk_g1_0 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 372)  (271 372)  LC_2 Logic Functioning bit
 (39 4)  (273 372)  (273 372)  LC_2 Logic Functioning bit
 (45 4)  (279 372)  (279 372)  LC_2 Logic Functioning bit
 (46 4)  (280 372)  (280 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (285 372)  (285 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (238 373)  (238 373)  routing T_5_23.sp4_v_b_9 <X> T_5_23.sp4_h_r_3
 (6 5)  (240 373)  (240 373)  routing T_5_23.sp4_v_b_9 <X> T_5_23.sp4_h_r_3
 (12 5)  (246 373)  (246 373)  routing T_5_23.sp4_h_l_40 <X> T_5_23.sp4_v_b_5
 (16 5)  (250 373)  (250 373)  routing T_5_23.sp4_v_b_0 <X> T_5_23.lc_trk_g1_0
 (17 5)  (251 373)  (251 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (256 373)  (256 373)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 373)  (258 373)  routing T_5_23.top_op_2 <X> T_5_23.lc_trk_g1_2
 (25 5)  (259 373)  (259 373)  routing T_5_23.top_op_2 <X> T_5_23.lc_trk_g1_2
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 373)  (264 373)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 373)  (266 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (268 373)  (268 373)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.input_2_2
 (35 5)  (269 373)  (269 373)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.input_2_2
 (36 5)  (270 373)  (270 373)  LC_2 Logic Functioning bit
 (39 5)  (273 373)  (273 373)  LC_2 Logic Functioning bit
 (45 5)  (279 373)  (279 373)  LC_2 Logic Functioning bit
 (48 5)  (282 373)  (282 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (287 373)  (287 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (250 374)  (250 374)  routing T_5_23.sp12_h_r_13 <X> T_5_23.lc_trk_g1_5
 (17 6)  (251 374)  (251 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (25 6)  (259 374)  (259 374)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g1_6
 (27 6)  (261 374)  (261 374)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 374)  (264 374)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 374)  (267 374)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 374)  (272 374)  LC_3 Logic Functioning bit
 (46 6)  (280 374)  (280 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (256 375)  (256 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (257 375)  (257 375)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g1_6
 (25 7)  (259 375)  (259 375)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g1_6
 (26 7)  (260 375)  (260 375)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 375)  (261 375)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 375)  (266 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (267 375)  (267 375)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.input_2_3
 (34 7)  (268 375)  (268 375)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.input_2_3
 (35 7)  (269 375)  (269 375)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.input_2_3
 (38 7)  (272 375)  (272 375)  LC_3 Logic Functioning bit
 (39 7)  (273 375)  (273 375)  LC_3 Logic Functioning bit
 (41 7)  (275 375)  (275 375)  LC_3 Logic Functioning bit
 (4 8)  (238 376)  (238 376)  routing T_5_23.sp4_v_t_47 <X> T_5_23.sp4_v_b_6
 (6 8)  (240 376)  (240 376)  routing T_5_23.sp4_v_t_47 <X> T_5_23.sp4_v_b_6
 (9 8)  (243 376)  (243 376)  routing T_5_23.sp4_v_t_42 <X> T_5_23.sp4_h_r_7
 (22 8)  (256 376)  (256 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (257 376)  (257 376)  routing T_5_23.sp4_v_t_30 <X> T_5_23.lc_trk_g2_3
 (24 8)  (258 376)  (258 376)  routing T_5_23.sp4_v_t_30 <X> T_5_23.lc_trk_g2_3
 (27 8)  (261 376)  (261 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 376)  (262 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 376)  (264 376)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 376)  (265 376)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (270 376)  (270 376)  LC_4 Logic Functioning bit
 (37 8)  (271 376)  (271 376)  LC_4 Logic Functioning bit
 (38 8)  (272 376)  (272 376)  LC_4 Logic Functioning bit
 (39 8)  (273 376)  (273 376)  LC_4 Logic Functioning bit
 (40 8)  (274 376)  (274 376)  LC_4 Logic Functioning bit
 (41 8)  (275 376)  (275 376)  LC_4 Logic Functioning bit
 (43 8)  (277 376)  (277 376)  LC_4 Logic Functioning bit
 (50 8)  (284 376)  (284 376)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (251 377)  (251 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (31 9)  (265 377)  (265 377)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 377)  (270 377)  LC_4 Logic Functioning bit
 (37 9)  (271 377)  (271 377)  LC_4 Logic Functioning bit
 (38 9)  (272 377)  (272 377)  LC_4 Logic Functioning bit
 (39 9)  (273 377)  (273 377)  LC_4 Logic Functioning bit
 (40 9)  (274 377)  (274 377)  LC_4 Logic Functioning bit
 (41 9)  (275 377)  (275 377)  LC_4 Logic Functioning bit
 (43 9)  (277 377)  (277 377)  LC_4 Logic Functioning bit
 (6 10)  (240 378)  (240 378)  routing T_5_23.sp4_h_l_36 <X> T_5_23.sp4_v_t_43
 (25 10)  (259 378)  (259 378)  routing T_5_23.sp4_h_r_38 <X> T_5_23.lc_trk_g2_6
 (28 10)  (262 378)  (262 378)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 378)  (264 378)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (271 378)  (271 378)  LC_5 Logic Functioning bit
 (40 10)  (274 378)  (274 378)  LC_5 Logic Functioning bit
 (42 10)  (276 378)  (276 378)  LC_5 Logic Functioning bit
 (50 10)  (284 378)  (284 378)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (256 379)  (256 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (257 379)  (257 379)  routing T_5_23.sp4_h_r_38 <X> T_5_23.lc_trk_g2_6
 (24 11)  (258 379)  (258 379)  routing T_5_23.sp4_h_r_38 <X> T_5_23.lc_trk_g2_6
 (26 11)  (260 379)  (260 379)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 379)  (262 379)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 379)  (264 379)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 379)  (265 379)  routing T_5_23.lc_trk_g0_2 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 379)  (270 379)  LC_5 Logic Functioning bit
 (37 11)  (271 379)  (271 379)  LC_5 Logic Functioning bit
 (38 11)  (272 379)  (272 379)  LC_5 Logic Functioning bit
 (40 11)  (274 379)  (274 379)  LC_5 Logic Functioning bit
 (42 11)  (276 379)  (276 379)  LC_5 Logic Functioning bit
 (3 12)  (237 380)  (237 380)  routing T_5_23.sp12_v_b_1 <X> T_5_23.sp12_h_r_1
 (11 12)  (245 380)  (245 380)  routing T_5_23.sp4_v_t_38 <X> T_5_23.sp4_v_b_11
 (13 12)  (247 380)  (247 380)  routing T_5_23.sp4_v_t_38 <X> T_5_23.sp4_v_b_11
 (25 12)  (259 380)  (259 380)  routing T_5_23.wire_logic_cluster/lc_2/out <X> T_5_23.lc_trk_g3_2
 (3 13)  (237 381)  (237 381)  routing T_5_23.sp12_v_b_1 <X> T_5_23.sp12_h_r_1
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (234 382)  (234 382)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 382)  (235 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (234 383)  (234 383)  routing T_5_23.glb_netwk_6 <X> T_5_23.wire_logic_cluster/lc_7/s_r
 (5 15)  (239 383)  (239 383)  routing T_5_23.sp4_h_l_44 <X> T_5_23.sp4_v_t_44
 (14 15)  (248 383)  (248 383)  routing T_5_23.sp4_h_l_17 <X> T_5_23.lc_trk_g3_4
 (15 15)  (249 383)  (249 383)  routing T_5_23.sp4_h_l_17 <X> T_5_23.lc_trk_g3_4
 (16 15)  (250 383)  (250 383)  routing T_5_23.sp4_h_l_17 <X> T_5_23.lc_trk_g3_4
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_6_23

 (6 0)  (294 368)  (294 368)  routing T_6_23.sp4_v_t_44 <X> T_6_23.sp4_v_b_0
 (8 0)  (296 368)  (296 368)  routing T_6_23.sp4_h_l_40 <X> T_6_23.sp4_h_r_1
 (10 0)  (298 368)  (298 368)  routing T_6_23.sp4_h_l_40 <X> T_6_23.sp4_h_r_1
 (13 0)  (301 368)  (301 368)  routing T_6_23.sp4_h_l_39 <X> T_6_23.sp4_v_b_2
 (22 0)  (310 368)  (310 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 368)  (312 368)  routing T_6_23.bot_op_3 <X> T_6_23.lc_trk_g0_3
 (3 1)  (291 369)  (291 369)  routing T_6_23.sp12_h_l_23 <X> T_6_23.sp12_v_b_0
 (4 1)  (292 369)  (292 369)  routing T_6_23.sp4_v_t_42 <X> T_6_23.sp4_h_r_0
 (5 1)  (293 369)  (293 369)  routing T_6_23.sp4_v_t_44 <X> T_6_23.sp4_v_b_0
 (9 1)  (297 369)  (297 369)  routing T_6_23.sp4_v_t_36 <X> T_6_23.sp4_v_b_1
 (12 1)  (300 369)  (300 369)  routing T_6_23.sp4_h_l_39 <X> T_6_23.sp4_v_b_2
 (22 1)  (310 369)  (310 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (311 369)  (311 369)  routing T_6_23.sp12_h_l_17 <X> T_6_23.lc_trk_g0_2
 (25 1)  (313 369)  (313 369)  routing T_6_23.sp12_h_l_17 <X> T_6_23.lc_trk_g0_2
 (1 2)  (289 370)  (289 370)  routing T_6_23.glb_netwk_5 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 2)  (290 370)  (290 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (302 370)  (302 370)  routing T_6_23.wire_logic_cluster/lc_4/out <X> T_6_23.lc_trk_g0_4
 (15 2)  (303 370)  (303 370)  routing T_6_23.bot_op_5 <X> T_6_23.lc_trk_g0_5
 (17 2)  (305 370)  (305 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (317 370)  (317 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 370)  (319 370)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 370)  (320 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 370)  (321 370)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 370)  (322 370)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 370)  (324 370)  LC_1 Logic Functioning bit
 (38 2)  (326 370)  (326 370)  LC_1 Logic Functioning bit
 (45 2)  (333 370)  (333 370)  LC_1 Logic Functioning bit
 (47 2)  (335 370)  (335 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (340 370)  (340 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (288 371)  (288 371)  routing T_6_23.glb_netwk_5 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (17 3)  (305 371)  (305 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (318 371)  (318 371)  routing T_6_23.lc_trk_g0_2 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 371)  (319 371)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 371)  (324 371)  LC_1 Logic Functioning bit
 (38 3)  (326 371)  (326 371)  LC_1 Logic Functioning bit
 (45 3)  (333 371)  (333 371)  LC_1 Logic Functioning bit
 (1 4)  (289 372)  (289 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (296 372)  (296 372)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_h_r_4
 (10 4)  (298 372)  (298 372)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_h_r_4
 (14 4)  (302 372)  (302 372)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g1_0
 (15 4)  (303 372)  (303 372)  routing T_6_23.sp4_v_b_17 <X> T_6_23.lc_trk_g1_1
 (16 4)  (304 372)  (304 372)  routing T_6_23.sp4_v_b_17 <X> T_6_23.lc_trk_g1_1
 (17 4)  (305 372)  (305 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (310 372)  (310 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (311 372)  (311 372)  routing T_6_23.sp12_h_l_16 <X> T_6_23.lc_trk_g1_3
 (29 4)  (317 372)  (317 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 372)  (320 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 372)  (321 372)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 372)  (322 372)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 372)  (324 372)  LC_2 Logic Functioning bit
 (37 4)  (325 372)  (325 372)  LC_2 Logic Functioning bit
 (38 4)  (326 372)  (326 372)  LC_2 Logic Functioning bit
 (39 4)  (327 372)  (327 372)  LC_2 Logic Functioning bit
 (40 4)  (328 372)  (328 372)  LC_2 Logic Functioning bit
 (41 4)  (329 372)  (329 372)  LC_2 Logic Functioning bit
 (42 4)  (330 372)  (330 372)  LC_2 Logic Functioning bit
 (0 5)  (288 373)  (288 373)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_7/cen
 (1 5)  (289 373)  (289 373)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_7/cen
 (14 5)  (302 373)  (302 373)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g1_0
 (15 5)  (303 373)  (303 373)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g1_0
 (16 5)  (304 373)  (304 373)  routing T_6_23.sp4_h_l_5 <X> T_6_23.lc_trk_g1_0
 (17 5)  (305 373)  (305 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (309 373)  (309 373)  routing T_6_23.sp12_h_l_16 <X> T_6_23.lc_trk_g1_3
 (27 5)  (315 373)  (315 373)  routing T_6_23.lc_trk_g1_1 <X> T_6_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 373)  (317 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 373)  (318 373)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 373)  (319 373)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 373)  (320 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (321 373)  (321 373)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.input_2_2
 (35 5)  (323 373)  (323 373)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.input_2_2
 (36 5)  (324 373)  (324 373)  LC_2 Logic Functioning bit
 (37 5)  (325 373)  (325 373)  LC_2 Logic Functioning bit
 (38 5)  (326 373)  (326 373)  LC_2 Logic Functioning bit
 (39 5)  (327 373)  (327 373)  LC_2 Logic Functioning bit
 (40 5)  (328 373)  (328 373)  LC_2 Logic Functioning bit
 (41 5)  (329 373)  (329 373)  LC_2 Logic Functioning bit
 (42 5)  (330 373)  (330 373)  LC_2 Logic Functioning bit
 (43 5)  (331 373)  (331 373)  LC_2 Logic Functioning bit
 (14 6)  (302 374)  (302 374)  routing T_6_23.sp4_h_l_9 <X> T_6_23.lc_trk_g1_4
 (17 6)  (305 374)  (305 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (306 374)  (306 374)  routing T_6_23.bnr_op_5 <X> T_6_23.lc_trk_g1_5
 (26 6)  (314 374)  (314 374)  routing T_6_23.lc_trk_g0_5 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 374)  (317 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 374)  (318 374)  routing T_6_23.lc_trk_g0_4 <X> T_6_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 374)  (319 374)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 374)  (320 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 374)  (322 374)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 374)  (325 374)  LC_3 Logic Functioning bit
 (40 6)  (328 374)  (328 374)  LC_3 Logic Functioning bit
 (42 6)  (330 374)  (330 374)  LC_3 Logic Functioning bit
 (50 6)  (338 374)  (338 374)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (302 375)  (302 375)  routing T_6_23.sp4_h_l_9 <X> T_6_23.lc_trk_g1_4
 (15 7)  (303 375)  (303 375)  routing T_6_23.sp4_h_l_9 <X> T_6_23.lc_trk_g1_4
 (16 7)  (304 375)  (304 375)  routing T_6_23.sp4_h_l_9 <X> T_6_23.lc_trk_g1_4
 (17 7)  (305 375)  (305 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (306 375)  (306 375)  routing T_6_23.bnr_op_5 <X> T_6_23.lc_trk_g1_5
 (29 7)  (317 375)  (317 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (324 375)  (324 375)  LC_3 Logic Functioning bit
 (37 7)  (325 375)  (325 375)  LC_3 Logic Functioning bit
 (40 7)  (328 375)  (328 375)  LC_3 Logic Functioning bit
 (41 7)  (329 375)  (329 375)  LC_3 Logic Functioning bit
 (42 7)  (330 375)  (330 375)  LC_3 Logic Functioning bit
 (43 7)  (331 375)  (331 375)  LC_3 Logic Functioning bit
 (53 7)  (341 375)  (341 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (292 376)  (292 376)  routing T_6_23.sp4_h_l_37 <X> T_6_23.sp4_v_b_6
 (6 8)  (294 376)  (294 376)  routing T_6_23.sp4_h_l_37 <X> T_6_23.sp4_v_b_6
 (12 8)  (300 376)  (300 376)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_r_8
 (32 8)  (320 376)  (320 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 376)  (322 376)  routing T_6_23.lc_trk_g1_0 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 376)  (324 376)  LC_4 Logic Functioning bit
 (38 8)  (326 376)  (326 376)  LC_4 Logic Functioning bit
 (45 8)  (333 376)  (333 376)  LC_4 Logic Functioning bit
 (47 8)  (335 376)  (335 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (5 9)  (293 377)  (293 377)  routing T_6_23.sp4_h_l_37 <X> T_6_23.sp4_v_b_6
 (8 9)  (296 377)  (296 377)  routing T_6_23.sp4_v_t_41 <X> T_6_23.sp4_v_b_7
 (10 9)  (298 377)  (298 377)  routing T_6_23.sp4_v_t_41 <X> T_6_23.sp4_v_b_7
 (22 9)  (310 377)  (310 377)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (312 377)  (312 377)  routing T_6_23.tnl_op_2 <X> T_6_23.lc_trk_g2_2
 (25 9)  (313 377)  (313 377)  routing T_6_23.tnl_op_2 <X> T_6_23.lc_trk_g2_2
 (26 9)  (314 377)  (314 377)  routing T_6_23.lc_trk_g0_2 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 377)  (317 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 377)  (325 377)  LC_4 Logic Functioning bit
 (39 9)  (327 377)  (327 377)  LC_4 Logic Functioning bit
 (45 9)  (333 377)  (333 377)  LC_4 Logic Functioning bit
 (26 10)  (314 378)  (314 378)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 378)  (316 378)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 378)  (317 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 378)  (319 378)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 378)  (320 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 378)  (322 378)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 378)  (324 378)  LC_5 Logic Functioning bit
 (51 10)  (339 378)  (339 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (315 379)  (315 379)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 379)  (317 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 379)  (318 379)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 379)  (320 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (323 379)  (323 379)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.input_2_5
 (6 12)  (294 380)  (294 380)  routing T_6_23.sp4_v_t_43 <X> T_6_23.sp4_v_b_9
 (22 12)  (310 380)  (310 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 380)  (311 380)  routing T_6_23.sp4_v_t_30 <X> T_6_23.lc_trk_g3_3
 (24 12)  (312 380)  (312 380)  routing T_6_23.sp4_v_t_30 <X> T_6_23.lc_trk_g3_3
 (25 12)  (313 380)  (313 380)  routing T_6_23.bnl_op_2 <X> T_6_23.lc_trk_g3_2
 (27 12)  (315 380)  (315 380)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 380)  (317 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 380)  (318 380)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 380)  (320 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 380)  (324 380)  LC_6 Logic Functioning bit
 (38 12)  (326 380)  (326 380)  LC_6 Logic Functioning bit
 (5 13)  (293 381)  (293 381)  routing T_6_23.sp4_v_t_43 <X> T_6_23.sp4_v_b_9
 (6 13)  (294 381)  (294 381)  routing T_6_23.sp4_h_l_44 <X> T_6_23.sp4_h_r_9
 (8 13)  (296 381)  (296 381)  routing T_6_23.sp4_v_t_42 <X> T_6_23.sp4_v_b_10
 (10 13)  (298 381)  (298 381)  routing T_6_23.sp4_v_t_42 <X> T_6_23.sp4_v_b_10
 (22 13)  (310 381)  (310 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (313 381)  (313 381)  routing T_6_23.bnl_op_2 <X> T_6_23.lc_trk_g3_2
 (26 13)  (314 381)  (314 381)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 381)  (316 381)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 381)  (317 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 381)  (319 381)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (0 14)  (288 382)  (288 382)  routing T_6_23.glb_netwk_4 <X> T_6_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 382)  (289 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (310 382)  (310 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (311 382)  (311 382)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g3_7
 (24 14)  (312 382)  (312 382)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g3_7
 (27 14)  (315 382)  (315 382)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 382)  (316 382)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 382)  (317 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 382)  (320 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 382)  (321 382)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 382)  (323 382)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.input_2_7
 (36 14)  (324 382)  (324 382)  LC_7 Logic Functioning bit
 (51 14)  (339 382)  (339 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (341 382)  (341 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (309 383)  (309 383)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g3_7
 (22 15)  (310 383)  (310 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (311 383)  (311 383)  routing T_6_23.sp12_v_t_21 <X> T_6_23.lc_trk_g3_6
 (25 15)  (313 383)  (313 383)  routing T_6_23.sp12_v_t_21 <X> T_6_23.lc_trk_g3_6
 (26 15)  (314 383)  (314 383)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 383)  (317 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 383)  (318 383)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 383)  (319 383)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 383)  (320 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (321 383)  (321 383)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.input_2_7
 (34 15)  (322 383)  (322 383)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.input_2_7
 (35 15)  (323 383)  (323 383)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.input_2_7


LogicTile_7_23

 (4 0)  (346 368)  (346 368)  routing T_7_23.sp4_h_l_37 <X> T_7_23.sp4_v_b_0
 (8 0)  (350 368)  (350 368)  routing T_7_23.sp4_v_b_1 <X> T_7_23.sp4_h_r_1
 (9 0)  (351 368)  (351 368)  routing T_7_23.sp4_v_b_1 <X> T_7_23.sp4_h_r_1
 (14 0)  (356 368)  (356 368)  routing T_7_23.wire_logic_cluster/lc_0/out <X> T_7_23.lc_trk_g0_0
 (15 0)  (357 368)  (357 368)  routing T_7_23.sp4_h_l_4 <X> T_7_23.lc_trk_g0_1
 (16 0)  (358 368)  (358 368)  routing T_7_23.sp4_h_l_4 <X> T_7_23.lc_trk_g0_1
 (17 0)  (359 368)  (359 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (360 368)  (360 368)  routing T_7_23.sp4_h_l_4 <X> T_7_23.lc_trk_g0_1
 (21 0)  (363 368)  (363 368)  routing T_7_23.sp4_v_b_3 <X> T_7_23.lc_trk_g0_3
 (22 0)  (364 368)  (364 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (365 368)  (365 368)  routing T_7_23.sp4_v_b_3 <X> T_7_23.lc_trk_g0_3
 (25 0)  (367 368)  (367 368)  routing T_7_23.wire_logic_cluster/lc_2/out <X> T_7_23.lc_trk_g0_2
 (26 0)  (368 368)  (368 368)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 368)  (371 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 368)  (373 368)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 368)  (374 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 368)  (376 368)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 368)  (377 368)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.input_2_0
 (36 0)  (378 368)  (378 368)  LC_0 Logic Functioning bit
 (45 0)  (387 368)  (387 368)  LC_0 Logic Functioning bit
 (5 1)  (347 369)  (347 369)  routing T_7_23.sp4_h_l_37 <X> T_7_23.sp4_v_b_0
 (17 1)  (359 369)  (359 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (360 369)  (360 369)  routing T_7_23.sp4_h_l_4 <X> T_7_23.lc_trk_g0_1
 (22 1)  (364 369)  (364 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (368 369)  (368 369)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 369)  (370 369)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 369)  (371 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 369)  (374 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (1 2)  (343 370)  (343 370)  routing T_7_23.glb_netwk_5 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (344 370)  (344 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (346 370)  (346 370)  routing T_7_23.sp4_v_b_4 <X> T_7_23.sp4_v_t_37
 (6 2)  (348 370)  (348 370)  routing T_7_23.sp4_v_b_4 <X> T_7_23.sp4_v_t_37
 (14 2)  (356 370)  (356 370)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g0_4
 (29 2)  (371 370)  (371 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (378 370)  (378 370)  LC_1 Logic Functioning bit
 (38 2)  (380 370)  (380 370)  LC_1 Logic Functioning bit
 (41 2)  (383 370)  (383 370)  LC_1 Logic Functioning bit
 (43 2)  (385 370)  (385 370)  LC_1 Logic Functioning bit
 (45 2)  (387 370)  (387 370)  LC_1 Logic Functioning bit
 (0 3)  (342 371)  (342 371)  routing T_7_23.glb_netwk_5 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (10 3)  (352 371)  (352 371)  routing T_7_23.sp4_h_l_45 <X> T_7_23.sp4_v_t_36
 (14 3)  (356 371)  (356 371)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g0_4
 (15 3)  (357 371)  (357 371)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g0_4
 (16 3)  (358 371)  (358 371)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g0_4
 (17 3)  (359 371)  (359 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (378 371)  (378 371)  LC_1 Logic Functioning bit
 (38 3)  (380 371)  (380 371)  LC_1 Logic Functioning bit
 (41 3)  (383 371)  (383 371)  LC_1 Logic Functioning bit
 (43 3)  (385 371)  (385 371)  LC_1 Logic Functioning bit
 (13 4)  (355 372)  (355 372)  routing T_7_23.sp4_v_t_40 <X> T_7_23.sp4_v_b_5
 (21 4)  (363 372)  (363 372)  routing T_7_23.sp4_h_r_19 <X> T_7_23.lc_trk_g1_3
 (22 4)  (364 372)  (364 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 372)  (365 372)  routing T_7_23.sp4_h_r_19 <X> T_7_23.lc_trk_g1_3
 (24 4)  (366 372)  (366 372)  routing T_7_23.sp4_h_r_19 <X> T_7_23.lc_trk_g1_3
 (32 4)  (374 372)  (374 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 372)  (375 372)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 372)  (378 372)  LC_2 Logic Functioning bit
 (37 4)  (379 372)  (379 372)  LC_2 Logic Functioning bit
 (38 4)  (380 372)  (380 372)  LC_2 Logic Functioning bit
 (39 4)  (381 372)  (381 372)  LC_2 Logic Functioning bit
 (45 4)  (387 372)  (387 372)  LC_2 Logic Functioning bit
 (17 5)  (359 373)  (359 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (363 373)  (363 373)  routing T_7_23.sp4_h_r_19 <X> T_7_23.lc_trk_g1_3
 (36 5)  (378 373)  (378 373)  LC_2 Logic Functioning bit
 (37 5)  (379 373)  (379 373)  LC_2 Logic Functioning bit
 (38 5)  (380 373)  (380 373)  LC_2 Logic Functioning bit
 (39 5)  (381 373)  (381 373)  LC_2 Logic Functioning bit
 (4 6)  (346 374)  (346 374)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_v_t_38
 (8 6)  (350 374)  (350 374)  routing T_7_23.sp4_v_t_47 <X> T_7_23.sp4_h_l_41
 (9 6)  (351 374)  (351 374)  routing T_7_23.sp4_v_t_47 <X> T_7_23.sp4_h_l_41
 (10 6)  (352 374)  (352 374)  routing T_7_23.sp4_v_t_47 <X> T_7_23.sp4_h_l_41
 (14 6)  (356 374)  (356 374)  routing T_7_23.sp4_h_l_1 <X> T_7_23.lc_trk_g1_4
 (25 6)  (367 374)  (367 374)  routing T_7_23.wire_logic_cluster/lc_6/out <X> T_7_23.lc_trk_g1_6
 (29 6)  (371 374)  (371 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 374)  (374 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 374)  (375 374)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 374)  (376 374)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 374)  (377 374)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.input_2_3
 (40 6)  (382 374)  (382 374)  LC_3 Logic Functioning bit
 (41 6)  (383 374)  (383 374)  LC_3 Logic Functioning bit
 (48 6)  (390 374)  (390 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (3 7)  (345 375)  (345 375)  routing T_7_23.sp12_h_l_23 <X> T_7_23.sp12_v_t_23
 (5 7)  (347 375)  (347 375)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_v_t_38
 (15 7)  (357 375)  (357 375)  routing T_7_23.sp4_h_l_1 <X> T_7_23.lc_trk_g1_4
 (16 7)  (358 375)  (358 375)  routing T_7_23.sp4_h_l_1 <X> T_7_23.lc_trk_g1_4
 (17 7)  (359 375)  (359 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (19 7)  (361 375)  (361 375)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (364 375)  (364 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (368 375)  (368 375)  routing T_7_23.lc_trk_g0_3 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 375)  (371 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 375)  (372 375)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 375)  (374 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (375 375)  (375 375)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.input_2_3
 (41 7)  (383 375)  (383 375)  LC_3 Logic Functioning bit
 (3 8)  (345 376)  (345 376)  routing T_7_23.sp12_v_t_22 <X> T_7_23.sp12_v_b_1
 (5 8)  (347 376)  (347 376)  routing T_7_23.sp4_v_t_43 <X> T_7_23.sp4_h_r_6
 (14 8)  (356 376)  (356 376)  routing T_7_23.sp4_h_l_21 <X> T_7_23.lc_trk_g2_0
 (17 8)  (359 376)  (359 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 376)  (360 376)  routing T_7_23.wire_logic_cluster/lc_1/out <X> T_7_23.lc_trk_g2_1
 (28 8)  (370 376)  (370 376)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 376)  (371 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 376)  (372 376)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 376)  (374 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (379 376)  (379 376)  LC_4 Logic Functioning bit
 (39 8)  (381 376)  (381 376)  LC_4 Logic Functioning bit
 (40 8)  (382 376)  (382 376)  LC_4 Logic Functioning bit
 (42 8)  (384 376)  (384 376)  LC_4 Logic Functioning bit
 (15 9)  (357 377)  (357 377)  routing T_7_23.sp4_h_l_21 <X> T_7_23.lc_trk_g2_0
 (16 9)  (358 377)  (358 377)  routing T_7_23.sp4_h_l_21 <X> T_7_23.lc_trk_g2_0
 (17 9)  (359 377)  (359 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (368 377)  (368 377)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 377)  (371 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 377)  (373 377)  routing T_7_23.lc_trk_g0_3 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (40 9)  (382 377)  (382 377)  LC_4 Logic Functioning bit
 (42 9)  (384 377)  (384 377)  LC_4 Logic Functioning bit
 (48 9)  (390 377)  (390 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (358 378)  (358 378)  routing T_7_23.sp4_v_b_37 <X> T_7_23.lc_trk_g2_5
 (17 10)  (359 378)  (359 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 378)  (360 378)  routing T_7_23.sp4_v_b_37 <X> T_7_23.lc_trk_g2_5
 (22 10)  (364 378)  (364 378)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (366 378)  (366 378)  routing T_7_23.tnl_op_7 <X> T_7_23.lc_trk_g2_7
 (25 10)  (367 378)  (367 378)  routing T_7_23.sp12_v_b_6 <X> T_7_23.lc_trk_g2_6
 (26 10)  (368 378)  (368 378)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 378)  (369 378)  routing T_7_23.lc_trk_g1_3 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 378)  (371 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 378)  (374 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 378)  (375 378)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 378)  (378 378)  LC_5 Logic Functioning bit
 (43 10)  (385 378)  (385 378)  LC_5 Logic Functioning bit
 (46 10)  (388 378)  (388 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (393 378)  (393 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (395 378)  (395 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (18 11)  (360 379)  (360 379)  routing T_7_23.sp4_v_b_37 <X> T_7_23.lc_trk_g2_5
 (21 11)  (363 379)  (363 379)  routing T_7_23.tnl_op_7 <X> T_7_23.lc_trk_g2_7
 (22 11)  (364 379)  (364 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (366 379)  (366 379)  routing T_7_23.sp12_v_b_6 <X> T_7_23.lc_trk_g2_6
 (25 11)  (367 379)  (367 379)  routing T_7_23.sp12_v_b_6 <X> T_7_23.lc_trk_g2_6
 (26 11)  (368 379)  (368 379)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 379)  (369 379)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 379)  (370 379)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 379)  (371 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 379)  (372 379)  routing T_7_23.lc_trk_g1_3 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 379)  (374 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (376 379)  (376 379)  routing T_7_23.lc_trk_g1_0 <X> T_7_23.input_2_5
 (36 11)  (378 379)  (378 379)  LC_5 Logic Functioning bit
 (37 11)  (379 379)  (379 379)  LC_5 Logic Functioning bit
 (42 11)  (384 379)  (384 379)  LC_5 Logic Functioning bit
 (48 11)  (390 379)  (390 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (358 380)  (358 380)  routing T_7_23.sp4_v_t_12 <X> T_7_23.lc_trk_g3_1
 (17 12)  (359 380)  (359 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (360 380)  (360 380)  routing T_7_23.sp4_v_t_12 <X> T_7_23.lc_trk_g3_1
 (22 12)  (364 380)  (364 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (370 380)  (370 380)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 380)  (371 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 380)  (372 380)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 380)  (373 380)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 380)  (374 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 380)  (376 380)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 380)  (378 380)  LC_6 Logic Functioning bit
 (37 12)  (379 380)  (379 380)  LC_6 Logic Functioning bit
 (38 12)  (380 380)  (380 380)  LC_6 Logic Functioning bit
 (39 12)  (381 380)  (381 380)  LC_6 Logic Functioning bit
 (43 12)  (385 380)  (385 380)  LC_6 Logic Functioning bit
 (47 12)  (389 380)  (389 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (392 380)  (392 380)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (368 381)  (368 381)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 381)  (369 381)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 381)  (370 381)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 381)  (371 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 381)  (372 381)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 381)  (373 381)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 381)  (378 381)  LC_6 Logic Functioning bit
 (38 13)  (380 381)  (380 381)  LC_6 Logic Functioning bit
 (39 13)  (381 381)  (381 381)  LC_6 Logic Functioning bit
 (4 14)  (346 382)  (346 382)  routing T_7_23.sp4_h_r_9 <X> T_7_23.sp4_v_t_44
 (5 14)  (347 382)  (347 382)  routing T_7_23.sp4_v_b_9 <X> T_7_23.sp4_h_l_44
 (5 15)  (347 383)  (347 383)  routing T_7_23.sp4_h_r_9 <X> T_7_23.sp4_v_t_44
 (12 15)  (354 383)  (354 383)  routing T_7_23.sp4_h_l_46 <X> T_7_23.sp4_v_t_46
 (22 15)  (364 383)  (364 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (366 383)  (366 383)  routing T_7_23.tnl_op_6 <X> T_7_23.lc_trk_g3_6
 (25 15)  (367 383)  (367 383)  routing T_7_23.tnl_op_6 <X> T_7_23.lc_trk_g3_6


RAM_Tile_8_23

 (5 0)  (401 368)  (401 368)  routing T_8_23.sp4_v_b_6 <X> T_8_23.sp4_h_r_0
 (9 0)  (405 368)  (405 368)  routing T_8_23.sp4_v_t_36 <X> T_8_23.sp4_h_r_1
 (27 0)  (423 368)  (423 368)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.wire_bram/ram/WDATA_15
 (29 0)  (425 368)  (425 368)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_2 wire_bram/ram/WDATA_15
 (40 0)  (436 368)  (436 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_15 sp4_r_v_b_17
 (4 1)  (400 369)  (400 369)  routing T_8_23.sp4_v_b_6 <X> T_8_23.sp4_h_r_0
 (6 1)  (402 369)  (402 369)  routing T_8_23.sp4_v_b_6 <X> T_8_23.sp4_h_r_0
 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (30 1)  (426 369)  (426 369)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.wire_bram/ram/WDATA_15
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_5 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (4 2)  (400 370)  (400 370)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_v_t_37
 (6 2)  (402 370)  (402 370)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_v_t_37
 (11 2)  (407 370)  (407 370)  routing T_8_23.sp4_h_l_44 <X> T_8_23.sp4_v_t_39
 (14 2)  (410 370)  (410 370)  routing T_8_23.sp4_v_b_4 <X> T_8_23.lc_trk_g0_4
 (27 2)  (423 370)  (423 370)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_bram/ram/WDATA_14
 (28 2)  (424 370)  (424 370)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_bram/ram/WDATA_14
 (29 2)  (425 370)  (425 370)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_7 wire_bram/ram/WDATA_14
 (30 2)  (426 370)  (426 370)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_bram/ram/WDATA_14
 (36 2)  (432 370)  (432 370)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_14 sp4_h_r_34
 (0 3)  (396 371)  (396 371)  routing T_8_23.glb_netwk_5 <X> T_8_23.wire_bram/ram/RCLK
 (16 3)  (412 371)  (412 371)  routing T_8_23.sp4_v_b_4 <X> T_8_23.lc_trk_g0_4
 (17 3)  (413 371)  (413 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (30 3)  (426 371)  (426 371)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_bram/ram/WDATA_14
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (12 4)  (408 372)  (408 372)  routing T_8_23.sp4_v_b_5 <X> T_8_23.sp4_h_r_5
 (21 4)  (417 372)  (417 372)  routing T_8_23.sp4_h_r_11 <X> T_8_23.lc_trk_g1_3
 (22 4)  (418 372)  (418 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 372)  (419 372)  routing T_8_23.sp4_h_r_11 <X> T_8_23.lc_trk_g1_3
 (24 4)  (420 372)  (420 372)  routing T_8_23.sp4_h_r_11 <X> T_8_23.lc_trk_g1_3
 (27 4)  (423 372)  (423 372)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_bram/ram/WDATA_13
 (28 4)  (424 372)  (424 372)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_bram/ram/WDATA_13
 (29 4)  (425 372)  (425 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_13
 (30 4)  (426 372)  (426 372)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_bram/ram/WDATA_13
 (11 5)  (407 373)  (407 373)  routing T_8_23.sp4_v_b_5 <X> T_8_23.sp4_h_r_5
 (22 5)  (418 373)  (418 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (30 5)  (426 373)  (426 373)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.wire_bram/ram/WDATA_13
 (36 5)  (432 373)  (432 373)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (10 6)  (406 374)  (406 374)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_h_l_41
 (12 6)  (408 374)  (408 374)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_h_l_40
 (27 6)  (423 374)  (423 374)  routing T_8_23.lc_trk_g1_3 <X> T_8_23.wire_bram/ram/WDATA_12
 (29 6)  (425 374)  (425 374)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_12
 (6 7)  (402 375)  (402 375)  routing T_8_23.sp4_h_r_3 <X> T_8_23.sp4_h_l_38
 (8 7)  (404 375)  (404 375)  routing T_8_23.sp4_v_b_1 <X> T_8_23.sp4_v_t_41
 (10 7)  (406 375)  (406 375)  routing T_8_23.sp4_v_b_1 <X> T_8_23.sp4_v_t_41
 (13 7)  (409 375)  (409 375)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_h_l_40
 (30 7)  (426 375)  (426 375)  routing T_8_23.lc_trk_g1_3 <X> T_8_23.wire_bram/ram/WDATA_12
 (39 7)  (435 375)  (435 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (17 8)  (413 376)  (413 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (418 376)  (418 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (419 376)  (419 376)  routing T_8_23.sp4_h_l_14 <X> T_8_23.lc_trk_g2_3
 (24 8)  (420 376)  (420 376)  routing T_8_23.sp4_h_l_14 <X> T_8_23.lc_trk_g2_3
 (28 8)  (424 376)  (424 376)  routing T_8_23.lc_trk_g2_1 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (13 9)  (409 377)  (409 377)  routing T_8_23.sp4_v_t_38 <X> T_8_23.sp4_h_r_8
 (18 9)  (414 377)  (414 377)  routing T_8_23.sp4_r_v_b_33 <X> T_8_23.lc_trk_g2_1
 (21 9)  (417 377)  (417 377)  routing T_8_23.sp4_h_l_14 <X> T_8_23.lc_trk_g2_3
 (22 9)  (418 377)  (418 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 377)  (419 377)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g2_2
 (24 9)  (420 377)  (420 377)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g2_2
 (25 9)  (421 377)  (421 377)  routing T_8_23.sp4_h_l_15 <X> T_8_23.lc_trk_g2_2
 (41 9)  (437 377)  (437 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (8 10)  (404 378)  (404 378)  routing T_8_23.sp4_h_r_7 <X> T_8_23.sp4_h_l_42
 (28 10)  (424 378)  (424 378)  routing T_8_23.lc_trk_g2_2 <X> T_8_23.wire_bram/ram/WDATA_10
 (29 10)  (425 378)  (425 378)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (37 10)  (433 378)  (433 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_10 sp12_h_l_1
 (6 11)  (402 379)  (402 379)  routing T_8_23.sp4_h_r_6 <X> T_8_23.sp4_h_l_43
 (10 11)  (406 379)  (406 379)  routing T_8_23.sp4_h_l_39 <X> T_8_23.sp4_v_t_42
 (30 11)  (426 379)  (426 379)  routing T_8_23.lc_trk_g2_2 <X> T_8_23.wire_bram/ram/WDATA_10
 (10 12)  (406 380)  (406 380)  routing T_8_23.sp4_v_t_40 <X> T_8_23.sp4_h_r_10
 (28 12)  (424 380)  (424 380)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_9
 (29 12)  (425 380)  (425 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (30 13)  (426 381)  (426 381)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_9
 (38 13)  (434 381)  (434 381)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (400 382)  (400 382)  routing T_8_23.sp4_v_b_9 <X> T_8_23.sp4_v_t_44
 (15 14)  (411 382)  (411 382)  routing T_8_23.sp4_h_r_29 <X> T_8_23.lc_trk_g3_5
 (16 14)  (412 382)  (412 382)  routing T_8_23.sp4_h_r_29 <X> T_8_23.lc_trk_g3_5
 (17 14)  (413 382)  (413 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (22 14)  (418 382)  (418 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (419 382)  (419 382)  routing T_8_23.sp4_h_r_31 <X> T_8_23.lc_trk_g3_7
 (24 14)  (420 382)  (420 382)  routing T_8_23.sp4_h_r_31 <X> T_8_23.lc_trk_g3_7
 (25 14)  (421 382)  (421 382)  routing T_8_23.sp4_v_t_27 <X> T_8_23.lc_trk_g3_6
 (27 14)  (423 382)  (423 382)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/WDATA_8
 (28 14)  (424 382)  (424 382)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/WDATA_8
 (29 14)  (425 382)  (425 382)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_5 wire_bram/ram/WDATA_8
 (30 14)  (426 382)  (426 382)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/WDATA_8
 (36 14)  (432 382)  (432 382)  Enable bit of Mux _out_links/OutMux8_7 => wire_bram/ram/RDATA_8 sp4_h_r_46
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.wire_bram/ram/RE
 (12 15)  (408 383)  (408 383)  routing T_8_23.sp4_h_l_46 <X> T_8_23.sp4_v_t_46
 (18 15)  (414 383)  (414 383)  routing T_8_23.sp4_h_r_29 <X> T_8_23.lc_trk_g3_5
 (21 15)  (417 383)  (417 383)  routing T_8_23.sp4_h_r_31 <X> T_8_23.lc_trk_g3_7
 (22 15)  (418 383)  (418 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (419 383)  (419 383)  routing T_8_23.sp4_v_t_27 <X> T_8_23.lc_trk_g3_6
 (25 15)  (421 383)  (421 383)  routing T_8_23.sp4_v_t_27 <X> T_8_23.lc_trk_g3_6


LogicTile_9_23

 (11 0)  (449 368)  (449 368)  routing T_9_23.sp4_v_t_46 <X> T_9_23.sp4_v_b_2
 (12 0)  (450 368)  (450 368)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_h_r_2
 (16 0)  (454 368)  (454 368)  routing T_9_23.sp4_v_b_1 <X> T_9_23.lc_trk_g0_1
 (17 0)  (455 368)  (455 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (456 368)  (456 368)  routing T_9_23.sp4_v_b_1 <X> T_9_23.lc_trk_g0_1
 (4 1)  (442 369)  (442 369)  routing T_9_23.sp4_h_l_41 <X> T_9_23.sp4_h_r_0
 (6 1)  (444 369)  (444 369)  routing T_9_23.sp4_h_l_41 <X> T_9_23.sp4_h_r_0
 (12 1)  (450 369)  (450 369)  routing T_9_23.sp4_v_t_46 <X> T_9_23.sp4_v_b_2
 (13 1)  (451 369)  (451 369)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_h_r_2
 (3 2)  (441 370)  (441 370)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_h_l_23
 (17 2)  (455 370)  (455 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 370)  (456 370)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g0_5
 (3 3)  (441 371)  (441 371)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_h_l_23
 (22 3)  (460 371)  (460 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 371)  (462 371)  routing T_9_23.top_op_6 <X> T_9_23.lc_trk_g0_6
 (25 3)  (463 371)  (463 371)  routing T_9_23.top_op_6 <X> T_9_23.lc_trk_g0_6
 (4 4)  (442 372)  (442 372)  routing T_9_23.sp4_v_t_38 <X> T_9_23.sp4_v_b_3
 (12 4)  (450 372)  (450 372)  routing T_9_23.sp4_h_l_39 <X> T_9_23.sp4_h_r_5
 (15 4)  (453 372)  (453 372)  routing T_9_23.top_op_1 <X> T_9_23.lc_trk_g1_1
 (17 4)  (455 372)  (455 372)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (464 372)  (464 372)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g1_0 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 372)  (469 372)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 372)  (471 372)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (39 4)  (477 372)  (477 372)  LC_2 Logic Functioning bit
 (40 4)  (478 372)  (478 372)  LC_2 Logic Functioning bit
 (41 4)  (479 372)  (479 372)  LC_2 Logic Functioning bit
 (42 4)  (480 372)  (480 372)  LC_2 Logic Functioning bit
 (52 4)  (490 372)  (490 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (6 5)  (444 373)  (444 373)  routing T_9_23.sp4_h_l_38 <X> T_9_23.sp4_h_r_3
 (13 5)  (451 373)  (451 373)  routing T_9_23.sp4_h_l_39 <X> T_9_23.sp4_h_r_5
 (15 5)  (453 373)  (453 373)  routing T_9_23.sp4_v_t_5 <X> T_9_23.lc_trk_g1_0
 (16 5)  (454 373)  (454 373)  routing T_9_23.sp4_v_t_5 <X> T_9_23.lc_trk_g1_0
 (17 5)  (455 373)  (455 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (456 373)  (456 373)  routing T_9_23.top_op_1 <X> T_9_23.lc_trk_g1_1
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 373)  (461 373)  routing T_9_23.sp12_h_r_10 <X> T_9_23.lc_trk_g1_2
 (26 5)  (464 373)  (464 373)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 373)  (467 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 373)  (470 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 373)  (472 373)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.input_2_2
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (40 5)  (478 373)  (478 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (42 5)  (480 373)  (480 373)  LC_2 Logic Functioning bit
 (3 6)  (441 374)  (441 374)  routing T_9_23.sp12_v_b_0 <X> T_9_23.sp12_v_t_23
 (12 6)  (450 374)  (450 374)  routing T_9_23.sp4_v_t_40 <X> T_9_23.sp4_h_l_40
 (14 6)  (452 374)  (452 374)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 374)  (462 374)  routing T_9_23.top_op_7 <X> T_9_23.lc_trk_g1_7
 (26 6)  (464 374)  (464 374)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 374)  (465 374)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 374)  (466 374)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 374)  (468 374)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 374)  (469 374)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 374)  (472 374)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 374)  (473 374)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.input_2_3
 (39 6)  (477 374)  (477 374)  LC_3 Logic Functioning bit
 (40 6)  (478 374)  (478 374)  LC_3 Logic Functioning bit
 (42 6)  (480 374)  (480 374)  LC_3 Logic Functioning bit
 (9 7)  (447 375)  (447 375)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_v_t_41
 (11 7)  (449 375)  (449 375)  routing T_9_23.sp4_v_t_40 <X> T_9_23.sp4_h_l_40
 (15 7)  (453 375)  (453 375)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (16 7)  (454 375)  (454 375)  routing T_9_23.sp4_h_l_1 <X> T_9_23.lc_trk_g1_4
 (17 7)  (455 375)  (455 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (459 375)  (459 375)  routing T_9_23.top_op_7 <X> T_9_23.lc_trk_g1_7
 (22 7)  (460 375)  (460 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (461 375)  (461 375)  routing T_9_23.sp4_h_r_6 <X> T_9_23.lc_trk_g1_6
 (24 7)  (462 375)  (462 375)  routing T_9_23.sp4_h_r_6 <X> T_9_23.lc_trk_g1_6
 (25 7)  (463 375)  (463 375)  routing T_9_23.sp4_h_r_6 <X> T_9_23.lc_trk_g1_6
 (26 7)  (464 375)  (464 375)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 375)  (465 375)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 375)  (466 375)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 375)  (467 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 375)  (469 375)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 375)  (470 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (472 375)  (472 375)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.input_2_3
 (35 7)  (473 375)  (473 375)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.input_2_3
 (38 7)  (476 375)  (476 375)  LC_3 Logic Functioning bit
 (39 7)  (477 375)  (477 375)  LC_3 Logic Functioning bit
 (40 7)  (478 375)  (478 375)  LC_3 Logic Functioning bit
 (41 7)  (479 375)  (479 375)  LC_3 Logic Functioning bit
 (42 7)  (480 375)  (480 375)  LC_3 Logic Functioning bit
 (43 7)  (481 375)  (481 375)  LC_3 Logic Functioning bit
 (4 8)  (442 376)  (442 376)  routing T_9_23.sp4_v_t_43 <X> T_9_23.sp4_v_b_6
 (21 8)  (459 376)  (459 376)  routing T_9_23.sp4_v_t_14 <X> T_9_23.lc_trk_g2_3
 (22 8)  (460 376)  (460 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 376)  (461 376)  routing T_9_23.sp4_v_t_14 <X> T_9_23.lc_trk_g2_3
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 376)  (468 376)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 376)  (472 376)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 376)  (475 376)  LC_4 Logic Functioning bit
 (39 8)  (477 376)  (477 376)  LC_4 Logic Functioning bit
 (40 8)  (478 376)  (478 376)  LC_4 Logic Functioning bit
 (41 8)  (479 376)  (479 376)  LC_4 Logic Functioning bit
 (42 8)  (480 376)  (480 376)  LC_4 Logic Functioning bit
 (48 8)  (486 376)  (486 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (488 376)  (488 376)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (464 377)  (464 377)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 377)  (465 377)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 377)  (466 377)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 377)  (467 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 377)  (469 377)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 377)  (474 377)  LC_4 Logic Functioning bit
 (38 9)  (476 377)  (476 377)  LC_4 Logic Functioning bit
 (40 9)  (478 377)  (478 377)  LC_4 Logic Functioning bit
 (41 9)  (479 377)  (479 377)  LC_4 Logic Functioning bit
 (42 9)  (480 377)  (480 377)  LC_4 Logic Functioning bit
 (51 9)  (489 377)  (489 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (441 378)  (441 378)  routing T_9_23.sp12_h_r_1 <X> T_9_23.sp12_h_l_22
 (17 10)  (455 378)  (455 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (19 10)  (457 378)  (457 378)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 378)  (468 378)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 378)  (472 378)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 378)  (473 378)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.input_2_5
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (40 10)  (478 378)  (478 378)  LC_5 Logic Functioning bit
 (41 10)  (479 378)  (479 378)  LC_5 Logic Functioning bit
 (42 10)  (480 378)  (480 378)  LC_5 Logic Functioning bit
 (3 11)  (441 379)  (441 379)  routing T_9_23.sp12_h_r_1 <X> T_9_23.sp12_h_l_22
 (9 11)  (447 379)  (447 379)  routing T_9_23.sp4_v_b_7 <X> T_9_23.sp4_v_t_42
 (11 11)  (449 379)  (449 379)  routing T_9_23.sp4_h_r_8 <X> T_9_23.sp4_h_l_45
 (18 11)  (456 379)  (456 379)  routing T_9_23.sp4_r_v_b_37 <X> T_9_23.lc_trk_g2_5
 (27 11)  (465 379)  (465 379)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 379)  (466 379)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 379)  (468 379)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 379)  (470 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (472 379)  (472 379)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.input_2_5
 (38 11)  (476 379)  (476 379)  LC_5 Logic Functioning bit
 (40 11)  (478 379)  (478 379)  LC_5 Logic Functioning bit
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (3 12)  (441 380)  (441 380)  routing T_9_23.sp12_v_b_1 <X> T_9_23.sp12_h_r_1
 (9 12)  (447 380)  (447 380)  routing T_9_23.sp4_h_l_42 <X> T_9_23.sp4_h_r_10
 (10 12)  (448 380)  (448 380)  routing T_9_23.sp4_h_l_42 <X> T_9_23.sp4_h_r_10
 (12 12)  (450 380)  (450 380)  routing T_9_23.sp4_v_b_11 <X> T_9_23.sp4_h_r_11
 (14 12)  (452 380)  (452 380)  routing T_9_23.sp4_v_t_21 <X> T_9_23.lc_trk_g3_0
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 380)  (461 380)  routing T_9_23.sp4_v_t_30 <X> T_9_23.lc_trk_g3_3
 (24 12)  (462 380)  (462 380)  routing T_9_23.sp4_v_t_30 <X> T_9_23.lc_trk_g3_3
 (25 12)  (463 380)  (463 380)  routing T_9_23.bnl_op_2 <X> T_9_23.lc_trk_g3_2
 (26 12)  (464 380)  (464 380)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 380)  (466 380)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 380)  (468 380)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 380)  (471 380)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 380)  (473 380)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_6
 (37 12)  (475 380)  (475 380)  LC_6 Logic Functioning bit
 (39 12)  (477 380)  (477 380)  LC_6 Logic Functioning bit
 (40 12)  (478 380)  (478 380)  LC_6 Logic Functioning bit
 (41 12)  (479 380)  (479 380)  LC_6 Logic Functioning bit
 (42 12)  (480 380)  (480 380)  LC_6 Logic Functioning bit
 (3 13)  (441 381)  (441 381)  routing T_9_23.sp12_v_b_1 <X> T_9_23.sp12_h_r_1
 (11 13)  (449 381)  (449 381)  routing T_9_23.sp4_v_b_11 <X> T_9_23.sp4_h_r_11
 (14 13)  (452 381)  (452 381)  routing T_9_23.sp4_v_t_21 <X> T_9_23.lc_trk_g3_0
 (16 13)  (454 381)  (454 381)  routing T_9_23.sp4_v_t_21 <X> T_9_23.lc_trk_g3_0
 (17 13)  (455 381)  (455 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (463 381)  (463 381)  routing T_9_23.bnl_op_2 <X> T_9_23.lc_trk_g3_2
 (26 13)  (464 381)  (464 381)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 381)  (467 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 381)  (469 381)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 381)  (470 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (472 381)  (472 381)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_6
 (35 13)  (473 381)  (473 381)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_6
 (38 13)  (476 381)  (476 381)  LC_6 Logic Functioning bit
 (40 13)  (478 381)  (478 381)  LC_6 Logic Functioning bit
 (41 13)  (479 381)  (479 381)  LC_6 Logic Functioning bit
 (42 13)  (480 381)  (480 381)  LC_6 Logic Functioning bit
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (463 382)  (463 382)  routing T_9_23.bnl_op_6 <X> T_9_23.lc_trk_g3_6
 (27 14)  (465 382)  (465 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 382)  (466 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 382)  (468 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 382)  (472 382)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 382)  (475 382)  LC_7 Logic Functioning bit
 (39 14)  (477 382)  (477 382)  LC_7 Logic Functioning bit
 (40 14)  (478 382)  (478 382)  LC_7 Logic Functioning bit
 (41 14)  (479 382)  (479 382)  LC_7 Logic Functioning bit
 (42 14)  (480 382)  (480 382)  LC_7 Logic Functioning bit
 (6 15)  (444 383)  (444 383)  routing T_9_23.sp4_h_r_9 <X> T_9_23.sp4_h_l_44
 (15 15)  (453 383)  (453 383)  routing T_9_23.sp4_v_t_33 <X> T_9_23.lc_trk_g3_4
 (16 15)  (454 383)  (454 383)  routing T_9_23.sp4_v_t_33 <X> T_9_23.lc_trk_g3_4
 (17 15)  (455 383)  (455 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (459 383)  (459 383)  routing T_9_23.sp4_r_v_b_47 <X> T_9_23.lc_trk_g3_7
 (22 15)  (460 383)  (460 383)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (463 383)  (463 383)  routing T_9_23.bnl_op_6 <X> T_9_23.lc_trk_g3_6
 (29 15)  (467 383)  (467 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 383)  (468 383)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 383)  (470 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (471 383)  (471 383)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_7
 (34 15)  (472 383)  (472 383)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_7
 (35 15)  (473 383)  (473 383)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_7
 (38 15)  (476 383)  (476 383)  LC_7 Logic Functioning bit
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit
 (41 15)  (479 383)  (479 383)  LC_7 Logic Functioning bit
 (42 15)  (480 383)  (480 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (6 0)  (498 368)  (498 368)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_v_b_0
 (17 0)  (509 368)  (509 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 368)  (510 368)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g0_1
 (5 1)  (497 369)  (497 369)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_v_b_0
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_5 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (496 370)  (496 370)  routing T_10_23.sp4_h_r_0 <X> T_10_23.sp4_v_t_37
 (12 2)  (504 370)  (504 370)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_39
 (16 2)  (508 370)  (508 370)  routing T_10_23.sp12_h_r_13 <X> T_10_23.lc_trk_g0_5
 (17 2)  (509 370)  (509 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (517 370)  (517 370)  routing T_10_23.lft_op_6 <X> T_10_23.lc_trk_g0_6
 (31 2)  (523 370)  (523 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 370)  (526 370)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (0 3)  (492 371)  (492 371)  routing T_10_23.glb_netwk_5 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (5 3)  (497 371)  (497 371)  routing T_10_23.sp4_h_r_0 <X> T_10_23.sp4_v_t_37
 (11 3)  (503 371)  (503 371)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_h_l_39
 (22 3)  (514 371)  (514 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 371)  (516 371)  routing T_10_23.lft_op_6 <X> T_10_23.lc_trk_g0_6
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 371)  (519 371)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (45 3)  (537 371)  (537 371)  LC_1 Logic Functioning bit
 (46 3)  (538 371)  (538 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (493 372)  (493 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (500 372)  (500 372)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_h_r_4
 (10 4)  (502 372)  (502 372)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_h_r_4
 (11 4)  (503 372)  (503 372)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_v_b_5
 (21 4)  (513 372)  (513 372)  routing T_10_23.sp12_h_r_3 <X> T_10_23.lc_trk_g1_3
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (516 372)  (516 372)  routing T_10_23.sp12_h_r_3 <X> T_10_23.lc_trk_g1_3
 (25 4)  (517 372)  (517 372)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g1_2
 (27 4)  (519 372)  (519 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 372)  (520 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 372)  (525 372)  routing T_10_23.lc_trk_g2_1 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (38 4)  (530 372)  (530 372)  LC_2 Logic Functioning bit
 (0 5)  (492 373)  (492 373)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (1 5)  (493 373)  (493 373)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (12 5)  (504 373)  (504 373)  routing T_10_23.sp4_v_t_39 <X> T_10_23.sp4_v_b_5
 (21 5)  (513 373)  (513 373)  routing T_10_23.sp12_h_r_3 <X> T_10_23.lc_trk_g1_3
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (516 373)  (516 373)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g1_2
 (25 5)  (517 373)  (517 373)  routing T_10_23.sp12_h_r_2 <X> T_10_23.lc_trk_g1_2
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (38 5)  (530 373)  (530 373)  LC_2 Logic Functioning bit
 (5 6)  (497 374)  (497 374)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_h_l_38
 (6 6)  (498 374)  (498 374)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_t_38
 (12 6)  (504 374)  (504 374)  routing T_10_23.sp4_v_t_40 <X> T_10_23.sp4_h_l_40
 (25 6)  (517 374)  (517 374)  routing T_10_23.sp4_h_l_11 <X> T_10_23.lc_trk_g1_6
 (26 6)  (518 374)  (518 374)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 374)  (522 374)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 374)  (523 374)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 374)  (525 374)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 374)  (526 374)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (37 6)  (529 374)  (529 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (39 6)  (531 374)  (531 374)  LC_3 Logic Functioning bit
 (40 6)  (532 374)  (532 374)  LC_3 Logic Functioning bit
 (42 6)  (534 374)  (534 374)  LC_3 Logic Functioning bit
 (43 6)  (535 374)  (535 374)  LC_3 Logic Functioning bit
 (50 6)  (542 374)  (542 374)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (495 375)  (495 375)  routing T_10_23.sp12_h_l_23 <X> T_10_23.sp12_v_t_23
 (4 7)  (496 375)  (496 375)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_h_l_38
 (6 7)  (498 375)  (498 375)  routing T_10_23.sp4_v_t_44 <X> T_10_23.sp4_h_l_38
 (11 7)  (503 375)  (503 375)  routing T_10_23.sp4_v_t_40 <X> T_10_23.sp4_h_l_40
 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 375)  (515 375)  routing T_10_23.sp4_h_l_11 <X> T_10_23.lc_trk_g1_6
 (24 7)  (516 375)  (516 375)  routing T_10_23.sp4_h_l_11 <X> T_10_23.lc_trk_g1_6
 (25 7)  (517 375)  (517 375)  routing T_10_23.sp4_h_l_11 <X> T_10_23.lc_trk_g1_6
 (26 7)  (518 375)  (518 375)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 375)  (519 375)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 375)  (522 375)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 375)  (523 375)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 375)  (528 375)  LC_3 Logic Functioning bit
 (37 7)  (529 375)  (529 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (40 7)  (532 375)  (532 375)  LC_3 Logic Functioning bit
 (42 7)  (534 375)  (534 375)  LC_3 Logic Functioning bit
 (43 7)  (535 375)  (535 375)  LC_3 Logic Functioning bit
 (13 8)  (505 376)  (505 376)  routing T_10_23.sp4_v_t_45 <X> T_10_23.sp4_v_b_8
 (15 8)  (507 376)  (507 376)  routing T_10_23.tnl_op_1 <X> T_10_23.lc_trk_g2_1
 (17 8)  (509 376)  (509 376)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (39 8)  (531 376)  (531 376)  LC_4 Logic Functioning bit
 (40 8)  (532 376)  (532 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (50 8)  (542 376)  (542 376)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (543 376)  (543 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (545 376)  (545 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (503 377)  (503 377)  routing T_10_23.sp4_h_l_37 <X> T_10_23.sp4_h_r_8
 (13 9)  (505 377)  (505 377)  routing T_10_23.sp4_h_l_37 <X> T_10_23.sp4_h_r_8
 (18 9)  (510 377)  (510 377)  routing T_10_23.tnl_op_1 <X> T_10_23.lc_trk_g2_1
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (40 9)  (532 377)  (532 377)  LC_4 Logic Functioning bit
 (41 9)  (533 377)  (533 377)  LC_4 Logic Functioning bit
 (8 10)  (500 378)  (500 378)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_h_l_42
 (25 10)  (517 378)  (517 378)  routing T_10_23.wire_logic_cluster/lc_6/out <X> T_10_23.lc_trk_g2_6
 (4 11)  (496 379)  (496 379)  routing T_10_23.sp4_v_b_1 <X> T_10_23.sp4_h_l_43
 (22 11)  (514 379)  (514 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (507 380)  (507 380)  routing T_10_23.tnr_op_1 <X> T_10_23.lc_trk_g3_1
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (517 380)  (517 380)  routing T_10_23.bnl_op_2 <X> T_10_23.lc_trk_g3_2
 (27 12)  (519 380)  (519 380)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 380)  (525 380)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 380)  (526 380)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (38 12)  (530 380)  (530 380)  LC_6 Logic Functioning bit
 (45 12)  (537 380)  (537 380)  LC_6 Logic Functioning bit
 (4 13)  (496 381)  (496 381)  routing T_10_23.sp4_v_t_41 <X> T_10_23.sp4_h_r_9
 (8 13)  (500 381)  (500 381)  routing T_10_23.sp4_v_t_42 <X> T_10_23.sp4_v_b_10
 (10 13)  (502 381)  (502 381)  routing T_10_23.sp4_v_t_42 <X> T_10_23.sp4_v_b_10
 (13 13)  (505 381)  (505 381)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_r_11
 (14 13)  (506 381)  (506 381)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g3_0
 (15 13)  (507 381)  (507 381)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g3_0
 (16 13)  (508 381)  (508 381)  routing T_10_23.sp4_h_r_24 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (514 381)  (514 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (517 381)  (517 381)  routing T_10_23.bnl_op_2 <X> T_10_23.lc_trk_g3_2
 (30 13)  (522 381)  (522 381)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 381)  (528 381)  LC_6 Logic Functioning bit
 (38 13)  (530 381)  (530 381)  LC_6 Logic Functioning bit
 (45 13)  (537 381)  (537 381)  LC_6 Logic Functioning bit
 (53 13)  (545 381)  (545 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (492 382)  (492 382)  routing T_10_23.glb_netwk_4 <X> T_10_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 382)  (493 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 382)  (507 382)  routing T_10_23.sp4_h_l_16 <X> T_10_23.lc_trk_g3_5
 (16 14)  (508 382)  (508 382)  routing T_10_23.sp4_h_l_16 <X> T_10_23.lc_trk_g3_5
 (17 14)  (509 382)  (509 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 382)  (515 382)  routing T_10_23.sp4_v_b_47 <X> T_10_23.lc_trk_g3_7
 (24 14)  (516 382)  (516 382)  routing T_10_23.sp4_v_b_47 <X> T_10_23.lc_trk_g3_7
 (26 14)  (518 382)  (518 382)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 382)  (522 382)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 382)  (525 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 382)  (526 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 382)  (532 382)  LC_7 Logic Functioning bit
 (42 14)  (534 382)  (534 382)  LC_7 Logic Functioning bit
 (18 15)  (510 383)  (510 383)  routing T_10_23.sp4_h_l_16 <X> T_10_23.lc_trk_g3_5
 (29 15)  (521 383)  (521 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 383)  (522 383)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 383)  (529 383)  LC_7 Logic Functioning bit
 (39 15)  (531 383)  (531 383)  LC_7 Logic Functioning bit
 (40 15)  (532 383)  (532 383)  LC_7 Logic Functioning bit
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit
 (42 15)  (534 383)  (534 383)  LC_7 Logic Functioning bit
 (43 15)  (535 383)  (535 383)  LC_7 Logic Functioning bit
 (53 15)  (545 383)  (545 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_23

 (8 0)  (554 368)  (554 368)  routing T_11_23.sp4_v_b_1 <X> T_11_23.sp4_h_r_1
 (9 0)  (555 368)  (555 368)  routing T_11_23.sp4_v_b_1 <X> T_11_23.sp4_h_r_1
 (11 0)  (557 368)  (557 368)  routing T_11_23.sp4_v_t_46 <X> T_11_23.sp4_v_b_2
 (26 0)  (572 368)  (572 368)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 368)  (577 368)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 368)  (584 368)  LC_0 Logic Functioning bit
 (9 1)  (555 369)  (555 369)  routing T_11_23.sp4_v_t_40 <X> T_11_23.sp4_v_b_1
 (10 1)  (556 369)  (556 369)  routing T_11_23.sp4_v_t_40 <X> T_11_23.sp4_v_b_1
 (12 1)  (558 369)  (558 369)  routing T_11_23.sp4_v_t_46 <X> T_11_23.sp4_v_b_2
 (26 1)  (572 369)  (572 369)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 369)  (574 369)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 369)  (577 369)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 369)  (578 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 369)  (579 369)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.input_2_0
 (34 1)  (580 369)  (580 369)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.input_2_0
 (35 1)  (581 369)  (581 369)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.input_2_0
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_5 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (550 370)  (550 370)  routing T_11_23.sp4_v_b_0 <X> T_11_23.sp4_v_t_37
 (15 2)  (561 370)  (561 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (16 2)  (562 370)  (562 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (17 2)  (563 370)  (563 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 370)  (564 370)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (25 2)  (571 370)  (571 370)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (26 2)  (572 370)  (572 370)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 370)  (576 370)  routing T_11_23.lc_trk_g0_4 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 370)  (577 370)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (45 2)  (591 370)  (591 370)  LC_1 Logic Functioning bit
 (50 2)  (596 370)  (596 370)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (598 370)  (598 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (546 371)  (546 371)  routing T_11_23.glb_netwk_5 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (3 3)  (549 371)  (549 371)  routing T_11_23.sp12_v_b_0 <X> T_11_23.sp12_h_l_23
 (8 3)  (554 371)  (554 371)  routing T_11_23.sp4_h_l_36 <X> T_11_23.sp4_v_t_36
 (14 3)  (560 371)  (560 371)  routing T_11_23.top_op_4 <X> T_11_23.lc_trk_g0_4
 (15 3)  (561 371)  (561 371)  routing T_11_23.top_op_4 <X> T_11_23.lc_trk_g0_4
 (17 3)  (563 371)  (563 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (564 371)  (564 371)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g0_5
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 371)  (569 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (24 3)  (570 371)  (570 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (25 3)  (571 371)  (571 371)  routing T_11_23.sp4_h_l_11 <X> T_11_23.lc_trk_g0_6
 (26 3)  (572 371)  (572 371)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 371)  (573 371)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 371)  (577 371)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (38 3)  (584 371)  (584 371)  LC_1 Logic Functioning bit
 (40 3)  (586 371)  (586 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (42 3)  (588 371)  (588 371)  LC_1 Logic Functioning bit
 (43 3)  (589 371)  (589 371)  LC_1 Logic Functioning bit
 (45 3)  (591 371)  (591 371)  LC_1 Logic Functioning bit
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (568 372)  (568 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 372)  (569 372)  routing T_11_23.sp4_v_b_19 <X> T_11_23.lc_trk_g1_3
 (24 4)  (570 372)  (570 372)  routing T_11_23.sp4_v_b_19 <X> T_11_23.lc_trk_g1_3
 (26 4)  (572 372)  (572 372)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 372)  (573 372)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 372)  (574 372)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 372)  (577 372)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 372)  (579 372)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (0 5)  (546 373)  (546 373)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (1 5)  (547 373)  (547 373)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (15 5)  (561 373)  (561 373)  routing T_11_23.sp4_v_t_5 <X> T_11_23.lc_trk_g1_0
 (16 5)  (562 373)  (562 373)  routing T_11_23.sp4_v_t_5 <X> T_11_23.lc_trk_g1_0
 (17 5)  (563 373)  (563 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 5)  (574 373)  (574 373)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (21 6)  (567 374)  (567 374)  routing T_11_23.bnr_op_7 <X> T_11_23.lc_trk_g1_7
 (22 6)  (568 374)  (568 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (31 6)  (577 374)  (577 374)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (37 6)  (583 374)  (583 374)  LC_3 Logic Functioning bit
 (50 6)  (596 374)  (596 374)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (550 375)  (550 375)  routing T_11_23.sp4_v_b_10 <X> T_11_23.sp4_h_l_38
 (21 7)  (567 375)  (567 375)  routing T_11_23.bnr_op_7 <X> T_11_23.lc_trk_g1_7
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (569 375)  (569 375)  routing T_11_23.sp12_h_r_14 <X> T_11_23.lc_trk_g1_6
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (47 7)  (593 375)  (593 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (550 376)  (550 376)  routing T_11_23.sp4_h_l_43 <X> T_11_23.sp4_v_b_6
 (9 8)  (555 376)  (555 376)  routing T_11_23.sp4_v_t_42 <X> T_11_23.sp4_h_r_7
 (16 8)  (562 376)  (562 376)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 376)  (564 376)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 376)  (582 376)  LC_4 Logic Functioning bit
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (50 8)  (596 376)  (596 376)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (551 377)  (551 377)  routing T_11_23.sp4_h_l_43 <X> T_11_23.sp4_v_b_6
 (18 9)  (564 377)  (564 377)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (36 9)  (582 377)  (582 377)  LC_4 Logic Functioning bit
 (37 9)  (583 377)  (583 377)  LC_4 Logic Functioning bit
 (48 9)  (594 377)  (594 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (597 377)  (597 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (549 378)  (549 378)  routing T_11_23.sp12_h_r_1 <X> T_11_23.sp12_h_l_22
 (14 10)  (560 378)  (560 378)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (15 10)  (561 378)  (561 378)  routing T_11_23.sp12_v_t_2 <X> T_11_23.lc_trk_g2_5
 (17 10)  (563 378)  (563 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (564 378)  (564 378)  routing T_11_23.sp12_v_t_2 <X> T_11_23.lc_trk_g2_5
 (25 10)  (571 378)  (571 378)  routing T_11_23.bnl_op_6 <X> T_11_23.lc_trk_g2_6
 (3 11)  (549 379)  (549 379)  routing T_11_23.sp12_h_r_1 <X> T_11_23.sp12_h_l_22
 (14 11)  (560 379)  (560 379)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (16 11)  (562 379)  (562 379)  routing T_11_23.sp4_v_b_36 <X> T_11_23.lc_trk_g2_4
 (17 11)  (563 379)  (563 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (564 379)  (564 379)  routing T_11_23.sp12_v_t_2 <X> T_11_23.lc_trk_g2_5
 (22 11)  (568 379)  (568 379)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 379)  (571 379)  routing T_11_23.bnl_op_6 <X> T_11_23.lc_trk_g2_6
 (6 12)  (552 380)  (552 380)  routing T_11_23.sp4_v_t_43 <X> T_11_23.sp4_v_b_9
 (22 12)  (568 380)  (568 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 380)  (569 380)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g3_3
 (24 12)  (570 380)  (570 380)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g3_3
 (25 12)  (571 380)  (571 380)  routing T_11_23.wire_logic_cluster/lc_2/out <X> T_11_23.lc_trk_g3_2
 (27 12)  (573 380)  (573 380)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 380)  (574 380)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 380)  (580 380)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (38 12)  (584 380)  (584 380)  LC_6 Logic Functioning bit
 (47 12)  (593 380)  (593 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (550 381)  (550 381)  routing T_11_23.sp4_h_l_36 <X> T_11_23.sp4_h_r_9
 (5 13)  (551 381)  (551 381)  routing T_11_23.sp4_v_t_43 <X> T_11_23.sp4_v_b_9
 (6 13)  (552 381)  (552 381)  routing T_11_23.sp4_h_l_36 <X> T_11_23.sp4_h_r_9
 (14 13)  (560 381)  (560 381)  routing T_11_23.sp4_h_r_24 <X> T_11_23.lc_trk_g3_0
 (15 13)  (561 381)  (561 381)  routing T_11_23.sp4_h_r_24 <X> T_11_23.lc_trk_g3_0
 (16 13)  (562 381)  (562 381)  routing T_11_23.sp4_h_r_24 <X> T_11_23.lc_trk_g3_0
 (17 13)  (563 381)  (563 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (567 381)  (567 381)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g3_3
 (22 13)  (568 381)  (568 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (576 381)  (576 381)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (48 13)  (594 381)  (594 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (599 381)  (599 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (546 382)  (546 382)  routing T_11_23.glb_netwk_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (2 14)  (548 382)  (548 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (6 14)  (552 382)  (552 382)  routing T_11_23.sp4_v_b_6 <X> T_11_23.sp4_v_t_44
 (4 15)  (550 383)  (550 383)  routing T_11_23.sp4_v_b_4 <X> T_11_23.sp4_h_l_44
 (5 15)  (551 383)  (551 383)  routing T_11_23.sp4_v_b_6 <X> T_11_23.sp4_v_t_44
 (9 15)  (555 383)  (555 383)  routing T_11_23.sp4_v_b_10 <X> T_11_23.sp4_v_t_47


LogicTile_12_23

 (10 0)  (610 368)  (610 368)  routing T_12_23.sp4_v_t_45 <X> T_12_23.sp4_h_r_1
 (11 0)  (611 368)  (611 368)  routing T_12_23.sp4_h_l_45 <X> T_12_23.sp4_v_b_2
 (13 0)  (613 368)  (613 368)  routing T_12_23.sp4_h_l_45 <X> T_12_23.sp4_v_b_2
 (14 0)  (614 368)  (614 368)  routing T_12_23.lft_op_0 <X> T_12_23.lc_trk_g0_0
 (16 0)  (616 368)  (616 368)  routing T_12_23.sp12_h_l_14 <X> T_12_23.lc_trk_g0_1
 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (21 0)  (621 368)  (621 368)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g0_3
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 368)  (625 368)  routing T_12_23.sp4_h_l_7 <X> T_12_23.lc_trk_g0_2
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 368)  (633 368)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (45 0)  (645 368)  (645 368)  LC_0 Logic Functioning bit
 (46 0)  (646 368)  (646 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (612 369)  (612 369)  routing T_12_23.sp4_h_l_45 <X> T_12_23.sp4_v_b_2
 (15 1)  (615 369)  (615 369)  routing T_12_23.lft_op_0 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (618 369)  (618 369)  routing T_12_23.sp12_h_l_14 <X> T_12_23.lc_trk_g0_1
 (22 1)  (622 369)  (622 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 369)  (623 369)  routing T_12_23.sp4_h_l_7 <X> T_12_23.lc_trk_g0_2
 (24 1)  (624 369)  (624 369)  routing T_12_23.sp4_h_l_7 <X> T_12_23.lc_trk_g0_2
 (25 1)  (625 369)  (625 369)  routing T_12_23.sp4_h_l_7 <X> T_12_23.lc_trk_g0_2
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 369)  (627 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 369)  (634 369)  routing T_12_23.lc_trk_g1_1 <X> T_12_23.input_2_0
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (41 1)  (641 369)  (641 369)  LC_0 Logic Functioning bit
 (43 1)  (643 369)  (643 369)  LC_0 Logic Functioning bit
 (45 1)  (645 369)  (645 369)  LC_0 Logic Functioning bit
 (53 1)  (653 369)  (653 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_5 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 370)  (614 370)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g0_4
 (25 2)  (625 370)  (625 370)  routing T_12_23.sp4_v_t_3 <X> T_12_23.lc_trk_g0_6
 (26 2)  (626 370)  (626 370)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 370)  (631 370)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 370)  (634 370)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 370)  (636 370)  LC_1 Logic Functioning bit
 (38 2)  (638 370)  (638 370)  LC_1 Logic Functioning bit
 (41 2)  (641 370)  (641 370)  LC_1 Logic Functioning bit
 (42 2)  (642 370)  (642 370)  LC_1 Logic Functioning bit
 (43 2)  (643 370)  (643 370)  LC_1 Logic Functioning bit
 (0 3)  (600 371)  (600 371)  routing T_12_23.glb_netwk_5 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (13 3)  (613 371)  (613 371)  routing T_12_23.sp4_v_b_9 <X> T_12_23.sp4_h_l_39
 (15 3)  (615 371)  (615 371)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g0_4
 (16 3)  (616 371)  (616 371)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (622 371)  (622 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 371)  (623 371)  routing T_12_23.sp4_v_t_3 <X> T_12_23.lc_trk_g0_6
 (25 3)  (625 371)  (625 371)  routing T_12_23.sp4_v_t_3 <X> T_12_23.lc_trk_g0_6
 (27 3)  (627 371)  (627 371)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 371)  (628 371)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 371)  (631 371)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 371)  (632 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 371)  (636 371)  LC_1 Logic Functioning bit
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (40 3)  (640 371)  (640 371)  LC_1 Logic Functioning bit
 (42 3)  (642 371)  (642 371)  LC_1 Logic Functioning bit
 (43 3)  (643 371)  (643 371)  LC_1 Logic Functioning bit
 (0 4)  (600 372)  (600 372)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 4)  (601 372)  (601 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (11 4)  (611 372)  (611 372)  routing T_12_23.sp4_v_t_39 <X> T_12_23.sp4_v_b_5
 (15 4)  (615 372)  (615 372)  routing T_12_23.sp4_h_r_1 <X> T_12_23.lc_trk_g1_1
 (16 4)  (616 372)  (616 372)  routing T_12_23.sp4_h_r_1 <X> T_12_23.lc_trk_g1_1
 (17 4)  (617 372)  (617 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 372)  (631 372)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 372)  (633 372)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 372)  (635 372)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.input_2_2
 (36 4)  (636 372)  (636 372)  LC_2 Logic Functioning bit
 (40 4)  (640 372)  (640 372)  LC_2 Logic Functioning bit
 (41 4)  (641 372)  (641 372)  LC_2 Logic Functioning bit
 (42 4)  (642 372)  (642 372)  LC_2 Logic Functioning bit
 (0 5)  (600 373)  (600 373)  routing T_12_23.glb_netwk_7 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (8 5)  (608 373)  (608 373)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_v_b_4
 (10 5)  (610 373)  (610 373)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_v_b_4
 (12 5)  (612 373)  (612 373)  routing T_12_23.sp4_v_t_39 <X> T_12_23.sp4_v_b_5
 (18 5)  (618 373)  (618 373)  routing T_12_23.sp4_h_r_1 <X> T_12_23.lc_trk_g1_1
 (21 5)  (621 373)  (621 373)  routing T_12_23.sp4_r_v_b_27 <X> T_12_23.lc_trk_g1_3
 (26 5)  (626 373)  (626 373)  routing T_12_23.lc_trk_g0_2 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 373)  (632 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 373)  (634 373)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.input_2_2
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (37 5)  (637 373)  (637 373)  LC_2 Logic Functioning bit
 (39 5)  (639 373)  (639 373)  LC_2 Logic Functioning bit
 (41 5)  (641 373)  (641 373)  LC_2 Logic Functioning bit
 (4 6)  (604 374)  (604 374)  routing T_12_23.sp4_v_b_3 <X> T_12_23.sp4_v_t_38
 (15 6)  (615 374)  (615 374)  routing T_12_23.bot_op_5 <X> T_12_23.lc_trk_g1_5
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (622 374)  (622 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 374)  (624 374)  routing T_12_23.bot_op_7 <X> T_12_23.lc_trk_g1_7
 (28 6)  (628 374)  (628 374)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 374)  (631 374)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (43 6)  (643 374)  (643 374)  LC_3 Logic Functioning bit
 (50 6)  (650 374)  (650 374)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (626 375)  (626 375)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 375)  (631 375)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (37 7)  (637 375)  (637 375)  LC_3 Logic Functioning bit
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (40 7)  (640 375)  (640 375)  LC_3 Logic Functioning bit
 (42 7)  (642 375)  (642 375)  LC_3 Logic Functioning bit
 (14 8)  (614 376)  (614 376)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g2_0
 (17 8)  (617 376)  (617 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 376)  (618 376)  routing T_12_23.wire_logic_cluster/lc_1/out <X> T_12_23.lc_trk_g2_1
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 376)  (633 376)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (39 8)  (639 376)  (639 376)  LC_4 Logic Functioning bit
 (42 8)  (642 376)  (642 376)  LC_4 Logic Functioning bit
 (43 8)  (643 376)  (643 376)  LC_4 Logic Functioning bit
 (50 8)  (650 376)  (650 376)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (614 377)  (614 377)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g2_0
 (15 9)  (615 377)  (615 377)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g2_0
 (16 9)  (616 377)  (616 377)  routing T_12_23.sp4_h_r_40 <X> T_12_23.lc_trk_g2_0
 (17 9)  (617 377)  (617 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (38 9)  (638 377)  (638 377)  LC_4 Logic Functioning bit
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (42 9)  (642 377)  (642 377)  LC_4 Logic Functioning bit
 (43 9)  (643 377)  (643 377)  LC_4 Logic Functioning bit
 (8 10)  (608 378)  (608 378)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_h_l_42
 (9 10)  (609 378)  (609 378)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_h_l_42
 (10 10)  (610 378)  (610 378)  routing T_12_23.sp4_v_t_36 <X> T_12_23.sp4_h_l_42
 (17 10)  (617 378)  (617 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 378)  (618 378)  routing T_12_23.wire_logic_cluster/lc_5/out <X> T_12_23.lc_trk_g2_5
 (26 10)  (626 378)  (626 378)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 378)  (627 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 378)  (628 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g3_5 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (41 10)  (641 378)  (641 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (50 10)  (650 378)  (650 378)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (604 379)  (604 379)  routing T_12_23.sp4_v_b_1 <X> T_12_23.sp4_h_l_43
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (39 11)  (639 379)  (639 379)  LC_5 Logic Functioning bit
 (40 11)  (640 379)  (640 379)  LC_5 Logic Functioning bit
 (42 11)  (642 379)  (642 379)  LC_5 Logic Functioning bit
 (25 12)  (625 380)  (625 380)  routing T_12_23.sp4_v_b_26 <X> T_12_23.lc_trk_g3_2
 (27 12)  (627 380)  (627 380)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 380)  (628 380)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (638 380)  (638 380)  LC_6 Logic Functioning bit
 (39 12)  (639 380)  (639 380)  LC_6 Logic Functioning bit
 (42 12)  (642 380)  (642 380)  LC_6 Logic Functioning bit
 (43 12)  (643 380)  (643 380)  LC_6 Logic Functioning bit
 (50 12)  (650 380)  (650 380)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 380)  (651 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (608 381)  (608 381)  routing T_12_23.sp4_h_l_47 <X> T_12_23.sp4_v_b_10
 (9 13)  (609 381)  (609 381)  routing T_12_23.sp4_h_l_47 <X> T_12_23.sp4_v_b_10
 (16 13)  (616 381)  (616 381)  routing T_12_23.sp12_v_b_8 <X> T_12_23.lc_trk_g3_0
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (622 381)  (622 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 381)  (623 381)  routing T_12_23.sp4_v_b_26 <X> T_12_23.lc_trk_g3_2
 (30 13)  (630 381)  (630 381)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 381)  (631 381)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (38 13)  (638 381)  (638 381)  LC_6 Logic Functioning bit
 (39 13)  (639 381)  (639 381)  LC_6 Logic Functioning bit
 (42 13)  (642 381)  (642 381)  LC_6 Logic Functioning bit
 (43 13)  (643 381)  (643 381)  LC_6 Logic Functioning bit
 (0 14)  (600 382)  (600 382)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 382)  (601 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (602 382)  (602 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (6 14)  (606 382)  (606 382)  routing T_12_23.sp4_h_l_41 <X> T_12_23.sp4_v_t_44
 (12 14)  (612 382)  (612 382)  routing T_12_23.sp4_v_t_40 <X> T_12_23.sp4_h_l_46
 (15 14)  (615 382)  (615 382)  routing T_12_23.tnl_op_5 <X> T_12_23.lc_trk_g3_5
 (17 14)  (617 382)  (617 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (0 15)  (600 383)  (600 383)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (11 15)  (611 383)  (611 383)  routing T_12_23.sp4_v_t_40 <X> T_12_23.sp4_h_l_46
 (13 15)  (613 383)  (613 383)  routing T_12_23.sp4_v_t_40 <X> T_12_23.sp4_h_l_46
 (14 15)  (614 383)  (614 383)  routing T_12_23.tnl_op_4 <X> T_12_23.lc_trk_g3_4
 (15 15)  (615 383)  (615 383)  routing T_12_23.tnl_op_4 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (618 383)  (618 383)  routing T_12_23.tnl_op_5 <X> T_12_23.lc_trk_g3_5


LogicTile_13_23

 (9 0)  (663 368)  (663 368)  routing T_13_23.sp4_h_l_47 <X> T_13_23.sp4_h_r_1
 (10 0)  (664 368)  (664 368)  routing T_13_23.sp4_h_l_47 <X> T_13_23.sp4_h_r_1
 (16 0)  (670 368)  (670 368)  routing T_13_23.sp12_h_l_14 <X> T_13_23.lc_trk_g0_1
 (17 0)  (671 368)  (671 368)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (672 369)  (672 369)  routing T_13_23.sp12_h_l_14 <X> T_13_23.lc_trk_g0_1
 (22 1)  (676 369)  (676 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 369)  (679 369)  routing T_13_23.sp4_r_v_b_33 <X> T_13_23.lc_trk_g0_2
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_5 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (682 370)  (682 370)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 370)  (687 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (37 2)  (691 370)  (691 370)  LC_1 Logic Functioning bit
 (38 2)  (692 370)  (692 370)  LC_1 Logic Functioning bit
 (39 2)  (693 370)  (693 370)  LC_1 Logic Functioning bit
 (41 2)  (695 370)  (695 370)  LC_1 Logic Functioning bit
 (43 2)  (697 370)  (697 370)  LC_1 Logic Functioning bit
 (48 2)  (702 370)  (702 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (654 371)  (654 371)  routing T_13_23.glb_netwk_5 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (8 3)  (662 371)  (662 371)  routing T_13_23.sp4_v_b_10 <X> T_13_23.sp4_v_t_36
 (10 3)  (664 371)  (664 371)  routing T_13_23.sp4_v_b_10 <X> T_13_23.sp4_v_t_36
 (12 3)  (666 371)  (666 371)  routing T_13_23.sp4_h_l_39 <X> T_13_23.sp4_v_t_39
 (28 3)  (682 371)  (682 371)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 371)  (684 371)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 371)  (690 371)  LC_1 Logic Functioning bit
 (38 3)  (692 371)  (692 371)  LC_1 Logic Functioning bit
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 372)  (677 372)  routing T_13_23.sp12_h_r_11 <X> T_13_23.lc_trk_g1_3
 (25 4)  (679 372)  (679 372)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 373)  (677 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (25 5)  (679 373)  (679 373)  routing T_13_23.sp4_h_l_7 <X> T_13_23.lc_trk_g1_2
 (21 6)  (675 374)  (675 374)  routing T_13_23.sp4_h_l_10 <X> T_13_23.lc_trk_g1_7
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 374)  (677 374)  routing T_13_23.sp4_h_l_10 <X> T_13_23.lc_trk_g1_7
 (24 6)  (678 374)  (678 374)  routing T_13_23.sp4_h_l_10 <X> T_13_23.lc_trk_g1_7
 (26 6)  (680 374)  (680 374)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 374)  (681 374)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 374)  (687 374)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 374)  (689 374)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.input_2_3
 (39 6)  (693 374)  (693 374)  LC_3 Logic Functioning bit
 (40 6)  (694 374)  (694 374)  LC_3 Logic Functioning bit
 (42 6)  (696 374)  (696 374)  LC_3 Logic Functioning bit
 (48 6)  (702 374)  (702 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (675 375)  (675 375)  routing T_13_23.sp4_h_l_10 <X> T_13_23.lc_trk_g1_7
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 375)  (682 375)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 375)  (687 375)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.input_2_3
 (38 7)  (692 375)  (692 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (40 7)  (694 375)  (694 375)  LC_3 Logic Functioning bit
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (42 7)  (696 375)  (696 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (51 7)  (705 375)  (705 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (659 376)  (659 376)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_r_6
 (15 8)  (669 376)  (669 376)  routing T_13_23.sp4_h_r_25 <X> T_13_23.lc_trk_g2_1
 (16 8)  (670 376)  (670 376)  routing T_13_23.sp4_h_r_25 <X> T_13_23.lc_trk_g2_1
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (41 8)  (695 376)  (695 376)  LC_4 Logic Functioning bit
 (43 8)  (697 376)  (697 376)  LC_4 Logic Functioning bit
 (45 8)  (699 376)  (699 376)  LC_4 Logic Functioning bit
 (4 9)  (658 377)  (658 377)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_r_6
 (6 9)  (660 377)  (660 377)  routing T_13_23.sp4_v_b_0 <X> T_13_23.sp4_h_r_6
 (18 9)  (672 377)  (672 377)  routing T_13_23.sp4_h_r_25 <X> T_13_23.lc_trk_g2_1
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 377)  (677 377)  routing T_13_23.sp4_v_b_42 <X> T_13_23.lc_trk_g2_2
 (24 9)  (678 377)  (678 377)  routing T_13_23.sp4_v_b_42 <X> T_13_23.lc_trk_g2_2
 (26 9)  (680 377)  (680 377)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 377)  (681 377)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 377)  (682 377)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (39 9)  (693 377)  (693 377)  LC_4 Logic Functioning bit
 (40 9)  (694 377)  (694 377)  LC_4 Logic Functioning bit
 (42 9)  (696 377)  (696 377)  LC_4 Logic Functioning bit
 (53 9)  (707 377)  (707 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (659 378)  (659 378)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_h_l_43
 (12 10)  (666 378)  (666 378)  routing T_13_23.sp4_v_b_8 <X> T_13_23.sp4_h_l_45
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (4 11)  (658 379)  (658 379)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_h_l_43
 (6 11)  (660 379)  (660 379)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_h_l_43
 (18 11)  (672 379)  (672 379)  routing T_13_23.sp4_r_v_b_37 <X> T_13_23.lc_trk_g2_5
 (11 12)  (665 380)  (665 380)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_v_b_11
 (13 12)  (667 380)  (667 380)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_v_b_11
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 380)  (672 380)  routing T_13_23.wire_logic_cluster/lc_1/out <X> T_13_23.lc_trk_g3_1
 (22 12)  (676 380)  (676 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (680 380)  (680 380)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (39 12)  (693 380)  (693 380)  LC_6 Logic Functioning bit
 (42 12)  (696 380)  (696 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (3 13)  (657 381)  (657 381)  routing T_13_23.sp12_h_l_22 <X> T_13_23.sp12_h_r_1
 (26 13)  (680 381)  (680 381)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 381)  (685 381)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 381)  (686 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (689 381)  (689 381)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.input_2_6
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (40 13)  (694 381)  (694 381)  LC_6 Logic Functioning bit
 (41 13)  (695 381)  (695 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (43 13)  (697 381)  (697 381)  LC_6 Logic Functioning bit
 (5 14)  (659 382)  (659 382)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_h_l_44
 (16 14)  (670 382)  (670 382)  routing T_13_23.sp4_v_t_16 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 382)  (672 382)  routing T_13_23.sp4_v_t_16 <X> T_13_23.lc_trk_g3_5
 (6 15)  (660 383)  (660 383)  routing T_13_23.sp4_v_t_44 <X> T_13_23.sp4_h_l_44
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_14_23

 (13 0)  (721 368)  (721 368)  routing T_14_23.sp4_h_l_39 <X> T_14_23.sp4_v_b_2
 (15 0)  (723 368)  (723 368)  routing T_14_23.sp4_v_b_17 <X> T_14_23.lc_trk_g0_1
 (16 0)  (724 368)  (724 368)  routing T_14_23.sp4_v_b_17 <X> T_14_23.lc_trk_g0_1
 (17 0)  (725 368)  (725 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (729 368)  (729 368)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g0_3
 (22 0)  (730 368)  (730 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 368)  (731 368)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g0_3
 (24 0)  (732 368)  (732 368)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g0_3
 (3 1)  (711 369)  (711 369)  routing T_14_23.sp12_h_l_23 <X> T_14_23.sp12_v_b_0
 (12 1)  (720 369)  (720 369)  routing T_14_23.sp4_h_l_39 <X> T_14_23.sp4_v_b_2
 (14 1)  (722 369)  (722 369)  routing T_14_23.sp12_h_r_16 <X> T_14_23.lc_trk_g0_0
 (16 1)  (724 369)  (724 369)  routing T_14_23.sp12_h_r_16 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (729 369)  (729 369)  routing T_14_23.sp4_h_r_19 <X> T_14_23.lc_trk_g0_3
 (22 1)  (730 369)  (730 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (731 369)  (731 369)  routing T_14_23.sp12_h_l_17 <X> T_14_23.lc_trk_g0_2
 (25 1)  (733 369)  (733 369)  routing T_14_23.sp12_h_l_17 <X> T_14_23.lc_trk_g0_2
 (14 2)  (722 370)  (722 370)  routing T_14_23.sp4_v_b_4 <X> T_14_23.lc_trk_g0_4
 (22 2)  (730 370)  (730 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 370)  (731 370)  routing T_14_23.sp4_v_b_23 <X> T_14_23.lc_trk_g0_7
 (24 2)  (732 370)  (732 370)  routing T_14_23.sp4_v_b_23 <X> T_14_23.lc_trk_g0_7
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 370)  (739 370)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 370)  (741 370)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 370)  (742 370)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 370)  (743 370)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_1
 (40 2)  (748 370)  (748 370)  LC_1 Logic Functioning bit
 (4 3)  (712 371)  (712 371)  routing T_14_23.sp4_v_b_7 <X> T_14_23.sp4_h_l_37
 (9 3)  (717 371)  (717 371)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_v_t_36
 (10 3)  (718 371)  (718 371)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_v_t_36
 (16 3)  (724 371)  (724 371)  routing T_14_23.sp4_v_b_4 <X> T_14_23.lc_trk_g0_4
 (17 3)  (725 371)  (725 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (734 371)  (734 371)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 371)  (739 371)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 371)  (740 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (741 371)  (741 371)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_1
 (34 3)  (742 371)  (742 371)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_1
 (35 3)  (743 371)  (743 371)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_1
 (12 4)  (720 372)  (720 372)  routing T_14_23.sp4_v_t_40 <X> T_14_23.sp4_h_r_5
 (26 4)  (734 372)  (734 372)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 372)  (736 372)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 372)  (738 372)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 372)  (745 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (39 4)  (747 372)  (747 372)  LC_2 Logic Functioning bit
 (40 4)  (748 372)  (748 372)  LC_2 Logic Functioning bit
 (41 4)  (749 372)  (749 372)  LC_2 Logic Functioning bit
 (42 4)  (750 372)  (750 372)  LC_2 Logic Functioning bit
 (43 4)  (751 372)  (751 372)  LC_2 Logic Functioning bit
 (50 4)  (758 372)  (758 372)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (761 372)  (761 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (9 5)  (717 373)  (717 373)  routing T_14_23.sp4_v_t_41 <X> T_14_23.sp4_v_b_4
 (22 5)  (730 373)  (730 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 373)  (732 373)  routing T_14_23.bot_op_2 <X> T_14_23.lc_trk_g1_2
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 373)  (736 373)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 373)  (739 373)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (37 5)  (745 373)  (745 373)  LC_2 Logic Functioning bit
 (38 5)  (746 373)  (746 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (40 5)  (748 373)  (748 373)  LC_2 Logic Functioning bit
 (41 5)  (749 373)  (749 373)  LC_2 Logic Functioning bit
 (42 5)  (750 373)  (750 373)  LC_2 Logic Functioning bit
 (43 5)  (751 373)  (751 373)  LC_2 Logic Functioning bit
 (9 8)  (717 376)  (717 376)  routing T_14_23.sp4_h_l_41 <X> T_14_23.sp4_h_r_7
 (10 8)  (718 376)  (718 376)  routing T_14_23.sp4_h_l_41 <X> T_14_23.sp4_h_r_7
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 376)  (726 376)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g2_1
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (731 377)  (731 377)  routing T_14_23.sp12_v_b_18 <X> T_14_23.lc_trk_g2_2
 (25 9)  (733 377)  (733 377)  routing T_14_23.sp12_v_b_18 <X> T_14_23.lc_trk_g2_2
 (9 10)  (717 378)  (717 378)  routing T_14_23.sp4_v_b_7 <X> T_14_23.sp4_h_l_42
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 378)  (726 378)  routing T_14_23.wire_logic_cluster/lc_5/out <X> T_14_23.lc_trk_g2_5
 (28 10)  (736 378)  (736 378)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 378)  (743 378)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.input_2_5
 (40 10)  (748 378)  (748 378)  LC_5 Logic Functioning bit
 (9 11)  (717 379)  (717 379)  routing T_14_23.sp4_v_b_7 <X> T_14_23.sp4_v_t_42
 (29 11)  (737 379)  (737 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 379)  (738 379)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 379)  (739 379)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 379)  (740 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 379)  (743 379)  routing T_14_23.lc_trk_g0_7 <X> T_14_23.input_2_5
 (4 12)  (712 380)  (712 380)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 380)  (731 380)  routing T_14_23.sp4_v_t_30 <X> T_14_23.lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.sp4_v_t_30 <X> T_14_23.lc_trk_g3_3
 (26 12)  (734 380)  (734 380)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 380)  (736 380)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 380)  (742 380)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 380)  (744 380)  LC_6 Logic Functioning bit
 (48 12)  (756 380)  (756 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (758 380)  (758 380)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (713 381)  (713 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (8 13)  (716 381)  (716 381)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_b_10
 (12 13)  (720 381)  (720 381)  routing T_14_23.sp4_h_r_11 <X> T_14_23.sp4_v_b_11
 (27 13)  (735 381)  (735 381)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 381)  (736 381)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 381)  (739 381)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (3 14)  (711 382)  (711 382)  routing T_14_23.sp12_v_b_1 <X> T_14_23.sp12_v_t_22
 (11 14)  (719 382)  (719 382)  routing T_14_23.sp4_v_b_3 <X> T_14_23.sp4_v_t_46
 (13 14)  (721 382)  (721 382)  routing T_14_23.sp4_v_b_3 <X> T_14_23.sp4_v_t_46
 (16 14)  (724 382)  (724 382)  routing T_14_23.sp12_v_b_21 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (729 382)  (729 382)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g3_7
 (22 14)  (730 382)  (730 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 382)  (731 382)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g3_7
 (24 14)  (732 382)  (732 382)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g3_7
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 382)  (738 382)  routing T_14_23.lc_trk_g0_4 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 382)  (741 382)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 382)  (742 382)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (52 14)  (760 382)  (760 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (716 383)  (716 383)  routing T_14_23.sp4_h_l_47 <X> T_14_23.sp4_v_t_47
 (18 15)  (726 383)  (726 383)  routing T_14_23.sp12_v_b_21 <X> T_14_23.lc_trk_g3_5
 (21 15)  (729 383)  (729 383)  routing T_14_23.sp4_h_l_34 <X> T_14_23.lc_trk_g3_7
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 383)  (733 383)  routing T_14_23.sp4_r_v_b_46 <X> T_14_23.lc_trk_g3_6
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (38 15)  (746 383)  (746 383)  LC_7 Logic Functioning bit
 (53 15)  (761 383)  (761 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_23

 (15 0)  (777 368)  (777 368)  routing T_15_23.bot_op_1 <X> T_15_23.lc_trk_g0_1
 (17 0)  (779 368)  (779 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 368)  (785 368)  routing T_15_23.sp12_h_l_16 <X> T_15_23.lc_trk_g0_3
 (25 0)  (787 368)  (787 368)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (15 1)  (777 369)  (777 369)  routing T_15_23.bot_op_0 <X> T_15_23.lc_trk_g0_0
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (783 369)  (783 369)  routing T_15_23.sp12_h_l_16 <X> T_15_23.lc_trk_g0_3
 (22 1)  (784 369)  (784 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 369)  (785 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (24 1)  (786 369)  (786 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (25 1)  (787 369)  (787 369)  routing T_15_23.sp4_h_l_7 <X> T_15_23.lc_trk_g0_2
 (11 2)  (773 370)  (773 370)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_t_39
 (4 4)  (766 372)  (766 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (6 4)  (768 372)  (768 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (13 4)  (775 372)  (775 372)  routing T_15_23.sp4_h_l_40 <X> T_15_23.sp4_v_b_5
 (16 4)  (778 372)  (778 372)  routing T_15_23.sp12_h_l_14 <X> T_15_23.lc_trk_g1_1
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 372)  (793 372)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 372)  (795 372)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (42 4)  (804 372)  (804 372)  LC_2 Logic Functioning bit
 (53 4)  (815 372)  (815 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (12 5)  (774 373)  (774 373)  routing T_15_23.sp4_h_l_40 <X> T_15_23.sp4_v_b_5
 (17 5)  (779 373)  (779 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (780 373)  (780 373)  routing T_15_23.sp12_h_l_14 <X> T_15_23.lc_trk_g1_1
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 373)  (787 373)  routing T_15_23.sp4_r_v_b_26 <X> T_15_23.lc_trk_g1_2
 (27 5)  (789 373)  (789 373)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 373)  (792 373)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 373)  (793 373)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 373)  (794 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 373)  (795 373)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.input_2_2
 (34 5)  (796 373)  (796 373)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.input_2_2
 (35 5)  (797 373)  (797 373)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.input_2_2
 (42 5)  (804 373)  (804 373)  LC_2 Logic Functioning bit
 (15 6)  (777 374)  (777 374)  routing T_15_23.sp12_h_r_5 <X> T_15_23.lc_trk_g1_5
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 374)  (780 374)  routing T_15_23.sp12_h_r_5 <X> T_15_23.lc_trk_g1_5
 (18 7)  (780 375)  (780 375)  routing T_15_23.sp12_h_r_5 <X> T_15_23.lc_trk_g1_5
 (16 8)  (778 376)  (778 376)  routing T_15_23.sp12_v_t_14 <X> T_15_23.lc_trk_g2_1
 (17 8)  (779 376)  (779 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 376)  (797 376)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.input_2_4
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (38 8)  (800 376)  (800 376)  LC_4 Logic Functioning bit
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (41 8)  (803 376)  (803 376)  LC_4 Logic Functioning bit
 (42 8)  (804 376)  (804 376)  LC_4 Logic Functioning bit
 (43 8)  (805 376)  (805 376)  LC_4 Logic Functioning bit
 (18 9)  (780 377)  (780 377)  routing T_15_23.sp12_v_t_14 <X> T_15_23.lc_trk_g2_1
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 377)  (793 377)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 377)  (794 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 377)  (796 377)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.input_2_4
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (37 9)  (799 377)  (799 377)  LC_4 Logic Functioning bit
 (39 9)  (801 377)  (801 377)  LC_4 Logic Functioning bit
 (40 9)  (802 377)  (802 377)  LC_4 Logic Functioning bit
 (41 9)  (803 377)  (803 377)  LC_4 Logic Functioning bit
 (43 9)  (805 377)  (805 377)  LC_4 Logic Functioning bit
 (21 10)  (783 378)  (783 378)  routing T_15_23.sp4_v_t_18 <X> T_15_23.lc_trk_g2_7
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 378)  (785 378)  routing T_15_23.sp4_v_t_18 <X> T_15_23.lc_trk_g2_7
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 378)  (795 378)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 378)  (798 378)  LC_5 Logic Functioning bit
 (40 10)  (802 378)  (802 378)  LC_5 Logic Functioning bit
 (8 11)  (770 379)  (770 379)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_v_t_42
 (9 11)  (771 379)  (771 379)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_v_t_42
 (27 11)  (789 379)  (789 379)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 379)  (792 379)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 379)  (794 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (795 379)  (795 379)  routing T_15_23.lc_trk_g2_1 <X> T_15_23.input_2_5
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (52 11)  (814 379)  (814 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (2 12)  (764 380)  (764 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (766 380)  (766 380)  routing T_15_23.sp4_v_t_44 <X> T_15_23.sp4_v_b_9
 (15 12)  (777 380)  (777 380)  routing T_15_23.sp4_h_r_25 <X> T_15_23.lc_trk_g3_1
 (16 12)  (778 380)  (778 380)  routing T_15_23.sp4_h_r_25 <X> T_15_23.lc_trk_g3_1
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (783 380)  (783 380)  routing T_15_23.sp4_v_t_22 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 380)  (785 380)  routing T_15_23.sp4_v_t_22 <X> T_15_23.lc_trk_g3_3
 (18 13)  (780 381)  (780 381)  routing T_15_23.sp4_h_r_25 <X> T_15_23.lc_trk_g3_1
 (21 13)  (783 381)  (783 381)  routing T_15_23.sp4_v_t_22 <X> T_15_23.lc_trk_g3_3
 (2 14)  (764 382)  (764 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_16_23

 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_5 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 370)  (847 370)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (46 2)  (862 370)  (862 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (863 370)  (863 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (816 371)  (816 371)  routing T_16_23.glb_netwk_5 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (839 371)  (839 371)  routing T_16_23.sp12_h_r_14 <X> T_16_23.lc_trk_g0_6
 (30 3)  (846 371)  (846 371)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (45 3)  (861 371)  (861 371)  LC_1 Logic Functioning bit
 (51 3)  (867 371)  (867 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (816 372)  (816 372)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 4)  (817 372)  (817 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 373)  (817 373)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (11 6)  (827 374)  (827 374)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_v_t_40
 (12 7)  (828 375)  (828 375)  routing T_16_23.sp4_v_b_2 <X> T_16_23.sp4_v_t_40
 (3 9)  (819 377)  (819 377)  routing T_16_23.sp12_h_l_22 <X> T_16_23.sp12_v_b_1
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 377)  (839 377)  routing T_16_23.sp4_v_b_42 <X> T_16_23.lc_trk_g2_2
 (24 9)  (840 377)  (840 377)  routing T_16_23.sp4_v_b_42 <X> T_16_23.lc_trk_g2_2
 (9 10)  (825 378)  (825 378)  routing T_16_23.sp4_v_b_7 <X> T_16_23.sp4_h_l_42
 (25 10)  (841 378)  (841 378)  routing T_16_23.sp4_v_b_30 <X> T_16_23.lc_trk_g2_6
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 379)  (839 379)  routing T_16_23.sp4_v_b_30 <X> T_16_23.lc_trk_g2_6
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (826 382)  (826 382)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_l_47
 (3 15)  (819 383)  (819 383)  routing T_16_23.sp12_h_l_22 <X> T_16_23.sp12_v_t_22


LogicTile_17_23

 (19 2)  (893 370)  (893 370)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_18_23

 (12 7)  (940 375)  (940 375)  routing T_18_23.sp4_h_l_40 <X> T_18_23.sp4_v_t_40
 (11 12)  (939 380)  (939 380)  routing T_18_23.sp4_h_l_40 <X> T_18_23.sp4_v_b_11
 (13 12)  (941 380)  (941 380)  routing T_18_23.sp4_h_l_40 <X> T_18_23.sp4_v_b_11
 (12 13)  (940 381)  (940 381)  routing T_18_23.sp4_h_l_40 <X> T_18_23.sp4_v_b_11


LogicTile_1_22

 (8 0)  (26 352)  (26 352)  routing T_1_22.sp4_v_b_1 <X> T_1_22.sp4_h_r_1
 (9 0)  (27 352)  (27 352)  routing T_1_22.sp4_v_b_1 <X> T_1_22.sp4_h_r_1
 (32 0)  (50 352)  (50 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 352)  (51 352)  routing T_1_22.lc_trk_g3_0 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 352)  (52 352)  routing T_1_22.lc_trk_g3_0 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 352)  (54 352)  LC_0 Logic Functioning bit
 (37 0)  (55 352)  (55 352)  LC_0 Logic Functioning bit
 (38 0)  (56 352)  (56 352)  LC_0 Logic Functioning bit
 (39 0)  (57 352)  (57 352)  LC_0 Logic Functioning bit
 (45 0)  (63 352)  (63 352)  LC_0 Logic Functioning bit
 (48 0)  (66 352)  (66 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (71 352)  (71 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (11 1)  (29 353)  (29 353)  routing T_1_22.sp4_h_l_39 <X> T_1_22.sp4_h_r_2
 (36 1)  (54 353)  (54 353)  LC_0 Logic Functioning bit
 (37 1)  (55 353)  (55 353)  LC_0 Logic Functioning bit
 (38 1)  (56 353)  (56 353)  LC_0 Logic Functioning bit
 (39 1)  (57 353)  (57 353)  LC_0 Logic Functioning bit
 (45 1)  (63 353)  (63 353)  LC_0 Logic Functioning bit
 (46 1)  (64 353)  (64 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 2)  (20 354)  (20 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (31 2)  (49 354)  (49 354)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 354)  (50 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 354)  (51 354)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 354)  (54 354)  LC_1 Logic Functioning bit
 (37 2)  (55 354)  (55 354)  LC_1 Logic Functioning bit
 (38 2)  (56 354)  (56 354)  LC_1 Logic Functioning bit
 (39 2)  (57 354)  (57 354)  LC_1 Logic Functioning bit
 (45 2)  (63 354)  (63 354)  LC_1 Logic Functioning bit
 (46 2)  (64 354)  (64 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (66 354)  (66 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (71 354)  (71 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (13 3)  (31 355)  (31 355)  routing T_1_22.sp4_v_b_9 <X> T_1_22.sp4_h_l_39
 (31 3)  (49 355)  (49 355)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 355)  (54 355)  LC_1 Logic Functioning bit
 (37 3)  (55 355)  (55 355)  LC_1 Logic Functioning bit
 (38 3)  (56 355)  (56 355)  LC_1 Logic Functioning bit
 (39 3)  (57 355)  (57 355)  LC_1 Logic Functioning bit
 (45 3)  (63 355)  (63 355)  LC_1 Logic Functioning bit
 (47 3)  (65 355)  (65 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (18 356)  (18 356)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (1 4)  (19 356)  (19 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (23 356)  (23 356)  routing T_1_22.sp4_v_b_9 <X> T_1_22.sp4_h_r_3
 (31 4)  (49 356)  (49 356)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 356)  (50 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 356)  (51 356)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 356)  (52 356)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 356)  (54 356)  LC_2 Logic Functioning bit
 (37 4)  (55 356)  (55 356)  LC_2 Logic Functioning bit
 (38 4)  (56 356)  (56 356)  LC_2 Logic Functioning bit
 (39 4)  (57 356)  (57 356)  LC_2 Logic Functioning bit
 (45 4)  (63 356)  (63 356)  LC_2 Logic Functioning bit
 (46 4)  (64 356)  (64 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (66 356)  (66 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (69 356)  (69 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (19 357)  (19 357)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_7/cen
 (4 5)  (22 357)  (22 357)  routing T_1_22.sp4_v_b_9 <X> T_1_22.sp4_h_r_3
 (6 5)  (24 357)  (24 357)  routing T_1_22.sp4_v_b_9 <X> T_1_22.sp4_h_r_3
 (36 5)  (54 357)  (54 357)  LC_2 Logic Functioning bit
 (37 5)  (55 357)  (55 357)  LC_2 Logic Functioning bit
 (38 5)  (56 357)  (56 357)  LC_2 Logic Functioning bit
 (39 5)  (57 357)  (57 357)  LC_2 Logic Functioning bit
 (45 5)  (63 357)  (63 357)  LC_2 Logic Functioning bit
 (46 5)  (64 357)  (64 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (52 5)  (70 357)  (70 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (31 6)  (49 358)  (49 358)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 358)  (50 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 358)  (51 358)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 358)  (52 358)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 358)  (54 358)  LC_3 Logic Functioning bit
 (37 6)  (55 358)  (55 358)  LC_3 Logic Functioning bit
 (38 6)  (56 358)  (56 358)  LC_3 Logic Functioning bit
 (39 6)  (57 358)  (57 358)  LC_3 Logic Functioning bit
 (45 6)  (63 358)  (63 358)  LC_3 Logic Functioning bit
 (46 6)  (64 358)  (64 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (66 358)  (66 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (31 7)  (49 359)  (49 359)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 359)  (54 359)  LC_3 Logic Functioning bit
 (37 7)  (55 359)  (55 359)  LC_3 Logic Functioning bit
 (38 7)  (56 359)  (56 359)  LC_3 Logic Functioning bit
 (39 7)  (57 359)  (57 359)  LC_3 Logic Functioning bit
 (45 7)  (63 359)  (63 359)  LC_3 Logic Functioning bit
 (3 8)  (21 360)  (21 360)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_v_b_1
 (10 8)  (28 360)  (28 360)  routing T_1_22.sp4_v_t_39 <X> T_1_22.sp4_h_r_7
 (3 9)  (21 361)  (21 361)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_v_b_1
 (22 9)  (40 361)  (40 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (41 361)  (41 361)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g2_2
 (24 9)  (42 361)  (42 361)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g2_2
 (25 9)  (43 361)  (43 361)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g2_2
 (22 11)  (40 363)  (40 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (41 363)  (41 363)  routing T_1_22.sp12_v_b_14 <X> T_1_22.lc_trk_g2_6
 (4 13)  (22 365)  (22 365)  routing T_1_22.sp4_v_t_41 <X> T_1_22.sp4_h_r_9
 (16 13)  (34 365)  (34 365)  routing T_1_22.sp12_v_b_8 <X> T_1_22.lc_trk_g3_0
 (17 13)  (35 365)  (35 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (18 366)  (18 366)  routing T_1_22.glb_netwk_4 <X> T_1_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 366)  (19 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (39 366)  (39 366)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g3_7
 (22 14)  (40 366)  (40 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (41 366)  (41 366)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g3_7
 (24 14)  (42 366)  (42 366)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g3_7
 (17 15)  (35 367)  (35 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (39 367)  (39 367)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g3_7


LogicTile_2_22

 (25 0)  (97 352)  (97 352)  routing T_2_22.wire_logic_cluster/lc_2/out <X> T_2_22.lc_trk_g0_2
 (26 0)  (98 352)  (98 352)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 352)  (100 352)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 352)  (101 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 352)  (102 352)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 352)  (103 352)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 352)  (104 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 352)  (106 352)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 352)  (107 352)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.input_2_0
 (40 0)  (112 352)  (112 352)  LC_0 Logic Functioning bit
 (48 0)  (120 352)  (120 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (94 353)  (94 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 353)  (98 353)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 353)  (100 353)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 353)  (101 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 353)  (102 353)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 353)  (104 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (106 353)  (106 353)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.input_2_0
 (2 2)  (74 354)  (74 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (14 2)  (86 354)  (86 354)  routing T_2_22.sp4_h_l_9 <X> T_2_22.lc_trk_g0_4
 (26 2)  (98 354)  (98 354)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 354)  (99 354)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 354)  (101 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 354)  (104 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (109 354)  (109 354)  LC_1 Logic Functioning bit
 (39 2)  (111 354)  (111 354)  LC_1 Logic Functioning bit
 (48 2)  (120 354)  (120 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (86 355)  (86 355)  routing T_2_22.sp4_h_l_9 <X> T_2_22.lc_trk_g0_4
 (15 3)  (87 355)  (87 355)  routing T_2_22.sp4_h_l_9 <X> T_2_22.lc_trk_g0_4
 (16 3)  (88 355)  (88 355)  routing T_2_22.sp4_h_l_9 <X> T_2_22.lc_trk_g0_4
 (17 3)  (89 355)  (89 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (99 355)  (99 355)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 355)  (101 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 355)  (102 355)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 355)  (103 355)  routing T_2_22.lc_trk_g0_2 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (48 3)  (120 355)  (120 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (125 355)  (125 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (72 356)  (72 356)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_7/cen
 (1 4)  (73 356)  (73 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (93 356)  (93 356)  routing T_2_22.lft_op_3 <X> T_2_22.lc_trk_g1_3
 (22 4)  (94 356)  (94 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (96 356)  (96 356)  routing T_2_22.lft_op_3 <X> T_2_22.lc_trk_g1_3
 (25 4)  (97 356)  (97 356)  routing T_2_22.sp4_h_l_7 <X> T_2_22.lc_trk_g1_2
 (26 4)  (98 356)  (98 356)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 356)  (100 356)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 356)  (101 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 356)  (102 356)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 356)  (103 356)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 356)  (104 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 356)  (105 356)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (112 356)  (112 356)  LC_2 Logic Functioning bit
 (42 4)  (114 356)  (114 356)  LC_2 Logic Functioning bit
 (0 5)  (72 357)  (72 357)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_7/cen
 (1 5)  (73 357)  (73 357)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.wire_logic_cluster/lc_7/cen
 (22 5)  (94 357)  (94 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 357)  (95 357)  routing T_2_22.sp4_h_l_7 <X> T_2_22.lc_trk_g1_2
 (24 5)  (96 357)  (96 357)  routing T_2_22.sp4_h_l_7 <X> T_2_22.lc_trk_g1_2
 (25 5)  (97 357)  (97 357)  routing T_2_22.sp4_h_l_7 <X> T_2_22.lc_trk_g1_2
 (26 5)  (98 357)  (98 357)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 357)  (100 357)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 357)  (101 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 357)  (103 357)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (14 6)  (86 358)  (86 358)  routing T_2_22.wire_logic_cluster/lc_4/out <X> T_2_22.lc_trk_g1_4
 (17 6)  (89 358)  (89 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 358)  (90 358)  routing T_2_22.wire_logic_cluster/lc_5/out <X> T_2_22.lc_trk_g1_5
 (26 6)  (98 358)  (98 358)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 358)  (99 358)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 358)  (101 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 358)  (104 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 358)  (105 358)  routing T_2_22.lc_trk_g3_1 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 358)  (106 358)  routing T_2_22.lc_trk_g3_1 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (42 6)  (114 358)  (114 358)  LC_3 Logic Functioning bit
 (50 6)  (122 358)  (122 358)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (89 359)  (89 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (99 359)  (99 359)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 359)  (101 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 359)  (102 359)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (51 7)  (123 359)  (123 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (124 359)  (124 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (32 8)  (104 360)  (104 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 360)  (105 360)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 360)  (106 360)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 360)  (108 360)  LC_4 Logic Functioning bit
 (37 8)  (109 360)  (109 360)  LC_4 Logic Functioning bit
 (38 8)  (110 360)  (110 360)  LC_4 Logic Functioning bit
 (39 8)  (111 360)  (111 360)  LC_4 Logic Functioning bit
 (45 8)  (117 360)  (117 360)  LC_4 Logic Functioning bit
 (22 9)  (94 361)  (94 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 361)  (95 361)  routing T_2_22.sp4_v_b_42 <X> T_2_22.lc_trk_g2_2
 (24 9)  (96 361)  (96 361)  routing T_2_22.sp4_v_b_42 <X> T_2_22.lc_trk_g2_2
 (31 9)  (103 361)  (103 361)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 361)  (108 361)  LC_4 Logic Functioning bit
 (37 9)  (109 361)  (109 361)  LC_4 Logic Functioning bit
 (38 9)  (110 361)  (110 361)  LC_4 Logic Functioning bit
 (39 9)  (111 361)  (111 361)  LC_4 Logic Functioning bit
 (45 9)  (117 361)  (117 361)  LC_4 Logic Functioning bit
 (17 10)  (89 362)  (89 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 362)  (90 362)  routing T_2_22.wire_logic_cluster/lc_5/out <X> T_2_22.lc_trk_g2_5
 (21 10)  (93 362)  (93 362)  routing T_2_22.wire_logic_cluster/lc_7/out <X> T_2_22.lc_trk_g2_7
 (22 10)  (94 362)  (94 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 362)  (97 362)  routing T_2_22.wire_logic_cluster/lc_6/out <X> T_2_22.lc_trk_g2_6
 (36 10)  (108 362)  (108 362)  LC_5 Logic Functioning bit
 (38 10)  (110 362)  (110 362)  LC_5 Logic Functioning bit
 (41 10)  (113 362)  (113 362)  LC_5 Logic Functioning bit
 (43 10)  (115 362)  (115 362)  LC_5 Logic Functioning bit
 (45 10)  (117 362)  (117 362)  LC_5 Logic Functioning bit
 (8 11)  (80 363)  (80 363)  routing T_2_22.sp4_h_r_1 <X> T_2_22.sp4_v_t_42
 (9 11)  (81 363)  (81 363)  routing T_2_22.sp4_h_r_1 <X> T_2_22.sp4_v_t_42
 (10 11)  (82 363)  (82 363)  routing T_2_22.sp4_h_r_1 <X> T_2_22.sp4_v_t_42
 (22 11)  (94 363)  (94 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 363)  (98 363)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 363)  (99 363)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 363)  (101 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 363)  (109 363)  LC_5 Logic Functioning bit
 (39 11)  (111 363)  (111 363)  LC_5 Logic Functioning bit
 (40 11)  (112 363)  (112 363)  LC_5 Logic Functioning bit
 (42 11)  (114 363)  (114 363)  LC_5 Logic Functioning bit
 (45 11)  (117 363)  (117 363)  LC_5 Logic Functioning bit
 (5 12)  (77 364)  (77 364)  routing T_2_22.sp4_v_b_3 <X> T_2_22.sp4_h_r_9
 (15 12)  (87 364)  (87 364)  routing T_2_22.sp4_h_r_33 <X> T_2_22.lc_trk_g3_1
 (16 12)  (88 364)  (88 364)  routing T_2_22.sp4_h_r_33 <X> T_2_22.lc_trk_g3_1
 (17 12)  (89 364)  (89 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (90 364)  (90 364)  routing T_2_22.sp4_h_r_33 <X> T_2_22.lc_trk_g3_1
 (22 12)  (94 364)  (94 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (95 364)  (95 364)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g3_3
 (24 12)  (96 364)  (96 364)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g3_3
 (26 12)  (98 364)  (98 364)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_6/in_0
 (36 12)  (108 364)  (108 364)  LC_6 Logic Functioning bit
 (38 12)  (110 364)  (110 364)  LC_6 Logic Functioning bit
 (41 12)  (113 364)  (113 364)  LC_6 Logic Functioning bit
 (43 12)  (115 364)  (115 364)  LC_6 Logic Functioning bit
 (45 12)  (117 364)  (117 364)  LC_6 Logic Functioning bit
 (4 13)  (76 365)  (76 365)  routing T_2_22.sp4_v_b_3 <X> T_2_22.sp4_h_r_9
 (6 13)  (78 365)  (78 365)  routing T_2_22.sp4_v_b_3 <X> T_2_22.sp4_h_r_9
 (21 13)  (93 365)  (93 365)  routing T_2_22.sp4_h_r_27 <X> T_2_22.lc_trk_g3_3
 (22 13)  (94 365)  (94 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (95 365)  (95 365)  routing T_2_22.sp12_v_t_9 <X> T_2_22.lc_trk_g3_2
 (29 13)  (101 365)  (101 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (109 365)  (109 365)  LC_6 Logic Functioning bit
 (39 13)  (111 365)  (111 365)  LC_6 Logic Functioning bit
 (40 13)  (112 365)  (112 365)  LC_6 Logic Functioning bit
 (42 13)  (114 365)  (114 365)  LC_6 Logic Functioning bit
 (45 13)  (117 365)  (117 365)  LC_6 Logic Functioning bit
 (0 14)  (72 366)  (72 366)  routing T_2_22.glb_netwk_4 <X> T_2_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 366)  (73 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (80 366)  (80 366)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_h_l_47
 (9 14)  (81 366)  (81 366)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_h_l_47
 (10 14)  (82 366)  (82 366)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_h_l_47
 (32 14)  (104 366)  (104 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 366)  (105 366)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 366)  (108 366)  LC_7 Logic Functioning bit
 (37 14)  (109 366)  (109 366)  LC_7 Logic Functioning bit
 (38 14)  (110 366)  (110 366)  LC_7 Logic Functioning bit
 (39 14)  (111 366)  (111 366)  LC_7 Logic Functioning bit
 (45 14)  (117 366)  (117 366)  LC_7 Logic Functioning bit
 (31 15)  (103 367)  (103 367)  routing T_2_22.lc_trk_g2_2 <X> T_2_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 367)  (108 367)  LC_7 Logic Functioning bit
 (37 15)  (109 367)  (109 367)  LC_7 Logic Functioning bit
 (38 15)  (110 367)  (110 367)  LC_7 Logic Functioning bit
 (39 15)  (111 367)  (111 367)  LC_7 Logic Functioning bit
 (45 15)  (117 367)  (117 367)  LC_7 Logic Functioning bit


LogicTile_3_22

 (14 0)  (140 352)  (140 352)  routing T_3_22.lft_op_0 <X> T_3_22.lc_trk_g0_0
 (26 0)  (152 352)  (152 352)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 352)  (153 352)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 352)  (154 352)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 352)  (155 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 352)  (156 352)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 352)  (158 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 352)  (160 352)  routing T_3_22.lc_trk_g1_0 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 352)  (162 352)  LC_0 Logic Functioning bit
 (37 0)  (163 352)  (163 352)  LC_0 Logic Functioning bit
 (48 0)  (174 352)  (174 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (141 353)  (141 353)  routing T_3_22.lft_op_0 <X> T_3_22.lc_trk_g0_0
 (17 1)  (143 353)  (143 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (155 353)  (155 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 353)  (156 353)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 353)  (158 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (159 353)  (159 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (34 1)  (160 353)  (160 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (35 1)  (161 353)  (161 353)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.input_2_0
 (36 1)  (162 353)  (162 353)  LC_0 Logic Functioning bit
 (37 1)  (163 353)  (163 353)  LC_0 Logic Functioning bit
 (38 1)  (164 353)  (164 353)  LC_0 Logic Functioning bit
 (41 1)  (167 353)  (167 353)  LC_0 Logic Functioning bit
 (12 2)  (138 354)  (138 354)  routing T_3_22.sp4_v_t_45 <X> T_3_22.sp4_h_l_39
 (14 2)  (140 354)  (140 354)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (25 2)  (151 354)  (151 354)  routing T_3_22.bnr_op_6 <X> T_3_22.lc_trk_g0_6
 (11 3)  (137 355)  (137 355)  routing T_3_22.sp4_v_t_45 <X> T_3_22.sp4_h_l_39
 (13 3)  (139 355)  (139 355)  routing T_3_22.sp4_v_t_45 <X> T_3_22.sp4_h_l_39
 (14 3)  (140 355)  (140 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (15 3)  (141 355)  (141 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (16 3)  (142 355)  (142 355)  routing T_3_22.sp4_h_l_9 <X> T_3_22.lc_trk_g0_4
 (17 3)  (143 355)  (143 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (148 355)  (148 355)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (151 355)  (151 355)  routing T_3_22.bnr_op_6 <X> T_3_22.lc_trk_g0_6
 (8 4)  (134 356)  (134 356)  routing T_3_22.sp4_v_b_10 <X> T_3_22.sp4_h_r_4
 (9 4)  (135 356)  (135 356)  routing T_3_22.sp4_v_b_10 <X> T_3_22.sp4_h_r_4
 (10 4)  (136 356)  (136 356)  routing T_3_22.sp4_v_b_10 <X> T_3_22.sp4_h_r_4
 (15 4)  (141 356)  (141 356)  routing T_3_22.lft_op_1 <X> T_3_22.lc_trk_g1_1
 (17 4)  (143 356)  (143 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (144 356)  (144 356)  routing T_3_22.lft_op_1 <X> T_3_22.lc_trk_g1_1
 (22 4)  (148 356)  (148 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 356)  (150 356)  routing T_3_22.top_op_3 <X> T_3_22.lc_trk_g1_3
 (28 4)  (154 356)  (154 356)  routing T_3_22.lc_trk_g2_1 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 356)  (155 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 356)  (157 356)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 356)  (158 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 356)  (160 356)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 356)  (161 356)  routing T_3_22.lc_trk_g0_4 <X> T_3_22.input_2_2
 (36 4)  (162 356)  (162 356)  LC_2 Logic Functioning bit
 (38 4)  (164 356)  (164 356)  LC_2 Logic Functioning bit
 (40 4)  (166 356)  (166 356)  LC_2 Logic Functioning bit
 (42 4)  (168 356)  (168 356)  LC_2 Logic Functioning bit
 (43 4)  (169 356)  (169 356)  LC_2 Logic Functioning bit
 (52 4)  (178 356)  (178 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (130 357)  (130 357)  routing T_3_22.sp4_v_t_47 <X> T_3_22.sp4_h_r_3
 (8 5)  (134 357)  (134 357)  routing T_3_22.sp4_h_l_47 <X> T_3_22.sp4_v_b_4
 (9 5)  (135 357)  (135 357)  routing T_3_22.sp4_h_l_47 <X> T_3_22.sp4_v_b_4
 (10 5)  (136 357)  (136 357)  routing T_3_22.sp4_h_l_47 <X> T_3_22.sp4_v_b_4
 (13 5)  (139 357)  (139 357)  routing T_3_22.sp4_v_t_37 <X> T_3_22.sp4_h_r_5
 (14 5)  (140 357)  (140 357)  routing T_3_22.top_op_0 <X> T_3_22.lc_trk_g1_0
 (15 5)  (141 357)  (141 357)  routing T_3_22.top_op_0 <X> T_3_22.lc_trk_g1_0
 (17 5)  (143 357)  (143 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (147 357)  (147 357)  routing T_3_22.top_op_3 <X> T_3_22.lc_trk_g1_3
 (26 5)  (152 357)  (152 357)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 357)  (153 357)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 357)  (155 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (158 357)  (158 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (163 357)  (163 357)  LC_2 Logic Functioning bit
 (39 5)  (165 357)  (165 357)  LC_2 Logic Functioning bit
 (40 5)  (166 357)  (166 357)  LC_2 Logic Functioning bit
 (42 5)  (168 357)  (168 357)  LC_2 Logic Functioning bit
 (43 5)  (169 357)  (169 357)  LC_2 Logic Functioning bit
 (53 5)  (179 357)  (179 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (29 6)  (155 358)  (155 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 358)  (156 358)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 358)  (157 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 358)  (158 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 358)  (159 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 358)  (160 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 358)  (161 358)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.input_2_3
 (36 6)  (162 358)  (162 358)  LC_3 Logic Functioning bit
 (48 6)  (174 358)  (174 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (140 359)  (140 359)  routing T_3_22.sp4_r_v_b_28 <X> T_3_22.lc_trk_g1_4
 (17 7)  (143 359)  (143 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (153 359)  (153 359)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 359)  (154 359)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 359)  (155 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 359)  (156 359)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 359)  (157 359)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 359)  (158 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (159 359)  (159 359)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.input_2_3
 (15 8)  (141 360)  (141 360)  routing T_3_22.sp4_h_r_25 <X> T_3_22.lc_trk_g2_1
 (16 8)  (142 360)  (142 360)  routing T_3_22.sp4_h_r_25 <X> T_3_22.lc_trk_g2_1
 (17 8)  (143 360)  (143 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (4 9)  (130 361)  (130 361)  routing T_3_22.sp4_v_t_36 <X> T_3_22.sp4_h_r_6
 (18 9)  (144 361)  (144 361)  routing T_3_22.sp4_h_r_25 <X> T_3_22.lc_trk_g2_1
 (14 10)  (140 362)  (140 362)  routing T_3_22.sp4_h_r_44 <X> T_3_22.lc_trk_g2_4
 (15 10)  (141 362)  (141 362)  routing T_3_22.sp12_v_t_2 <X> T_3_22.lc_trk_g2_5
 (17 10)  (143 362)  (143 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (144 362)  (144 362)  routing T_3_22.sp12_v_t_2 <X> T_3_22.lc_trk_g2_5
 (25 10)  (151 362)  (151 362)  routing T_3_22.sp4_h_r_46 <X> T_3_22.lc_trk_g2_6
 (28 10)  (154 362)  (154 362)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 362)  (155 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 362)  (156 362)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 362)  (158 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 362)  (160 362)  routing T_3_22.lc_trk_g1_1 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (14 11)  (140 363)  (140 363)  routing T_3_22.sp4_h_r_44 <X> T_3_22.lc_trk_g2_4
 (15 11)  (141 363)  (141 363)  routing T_3_22.sp4_h_r_44 <X> T_3_22.lc_trk_g2_4
 (16 11)  (142 363)  (142 363)  routing T_3_22.sp4_h_r_44 <X> T_3_22.lc_trk_g2_4
 (17 11)  (143 363)  (143 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (144 363)  (144 363)  routing T_3_22.sp12_v_t_2 <X> T_3_22.lc_trk_g2_5
 (22 11)  (148 363)  (148 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (149 363)  (149 363)  routing T_3_22.sp4_h_r_46 <X> T_3_22.lc_trk_g2_6
 (24 11)  (150 363)  (150 363)  routing T_3_22.sp4_h_r_46 <X> T_3_22.lc_trk_g2_6
 (25 11)  (151 363)  (151 363)  routing T_3_22.sp4_h_r_46 <X> T_3_22.lc_trk_g2_6
 (26 11)  (152 363)  (152 363)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 363)  (153 363)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 363)  (154 363)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 363)  (155 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 363)  (162 363)  LC_5 Logic Functioning bit
 (37 11)  (163 363)  (163 363)  LC_5 Logic Functioning bit
 (38 11)  (164 363)  (164 363)  LC_5 Logic Functioning bit
 (39 11)  (165 363)  (165 363)  LC_5 Logic Functioning bit
 (46 11)  (172 363)  (172 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (178 363)  (178 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (138 364)  (138 364)  routing T_3_22.sp4_v_b_5 <X> T_3_22.sp4_h_r_11
 (14 12)  (140 364)  (140 364)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (22 12)  (148 364)  (148 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (149 364)  (149 364)  routing T_3_22.sp12_v_b_11 <X> T_3_22.lc_trk_g3_3
 (25 12)  (151 364)  (151 364)  routing T_3_22.sp4_h_r_42 <X> T_3_22.lc_trk_g3_2
 (11 13)  (137 365)  (137 365)  routing T_3_22.sp4_v_b_5 <X> T_3_22.sp4_h_r_11
 (13 13)  (139 365)  (139 365)  routing T_3_22.sp4_v_b_5 <X> T_3_22.sp4_h_r_11
 (14 13)  (140 365)  (140 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (15 13)  (141 365)  (141 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (16 13)  (142 365)  (142 365)  routing T_3_22.sp4_h_r_40 <X> T_3_22.lc_trk_g3_0
 (17 13)  (143 365)  (143 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (148 365)  (148 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (149 365)  (149 365)  routing T_3_22.sp4_h_r_42 <X> T_3_22.lc_trk_g3_2
 (24 13)  (150 365)  (150 365)  routing T_3_22.sp4_h_r_42 <X> T_3_22.lc_trk_g3_2
 (25 13)  (151 365)  (151 365)  routing T_3_22.sp4_h_r_42 <X> T_3_22.lc_trk_g3_2
 (21 14)  (147 366)  (147 366)  routing T_3_22.rgt_op_7 <X> T_3_22.lc_trk_g3_7
 (22 14)  (148 366)  (148 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (150 366)  (150 366)  routing T_3_22.rgt_op_7 <X> T_3_22.lc_trk_g3_7
 (29 14)  (155 366)  (155 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 366)  (157 366)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 366)  (158 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 366)  (159 366)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (22 15)  (148 367)  (148 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (149 367)  (149 367)  routing T_3_22.sp12_v_b_14 <X> T_3_22.lc_trk_g3_6
 (26 15)  (152 367)  (152 367)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (153 367)  (153 367)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 367)  (154 367)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 367)  (155 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 367)  (157 367)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (41 15)  (167 367)  (167 367)  LC_7 Logic Functioning bit
 (43 15)  (169 367)  (169 367)  LC_7 Logic Functioning bit


LogicTile_4_22

 (22 1)  (202 353)  (202 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (181 354)  (181 354)  routing T_4_22.glb_netwk_5 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (182 354)  (182 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (201 354)  (201 354)  routing T_4_22.lft_op_7 <X> T_4_22.lc_trk_g0_7
 (22 2)  (202 354)  (202 354)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (204 354)  (204 354)  routing T_4_22.lft_op_7 <X> T_4_22.lc_trk_g0_7
 (0 3)  (180 355)  (180 355)  routing T_4_22.glb_netwk_5 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (9 3)  (189 355)  (189 355)  routing T_4_22.sp4_v_b_1 <X> T_4_22.sp4_v_t_36
 (1 4)  (181 356)  (181 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (19 4)  (199 356)  (199 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (181 357)  (181 357)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.wire_logic_cluster/lc_7/cen
 (5 6)  (185 358)  (185 358)  routing T_4_22.sp4_v_t_44 <X> T_4_22.sp4_h_l_38
 (12 6)  (192 358)  (192 358)  routing T_4_22.sp4_v_t_46 <X> T_4_22.sp4_h_l_40
 (22 6)  (202 358)  (202 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (203 358)  (203 358)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g1_7
 (24 6)  (204 358)  (204 358)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g1_7
 (27 6)  (207 358)  (207 358)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 358)  (208 358)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 358)  (209 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 358)  (211 358)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 358)  (212 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 358)  (214 358)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 358)  (215 358)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_3
 (36 6)  (216 358)  (216 358)  LC_3 Logic Functioning bit
 (41 6)  (221 358)  (221 358)  LC_3 Logic Functioning bit
 (43 6)  (223 358)  (223 358)  LC_3 Logic Functioning bit
 (45 6)  (225 358)  (225 358)  LC_3 Logic Functioning bit
 (4 7)  (184 359)  (184 359)  routing T_4_22.sp4_v_t_44 <X> T_4_22.sp4_h_l_38
 (6 7)  (186 359)  (186 359)  routing T_4_22.sp4_v_t_44 <X> T_4_22.sp4_h_l_38
 (8 7)  (188 359)  (188 359)  routing T_4_22.sp4_h_r_10 <X> T_4_22.sp4_v_t_41
 (9 7)  (189 359)  (189 359)  routing T_4_22.sp4_h_r_10 <X> T_4_22.sp4_v_t_41
 (10 7)  (190 359)  (190 359)  routing T_4_22.sp4_h_r_10 <X> T_4_22.sp4_v_t_41
 (11 7)  (191 359)  (191 359)  routing T_4_22.sp4_v_t_46 <X> T_4_22.sp4_h_l_40
 (13 7)  (193 359)  (193 359)  routing T_4_22.sp4_v_t_46 <X> T_4_22.sp4_h_l_40
 (19 7)  (199 359)  (199 359)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (201 359)  (201 359)  routing T_4_22.sp4_h_r_7 <X> T_4_22.lc_trk_g1_7
 (26 7)  (206 359)  (206 359)  routing T_4_22.lc_trk_g2_3 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 359)  (208 359)  routing T_4_22.lc_trk_g2_3 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 359)  (209 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 359)  (210 359)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 359)  (211 359)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 359)  (212 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (213 359)  (213 359)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_3
 (35 7)  (215 359)  (215 359)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_3
 (36 7)  (216 359)  (216 359)  LC_3 Logic Functioning bit
 (37 7)  (217 359)  (217 359)  LC_3 Logic Functioning bit
 (38 7)  (218 359)  (218 359)  LC_3 Logic Functioning bit
 (40 7)  (220 359)  (220 359)  LC_3 Logic Functioning bit
 (42 7)  (222 359)  (222 359)  LC_3 Logic Functioning bit
 (45 7)  (225 359)  (225 359)  LC_3 Logic Functioning bit
 (51 7)  (231 359)  (231 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (183 360)  (183 360)  routing T_4_22.sp12_v_t_22 <X> T_4_22.sp12_v_b_1
 (10 8)  (190 360)  (190 360)  routing T_4_22.sp4_v_t_39 <X> T_4_22.sp4_h_r_7
 (15 8)  (195 360)  (195 360)  routing T_4_22.sp4_h_r_41 <X> T_4_22.lc_trk_g2_1
 (16 8)  (196 360)  (196 360)  routing T_4_22.sp4_h_r_41 <X> T_4_22.lc_trk_g2_1
 (17 8)  (197 360)  (197 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (198 360)  (198 360)  routing T_4_22.sp4_h_r_41 <X> T_4_22.lc_trk_g2_1
 (22 8)  (202 360)  (202 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (203 360)  (203 360)  routing T_4_22.sp4_h_r_27 <X> T_4_22.lc_trk_g2_3
 (24 8)  (204 360)  (204 360)  routing T_4_22.sp4_h_r_27 <X> T_4_22.lc_trk_g2_3
 (26 8)  (206 360)  (206 360)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 360)  (207 360)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 360)  (208 360)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 360)  (209 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 360)  (211 360)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 360)  (212 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 360)  (213 360)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 360)  (215 360)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.input_2_4
 (36 8)  (216 360)  (216 360)  LC_4 Logic Functioning bit
 (38 8)  (218 360)  (218 360)  LC_4 Logic Functioning bit
 (41 8)  (221 360)  (221 360)  LC_4 Logic Functioning bit
 (45 8)  (225 360)  (225 360)  LC_4 Logic Functioning bit
 (8 9)  (188 361)  (188 361)  routing T_4_22.sp4_h_l_42 <X> T_4_22.sp4_v_b_7
 (9 9)  (189 361)  (189 361)  routing T_4_22.sp4_h_l_42 <X> T_4_22.sp4_v_b_7
 (13 9)  (193 361)  (193 361)  routing T_4_22.sp4_v_t_38 <X> T_4_22.sp4_h_r_8
 (15 9)  (195 361)  (195 361)  routing T_4_22.sp4_v_t_29 <X> T_4_22.lc_trk_g2_0
 (16 9)  (196 361)  (196 361)  routing T_4_22.sp4_v_t_29 <X> T_4_22.lc_trk_g2_0
 (17 9)  (197 361)  (197 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (198 361)  (198 361)  routing T_4_22.sp4_h_r_41 <X> T_4_22.lc_trk_g2_1
 (21 9)  (201 361)  (201 361)  routing T_4_22.sp4_h_r_27 <X> T_4_22.lc_trk_g2_3
 (28 9)  (208 361)  (208 361)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 361)  (209 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 361)  (212 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (214 361)  (214 361)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.input_2_4
 (35 9)  (215 361)  (215 361)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.input_2_4
 (36 9)  (216 361)  (216 361)  LC_4 Logic Functioning bit
 (37 9)  (217 361)  (217 361)  LC_4 Logic Functioning bit
 (38 9)  (218 361)  (218 361)  LC_4 Logic Functioning bit
 (41 9)  (221 361)  (221 361)  LC_4 Logic Functioning bit
 (42 9)  (222 361)  (222 361)  LC_4 Logic Functioning bit
 (45 9)  (225 361)  (225 361)  LC_4 Logic Functioning bit
 (51 9)  (231 361)  (231 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (194 362)  (194 362)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g2_4
 (15 10)  (195 362)  (195 362)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (16 10)  (196 362)  (196 362)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (17 10)  (197 362)  (197 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (202 362)  (202 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 362)  (203 362)  routing T_4_22.sp4_h_r_31 <X> T_4_22.lc_trk_g2_7
 (24 10)  (204 362)  (204 362)  routing T_4_22.sp4_h_r_31 <X> T_4_22.lc_trk_g2_7
 (14 11)  (194 363)  (194 363)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g2_4
 (16 11)  (196 363)  (196 363)  routing T_4_22.sp4_v_b_36 <X> T_4_22.lc_trk_g2_4
 (17 11)  (197 363)  (197 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (198 363)  (198 363)  routing T_4_22.sp4_h_l_16 <X> T_4_22.lc_trk_g2_5
 (21 11)  (201 363)  (201 363)  routing T_4_22.sp4_h_r_31 <X> T_4_22.lc_trk_g2_7
 (4 12)  (184 364)  (184 364)  routing T_4_22.sp4_h_l_44 <X> T_4_22.sp4_v_b_9
 (22 12)  (202 364)  (202 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (203 364)  (203 364)  routing T_4_22.sp4_v_t_30 <X> T_4_22.lc_trk_g3_3
 (24 12)  (204 364)  (204 364)  routing T_4_22.sp4_v_t_30 <X> T_4_22.lc_trk_g3_3
 (26 12)  (206 364)  (206 364)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 364)  (209 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 364)  (210 364)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 364)  (212 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 364)  (213 364)  routing T_4_22.lc_trk_g2_1 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (51 12)  (231 364)  (231 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (233 364)  (233 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (185 365)  (185 365)  routing T_4_22.sp4_h_l_44 <X> T_4_22.sp4_v_b_9
 (14 13)  (194 365)  (194 365)  routing T_4_22.sp4_r_v_b_40 <X> T_4_22.lc_trk_g3_0
 (17 13)  (197 365)  (197 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (207 365)  (207 365)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 365)  (208 365)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 365)  (209 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 365)  (210 365)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 365)  (216 365)  LC_6 Logic Functioning bit
 (38 13)  (218 365)  (218 365)  LC_6 Logic Functioning bit
 (46 13)  (226 365)  (226 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (180 366)  (180 366)  routing T_4_22.glb_netwk_4 <X> T_4_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 366)  (181 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (195 366)  (195 366)  routing T_4_22.sp4_h_l_24 <X> T_4_22.lc_trk_g3_5
 (16 14)  (196 366)  (196 366)  routing T_4_22.sp4_h_l_24 <X> T_4_22.lc_trk_g3_5
 (17 14)  (197 366)  (197 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (198 366)  (198 366)  routing T_4_22.sp4_h_l_24 <X> T_4_22.lc_trk_g3_5
 (28 14)  (208 366)  (208 366)  routing T_4_22.lc_trk_g2_0 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 366)  (209 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 366)  (211 366)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 366)  (212 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 366)  (213 366)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 366)  (214 366)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 366)  (216 366)  LC_7 Logic Functioning bit
 (38 14)  (218 366)  (218 366)  LC_7 Logic Functioning bit
 (36 15)  (216 367)  (216 367)  LC_7 Logic Functioning bit
 (38 15)  (218 367)  (218 367)  LC_7 Logic Functioning bit


LogicTile_5_22

 (4 0)  (238 352)  (238 352)  routing T_5_22.sp4_h_l_37 <X> T_5_22.sp4_v_b_0
 (17 0)  (251 352)  (251 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 352)  (252 352)  routing T_5_22.wire_logic_cluster/lc_1/out <X> T_5_22.lc_trk_g0_1
 (22 0)  (256 352)  (256 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (257 352)  (257 352)  routing T_5_22.sp4_v_b_19 <X> T_5_22.lc_trk_g0_3
 (24 0)  (258 352)  (258 352)  routing T_5_22.sp4_v_b_19 <X> T_5_22.lc_trk_g0_3
 (5 1)  (239 353)  (239 353)  routing T_5_22.sp4_h_l_37 <X> T_5_22.sp4_v_b_0
 (11 1)  (245 353)  (245 353)  routing T_5_22.sp4_h_l_39 <X> T_5_22.sp4_h_r_2
 (22 1)  (256 353)  (256 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (257 353)  (257 353)  routing T_5_22.sp4_h_r_2 <X> T_5_22.lc_trk_g0_2
 (24 1)  (258 353)  (258 353)  routing T_5_22.sp4_h_r_2 <X> T_5_22.lc_trk_g0_2
 (25 1)  (259 353)  (259 353)  routing T_5_22.sp4_h_r_2 <X> T_5_22.lc_trk_g0_2
 (1 2)  (235 354)  (235 354)  routing T_5_22.glb_netwk_5 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (236 354)  (236 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (238 354)  (238 354)  routing T_5_22.sp4_h_r_0 <X> T_5_22.sp4_v_t_37
 (14 2)  (248 354)  (248 354)  routing T_5_22.sp4_v_t_1 <X> T_5_22.lc_trk_g0_4
 (21 2)  (255 354)  (255 354)  routing T_5_22.sp4_v_b_7 <X> T_5_22.lc_trk_g0_7
 (22 2)  (256 354)  (256 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (257 354)  (257 354)  routing T_5_22.sp4_v_b_7 <X> T_5_22.lc_trk_g0_7
 (28 2)  (262 354)  (262 354)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 354)  (264 354)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 354)  (265 354)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (270 354)  (270 354)  LC_1 Logic Functioning bit
 (38 2)  (272 354)  (272 354)  LC_1 Logic Functioning bit
 (39 2)  (273 354)  (273 354)  LC_1 Logic Functioning bit
 (41 2)  (275 354)  (275 354)  LC_1 Logic Functioning bit
 (42 2)  (276 354)  (276 354)  LC_1 Logic Functioning bit
 (43 2)  (277 354)  (277 354)  LC_1 Logic Functioning bit
 (45 2)  (279 354)  (279 354)  LC_1 Logic Functioning bit
 (48 2)  (282 354)  (282 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (234 355)  (234 355)  routing T_5_22.glb_netwk_5 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (5 3)  (239 355)  (239 355)  routing T_5_22.sp4_h_r_0 <X> T_5_22.sp4_v_t_37
 (9 3)  (243 355)  (243 355)  routing T_5_22.sp4_v_b_1 <X> T_5_22.sp4_v_t_36
 (12 3)  (246 355)  (246 355)  routing T_5_22.sp4_h_l_39 <X> T_5_22.sp4_v_t_39
 (14 3)  (248 355)  (248 355)  routing T_5_22.sp4_v_t_1 <X> T_5_22.lc_trk_g0_4
 (16 3)  (250 355)  (250 355)  routing T_5_22.sp4_v_t_1 <X> T_5_22.lc_trk_g0_4
 (17 3)  (251 355)  (251 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (256 355)  (256 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (257 355)  (257 355)  routing T_5_22.sp12_h_l_21 <X> T_5_22.lc_trk_g0_6
 (25 3)  (259 355)  (259 355)  routing T_5_22.sp12_h_l_21 <X> T_5_22.lc_trk_g0_6
 (26 3)  (260 355)  (260 355)  routing T_5_22.lc_trk_g2_3 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 355)  (262 355)  routing T_5_22.lc_trk_g2_3 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 355)  (263 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 355)  (266 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (39 3)  (273 355)  (273 355)  LC_1 Logic Functioning bit
 (42 3)  (276 355)  (276 355)  LC_1 Logic Functioning bit
 (45 3)  (279 355)  (279 355)  LC_1 Logic Functioning bit
 (53 3)  (287 355)  (287 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (235 356)  (235 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (237 356)  (237 356)  routing T_5_22.sp12_v_t_23 <X> T_5_22.sp12_h_r_0
 (14 4)  (248 356)  (248 356)  routing T_5_22.sp12_h_r_0 <X> T_5_22.lc_trk_g1_0
 (25 4)  (259 356)  (259 356)  routing T_5_22.sp4_h_l_7 <X> T_5_22.lc_trk_g1_2
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 356)  (265 356)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 356)  (270 356)  LC_2 Logic Functioning bit
 (38 4)  (272 356)  (272 356)  LC_2 Logic Functioning bit
 (41 4)  (275 356)  (275 356)  LC_2 Logic Functioning bit
 (43 4)  (277 356)  (277 356)  LC_2 Logic Functioning bit
 (46 4)  (280 356)  (280 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (235 357)  (235 357)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_7/cen
 (5 5)  (239 357)  (239 357)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_b_3
 (14 5)  (248 357)  (248 357)  routing T_5_22.sp12_h_r_0 <X> T_5_22.lc_trk_g1_0
 (15 5)  (249 357)  (249 357)  routing T_5_22.sp12_h_r_0 <X> T_5_22.lc_trk_g1_0
 (17 5)  (251 357)  (251 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (256 357)  (256 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (257 357)  (257 357)  routing T_5_22.sp4_h_l_7 <X> T_5_22.lc_trk_g1_2
 (24 5)  (258 357)  (258 357)  routing T_5_22.sp4_h_l_7 <X> T_5_22.lc_trk_g1_2
 (25 5)  (259 357)  (259 357)  routing T_5_22.sp4_h_l_7 <X> T_5_22.lc_trk_g1_2
 (27 5)  (261 357)  (261 357)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 357)  (264 357)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 357)  (270 357)  LC_2 Logic Functioning bit
 (38 5)  (272 357)  (272 357)  LC_2 Logic Functioning bit
 (40 5)  (274 357)  (274 357)  LC_2 Logic Functioning bit
 (42 5)  (276 357)  (276 357)  LC_2 Logic Functioning bit
 (46 5)  (280 357)  (280 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (282 357)  (282 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (285 357)  (285 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (238 358)  (238 358)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_t_38
 (11 6)  (245 358)  (245 358)  routing T_5_22.sp4_v_b_2 <X> T_5_22.sp4_v_t_40
 (26 6)  (260 358)  (260 358)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (38 6)  (272 358)  (272 358)  LC_3 Logic Functioning bit
 (41 6)  (275 358)  (275 358)  LC_3 Logic Functioning bit
 (50 6)  (284 358)  (284 358)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (239 359)  (239 359)  routing T_5_22.sp4_h_r_3 <X> T_5_22.sp4_v_t_38
 (12 7)  (246 359)  (246 359)  routing T_5_22.sp4_v_b_2 <X> T_5_22.sp4_v_t_40
 (14 7)  (248 359)  (248 359)  routing T_5_22.sp4_r_v_b_28 <X> T_5_22.lc_trk_g1_4
 (17 7)  (251 359)  (251 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (261 359)  (261 359)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (39 7)  (273 359)  (273 359)  LC_3 Logic Functioning bit
 (40 7)  (274 359)  (274 359)  LC_3 Logic Functioning bit
 (5 8)  (239 360)  (239 360)  routing T_5_22.sp4_h_l_38 <X> T_5_22.sp4_h_r_6
 (22 8)  (256 360)  (256 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (257 360)  (257 360)  routing T_5_22.sp4_v_t_30 <X> T_5_22.lc_trk_g2_3
 (24 8)  (258 360)  (258 360)  routing T_5_22.sp4_v_t_30 <X> T_5_22.lc_trk_g2_3
 (27 8)  (261 360)  (261 360)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 360)  (263 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 360)  (266 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 360)  (268 360)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 360)  (270 360)  LC_4 Logic Functioning bit
 (50 8)  (284 360)  (284 360)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (238 361)  (238 361)  routing T_5_22.sp4_h_l_38 <X> T_5_22.sp4_h_r_6
 (8 9)  (242 361)  (242 361)  routing T_5_22.sp4_v_t_41 <X> T_5_22.sp4_v_b_7
 (10 9)  (244 361)  (244 361)  routing T_5_22.sp4_v_t_41 <X> T_5_22.sp4_v_b_7
 (26 9)  (260 361)  (260 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 361)  (261 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 361)  (262 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 361)  (263 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 361)  (265 361)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (26 10)  (260 362)  (260 362)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 362)  (261 362)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 362)  (262 362)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 362)  (264 362)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 362)  (265 362)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 362)  (270 362)  LC_5 Logic Functioning bit
 (37 10)  (271 362)  (271 362)  LC_5 Logic Functioning bit
 (38 10)  (272 362)  (272 362)  LC_5 Logic Functioning bit
 (41 10)  (275 362)  (275 362)  LC_5 Logic Functioning bit
 (43 10)  (277 362)  (277 362)  LC_5 Logic Functioning bit
 (50 10)  (284 362)  (284 362)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (285 362)  (285 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (248 363)  (248 363)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g2_4
 (15 11)  (249 363)  (249 363)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g2_4
 (16 11)  (250 363)  (250 363)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g2_4
 (17 11)  (251 363)  (251 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (261 363)  (261 363)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 363)  (262 363)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 363)  (265 363)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 363)  (270 363)  LC_5 Logic Functioning bit
 (37 11)  (271 363)  (271 363)  LC_5 Logic Functioning bit
 (46 11)  (280 363)  (280 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (237 364)  (237 364)  routing T_5_22.sp12_v_b_1 <X> T_5_22.sp12_h_r_1
 (13 12)  (247 364)  (247 364)  routing T_5_22.sp4_h_l_46 <X> T_5_22.sp4_v_b_11
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 364)  (252 364)  routing T_5_22.wire_logic_cluster/lc_1/out <X> T_5_22.lc_trk_g3_1
 (21 12)  (255 364)  (255 364)  routing T_5_22.rgt_op_3 <X> T_5_22.lc_trk_g3_3
 (22 12)  (256 364)  (256 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (258 364)  (258 364)  routing T_5_22.rgt_op_3 <X> T_5_22.lc_trk_g3_3
 (3 13)  (237 365)  (237 365)  routing T_5_22.sp12_v_b_1 <X> T_5_22.sp12_h_r_1
 (4 13)  (238 365)  (238 365)  routing T_5_22.sp4_v_t_41 <X> T_5_22.sp4_h_r_9
 (12 13)  (246 365)  (246 365)  routing T_5_22.sp4_h_l_46 <X> T_5_22.sp4_v_b_11
 (0 14)  (234 366)  (234 366)  routing T_5_22.glb_netwk_6 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 366)  (235 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (246 366)  (246 366)  routing T_5_22.sp4_h_r_8 <X> T_5_22.sp4_h_l_46
 (15 14)  (249 366)  (249 366)  routing T_5_22.rgt_op_5 <X> T_5_22.lc_trk_g3_5
 (17 14)  (251 366)  (251 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 366)  (252 366)  routing T_5_22.rgt_op_5 <X> T_5_22.lc_trk_g3_5
 (0 15)  (234 367)  (234 367)  routing T_5_22.glb_netwk_6 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (13 15)  (247 367)  (247 367)  routing T_5_22.sp4_h_r_8 <X> T_5_22.sp4_h_l_46
 (15 15)  (249 367)  (249 367)  routing T_5_22.tnr_op_4 <X> T_5_22.lc_trk_g3_4
 (17 15)  (251 367)  (251 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_6_22

 (11 0)  (299 352)  (299 352)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_b_2
 (12 0)  (300 352)  (300 352)  routing T_6_22.sp4_h_l_46 <X> T_6_22.sp4_h_r_2
 (17 0)  (305 352)  (305 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 352)  (306 352)  routing T_6_22.wire_logic_cluster/lc_1/out <X> T_6_22.lc_trk_g0_1
 (25 0)  (313 352)  (313 352)  routing T_6_22.lft_op_2 <X> T_6_22.lc_trk_g0_2
 (27 0)  (315 352)  (315 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 352)  (316 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 352)  (317 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 352)  (318 352)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 352)  (320 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 352)  (322 352)  routing T_6_22.lc_trk_g1_0 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 352)  (323 352)  routing T_6_22.lc_trk_g2_4 <X> T_6_22.input_2_0
 (36 0)  (324 352)  (324 352)  LC_0 Logic Functioning bit
 (43 0)  (331 352)  (331 352)  LC_0 Logic Functioning bit
 (8 1)  (296 353)  (296 353)  routing T_6_22.sp4_v_t_47 <X> T_6_22.sp4_v_b_1
 (10 1)  (298 353)  (298 353)  routing T_6_22.sp4_v_t_47 <X> T_6_22.sp4_v_b_1
 (13 1)  (301 353)  (301 353)  routing T_6_22.sp4_h_l_46 <X> T_6_22.sp4_h_r_2
 (22 1)  (310 353)  (310 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (312 353)  (312 353)  routing T_6_22.lft_op_2 <X> T_6_22.lc_trk_g0_2
 (26 1)  (314 353)  (314 353)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 353)  (315 353)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 353)  (316 353)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 353)  (317 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 353)  (320 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (321 353)  (321 353)  routing T_6_22.lc_trk_g2_4 <X> T_6_22.input_2_0
 (37 1)  (325 353)  (325 353)  LC_0 Logic Functioning bit
 (43 1)  (331 353)  (331 353)  LC_0 Logic Functioning bit
 (1 2)  (289 354)  (289 354)  routing T_6_22.glb_netwk_5 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (2 2)  (290 354)  (290 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (296 354)  (296 354)  routing T_6_22.sp4_h_r_5 <X> T_6_22.sp4_h_l_36
 (10 2)  (298 354)  (298 354)  routing T_6_22.sp4_h_r_5 <X> T_6_22.sp4_h_l_36
 (27 2)  (315 354)  (315 354)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 354)  (316 354)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 354)  (321 354)  routing T_6_22.lc_trk_g2_0 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 354)  (324 354)  LC_1 Logic Functioning bit
 (37 2)  (325 354)  (325 354)  LC_1 Logic Functioning bit
 (39 2)  (327 354)  (327 354)  LC_1 Logic Functioning bit
 (43 2)  (331 354)  (331 354)  LC_1 Logic Functioning bit
 (45 2)  (333 354)  (333 354)  LC_1 Logic Functioning bit
 (47 2)  (335 354)  (335 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (338 354)  (338 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 355)  (288 355)  routing T_6_22.glb_netwk_5 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (9 3)  (297 355)  (297 355)  routing T_6_22.sp4_v_b_5 <X> T_6_22.sp4_v_t_36
 (10 3)  (298 355)  (298 355)  routing T_6_22.sp4_v_b_5 <X> T_6_22.sp4_v_t_36
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (324 355)  (324 355)  LC_1 Logic Functioning bit
 (40 3)  (328 355)  (328 355)  LC_1 Logic Functioning bit
 (42 3)  (330 355)  (330 355)  LC_1 Logic Functioning bit
 (43 3)  (331 355)  (331 355)  LC_1 Logic Functioning bit
 (45 3)  (333 355)  (333 355)  LC_1 Logic Functioning bit
 (47 3)  (335 355)  (335 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (339 355)  (339 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (341 355)  (341 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (289 356)  (289 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (297 356)  (297 356)  routing T_6_22.sp4_v_t_41 <X> T_6_22.sp4_h_r_4
 (21 4)  (309 356)  (309 356)  routing T_6_22.sp4_h_r_19 <X> T_6_22.lc_trk_g1_3
 (22 4)  (310 356)  (310 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (311 356)  (311 356)  routing T_6_22.sp4_h_r_19 <X> T_6_22.lc_trk_g1_3
 (24 4)  (312 356)  (312 356)  routing T_6_22.sp4_h_r_19 <X> T_6_22.lc_trk_g1_3
 (0 5)  (288 357)  (288 357)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_7/cen
 (1 5)  (289 357)  (289 357)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_7/cen
 (17 5)  (305 357)  (305 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (309 357)  (309 357)  routing T_6_22.sp4_h_r_19 <X> T_6_22.lc_trk_g1_3
 (3 6)  (291 358)  (291 358)  routing T_6_22.sp12_h_r_0 <X> T_6_22.sp12_v_t_23
 (4 6)  (292 358)  (292 358)  routing T_6_22.sp4_v_b_3 <X> T_6_22.sp4_v_t_38
 (12 6)  (300 358)  (300 358)  routing T_6_22.sp4_v_t_46 <X> T_6_22.sp4_h_l_40
 (31 6)  (319 358)  (319 358)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 358)  (321 358)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 358)  (322 358)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (328 358)  (328 358)  LC_3 Logic Functioning bit
 (47 6)  (335 358)  (335 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (339 358)  (339 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (291 359)  (291 359)  routing T_6_22.sp12_h_r_0 <X> T_6_22.sp12_v_t_23
 (4 7)  (292 359)  (292 359)  routing T_6_22.sp4_h_r_7 <X> T_6_22.sp4_h_l_38
 (6 7)  (294 359)  (294 359)  routing T_6_22.sp4_h_r_7 <X> T_6_22.sp4_h_l_38
 (11 7)  (299 359)  (299 359)  routing T_6_22.sp4_v_t_46 <X> T_6_22.sp4_h_l_40
 (13 7)  (301 359)  (301 359)  routing T_6_22.sp4_v_t_46 <X> T_6_22.sp4_h_l_40
 (27 7)  (315 359)  (315 359)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 359)  (316 359)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 359)  (319 359)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 359)  (320 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 359)  (321 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_3
 (34 7)  (322 359)  (322 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_3
 (35 7)  (323 359)  (323 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_3
 (41 7)  (329 359)  (329 359)  LC_3 Logic Functioning bit
 (48 7)  (336 359)  (336 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (339 359)  (339 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (340 359)  (340 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (341 359)  (341 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (299 360)  (299 360)  routing T_6_22.sp4_v_t_37 <X> T_6_22.sp4_v_b_8
 (13 8)  (301 360)  (301 360)  routing T_6_22.sp4_v_t_37 <X> T_6_22.sp4_v_b_8
 (14 8)  (302 360)  (302 360)  routing T_6_22.sp4_h_r_40 <X> T_6_22.lc_trk_g2_0
 (28 8)  (316 360)  (316 360)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 360)  (317 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 360)  (318 360)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 360)  (319 360)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 360)  (321 360)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (50 8)  (338 360)  (338 360)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (302 361)  (302 361)  routing T_6_22.sp4_h_r_40 <X> T_6_22.lc_trk_g2_0
 (15 9)  (303 361)  (303 361)  routing T_6_22.sp4_h_r_40 <X> T_6_22.lc_trk_g2_0
 (16 9)  (304 361)  (304 361)  routing T_6_22.sp4_h_r_40 <X> T_6_22.lc_trk_g2_0
 (17 9)  (305 361)  (305 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (314 361)  (314 361)  routing T_6_22.lc_trk_g0_2 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 361)  (319 361)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 361)  (325 361)  LC_4 Logic Functioning bit
 (3 10)  (291 362)  (291 362)  routing T_6_22.sp12_h_r_1 <X> T_6_22.sp12_h_l_22
 (8 10)  (296 362)  (296 362)  routing T_6_22.sp4_v_t_42 <X> T_6_22.sp4_h_l_42
 (9 10)  (297 362)  (297 362)  routing T_6_22.sp4_v_t_42 <X> T_6_22.sp4_h_l_42
 (11 10)  (299 362)  (299 362)  routing T_6_22.sp4_v_b_0 <X> T_6_22.sp4_v_t_45
 (13 10)  (301 362)  (301 362)  routing T_6_22.sp4_v_b_0 <X> T_6_22.sp4_v_t_45
 (15 10)  (303 362)  (303 362)  routing T_6_22.sp4_v_t_32 <X> T_6_22.lc_trk_g2_5
 (16 10)  (304 362)  (304 362)  routing T_6_22.sp4_v_t_32 <X> T_6_22.lc_trk_g2_5
 (17 10)  (305 362)  (305 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (310 362)  (310 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (311 362)  (311 362)  routing T_6_22.sp4_h_r_31 <X> T_6_22.lc_trk_g2_7
 (24 10)  (312 362)  (312 362)  routing T_6_22.sp4_h_r_31 <X> T_6_22.lc_trk_g2_7
 (31 10)  (319 362)  (319 362)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 362)  (321 362)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 362)  (322 362)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 362)  (324 362)  LC_5 Logic Functioning bit
 (37 10)  (325 362)  (325 362)  LC_5 Logic Functioning bit
 (41 10)  (329 362)  (329 362)  LC_5 Logic Functioning bit
 (43 10)  (331 362)  (331 362)  LC_5 Logic Functioning bit
 (50 10)  (338 362)  (338 362)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (340 362)  (340 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (291 363)  (291 363)  routing T_6_22.sp12_h_r_1 <X> T_6_22.sp12_h_l_22
 (15 11)  (303 363)  (303 363)  routing T_6_22.sp4_v_t_33 <X> T_6_22.lc_trk_g2_4
 (16 11)  (304 363)  (304 363)  routing T_6_22.sp4_v_t_33 <X> T_6_22.lc_trk_g2_4
 (17 11)  (305 363)  (305 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (309 363)  (309 363)  routing T_6_22.sp4_h_r_31 <X> T_6_22.lc_trk_g2_7
 (36 11)  (324 363)  (324 363)  LC_5 Logic Functioning bit
 (37 11)  (325 363)  (325 363)  LC_5 Logic Functioning bit
 (40 11)  (328 363)  (328 363)  LC_5 Logic Functioning bit
 (42 11)  (330 363)  (330 363)  LC_5 Logic Functioning bit
 (52 11)  (340 363)  (340 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (9 12)  (297 364)  (297 364)  routing T_6_22.sp4_v_t_47 <X> T_6_22.sp4_h_r_10
 (15 12)  (303 364)  (303 364)  routing T_6_22.sp4_h_r_41 <X> T_6_22.lc_trk_g3_1
 (16 12)  (304 364)  (304 364)  routing T_6_22.sp4_h_r_41 <X> T_6_22.lc_trk_g3_1
 (17 12)  (305 364)  (305 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 364)  (306 364)  routing T_6_22.sp4_h_r_41 <X> T_6_22.lc_trk_g3_1
 (21 12)  (309 364)  (309 364)  routing T_6_22.sp4_h_r_43 <X> T_6_22.lc_trk_g3_3
 (22 12)  (310 364)  (310 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (311 364)  (311 364)  routing T_6_22.sp4_h_r_43 <X> T_6_22.lc_trk_g3_3
 (24 12)  (312 364)  (312 364)  routing T_6_22.sp4_h_r_43 <X> T_6_22.lc_trk_g3_3
 (14 13)  (302 365)  (302 365)  routing T_6_22.sp4_r_v_b_40 <X> T_6_22.lc_trk_g3_0
 (17 13)  (305 365)  (305 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (306 365)  (306 365)  routing T_6_22.sp4_h_r_41 <X> T_6_22.lc_trk_g3_1
 (21 13)  (309 365)  (309 365)  routing T_6_22.sp4_h_r_43 <X> T_6_22.lc_trk_g3_3
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 365)  (312 365)  routing T_6_22.tnl_op_2 <X> T_6_22.lc_trk_g3_2
 (25 13)  (313 365)  (313 365)  routing T_6_22.tnl_op_2 <X> T_6_22.lc_trk_g3_2
 (0 14)  (288 366)  (288 366)  routing T_6_22.glb_netwk_6 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 366)  (289 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (291 366)  (291 366)  routing T_6_22.sp12_h_r_1 <X> T_6_22.sp12_v_t_22
 (4 14)  (292 366)  (292 366)  routing T_6_22.sp4_v_b_9 <X> T_6_22.sp4_v_t_44
 (12 14)  (300 366)  (300 366)  routing T_6_22.sp4_v_t_40 <X> T_6_22.sp4_h_l_46
 (14 14)  (302 366)  (302 366)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (15 14)  (303 366)  (303 366)  routing T_6_22.rgt_op_5 <X> T_6_22.lc_trk_g3_5
 (17 14)  (305 366)  (305 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (306 366)  (306 366)  routing T_6_22.rgt_op_5 <X> T_6_22.lc_trk_g3_5
 (21 14)  (309 366)  (309 366)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g3_7
 (22 14)  (310 366)  (310 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 366)  (311 366)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g3_7
 (0 15)  (288 367)  (288 367)  routing T_6_22.glb_netwk_6 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (3 15)  (291 367)  (291 367)  routing T_6_22.sp12_h_r_1 <X> T_6_22.sp12_v_t_22
 (11 15)  (299 367)  (299 367)  routing T_6_22.sp4_v_t_40 <X> T_6_22.sp4_h_l_46
 (13 15)  (301 367)  (301 367)  routing T_6_22.sp4_v_t_40 <X> T_6_22.sp4_h_l_46
 (15 15)  (303 367)  (303 367)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (16 15)  (304 367)  (304 367)  routing T_6_22.sp4_h_r_36 <X> T_6_22.lc_trk_g3_4
 (17 15)  (305 367)  (305 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (309 367)  (309 367)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g3_7


LogicTile_7_22

 (8 0)  (350 352)  (350 352)  routing T_7_22.sp4_v_b_1 <X> T_7_22.sp4_h_r_1
 (9 0)  (351 352)  (351 352)  routing T_7_22.sp4_v_b_1 <X> T_7_22.sp4_h_r_1
 (4 1)  (346 353)  (346 353)  routing T_7_22.sp4_v_t_42 <X> T_7_22.sp4_h_r_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (1 2)  (343 354)  (343 354)  routing T_7_22.glb_netwk_5 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (344 354)  (344 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (359 354)  (359 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (363 354)  (363 354)  routing T_7_22.sp4_h_l_2 <X> T_7_22.lc_trk_g0_7
 (22 2)  (364 354)  (364 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (365 354)  (365 354)  routing T_7_22.sp4_h_l_2 <X> T_7_22.lc_trk_g0_7
 (24 2)  (366 354)  (366 354)  routing T_7_22.sp4_h_l_2 <X> T_7_22.lc_trk_g0_7
 (0 3)  (342 355)  (342 355)  routing T_7_22.glb_netwk_5 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (18 3)  (360 355)  (360 355)  routing T_7_22.sp4_r_v_b_29 <X> T_7_22.lc_trk_g0_5
 (6 4)  (348 356)  (348 356)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_v_b_3
 (9 4)  (351 356)  (351 356)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_r_4
 (12 4)  (354 356)  (354 356)  routing T_7_22.sp4_v_b_11 <X> T_7_22.sp4_h_r_5
 (21 4)  (363 356)  (363 356)  routing T_7_22.wire_logic_cluster/lc_3/out <X> T_7_22.lc_trk_g1_3
 (22 4)  (364 356)  (364 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (369 356)  (369 356)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 356)  (373 356)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 356)  (375 356)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (42 4)  (384 356)  (384 356)  LC_2 Logic Functioning bit
 (43 4)  (385 356)  (385 356)  LC_2 Logic Functioning bit
 (45 4)  (387 356)  (387 356)  LC_2 Logic Functioning bit
 (53 4)  (395 356)  (395 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (347 357)  (347 357)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_v_b_3
 (11 5)  (353 357)  (353 357)  routing T_7_22.sp4_v_b_11 <X> T_7_22.sp4_h_r_5
 (13 5)  (355 357)  (355 357)  routing T_7_22.sp4_v_b_11 <X> T_7_22.sp4_h_r_5
 (22 5)  (364 357)  (364 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 357)  (365 357)  routing T_7_22.sp4_h_r_2 <X> T_7_22.lc_trk_g1_2
 (24 5)  (366 357)  (366 357)  routing T_7_22.sp4_h_r_2 <X> T_7_22.lc_trk_g1_2
 (25 5)  (367 357)  (367 357)  routing T_7_22.sp4_h_r_2 <X> T_7_22.lc_trk_g1_2
 (26 5)  (368 357)  (368 357)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 357)  (370 357)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 357)  (372 357)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (374 357)  (374 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (40 5)  (382 357)  (382 357)  LC_2 Logic Functioning bit
 (42 5)  (384 357)  (384 357)  LC_2 Logic Functioning bit
 (43 5)  (385 357)  (385 357)  LC_2 Logic Functioning bit
 (45 5)  (387 357)  (387 357)  LC_2 Logic Functioning bit
 (51 5)  (393 357)  (393 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (345 358)  (345 358)  routing T_7_22.sp12_h_r_0 <X> T_7_22.sp12_v_t_23
 (4 6)  (346 358)  (346 358)  routing T_7_22.sp4_h_r_9 <X> T_7_22.sp4_v_t_38
 (6 6)  (348 358)  (348 358)  routing T_7_22.sp4_h_r_9 <X> T_7_22.sp4_v_t_38
 (22 6)  (364 358)  (364 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (368 358)  (368 358)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 358)  (370 358)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 358)  (375 358)  routing T_7_22.lc_trk_g2_0 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 358)  (377 358)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_3
 (40 6)  (382 358)  (382 358)  LC_3 Logic Functioning bit
 (3 7)  (345 359)  (345 359)  routing T_7_22.sp12_h_r_0 <X> T_7_22.sp12_v_t_23
 (5 7)  (347 359)  (347 359)  routing T_7_22.sp4_h_r_9 <X> T_7_22.sp4_v_t_38
 (15 7)  (357 359)  (357 359)  routing T_7_22.sp4_v_t_9 <X> T_7_22.lc_trk_g1_4
 (16 7)  (358 359)  (358 359)  routing T_7_22.sp4_v_t_9 <X> T_7_22.lc_trk_g1_4
 (17 7)  (359 359)  (359 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 7)  (368 359)  (368 359)  routing T_7_22.lc_trk_g0_7 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 359)  (371 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 359)  (372 359)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 359)  (374 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (375 359)  (375 359)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_3
 (34 7)  (376 359)  (376 359)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_3
 (4 8)  (346 360)  (346 360)  routing T_7_22.sp4_v_t_43 <X> T_7_22.sp4_v_b_6
 (9 8)  (351 360)  (351 360)  routing T_7_22.sp4_v_t_42 <X> T_7_22.sp4_h_r_7
 (17 8)  (359 360)  (359 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (367 360)  (367 360)  routing T_7_22.wire_logic_cluster/lc_2/out <X> T_7_22.lc_trk_g2_2
 (26 8)  (368 360)  (368 360)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 360)  (371 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 360)  (372 360)  routing T_7_22.lc_trk_g0_5 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 360)  (374 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 360)  (375 360)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 360)  (378 360)  LC_4 Logic Functioning bit
 (38 8)  (380 360)  (380 360)  LC_4 Logic Functioning bit
 (15 9)  (357 361)  (357 361)  routing T_7_22.sp4_v_t_29 <X> T_7_22.lc_trk_g2_0
 (16 9)  (358 361)  (358 361)  routing T_7_22.sp4_v_t_29 <X> T_7_22.lc_trk_g2_0
 (17 9)  (359 361)  (359 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (364 361)  (364 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (368 361)  (368 361)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 361)  (369 361)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 361)  (371 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 361)  (378 361)  LC_4 Logic Functioning bit
 (37 9)  (379 361)  (379 361)  LC_4 Logic Functioning bit
 (38 9)  (380 361)  (380 361)  LC_4 Logic Functioning bit
 (39 9)  (381 361)  (381 361)  LC_4 Logic Functioning bit
 (40 9)  (382 361)  (382 361)  LC_4 Logic Functioning bit
 (42 9)  (384 361)  (384 361)  LC_4 Logic Functioning bit
 (13 10)  (355 362)  (355 362)  routing T_7_22.sp4_v_b_8 <X> T_7_22.sp4_v_t_45
 (17 10)  (359 362)  (359 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (364 362)  (364 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (367 362)  (367 362)  routing T_7_22.wire_logic_cluster/lc_6/out <X> T_7_22.lc_trk_g2_6
 (26 10)  (368 362)  (368 362)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 362)  (370 362)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 362)  (371 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 362)  (372 362)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 362)  (373 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 362)  (375 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 362)  (376 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 362)  (378 362)  LC_5 Logic Functioning bit
 (38 10)  (380 362)  (380 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (43 10)  (385 362)  (385 362)  LC_5 Logic Functioning bit
 (47 10)  (389 362)  (389 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (392 362)  (392 362)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (394 362)  (394 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (395 362)  (395 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (18 11)  (360 363)  (360 363)  routing T_7_22.sp4_r_v_b_37 <X> T_7_22.lc_trk_g2_5
 (19 11)  (361 363)  (361 363)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (364 363)  (364 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 363)  (368 363)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 363)  (370 363)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 363)  (371 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 363)  (372 363)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (42 11)  (384 363)  (384 363)  LC_5 Logic Functioning bit
 (43 11)  (385 363)  (385 363)  LC_5 Logic Functioning bit
 (46 11)  (388 363)  (388 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (390 363)  (390 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (395 363)  (395 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (346 364)  (346 364)  routing T_7_22.sp4_v_t_36 <X> T_7_22.sp4_v_b_9
 (6 12)  (348 364)  (348 364)  routing T_7_22.sp4_v_t_36 <X> T_7_22.sp4_v_b_9
 (14 12)  (356 364)  (356 364)  routing T_7_22.sp12_v_b_0 <X> T_7_22.lc_trk_g3_0
 (15 12)  (357 364)  (357 364)  routing T_7_22.sp4_h_r_33 <X> T_7_22.lc_trk_g3_1
 (16 12)  (358 364)  (358 364)  routing T_7_22.sp4_h_r_33 <X> T_7_22.lc_trk_g3_1
 (17 12)  (359 364)  (359 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (360 364)  (360 364)  routing T_7_22.sp4_h_r_33 <X> T_7_22.lc_trk_g3_1
 (19 12)  (361 364)  (361 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (369 364)  (369 364)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 364)  (370 364)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 364)  (373 364)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 364)  (376 364)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 364)  (379 364)  LC_6 Logic Functioning bit
 (39 12)  (381 364)  (381 364)  LC_6 Logic Functioning bit
 (40 12)  (382 364)  (382 364)  LC_6 Logic Functioning bit
 (41 12)  (383 364)  (383 364)  LC_6 Logic Functioning bit
 (42 12)  (384 364)  (384 364)  LC_6 Logic Functioning bit
 (43 12)  (385 364)  (385 364)  LC_6 Logic Functioning bit
 (11 13)  (353 365)  (353 365)  routing T_7_22.sp4_h_l_38 <X> T_7_22.sp4_h_r_11
 (13 13)  (355 365)  (355 365)  routing T_7_22.sp4_h_l_38 <X> T_7_22.sp4_h_r_11
 (14 13)  (356 365)  (356 365)  routing T_7_22.sp12_v_b_0 <X> T_7_22.lc_trk_g3_0
 (15 13)  (357 365)  (357 365)  routing T_7_22.sp12_v_b_0 <X> T_7_22.lc_trk_g3_0
 (17 13)  (359 365)  (359 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (27 13)  (369 365)  (369 365)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 365)  (370 365)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 365)  (374 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (376 365)  (376 365)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_6
 (35 13)  (377 365)  (377 365)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.input_2_6
 (38 13)  (380 365)  (380 365)  LC_6 Logic Functioning bit
 (40 13)  (382 365)  (382 365)  LC_6 Logic Functioning bit
 (41 13)  (383 365)  (383 365)  LC_6 Logic Functioning bit
 (42 13)  (384 365)  (384 365)  LC_6 Logic Functioning bit
 (0 14)  (342 366)  (342 366)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 366)  (343 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 366)  (346 366)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_44
 (6 14)  (348 366)  (348 366)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_44
 (14 14)  (356 366)  (356 366)  routing T_7_22.sp4_v_t_17 <X> T_7_22.lc_trk_g3_4
 (16 14)  (358 366)  (358 366)  routing T_7_22.sp4_v_b_37 <X> T_7_22.lc_trk_g3_5
 (17 14)  (359 366)  (359 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 366)  (360 366)  routing T_7_22.sp4_v_b_37 <X> T_7_22.lc_trk_g3_5
 (0 15)  (342 367)  (342 367)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/s_r
 (5 15)  (347 367)  (347 367)  routing T_7_22.sp4_h_r_3 <X> T_7_22.sp4_v_t_44
 (8 15)  (350 367)  (350 367)  routing T_7_22.sp4_h_l_47 <X> T_7_22.sp4_v_t_47
 (12 15)  (354 367)  (354 367)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_v_t_46
 (16 15)  (358 367)  (358 367)  routing T_7_22.sp4_v_t_17 <X> T_7_22.lc_trk_g3_4
 (17 15)  (359 367)  (359 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (360 367)  (360 367)  routing T_7_22.sp4_v_b_37 <X> T_7_22.lc_trk_g3_5


RAM_Tile_8_22

 (11 0)  (407 352)  (407 352)  routing T_8_22.sp4_h_l_45 <X> T_8_22.sp4_v_b_2
 (13 0)  (409 352)  (409 352)  routing T_8_22.sp4_h_l_45 <X> T_8_22.sp4_v_b_2
 (21 0)  (417 352)  (417 352)  routing T_8_22.sp4_h_r_19 <X> T_8_22.lc_trk_g0_3
 (22 0)  (418 352)  (418 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (419 352)  (419 352)  routing T_8_22.sp4_h_r_19 <X> T_8_22.lc_trk_g0_3
 (24 0)  (420 352)  (420 352)  routing T_8_22.sp4_h_r_19 <X> T_8_22.lc_trk_g0_3
 (25 0)  (421 352)  (421 352)  routing T_8_22.sp4_v_b_10 <X> T_8_22.lc_trk_g0_2
 (29 0)  (425 352)  (425 352)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_5 wire_bram/ram/WDATA_7
 (30 0)  (426 352)  (426 352)  routing T_8_22.lc_trk_g0_5 <X> T_8_22.wire_bram/ram/WDATA_7
 (40 0)  (436 352)  (436 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_17
 (12 1)  (408 353)  (408 353)  routing T_8_22.sp4_h_l_45 <X> T_8_22.sp4_v_b_2
 (13 1)  (409 353)  (409 353)  routing T_8_22.sp4_v_t_44 <X> T_8_22.sp4_h_r_2
 (21 1)  (417 353)  (417 353)  routing T_8_22.sp4_h_r_19 <X> T_8_22.lc_trk_g0_3
 (22 1)  (418 353)  (418 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (419 353)  (419 353)  routing T_8_22.sp4_v_b_10 <X> T_8_22.lc_trk_g0_2
 (25 1)  (421 353)  (421 353)  routing T_8_22.sp4_v_b_10 <X> T_8_22.lc_trk_g0_2
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_5 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (4 2)  (400 354)  (400 354)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_v_t_37
 (6 2)  (402 354)  (402 354)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_v_t_37
 (14 2)  (410 354)  (410 354)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (16 2)  (412 354)  (412 354)  routing T_8_22.sp12_h_l_18 <X> T_8_22.lc_trk_g0_5
 (17 2)  (413 354)  (413 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (27 2)  (423 354)  (423 354)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_bram/ram/WDATA_6
 (29 2)  (425 354)  (425 354)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_7 wire_bram/ram/WDATA_6
 (30 2)  (426 354)  (426 354)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_bram/ram/WDATA_6
 (38 2)  (434 354)  (434 354)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_6 sp4_v_t_23
 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_5 <X> T_8_22.wire_bram/ram/WCLK
 (5 3)  (401 355)  (401 355)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_v_t_37
 (9 3)  (405 355)  (405 355)  routing T_8_22.sp4_v_b_1 <X> T_8_22.sp4_v_t_36
 (14 3)  (410 355)  (410 355)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (16 3)  (412 355)  (412 355)  routing T_8_22.sp4_v_t_1 <X> T_8_22.lc_trk_g0_4
 (17 3)  (413 355)  (413 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (414 355)  (414 355)  routing T_8_22.sp12_h_l_18 <X> T_8_22.lc_trk_g0_5
 (30 3)  (426 355)  (426 355)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_bram/ram/WDATA_6
 (0 4)  (396 356)  (396 356)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_bram/ram/WCLKE
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (4 4)  (400 356)  (400 356)  routing T_8_22.sp4_h_l_44 <X> T_8_22.sp4_v_b_3
 (6 4)  (402 356)  (402 356)  routing T_8_22.sp4_h_l_44 <X> T_8_22.sp4_v_b_3
 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (11 4)  (407 356)  (407 356)  routing T_8_22.sp4_v_t_39 <X> T_8_22.sp4_v_b_5
 (29 4)  (425 356)  (425 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_5
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.wire_bram/ram/WCLKE
 (4 5)  (400 357)  (400 357)  routing T_8_22.sp4_h_l_42 <X> T_8_22.sp4_h_r_3
 (5 5)  (401 357)  (401 357)  routing T_8_22.sp4_h_l_44 <X> T_8_22.sp4_v_b_3
 (6 5)  (402 357)  (402 357)  routing T_8_22.sp4_h_l_42 <X> T_8_22.sp4_h_r_3
 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (12 5)  (408 357)  (408 357)  routing T_8_22.sp4_v_t_39 <X> T_8_22.sp4_v_b_5
 (30 5)  (426 357)  (426 357)  routing T_8_22.lc_trk_g0_3 <X> T_8_22.wire_bram/ram/WDATA_5
 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (13 6)  (409 358)  (409 358)  routing T_8_22.sp4_h_r_5 <X> T_8_22.sp4_v_t_40
 (22 6)  (418 358)  (418 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (423 358)  (423 358)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_bram/ram/WDATA_4
 (28 6)  (424 358)  (424 358)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_bram/ram/WDATA_4
 (29 6)  (425 358)  (425 358)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_7 wire_bram/ram/WDATA_4
 (30 6)  (426 358)  (426 358)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_bram/ram/WDATA_4
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (12 7)  (408 359)  (408 359)  routing T_8_22.sp4_h_r_5 <X> T_8_22.sp4_v_t_40
 (30 7)  (426 359)  (426 359)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_bram/ram/WDATA_4
 (36 7)  (432 359)  (432 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_bram/ram/RDATA_4 sp4_h_r_6
 (6 8)  (402 360)  (402 360)  routing T_8_22.sp4_v_t_38 <X> T_8_22.sp4_v_b_6
 (10 8)  (406 360)  (406 360)  routing T_8_22.sp4_v_t_39 <X> T_8_22.sp4_h_r_7
 (27 8)  (423 360)  (423 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_bram/ram/WDATA_3
 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 360)  (426 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_bram/ram/WDATA_3
 (36 8)  (432 360)  (432 360)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (5 9)  (401 361)  (401 361)  routing T_8_22.sp4_v_t_38 <X> T_8_22.sp4_v_b_6
 (22 9)  (418 361)  (418 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (421 361)  (421 361)  routing T_8_22.sp4_r_v_b_34 <X> T_8_22.lc_trk_g2_2
 (4 10)  (400 362)  (400 362)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_v_t_43
 (6 10)  (402 362)  (402 362)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_v_t_43
 (13 10)  (409 362)  (409 362)  routing T_8_22.sp4_v_b_8 <X> T_8_22.sp4_v_t_45
 (22 10)  (418 362)  (418 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (421 362)  (421 362)  routing T_8_22.sp4_h_r_46 <X> T_8_22.lc_trk_g2_6
 (29 10)  (425 362)  (425 362)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_2
 (39 10)  (435 362)  (435 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (5 11)  (401 363)  (401 363)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_v_t_43
 (21 11)  (417 363)  (417 363)  routing T_8_22.sp4_r_v_b_39 <X> T_8_22.lc_trk_g2_7
 (22 11)  (418 363)  (418 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 363)  (419 363)  routing T_8_22.sp4_h_r_46 <X> T_8_22.lc_trk_g2_6
 (24 11)  (420 363)  (420 363)  routing T_8_22.sp4_h_r_46 <X> T_8_22.lc_trk_g2_6
 (25 11)  (421 363)  (421 363)  routing T_8_22.sp4_h_r_46 <X> T_8_22.lc_trk_g2_6
 (30 11)  (426 363)  (426 363)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.wire_bram/ram/WDATA_2
 (9 12)  (405 364)  (405 364)  routing T_8_22.sp4_h_l_42 <X> T_8_22.sp4_h_r_10
 (10 12)  (406 364)  (406 364)  routing T_8_22.sp4_h_l_42 <X> T_8_22.sp4_h_r_10
 (12 12)  (408 364)  (408 364)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_h_r_11
 (28 12)  (424 364)  (424 364)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_1
 (29 12)  (425 364)  (425 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (426 364)  (426 364)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_1
 (4 13)  (400 365)  (400 365)  routing T_8_22.sp4_v_t_41 <X> T_8_22.sp4_h_r_9
 (9 13)  (405 365)  (405 365)  routing T_8_22.sp4_v_t_47 <X> T_8_22.sp4_v_b_10
 (11 13)  (407 365)  (407 365)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_h_r_11
 (30 13)  (426 365)  (426 365)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_1
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (11 14)  (407 366)  (407 366)  routing T_8_22.sp4_v_b_3 <X> T_8_22.sp4_v_t_46
 (13 14)  (409 366)  (409 366)  routing T_8_22.sp4_v_b_3 <X> T_8_22.sp4_v_t_46
 (22 14)  (418 366)  (418 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (424 366)  (424 366)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.wire_bram/ram/WDATA_0
 (29 14)  (425 366)  (425 366)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (426 366)  (426 366)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.wire_bram/ram/WDATA_0
 (40 14)  (436 366)  (436 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_31
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_bram/ram/WE
 (15 15)  (411 367)  (411 367)  routing T_8_22.sp4_v_t_33 <X> T_8_22.lc_trk_g3_4
 (16 15)  (412 367)  (412 367)  routing T_8_22.sp4_v_t_33 <X> T_8_22.lc_trk_g3_4
 (17 15)  (413 367)  (413 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (30 15)  (426 367)  (426 367)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.wire_bram/ram/WDATA_0


LogicTile_9_22

 (25 0)  (463 352)  (463 352)  routing T_9_22.sp4_h_l_7 <X> T_9_22.lc_trk_g0_2
 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 352)  (468 352)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 352)  (469 352)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 352)  (473 352)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.input_2_0
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (40 0)  (478 352)  (478 352)  LC_0 Logic Functioning bit
 (42 0)  (480 352)  (480 352)  LC_0 Logic Functioning bit
 (4 1)  (442 353)  (442 353)  routing T_9_22.sp4_h_l_41 <X> T_9_22.sp4_h_r_0
 (6 1)  (444 353)  (444 353)  routing T_9_22.sp4_h_l_41 <X> T_9_22.sp4_h_r_0
 (9 1)  (447 353)  (447 353)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_v_b_1
 (10 1)  (448 353)  (448 353)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_v_b_1
 (22 1)  (460 353)  (460 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 353)  (461 353)  routing T_9_22.sp4_h_l_7 <X> T_9_22.lc_trk_g0_2
 (24 1)  (462 353)  (462 353)  routing T_9_22.sp4_h_l_7 <X> T_9_22.lc_trk_g0_2
 (25 1)  (463 353)  (463 353)  routing T_9_22.sp4_h_l_7 <X> T_9_22.lc_trk_g0_2
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 353)  (469 353)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 353)  (471 353)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.input_2_0
 (34 1)  (472 353)  (472 353)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.input_2_0
 (35 1)  (473 353)  (473 353)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.input_2_0
 (37 1)  (475 353)  (475 353)  LC_0 Logic Functioning bit
 (38 1)  (476 353)  (476 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (41 1)  (479 353)  (479 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_5 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (443 354)  (443 354)  routing T_9_22.sp4_v_b_0 <X> T_9_22.sp4_h_l_37
 (13 2)  (451 354)  (451 354)  routing T_9_22.sp4_v_b_2 <X> T_9_22.sp4_v_t_39
 (14 2)  (452 354)  (452 354)  routing T_9_22.sp4_h_l_1 <X> T_9_22.lc_trk_g0_4
 (21 2)  (459 354)  (459 354)  routing T_9_22.wire_logic_cluster/lc_7/out <X> T_9_22.lc_trk_g0_7
 (22 2)  (460 354)  (460 354)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 354)  (468 354)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 354)  (471 354)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 354)  (474 354)  LC_1 Logic Functioning bit
 (41 2)  (479 354)  (479 354)  LC_1 Logic Functioning bit
 (43 2)  (481 354)  (481 354)  LC_1 Logic Functioning bit
 (50 2)  (488 354)  (488 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 355)  (438 355)  routing T_9_22.glb_netwk_5 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (8 3)  (446 355)  (446 355)  routing T_9_22.sp4_v_b_10 <X> T_9_22.sp4_v_t_36
 (10 3)  (448 355)  (448 355)  routing T_9_22.sp4_v_b_10 <X> T_9_22.sp4_v_t_36
 (15 3)  (453 355)  (453 355)  routing T_9_22.sp4_h_l_1 <X> T_9_22.lc_trk_g0_4
 (16 3)  (454 355)  (454 355)  routing T_9_22.sp4_h_l_1 <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (466 355)  (466 355)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 355)  (474 355)  LC_1 Logic Functioning bit
 (37 3)  (475 355)  (475 355)  LC_1 Logic Functioning bit
 (39 3)  (477 355)  (477 355)  LC_1 Logic Functioning bit
 (40 3)  (478 355)  (478 355)  LC_1 Logic Functioning bit
 (42 3)  (480 355)  (480 355)  LC_1 Logic Functioning bit
 (0 4)  (438 356)  (438 356)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/cen
 (1 4)  (439 356)  (439 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (8 4)  (446 356)  (446 356)  routing T_9_22.sp4_v_b_10 <X> T_9_22.sp4_h_r_4
 (9 4)  (447 356)  (447 356)  routing T_9_22.sp4_v_b_10 <X> T_9_22.sp4_h_r_4
 (10 4)  (448 356)  (448 356)  routing T_9_22.sp4_v_b_10 <X> T_9_22.sp4_h_r_4
 (21 4)  (459 356)  (459 356)  routing T_9_22.wire_logic_cluster/lc_3/out <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (466 356)  (466 356)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 356)  (468 356)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 356)  (471 356)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (42 4)  (480 356)  (480 356)  LC_2 Logic Functioning bit
 (45 4)  (483 356)  (483 356)  LC_2 Logic Functioning bit
 (47 4)  (485 356)  (485 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (489 356)  (489 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (438 357)  (438 357)  routing T_9_22.glb_netwk_7 <X> T_9_22.wire_logic_cluster/lc_7/cen
 (17 5)  (455 357)  (455 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (464 357)  (464 357)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 357)  (466 357)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 357)  (468 357)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 357)  (469 357)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 357)  (470 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 357)  (472 357)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.input_2_2
 (35 5)  (473 357)  (473 357)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.input_2_2
 (36 5)  (474 357)  (474 357)  LC_2 Logic Functioning bit
 (38 5)  (476 357)  (476 357)  LC_2 Logic Functioning bit
 (43 5)  (481 357)  (481 357)  LC_2 Logic Functioning bit
 (45 5)  (483 357)  (483 357)  LC_2 Logic Functioning bit
 (51 5)  (489 357)  (489 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (444 358)  (444 358)  routing T_9_22.sp4_h_l_47 <X> T_9_22.sp4_v_t_38
 (14 6)  (452 358)  (452 358)  routing T_9_22.sp4_h_l_9 <X> T_9_22.lc_trk_g1_4
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 358)  (456 358)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g1_5
 (25 6)  (463 358)  (463 358)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g1_6
 (26 6)  (464 358)  (464 358)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 358)  (465 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 358)  (466 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 358)  (468 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 358)  (469 358)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 358)  (471 358)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 358)  (472 358)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 358)  (473 358)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.input_2_3
 (36 6)  (474 358)  (474 358)  LC_3 Logic Functioning bit
 (38 6)  (476 358)  (476 358)  LC_3 Logic Functioning bit
 (40 6)  (478 358)  (478 358)  LC_3 Logic Functioning bit
 (41 6)  (479 358)  (479 358)  LC_3 Logic Functioning bit
 (42 6)  (480 358)  (480 358)  LC_3 Logic Functioning bit
 (43 6)  (481 358)  (481 358)  LC_3 Logic Functioning bit
 (4 7)  (442 359)  (442 359)  routing T_9_22.sp4_v_b_10 <X> T_9_22.sp4_h_l_38
 (14 7)  (452 359)  (452 359)  routing T_9_22.sp4_h_l_9 <X> T_9_22.lc_trk_g1_4
 (15 7)  (453 359)  (453 359)  routing T_9_22.sp4_h_l_9 <X> T_9_22.lc_trk_g1_4
 (16 7)  (454 359)  (454 359)  routing T_9_22.sp4_h_l_9 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (460 359)  (460 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (461 359)  (461 359)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g1_6
 (24 7)  (462 359)  (462 359)  routing T_9_22.sp4_h_r_14 <X> T_9_22.lc_trk_g1_6
 (26 7)  (464 359)  (464 359)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 359)  (465 359)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 359)  (469 359)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 359)  (470 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (471 359)  (471 359)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.input_2_3
 (41 7)  (479 359)  (479 359)  LC_3 Logic Functioning bit
 (42 7)  (480 359)  (480 359)  LC_3 Logic Functioning bit
 (43 7)  (481 359)  (481 359)  LC_3 Logic Functioning bit
 (11 8)  (449 360)  (449 360)  routing T_9_22.sp4_v_t_37 <X> T_9_22.sp4_v_b_8
 (13 8)  (451 360)  (451 360)  routing T_9_22.sp4_v_t_37 <X> T_9_22.sp4_v_b_8
 (17 8)  (455 360)  (455 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 360)  (456 360)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g2_1
 (19 8)  (457 360)  (457 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (460 360)  (460 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (42 8)  (480 360)  (480 360)  LC_4 Logic Functioning bit
 (43 8)  (481 360)  (481 360)  LC_4 Logic Functioning bit
 (50 8)  (488 360)  (488 360)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (452 361)  (452 361)  routing T_9_22.sp4_h_r_24 <X> T_9_22.lc_trk_g2_0
 (15 9)  (453 361)  (453 361)  routing T_9_22.sp4_h_r_24 <X> T_9_22.lc_trk_g2_0
 (16 9)  (454 361)  (454 361)  routing T_9_22.sp4_h_r_24 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 361)  (461 361)  routing T_9_22.sp4_v_b_42 <X> T_9_22.lc_trk_g2_2
 (24 9)  (462 361)  (462 361)  routing T_9_22.sp4_v_b_42 <X> T_9_22.lc_trk_g2_2
 (38 9)  (476 361)  (476 361)  LC_4 Logic Functioning bit
 (39 9)  (477 361)  (477 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (4 10)  (442 362)  (442 362)  routing T_9_22.sp4_h_r_0 <X> T_9_22.sp4_v_t_43
 (6 10)  (444 362)  (444 362)  routing T_9_22.sp4_h_r_0 <X> T_9_22.sp4_v_t_43
 (15 10)  (453 362)  (453 362)  routing T_9_22.sp4_h_l_16 <X> T_9_22.lc_trk_g2_5
 (16 10)  (454 362)  (454 362)  routing T_9_22.sp4_h_l_16 <X> T_9_22.lc_trk_g2_5
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (459 362)  (459 362)  routing T_9_22.sp4_h_l_34 <X> T_9_22.lc_trk_g2_7
 (22 10)  (460 362)  (460 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 362)  (461 362)  routing T_9_22.sp4_h_l_34 <X> T_9_22.lc_trk_g2_7
 (24 10)  (462 362)  (462 362)  routing T_9_22.sp4_h_l_34 <X> T_9_22.lc_trk_g2_7
 (27 10)  (465 362)  (465 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (41 10)  (479 362)  (479 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (50 10)  (488 362)  (488 362)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (443 363)  (443 363)  routing T_9_22.sp4_h_r_0 <X> T_9_22.sp4_v_t_43
 (11 11)  (449 363)  (449 363)  routing T_9_22.sp4_h_r_8 <X> T_9_22.sp4_h_l_45
 (18 11)  (456 363)  (456 363)  routing T_9_22.sp4_h_l_16 <X> T_9_22.lc_trk_g2_5
 (21 11)  (459 363)  (459 363)  routing T_9_22.sp4_h_l_34 <X> T_9_22.lc_trk_g2_7
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (461 363)  (461 363)  routing T_9_22.sp12_v_t_21 <X> T_9_22.lc_trk_g2_6
 (25 11)  (463 363)  (463 363)  routing T_9_22.sp12_v_t_21 <X> T_9_22.lc_trk_g2_6
 (26 11)  (464 363)  (464 363)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 363)  (465 363)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g0_2 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 363)  (474 363)  LC_5 Logic Functioning bit
 (37 11)  (475 363)  (475 363)  LC_5 Logic Functioning bit
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (41 11)  (479 363)  (479 363)  LC_5 Logic Functioning bit
 (43 11)  (481 363)  (481 363)  LC_5 Logic Functioning bit
 (15 12)  (453 364)  (453 364)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g3_1
 (16 12)  (454 364)  (454 364)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g3_1
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 364)  (456 364)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g3_1
 (25 12)  (463 364)  (463 364)  routing T_9_22.sp4_v_b_26 <X> T_9_22.lc_trk_g3_2
 (27 12)  (465 364)  (465 364)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 364)  (468 364)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 364)  (471 364)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (39 12)  (477 364)  (477 364)  LC_6 Logic Functioning bit
 (42 12)  (480 364)  (480 364)  LC_6 Logic Functioning bit
 (43 12)  (481 364)  (481 364)  LC_6 Logic Functioning bit
 (47 12)  (485 364)  (485 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (488 364)  (488 364)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (456 365)  (456 365)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g3_1
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (461 365)  (461 365)  routing T_9_22.sp4_v_b_26 <X> T_9_22.lc_trk_g3_2
 (27 13)  (465 365)  (465 365)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 365)  (466 365)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (38 13)  (476 365)  (476 365)  LC_6 Logic Functioning bit
 (39 13)  (477 365)  (477 365)  LC_6 Logic Functioning bit
 (42 13)  (480 365)  (480 365)  LC_6 Logic Functioning bit
 (43 13)  (481 365)  (481 365)  LC_6 Logic Functioning bit
 (0 14)  (438 366)  (438 366)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 366)  (439 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 366)  (450 366)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_h_l_46
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (460 366)  (460 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (462 366)  (462 366)  routing T_9_22.tnr_op_7 <X> T_9_22.lc_trk_g3_7
 (26 14)  (464 366)  (464 366)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 366)  (466 366)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 366)  (467 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 366)  (468 366)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 366)  (469 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 366)  (471 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 366)  (472 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 366)  (475 366)  LC_7 Logic Functioning bit
 (38 14)  (476 366)  (476 366)  LC_7 Logic Functioning bit
 (39 14)  (477 366)  (477 366)  LC_7 Logic Functioning bit
 (41 14)  (479 366)  (479 366)  LC_7 Logic Functioning bit
 (0 15)  (438 367)  (438 367)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/s_r
 (10 15)  (448 367)  (448 367)  routing T_9_22.sp4_h_l_40 <X> T_9_22.sp4_v_t_47
 (11 15)  (449 367)  (449 367)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_h_l_46
 (13 15)  (451 367)  (451 367)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_h_l_46
 (18 15)  (456 367)  (456 367)  routing T_9_22.sp4_r_v_b_45 <X> T_9_22.lc_trk_g3_5
 (26 15)  (464 367)  (464 367)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 367)  (465 367)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 367)  (467 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 367)  (468 367)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 367)  (469 367)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 367)  (470 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (472 367)  (472 367)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.input_2_7
 (36 15)  (474 367)  (474 367)  LC_7 Logic Functioning bit
 (37 15)  (475 367)  (475 367)  LC_7 Logic Functioning bit
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit
 (39 15)  (477 367)  (477 367)  LC_7 Logic Functioning bit
 (40 15)  (478 367)  (478 367)  LC_7 Logic Functioning bit
 (42 15)  (480 367)  (480 367)  LC_7 Logic Functioning bit


LogicTile_10_22

 (4 0)  (496 352)  (496 352)  routing T_10_22.sp4_h_l_37 <X> T_10_22.sp4_v_b_0
 (17 0)  (509 352)  (509 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (515 352)  (515 352)  routing T_10_22.sp4_v_b_19 <X> T_10_22.lc_trk_g0_3
 (24 0)  (516 352)  (516 352)  routing T_10_22.sp4_v_b_19 <X> T_10_22.lc_trk_g0_3
 (25 0)  (517 352)  (517 352)  routing T_10_22.sp4_h_l_7 <X> T_10_22.lc_trk_g0_2
 (27 0)  (519 352)  (519 352)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 352)  (520 352)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 352)  (522 352)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 352)  (526 352)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 352)  (529 352)  LC_0 Logic Functioning bit
 (39 0)  (531 352)  (531 352)  LC_0 Logic Functioning bit
 (40 0)  (532 352)  (532 352)  LC_0 Logic Functioning bit
 (41 0)  (533 352)  (533 352)  LC_0 Logic Functioning bit
 (42 0)  (534 352)  (534 352)  LC_0 Logic Functioning bit
 (53 0)  (545 352)  (545 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (496 353)  (496 353)  routing T_10_22.sp4_v_t_42 <X> T_10_22.sp4_h_r_0
 (5 1)  (497 353)  (497 353)  routing T_10_22.sp4_h_l_37 <X> T_10_22.sp4_v_b_0
 (8 1)  (500 353)  (500 353)  routing T_10_22.sp4_v_t_47 <X> T_10_22.sp4_v_b_1
 (10 1)  (502 353)  (502 353)  routing T_10_22.sp4_v_t_47 <X> T_10_22.sp4_v_b_1
 (18 1)  (510 353)  (510 353)  routing T_10_22.sp4_r_v_b_34 <X> T_10_22.lc_trk_g0_1
 (22 1)  (514 353)  (514 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 353)  (515 353)  routing T_10_22.sp4_h_l_7 <X> T_10_22.lc_trk_g0_2
 (24 1)  (516 353)  (516 353)  routing T_10_22.sp4_h_l_7 <X> T_10_22.lc_trk_g0_2
 (25 1)  (517 353)  (517 353)  routing T_10_22.sp4_h_l_7 <X> T_10_22.lc_trk_g0_2
 (26 1)  (518 353)  (518 353)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 353)  (521 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 353)  (522 353)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 353)  (523 353)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 353)  (524 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 353)  (525 353)  routing T_10_22.lc_trk_g2_0 <X> T_10_22.input_2_0
 (39 1)  (531 353)  (531 353)  LC_0 Logic Functioning bit
 (40 1)  (532 353)  (532 353)  LC_0 Logic Functioning bit
 (41 1)  (533 353)  (533 353)  LC_0 Logic Functioning bit
 (43 1)  (535 353)  (535 353)  LC_0 Logic Functioning bit
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_5 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 354)  (522 354)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 354)  (526 354)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 354)  (530 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (40 2)  (532 354)  (532 354)  LC_1 Logic Functioning bit
 (42 2)  (534 354)  (534 354)  LC_1 Logic Functioning bit
 (50 2)  (542 354)  (542 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 355)  (492 355)  routing T_10_22.glb_netwk_5 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (515 355)  (515 355)  routing T_10_22.sp12_h_l_21 <X> T_10_22.lc_trk_g0_6
 (25 3)  (517 355)  (517 355)  routing T_10_22.sp12_h_l_21 <X> T_10_22.lc_trk_g0_6
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (38 3)  (530 355)  (530 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (40 3)  (532 355)  (532 355)  LC_1 Logic Functioning bit
 (41 3)  (533 355)  (533 355)  LC_1 Logic Functioning bit
 (42 3)  (534 355)  (534 355)  LC_1 Logic Functioning bit
 (43 3)  (535 355)  (535 355)  LC_1 Logic Functioning bit
 (0 4)  (492 356)  (492 356)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (1 4)  (493 356)  (493 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (21 4)  (513 356)  (513 356)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g1_3
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (530 356)  (530 356)  LC_2 Logic Functioning bit
 (39 4)  (531 356)  (531 356)  LC_2 Logic Functioning bit
 (42 4)  (534 356)  (534 356)  LC_2 Logic Functioning bit
 (43 4)  (535 356)  (535 356)  LC_2 Logic Functioning bit
 (50 4)  (542 356)  (542 356)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (492 357)  (492 357)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (515 357)  (515 357)  routing T_10_22.sp12_h_r_10 <X> T_10_22.lc_trk_g1_2
 (31 5)  (523 357)  (523 357)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (38 5)  (530 357)  (530 357)  LC_2 Logic Functioning bit
 (39 5)  (531 357)  (531 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (12 6)  (504 358)  (504 358)  routing T_10_22.sp4_v_b_5 <X> T_10_22.sp4_h_l_40
 (25 6)  (517 358)  (517 358)  routing T_10_22.sp4_v_b_6 <X> T_10_22.lc_trk_g1_6
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 358)  (523 358)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 358)  (525 358)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 358)  (528 358)  LC_3 Logic Functioning bit
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (43 6)  (535 358)  (535 358)  LC_3 Logic Functioning bit
 (50 6)  (542 358)  (542 358)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (515 359)  (515 359)  routing T_10_22.sp4_v_b_6 <X> T_10_22.lc_trk_g1_6
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 359)  (528 359)  LC_3 Logic Functioning bit
 (37 7)  (529 359)  (529 359)  LC_3 Logic Functioning bit
 (38 7)  (530 359)  (530 359)  LC_3 Logic Functioning bit
 (41 7)  (533 359)  (533 359)  LC_3 Logic Functioning bit
 (43 7)  (535 359)  (535 359)  LC_3 Logic Functioning bit
 (47 7)  (539 359)  (539 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (506 360)  (506 360)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g2_0
 (15 8)  (507 360)  (507 360)  routing T_10_22.sp4_h_r_41 <X> T_10_22.lc_trk_g2_1
 (16 8)  (508 360)  (508 360)  routing T_10_22.sp4_h_r_41 <X> T_10_22.lc_trk_g2_1
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 360)  (510 360)  routing T_10_22.sp4_h_r_41 <X> T_10_22.lc_trk_g2_1
 (26 8)  (518 360)  (518 360)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (530 360)  (530 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (42 8)  (534 360)  (534 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (46 8)  (538 360)  (538 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (542 360)  (542 360)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (506 361)  (506 361)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g2_0
 (15 9)  (507 361)  (507 361)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g2_0
 (16 9)  (508 361)  (508 361)  routing T_10_22.sp4_h_r_40 <X> T_10_22.lc_trk_g2_0
 (17 9)  (509 361)  (509 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (510 361)  (510 361)  routing T_10_22.sp4_h_r_41 <X> T_10_22.lc_trk_g2_1
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 361)  (520 361)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 361)  (523 361)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (38 9)  (530 361)  (530 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (42 9)  (534 361)  (534 361)  LC_4 Logic Functioning bit
 (43 9)  (535 361)  (535 361)  LC_4 Logic Functioning bit
 (3 10)  (495 362)  (495 362)  routing T_10_22.sp12_v_t_22 <X> T_10_22.sp12_h_l_22
 (6 10)  (498 362)  (498 362)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_v_t_43
 (8 10)  (500 362)  (500 362)  routing T_10_22.sp4_v_t_36 <X> T_10_22.sp4_h_l_42
 (9 10)  (501 362)  (501 362)  routing T_10_22.sp4_v_t_36 <X> T_10_22.sp4_h_l_42
 (10 10)  (502 362)  (502 362)  routing T_10_22.sp4_v_t_36 <X> T_10_22.sp4_h_l_42
 (16 10)  (508 362)  (508 362)  routing T_10_22.sp4_v_t_16 <X> T_10_22.lc_trk_g2_5
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.sp4_v_t_16 <X> T_10_22.lc_trk_g2_5
 (21 10)  (513 362)  (513 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (22 10)  (514 362)  (514 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 362)  (515 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (24 10)  (516 362)  (516 362)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (25 10)  (517 362)  (517 362)  routing T_10_22.sp4_h_r_46 <X> T_10_22.lc_trk_g2_6
 (26 10)  (518 362)  (518 362)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 362)  (525 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 362)  (526 362)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 362)  (527 362)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.input_2_5
 (43 10)  (535 362)  (535 362)  LC_5 Logic Functioning bit
 (45 10)  (537 362)  (537 362)  LC_5 Logic Functioning bit
 (47 10)  (539 362)  (539 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (543 362)  (543 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (497 363)  (497 363)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_v_t_43
 (17 11)  (509 363)  (509 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (513 363)  (513 363)  routing T_10_22.sp4_h_l_34 <X> T_10_22.lc_trk_g2_7
 (22 11)  (514 363)  (514 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 363)  (515 363)  routing T_10_22.sp4_h_r_46 <X> T_10_22.lc_trk_g2_6
 (24 11)  (516 363)  (516 363)  routing T_10_22.sp4_h_r_46 <X> T_10_22.lc_trk_g2_6
 (25 11)  (517 363)  (517 363)  routing T_10_22.sp4_h_r_46 <X> T_10_22.lc_trk_g2_6
 (26 11)  (518 363)  (518 363)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 363)  (519 363)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 363)  (521 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 363)  (523 363)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 363)  (524 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (525 363)  (525 363)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.input_2_5
 (34 11)  (526 363)  (526 363)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.input_2_5
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (45 11)  (537 363)  (537 363)  LC_5 Logic Functioning bit
 (10 12)  (502 364)  (502 364)  routing T_10_22.sp4_v_t_40 <X> T_10_22.sp4_h_r_10
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g3_1
 (22 12)  (514 364)  (514 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 364)  (515 364)  routing T_10_22.sp4_h_r_27 <X> T_10_22.lc_trk_g3_3
 (24 12)  (516 364)  (516 364)  routing T_10_22.sp4_h_r_27 <X> T_10_22.lc_trk_g3_3
 (26 12)  (518 364)  (518 364)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 364)  (520 364)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 364)  (522 364)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 364)  (523 364)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 364)  (525 364)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (38 12)  (530 364)  (530 364)  LC_6 Logic Functioning bit
 (6 13)  (498 365)  (498 365)  routing T_10_22.sp4_h_l_44 <X> T_10_22.sp4_h_r_9
 (21 13)  (513 365)  (513 365)  routing T_10_22.sp4_h_r_27 <X> T_10_22.lc_trk_g3_3
 (26 13)  (518 365)  (518 365)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g2_7 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (47 13)  (539 365)  (539 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (492 366)  (492 366)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 366)  (493 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (497 366)  (497 366)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_h_l_44
 (14 14)  (506 366)  (506 366)  routing T_10_22.sp4_v_t_17 <X> T_10_22.lc_trk_g3_4
 (15 14)  (507 366)  (507 366)  routing T_10_22.sp12_v_t_2 <X> T_10_22.lc_trk_g3_5
 (17 14)  (509 366)  (509 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (510 366)  (510 366)  routing T_10_22.sp12_v_t_2 <X> T_10_22.lc_trk_g3_5
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (517 366)  (517 366)  routing T_10_22.wire_logic_cluster/lc_6/out <X> T_10_22.lc_trk_g3_6
 (0 15)  (492 367)  (492 367)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 367)  (496 367)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_h_l_44
 (16 15)  (508 367)  (508 367)  routing T_10_22.sp4_v_t_17 <X> T_10_22.lc_trk_g3_4
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (510 367)  (510 367)  routing T_10_22.sp12_v_t_2 <X> T_10_22.lc_trk_g3_5
 (21 15)  (513 367)  (513 367)  routing T_10_22.sp4_r_v_b_47 <X> T_10_22.lc_trk_g3_7
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_22

 (9 0)  (555 352)  (555 352)  routing T_11_22.sp4_h_l_47 <X> T_11_22.sp4_h_r_1
 (10 0)  (556 352)  (556 352)  routing T_11_22.sp4_h_l_47 <X> T_11_22.sp4_h_r_1
 (14 0)  (560 352)  (560 352)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g0_0
 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (572 352)  (572 352)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 352)  (574 352)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 352)  (576 352)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 352)  (577 352)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 352)  (581 352)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.input_2_0
 (37 0)  (583 352)  (583 352)  LC_0 Logic Functioning bit
 (45 0)  (591 352)  (591 352)  LC_0 Logic Functioning bit
 (14 1)  (560 353)  (560 353)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g0_0
 (15 1)  (561 353)  (561 353)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g0_0
 (16 1)  (562 353)  (562 353)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g0_0
 (17 1)  (563 353)  (563 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (572 353)  (572 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 353)  (573 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 353)  (574 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 353)  (576 353)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 353)  (577 353)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 353)  (578 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (41 1)  (587 353)  (587 353)  LC_0 Logic Functioning bit
 (43 1)  (589 353)  (589 353)  LC_0 Logic Functioning bit
 (45 1)  (591 353)  (591 353)  LC_0 Logic Functioning bit
 (46 1)  (592 353)  (592 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (593 353)  (593 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (599 353)  (599 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_5 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (557 354)  (557 354)  routing T_11_22.sp4_v_b_11 <X> T_11_22.sp4_v_t_39
 (14 2)  (560 354)  (560 354)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g0_4
 (21 2)  (567 354)  (567 354)  routing T_11_22.sp4_h_l_2 <X> T_11_22.lc_trk_g0_7
 (22 2)  (568 354)  (568 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 354)  (569 354)  routing T_11_22.sp4_h_l_2 <X> T_11_22.lc_trk_g0_7
 (24 2)  (570 354)  (570 354)  routing T_11_22.sp4_h_l_2 <X> T_11_22.lc_trk_g0_7
 (25 2)  (571 354)  (571 354)  routing T_11_22.lft_op_6 <X> T_11_22.lc_trk_g0_6
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 354)  (577 354)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 354)  (580 354)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (37 2)  (583 354)  (583 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (42 2)  (588 354)  (588 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_5 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (8 3)  (554 355)  (554 355)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_v_t_36
 (9 3)  (555 355)  (555 355)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_v_t_36
 (12 3)  (558 355)  (558 355)  routing T_11_22.sp4_v_b_11 <X> T_11_22.sp4_v_t_39
 (13 3)  (559 355)  (559 355)  routing T_11_22.sp4_v_b_9 <X> T_11_22.sp4_h_l_39
 (14 3)  (560 355)  (560 355)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g0_4
 (15 3)  (561 355)  (561 355)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g0_4
 (16 3)  (562 355)  (562 355)  routing T_11_22.sp4_h_l_9 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (568 355)  (568 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 355)  (570 355)  routing T_11_22.lft_op_6 <X> T_11_22.lc_trk_g0_6
 (26 3)  (572 355)  (572 355)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 355)  (578 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 355)  (579 355)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.input_2_1
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (42 3)  (588 355)  (588 355)  LC_1 Logic Functioning bit
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (0 4)  (546 356)  (546 356)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (1 4)  (547 356)  (547 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (3 4)  (549 356)  (549 356)  routing T_11_22.sp12_v_t_23 <X> T_11_22.sp12_h_r_0
 (14 4)  (560 356)  (560 356)  routing T_11_22.bnr_op_0 <X> T_11_22.lc_trk_g1_0
 (21 4)  (567 356)  (567 356)  routing T_11_22.wire_logic_cluster/lc_3/out <X> T_11_22.lc_trk_g1_3
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 356)  (584 356)  LC_2 Logic Functioning bit
 (39 4)  (585 356)  (585 356)  LC_2 Logic Functioning bit
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (50 4)  (596 356)  (596 356)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 357)  (546 357)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (4 5)  (550 357)  (550 357)  routing T_11_22.sp4_v_t_47 <X> T_11_22.sp4_h_r_3
 (11 5)  (557 357)  (557 357)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_h_r_5
 (14 5)  (560 357)  (560 357)  routing T_11_22.bnr_op_0 <X> T_11_22.lc_trk_g1_0
 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (31 5)  (577 357)  (577 357)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (6 6)  (552 358)  (552 358)  routing T_11_22.sp4_h_l_47 <X> T_11_22.sp4_v_t_38
 (11 6)  (557 358)  (557 358)  routing T_11_22.sp4_v_b_9 <X> T_11_22.sp4_v_t_40
 (13 6)  (559 358)  (559 358)  routing T_11_22.sp4_v_b_9 <X> T_11_22.sp4_v_t_40
 (15 6)  (561 358)  (561 358)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g1_5
 (16 6)  (562 358)  (562 358)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g1_5
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 358)  (569 358)  routing T_11_22.sp4_h_r_7 <X> T_11_22.lc_trk_g1_7
 (24 6)  (570 358)  (570 358)  routing T_11_22.sp4_h_r_7 <X> T_11_22.lc_trk_g1_7
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 358)  (579 358)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 358)  (582 358)  LC_3 Logic Functioning bit
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (43 6)  (589 358)  (589 358)  LC_3 Logic Functioning bit
 (50 6)  (596 358)  (596 358)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (554 359)  (554 359)  routing T_11_22.sp4_h_r_10 <X> T_11_22.sp4_v_t_41
 (9 7)  (555 359)  (555 359)  routing T_11_22.sp4_h_r_10 <X> T_11_22.sp4_v_t_41
 (10 7)  (556 359)  (556 359)  routing T_11_22.sp4_h_r_10 <X> T_11_22.sp4_v_t_41
 (14 7)  (560 359)  (560 359)  routing T_11_22.sp4_h_r_4 <X> T_11_22.lc_trk_g1_4
 (15 7)  (561 359)  (561 359)  routing T_11_22.sp4_h_r_4 <X> T_11_22.lc_trk_g1_4
 (16 7)  (562 359)  (562 359)  routing T_11_22.sp4_h_r_4 <X> T_11_22.lc_trk_g1_4
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (564 359)  (564 359)  routing T_11_22.sp4_h_r_5 <X> T_11_22.lc_trk_g1_5
 (21 7)  (567 359)  (567 359)  routing T_11_22.sp4_h_r_7 <X> T_11_22.lc_trk_g1_7
 (26 7)  (572 359)  (572 359)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 359)  (576 359)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (37 7)  (583 359)  (583 359)  LC_3 Logic Functioning bit
 (38 7)  (584 359)  (584 359)  LC_3 Logic Functioning bit
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (52 7)  (598 359)  (598 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (550 360)  (550 360)  routing T_11_22.sp4_h_l_37 <X> T_11_22.sp4_v_b_6
 (6 8)  (552 360)  (552 360)  routing T_11_22.sp4_h_l_37 <X> T_11_22.sp4_v_b_6
 (8 8)  (554 360)  (554 360)  routing T_11_22.sp4_h_l_42 <X> T_11_22.sp4_h_r_7
 (12 8)  (558 360)  (558 360)  routing T_11_22.sp4_v_t_45 <X> T_11_22.sp4_h_r_8
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g2_1
 (22 8)  (568 360)  (568 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 360)  (579 360)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 360)  (583 360)  LC_4 Logic Functioning bit
 (38 8)  (584 360)  (584 360)  LC_4 Logic Functioning bit
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (42 8)  (588 360)  (588 360)  LC_4 Logic Functioning bit
 (50 8)  (596 360)  (596 360)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (551 361)  (551 361)  routing T_11_22.sp4_h_l_37 <X> T_11_22.sp4_v_b_6
 (21 9)  (567 361)  (567 361)  routing T_11_22.sp4_r_v_b_35 <X> T_11_22.lc_trk_g2_3
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (41 9)  (587 361)  (587 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (47 9)  (593 361)  (593 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (552 362)  (552 362)  routing T_11_22.sp4_h_l_36 <X> T_11_22.sp4_v_t_43
 (15 10)  (561 362)  (561 362)  routing T_11_22.sp4_v_t_32 <X> T_11_22.lc_trk_g2_5
 (16 10)  (562 362)  (562 362)  routing T_11_22.sp4_v_t_32 <X> T_11_22.lc_trk_g2_5
 (17 10)  (563 362)  (563 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (567 362)  (567 362)  routing T_11_22.sp4_h_l_34 <X> T_11_22.lc_trk_g2_7
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (569 362)  (569 362)  routing T_11_22.sp4_h_l_34 <X> T_11_22.lc_trk_g2_7
 (24 10)  (570 362)  (570 362)  routing T_11_22.sp4_h_l_34 <X> T_11_22.lc_trk_g2_7
 (26 10)  (572 362)  (572 362)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 362)  (580 362)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (39 10)  (585 362)  (585 362)  LC_5 Logic Functioning bit
 (40 10)  (586 362)  (586 362)  LC_5 Logic Functioning bit
 (41 10)  (587 362)  (587 362)  LC_5 Logic Functioning bit
 (42 10)  (588 362)  (588 362)  LC_5 Logic Functioning bit
 (4 11)  (550 363)  (550 363)  routing T_11_22.sp4_h_r_10 <X> T_11_22.sp4_h_l_43
 (6 11)  (552 363)  (552 363)  routing T_11_22.sp4_h_r_10 <X> T_11_22.sp4_h_l_43
 (9 11)  (555 363)  (555 363)  routing T_11_22.sp4_v_b_7 <X> T_11_22.sp4_v_t_42
 (21 11)  (567 363)  (567 363)  routing T_11_22.sp4_h_l_34 <X> T_11_22.lc_trk_g2_7
 (27 11)  (573 363)  (573 363)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 363)  (576 363)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 363)  (578 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 363)  (579 363)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.input_2_5
 (34 11)  (580 363)  (580 363)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.input_2_5
 (38 11)  (584 363)  (584 363)  LC_5 Logic Functioning bit
 (40 11)  (586 363)  (586 363)  LC_5 Logic Functioning bit
 (41 11)  (587 363)  (587 363)  LC_5 Logic Functioning bit
 (42 11)  (588 363)  (588 363)  LC_5 Logic Functioning bit
 (53 11)  (599 363)  (599 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (549 364)  (549 364)  routing T_11_22.sp12_v_t_22 <X> T_11_22.sp12_h_r_1
 (16 12)  (562 364)  (562 364)  routing T_11_22.sp12_v_t_14 <X> T_11_22.lc_trk_g3_1
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 364)  (569 364)  routing T_11_22.sp4_h_r_27 <X> T_11_22.lc_trk_g3_3
 (24 12)  (570 364)  (570 364)  routing T_11_22.sp4_h_r_27 <X> T_11_22.lc_trk_g3_3
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 364)  (577 364)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 364)  (579 364)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 364)  (584 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (40 12)  (586 364)  (586 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (50 12)  (596 364)  (596 364)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (561 365)  (561 365)  routing T_11_22.sp4_v_t_29 <X> T_11_22.lc_trk_g3_0
 (16 13)  (562 365)  (562 365)  routing T_11_22.sp4_v_t_29 <X> T_11_22.lc_trk_g3_0
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (564 365)  (564 365)  routing T_11_22.sp12_v_t_14 <X> T_11_22.lc_trk_g3_1
 (21 13)  (567 365)  (567 365)  routing T_11_22.sp4_h_r_27 <X> T_11_22.lc_trk_g3_3
 (26 13)  (572 365)  (572 365)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 365)  (573 365)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 365)  (577 365)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (40 13)  (586 365)  (586 365)  LC_6 Logic Functioning bit
 (41 13)  (587 365)  (587 365)  LC_6 Logic Functioning bit
 (42 13)  (588 365)  (588 365)  LC_6 Logic Functioning bit
 (43 13)  (589 365)  (589 365)  LC_6 Logic Functioning bit
 (0 14)  (546 366)  (546 366)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 366)  (547 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 366)  (569 366)  routing T_11_22.sp4_v_b_47 <X> T_11_22.lc_trk_g3_7
 (24 14)  (570 366)  (570 366)  routing T_11_22.sp4_v_b_47 <X> T_11_22.lc_trk_g3_7
 (25 14)  (571 366)  (571 366)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g3_6
 (0 15)  (546 367)  (546 367)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (3 15)  (549 367)  (549 367)  routing T_11_22.sp12_h_l_22 <X> T_11_22.sp12_v_t_22
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_22

 (8 0)  (608 352)  (608 352)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_h_r_1
 (9 0)  (609 352)  (609 352)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_h_r_1
 (10 0)  (610 352)  (610 352)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_h_r_1
 (14 0)  (614 352)  (614 352)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g0_0
 (21 0)  (621 352)  (621 352)  routing T_12_22.wire_logic_cluster/lc_3/out <X> T_12_22.lc_trk_g0_3
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (11 1)  (611 353)  (611 353)  routing T_12_22.sp4_h_l_39 <X> T_12_22.sp4_h_r_2
 (14 1)  (614 353)  (614 353)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g0_0
 (15 1)  (615 353)  (615 353)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g0_0
 (16 1)  (616 353)  (616 353)  routing T_12_22.sp4_h_l_5 <X> T_12_22.lc_trk_g0_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_5 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (604 354)  (604 354)  routing T_12_22.sp4_v_b_4 <X> T_12_22.sp4_v_t_37
 (6 2)  (606 354)  (606 354)  routing T_12_22.sp4_v_b_4 <X> T_12_22.sp4_v_t_37
 (8 2)  (608 354)  (608 354)  routing T_12_22.sp4_v_t_36 <X> T_12_22.sp4_h_l_36
 (9 2)  (609 354)  (609 354)  routing T_12_22.sp4_v_t_36 <X> T_12_22.sp4_h_l_36
 (16 2)  (616 354)  (616 354)  routing T_12_22.sp12_h_r_13 <X> T_12_22.lc_trk_g0_5
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (625 354)  (625 354)  routing T_12_22.wire_logic_cluster/lc_6/out <X> T_12_22.lc_trk_g0_6
 (27 2)  (627 354)  (627 354)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 354)  (635 354)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.input_2_1
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (39 2)  (639 354)  (639 354)  LC_1 Logic Functioning bit
 (40 2)  (640 354)  (640 354)  LC_1 Logic Functioning bit
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (42 2)  (642 354)  (642 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (0 3)  (600 355)  (600 355)  routing T_12_22.glb_netwk_5 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (626 355)  (626 355)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 355)  (630 355)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 355)  (633 355)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.input_2_1
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (39 3)  (639 355)  (639 355)  LC_1 Logic Functioning bit
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (41 3)  (641 355)  (641 355)  LC_1 Logic Functioning bit
 (42 3)  (642 355)  (642 355)  LC_1 Logic Functioning bit
 (43 3)  (643 355)  (643 355)  LC_1 Logic Functioning bit
 (1 4)  (601 356)  (601 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (604 356)  (604 356)  routing T_12_22.sp4_h_l_38 <X> T_12_22.sp4_v_b_3
 (16 4)  (616 356)  (616 356)  routing T_12_22.sp4_v_b_1 <X> T_12_22.lc_trk_g1_1
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (618 356)  (618 356)  routing T_12_22.sp4_v_b_1 <X> T_12_22.lc_trk_g1_1
 (21 4)  (621 356)  (621 356)  routing T_12_22.sp4_v_b_11 <X> T_12_22.lc_trk_g1_3
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (623 356)  (623 356)  routing T_12_22.sp4_v_b_11 <X> T_12_22.lc_trk_g1_3
 (25 4)  (625 356)  (625 356)  routing T_12_22.sp12_h_r_2 <X> T_12_22.lc_trk_g1_2
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (637 356)  (637 356)  LC_2 Logic Functioning bit
 (40 4)  (640 356)  (640 356)  LC_2 Logic Functioning bit
 (42 4)  (642 356)  (642 356)  LC_2 Logic Functioning bit
 (47 4)  (647 356)  (647 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (650 356)  (650 356)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 357)  (600 357)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 5)  (601 357)  (601 357)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (5 5)  (605 357)  (605 357)  routing T_12_22.sp4_h_l_38 <X> T_12_22.sp4_v_b_3
 (6 5)  (606 357)  (606 357)  routing T_12_22.sp4_h_l_38 <X> T_12_22.sp4_h_r_3
 (14 5)  (614 357)  (614 357)  routing T_12_22.top_op_0 <X> T_12_22.lc_trk_g1_0
 (15 5)  (615 357)  (615 357)  routing T_12_22.top_op_0 <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (621 357)  (621 357)  routing T_12_22.sp4_v_b_11 <X> T_12_22.lc_trk_g1_3
 (22 5)  (622 357)  (622 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (624 357)  (624 357)  routing T_12_22.sp12_h_r_2 <X> T_12_22.lc_trk_g1_2
 (25 5)  (625 357)  (625 357)  routing T_12_22.sp12_h_r_2 <X> T_12_22.lc_trk_g1_2
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 357)  (630 357)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 357)  (636 357)  LC_2 Logic Functioning bit
 (37 5)  (637 357)  (637 357)  LC_2 Logic Functioning bit
 (40 5)  (640 357)  (640 357)  LC_2 Logic Functioning bit
 (41 5)  (641 357)  (641 357)  LC_2 Logic Functioning bit
 (42 5)  (642 357)  (642 357)  LC_2 Logic Functioning bit
 (43 5)  (643 357)  (643 357)  LC_2 Logic Functioning bit
 (10 6)  (610 358)  (610 358)  routing T_12_22.sp4_v_b_11 <X> T_12_22.sp4_h_l_41
 (22 6)  (622 358)  (622 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (623 358)  (623 358)  routing T_12_22.sp12_h_l_12 <X> T_12_22.lc_trk_g1_7
 (31 6)  (631 358)  (631 358)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 358)  (633 358)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (38 6)  (638 358)  (638 358)  LC_3 Logic Functioning bit
 (45 6)  (645 358)  (645 358)  LC_3 Logic Functioning bit
 (46 6)  (646 358)  (646 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (653 358)  (653 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (628 359)  (628 359)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 359)  (631 359)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 359)  (637 359)  LC_3 Logic Functioning bit
 (39 7)  (639 359)  (639 359)  LC_3 Logic Functioning bit
 (45 7)  (645 359)  (645 359)  LC_3 Logic Functioning bit
 (9 8)  (609 360)  (609 360)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_h_r_7
 (10 8)  (610 360)  (610 360)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_h_r_7
 (15 8)  (615 360)  (615 360)  routing T_12_22.sp4_h_r_41 <X> T_12_22.lc_trk_g2_1
 (16 8)  (616 360)  (616 360)  routing T_12_22.sp4_h_r_41 <X> T_12_22.lc_trk_g2_1
 (17 8)  (617 360)  (617 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 360)  (618 360)  routing T_12_22.sp4_h_r_41 <X> T_12_22.lc_trk_g2_1
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 360)  (633 360)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 360)  (635 360)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.input_2_4
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (37 8)  (637 360)  (637 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (39 8)  (639 360)  (639 360)  LC_4 Logic Functioning bit
 (40 8)  (640 360)  (640 360)  LC_4 Logic Functioning bit
 (41 8)  (641 360)  (641 360)  LC_4 Logic Functioning bit
 (42 8)  (642 360)  (642 360)  LC_4 Logic Functioning bit
 (18 9)  (618 361)  (618 361)  routing T_12_22.sp4_h_r_41 <X> T_12_22.lc_trk_g2_1
 (27 9)  (627 361)  (627 361)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 361)  (628 361)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 361)  (630 361)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 361)  (632 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (634 361)  (634 361)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.input_2_4
 (35 9)  (635 361)  (635 361)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.input_2_4
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (37 9)  (637 361)  (637 361)  LC_4 Logic Functioning bit
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (39 9)  (639 361)  (639 361)  LC_4 Logic Functioning bit
 (40 9)  (640 361)  (640 361)  LC_4 Logic Functioning bit
 (41 9)  (641 361)  (641 361)  LC_4 Logic Functioning bit
 (42 9)  (642 361)  (642 361)  LC_4 Logic Functioning bit
 (43 9)  (643 361)  (643 361)  LC_4 Logic Functioning bit
 (4 10)  (604 362)  (604 362)  routing T_12_22.sp4_v_b_6 <X> T_12_22.sp4_v_t_43
 (15 10)  (615 362)  (615 362)  routing T_12_22.sp4_h_l_24 <X> T_12_22.lc_trk_g2_5
 (16 10)  (616 362)  (616 362)  routing T_12_22.sp4_h_l_24 <X> T_12_22.lc_trk_g2_5
 (17 10)  (617 362)  (617 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 362)  (618 362)  routing T_12_22.sp4_h_l_24 <X> T_12_22.lc_trk_g2_5
 (26 10)  (626 362)  (626 362)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 362)  (631 362)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (39 10)  (639 362)  (639 362)  LC_5 Logic Functioning bit
 (40 10)  (640 362)  (640 362)  LC_5 Logic Functioning bit
 (42 10)  (642 362)  (642 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (50 10)  (650 362)  (650 362)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 363)  (623 363)  routing T_12_22.sp4_v_b_46 <X> T_12_22.lc_trk_g2_6
 (24 11)  (624 363)  (624 363)  routing T_12_22.sp4_v_b_46 <X> T_12_22.lc_trk_g2_6
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 363)  (631 363)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 363)  (637 363)  LC_5 Logic Functioning bit
 (41 11)  (641 363)  (641 363)  LC_5 Logic Functioning bit
 (42 11)  (642 363)  (642 363)  LC_5 Logic Functioning bit
 (43 11)  (643 363)  (643 363)  LC_5 Logic Functioning bit
 (11 12)  (611 364)  (611 364)  routing T_12_22.sp4_v_t_45 <X> T_12_22.sp4_v_b_11
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (628 364)  (628 364)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 364)  (634 364)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (45 12)  (645 364)  (645 364)  LC_6 Logic Functioning bit
 (47 12)  (647 364)  (647 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (611 365)  (611 365)  routing T_12_22.sp4_h_l_46 <X> T_12_22.sp4_h_r_11
 (12 13)  (612 365)  (612 365)  routing T_12_22.sp4_v_t_45 <X> T_12_22.sp4_v_b_11
 (18 13)  (618 365)  (618 365)  routing T_12_22.sp4_r_v_b_41 <X> T_12_22.lc_trk_g3_1
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (45 13)  (645 365)  (645 365)  LC_6 Logic Functioning bit
 (52 13)  (652 365)  (652 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (600 366)  (600 366)  routing T_12_22.glb_netwk_4 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (629 366)  (629 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 366)  (631 366)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 366)  (632 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (637 366)  (637 366)  LC_7 Logic Functioning bit
 (39 14)  (639 366)  (639 366)  LC_7 Logic Functioning bit
 (40 14)  (640 366)  (640 366)  LC_7 Logic Functioning bit
 (41 14)  (641 366)  (641 366)  LC_7 Logic Functioning bit
 (42 14)  (642 366)  (642 366)  LC_7 Logic Functioning bit
 (43 14)  (643 366)  (643 366)  LC_7 Logic Functioning bit
 (31 15)  (631 367)  (631 367)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 367)  (637 367)  LC_7 Logic Functioning bit
 (39 15)  (639 367)  (639 367)  LC_7 Logic Functioning bit
 (40 15)  (640 367)  (640 367)  LC_7 Logic Functioning bit
 (41 15)  (641 367)  (641 367)  LC_7 Logic Functioning bit
 (42 15)  (642 367)  (642 367)  LC_7 Logic Functioning bit
 (43 15)  (643 367)  (643 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (21 0)  (675 352)  (675 352)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 352)  (677 352)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g0_3
 (25 0)  (679 352)  (679 352)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g0_2
 (14 1)  (668 353)  (668 353)  routing T_13_22.sp12_h_r_16 <X> T_13_22.lc_trk_g0_0
 (16 1)  (670 353)  (670 353)  routing T_13_22.sp12_h_r_16 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 353)  (677 353)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g0_2
 (24 1)  (678 353)  (678 353)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g0_2
 (25 1)  (679 353)  (679 353)  routing T_13_22.sp4_h_l_7 <X> T_13_22.lc_trk_g0_2
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (679 354)  (679 354)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g0_6
 (27 2)  (681 354)  (681 354)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 354)  (682 354)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 354)  (684 354)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (0 3)  (654 355)  (654 355)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 355)  (677 355)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g0_6
 (24 3)  (678 355)  (678 355)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g0_6
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (659 356)  (659 356)  routing T_13_22.sp4_h_l_37 <X> T_13_22.sp4_h_r_3
 (8 4)  (662 356)  (662 356)  routing T_13_22.sp4_h_l_41 <X> T_13_22.sp4_h_r_4
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_v_b_5
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 356)  (677 356)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (24 4)  (678 356)  (678 356)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (26 4)  (680 356)  (680 356)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (50 4)  (704 356)  (704 356)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (4 5)  (658 357)  (658 357)  routing T_13_22.sp4_h_l_37 <X> T_13_22.sp4_h_r_3
 (21 5)  (675 357)  (675 357)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (26 5)  (680 357)  (680 357)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (5 6)  (659 358)  (659 358)  routing T_13_22.sp4_v_t_38 <X> T_13_22.sp4_h_l_38
 (14 6)  (668 358)  (668 358)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g1_4
 (15 6)  (669 358)  (669 358)  routing T_13_22.sp12_h_r_5 <X> T_13_22.lc_trk_g1_5
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 358)  (672 358)  routing T_13_22.sp12_h_r_5 <X> T_13_22.lc_trk_g1_5
 (21 6)  (675 358)  (675 358)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 358)  (677 358)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g1_7
 (24 6)  (678 358)  (678 358)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g1_7
 (26 6)  (680 358)  (680 358)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 358)  (681 358)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 358)  (684 358)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (40 6)  (694 358)  (694 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (50 6)  (704 358)  (704 358)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (660 359)  (660 359)  routing T_13_22.sp4_v_t_38 <X> T_13_22.sp4_h_l_38
 (15 7)  (669 359)  (669 359)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g1_4
 (16 7)  (670 359)  (670 359)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g1_4
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (672 359)  (672 359)  routing T_13_22.sp12_h_r_5 <X> T_13_22.lc_trk_g1_5
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 359)  (677 359)  routing T_13_22.sp12_h_r_14 <X> T_13_22.lc_trk_g1_6
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (40 7)  (694 359)  (694 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (3 8)  (657 360)  (657 360)  routing T_13_22.sp12_v_t_22 <X> T_13_22.sp12_v_b_1
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (675 360)  (675 360)  routing T_13_22.bnl_op_3 <X> T_13_22.lc_trk_g2_3
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (680 360)  (680 360)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 360)  (685 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (41 8)  (695 360)  (695 360)  LC_4 Logic Functioning bit
 (42 8)  (696 360)  (696 360)  LC_4 Logic Functioning bit
 (43 8)  (697 360)  (697 360)  LC_4 Logic Functioning bit
 (50 8)  (704 360)  (704 360)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 361)  (669 361)  routing T_13_22.sp4_v_t_29 <X> T_13_22.lc_trk_g2_0
 (16 9)  (670 361)  (670 361)  routing T_13_22.sp4_v_t_29 <X> T_13_22.lc_trk_g2_0
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (672 361)  (672 361)  routing T_13_22.sp4_r_v_b_33 <X> T_13_22.lc_trk_g2_1
 (21 9)  (675 361)  (675 361)  routing T_13_22.bnl_op_3 <X> T_13_22.lc_trk_g2_3
 (26 9)  (680 361)  (680 361)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (38 9)  (692 361)  (692 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (47 9)  (701 361)  (701 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (662 362)  (662 362)  routing T_13_22.sp4_h_r_7 <X> T_13_22.sp4_h_l_42
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 362)  (672 362)  routing T_13_22.wire_logic_cluster/lc_5/out <X> T_13_22.lc_trk_g2_5
 (26 10)  (680 362)  (680 362)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 362)  (689 362)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.input_2_5
 (43 10)  (697 362)  (697 362)  LC_5 Logic Functioning bit
 (26 11)  (680 363)  (680 363)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 363)  (686 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 363)  (687 363)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.input_2_5
 (34 11)  (688 363)  (688 363)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.input_2_5
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (43 11)  (697 363)  (697 363)  LC_5 Logic Functioning bit
 (11 12)  (665 364)  (665 364)  routing T_13_22.sp4_v_t_45 <X> T_13_22.sp4_v_b_11
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (38 12)  (692 364)  (692 364)  LC_6 Logic Functioning bit
 (45 12)  (699 364)  (699 364)  LC_6 Logic Functioning bit
 (46 12)  (700 364)  (700 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (12 13)  (666 365)  (666 365)  routing T_13_22.sp4_v_t_45 <X> T_13_22.sp4_v_b_11
 (14 13)  (668 365)  (668 365)  routing T_13_22.sp4_h_r_24 <X> T_13_22.lc_trk_g3_0
 (15 13)  (669 365)  (669 365)  routing T_13_22.sp4_h_r_24 <X> T_13_22.lc_trk_g3_0
 (16 13)  (670 365)  (670 365)  routing T_13_22.sp4_h_r_24 <X> T_13_22.lc_trk_g3_0
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (30 13)  (684 365)  (684 365)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 365)  (690 365)  LC_6 Logic Functioning bit
 (38 13)  (692 365)  (692 365)  LC_6 Logic Functioning bit
 (45 13)  (699 365)  (699 365)  LC_6 Logic Functioning bit
 (0 14)  (654 366)  (654 366)  routing T_13_22.glb_netwk_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (660 366)  (660 366)  routing T_13_22.sp4_h_l_41 <X> T_13_22.sp4_v_t_44
 (14 14)  (668 366)  (668 366)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g3_4
 (15 14)  (669 366)  (669 366)  routing T_13_22.sp4_h_l_24 <X> T_13_22.lc_trk_g3_5
 (16 14)  (670 366)  (670 366)  routing T_13_22.sp4_h_l_24 <X> T_13_22.lc_trk_g3_5
 (17 14)  (671 366)  (671 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 366)  (672 366)  routing T_13_22.sp4_h_l_24 <X> T_13_22.lc_trk_g3_5
 (25 14)  (679 366)  (679 366)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g3_6
 (14 15)  (668 367)  (668 367)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g3_4
 (16 15)  (670 367)  (670 367)  routing T_13_22.sp4_v_b_36 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_22

 (25 0)  (733 352)  (733 352)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g0_2
 (16 1)  (724 353)  (724 353)  routing T_14_22.sp12_h_r_8 <X> T_14_22.lc_trk_g0_0
 (17 1)  (725 353)  (725 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (730 353)  (730 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 353)  (731 353)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g0_2
 (24 1)  (732 353)  (732 353)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g0_2
 (25 1)  (733 353)  (733 353)  routing T_14_22.sp4_h_l_7 <X> T_14_22.lc_trk_g0_2
 (21 2)  (729 354)  (729 354)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (22 2)  (730 354)  (730 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 354)  (731 354)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (5 3)  (713 355)  (713 355)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_v_t_37
 (13 3)  (721 355)  (721 355)  routing T_14_22.sp4_v_b_9 <X> T_14_22.sp4_h_l_39
 (21 3)  (729 355)  (729 355)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (26 4)  (734 356)  (734 356)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 356)  (738 356)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 356)  (739 356)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 356)  (748 356)  LC_2 Logic Functioning bit
 (27 5)  (735 357)  (735 357)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 357)  (736 357)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 357)  (739 357)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 357)  (743 357)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.input_2_2
 (4 6)  (712 358)  (712 358)  routing T_14_22.sp4_v_b_3 <X> T_14_22.sp4_v_t_38
 (25 6)  (733 358)  (733 358)  routing T_14_22.lft_op_6 <X> T_14_22.lc_trk_g1_6
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 359)  (732 359)  routing T_14_22.lft_op_6 <X> T_14_22.lc_trk_g1_6
 (11 8)  (719 360)  (719 360)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_v_b_8
 (21 8)  (729 360)  (729 360)  routing T_14_22.rgt_op_3 <X> T_14_22.lc_trk_g2_3
 (22 8)  (730 360)  (730 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 360)  (732 360)  routing T_14_22.rgt_op_3 <X> T_14_22.lc_trk_g2_3
 (25 8)  (733 360)  (733 360)  routing T_14_22.rgt_op_2 <X> T_14_22.lc_trk_g2_2
 (8 9)  (716 361)  (716 361)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_v_b_7
 (10 9)  (718 361)  (718 361)  routing T_14_22.sp4_v_t_41 <X> T_14_22.sp4_v_b_7
 (12 9)  (720 361)  (720 361)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_v_b_8
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 361)  (732 361)  routing T_14_22.rgt_op_2 <X> T_14_22.lc_trk_g2_2
 (5 10)  (713 362)  (713 362)  routing T_14_22.sp4_v_t_43 <X> T_14_22.sp4_h_l_43
 (14 10)  (722 362)  (722 362)  routing T_14_22.rgt_op_4 <X> T_14_22.lc_trk_g2_4
 (15 10)  (723 362)  (723 362)  routing T_14_22.rgt_op_5 <X> T_14_22.lc_trk_g2_5
 (17 10)  (725 362)  (725 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 362)  (726 362)  routing T_14_22.rgt_op_5 <X> T_14_22.lc_trk_g2_5
 (21 10)  (729 362)  (729 362)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g2_7
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 362)  (732 362)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g2_7
 (25 10)  (733 362)  (733 362)  routing T_14_22.rgt_op_6 <X> T_14_22.lc_trk_g2_6
 (26 10)  (734 362)  (734 362)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 362)  (735 362)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 362)  (736 362)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 362)  (738 362)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 362)  (741 362)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 362)  (743 362)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.input_2_5
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (39 10)  (747 362)  (747 362)  LC_5 Logic Functioning bit
 (42 10)  (750 362)  (750 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (6 11)  (714 363)  (714 363)  routing T_14_22.sp4_v_t_43 <X> T_14_22.sp4_h_l_43
 (15 11)  (723 363)  (723 363)  routing T_14_22.rgt_op_4 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 363)  (732 363)  routing T_14_22.rgt_op_6 <X> T_14_22.lc_trk_g2_6
 (26 11)  (734 363)  (734 363)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 363)  (739 363)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 363)  (740 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 363)  (743 363)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.input_2_5
 (36 11)  (744 363)  (744 363)  LC_5 Logic Functioning bit
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (38 11)  (746 363)  (746 363)  LC_5 Logic Functioning bit
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (40 11)  (748 363)  (748 363)  LC_5 Logic Functioning bit
 (41 11)  (749 363)  (749 363)  LC_5 Logic Functioning bit
 (42 11)  (750 363)  (750 363)  LC_5 Logic Functioning bit
 (43 11)  (751 363)  (751 363)  LC_5 Logic Functioning bit
 (53 11)  (761 363)  (761 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (27 12)  (735 364)  (735 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 364)  (736 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 364)  (738 364)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 364)  (741 364)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (39 12)  (747 364)  (747 364)  LC_6 Logic Functioning bit
 (42 12)  (750 364)  (750 364)  LC_6 Logic Functioning bit
 (43 12)  (751 364)  (751 364)  LC_6 Logic Functioning bit
 (8 13)  (716 365)  (716 365)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_v_b_10
 (9 13)  (717 365)  (717 365)  routing T_14_22.sp4_h_l_47 <X> T_14_22.sp4_v_b_10
 (26 13)  (734 365)  (734 365)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 365)  (736 365)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 365)  (738 365)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 365)  (739 365)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 365)  (740 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (744 365)  (744 365)  LC_6 Logic Functioning bit
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (38 13)  (746 365)  (746 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (40 13)  (748 365)  (748 365)  LC_6 Logic Functioning bit
 (41 13)  (749 365)  (749 365)  LC_6 Logic Functioning bit
 (42 13)  (750 365)  (750 365)  LC_6 Logic Functioning bit
 (43 13)  (751 365)  (751 365)  LC_6 Logic Functioning bit
 (53 13)  (761 365)  (761 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (3 14)  (711 366)  (711 366)  routing T_14_22.sp12_v_b_1 <X> T_14_22.sp12_v_t_22
 (15 14)  (723 366)  (723 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (16 14)  (724 366)  (724 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 366)  (726 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (25 14)  (733 366)  (733 366)  routing T_14_22.sp4_h_r_46 <X> T_14_22.lc_trk_g3_6
 (26 14)  (734 366)  (734 366)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 366)  (741 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 366)  (743 366)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.input_2_7
 (37 14)  (745 366)  (745 366)  LC_7 Logic Functioning bit
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (39 14)  (747 366)  (747 366)  LC_7 Logic Functioning bit
 (41 14)  (749 366)  (749 366)  LC_7 Logic Functioning bit
 (42 14)  (750 366)  (750 366)  LC_7 Logic Functioning bit
 (43 14)  (751 366)  (751 366)  LC_7 Logic Functioning bit
 (18 15)  (726 367)  (726 367)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (731 367)  (731 367)  routing T_14_22.sp4_h_r_46 <X> T_14_22.lc_trk_g3_6
 (24 15)  (732 367)  (732 367)  routing T_14_22.sp4_h_r_46 <X> T_14_22.lc_trk_g3_6
 (25 15)  (733 367)  (733 367)  routing T_14_22.sp4_h_r_46 <X> T_14_22.lc_trk_g3_6
 (28 15)  (736 367)  (736 367)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g0_2 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 367)  (740 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 367)  (742 367)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.input_2_7
 (35 15)  (743 367)  (743 367)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.input_2_7
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (39 15)  (747 367)  (747 367)  LC_7 Logic Functioning bit
 (40 15)  (748 367)  (748 367)  LC_7 Logic Functioning bit
 (41 15)  (749 367)  (749 367)  LC_7 Logic Functioning bit
 (43 15)  (751 367)  (751 367)  LC_7 Logic Functioning bit
 (53 15)  (761 367)  (761 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_22

 (8 0)  (770 352)  (770 352)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_h_r_1
 (10 0)  (772 352)  (772 352)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_h_r_1
 (27 0)  (789 352)  (789 352)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (44 0)  (806 352)  (806 352)  LC_0 Logic Functioning bit
 (45 0)  (807 352)  (807 352)  LC_0 Logic Functioning bit
 (11 1)  (773 353)  (773 353)  routing T_15_22.sp4_h_l_43 <X> T_15_22.sp4_h_r_2
 (13 1)  (775 353)  (775 353)  routing T_15_22.sp4_h_l_43 <X> T_15_22.sp4_h_r_2
 (40 1)  (802 353)  (802 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (42 1)  (804 353)  (804 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (45 1)  (807 353)  (807 353)  LC_0 Logic Functioning bit
 (49 1)  (811 353)  (811 353)  Carry_In_Mux bit 

 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_5 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (44 2)  (806 354)  (806 354)  LC_1 Logic Functioning bit
 (45 2)  (807 354)  (807 354)  LC_1 Logic Functioning bit
 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_5 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (45 3)  (807 355)  (807 355)  LC_1 Logic Functioning bit
 (0 4)  (762 356)  (762 356)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (21 4)  (783 356)  (783 356)  routing T_15_22.wire_logic_cluster/lc_3/out <X> T_15_22.lc_trk_g1_3
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 356)  (787 356)  routing T_15_22.wire_logic_cluster/lc_2/out <X> T_15_22.lc_trk_g1_2
 (27 4)  (789 356)  (789 356)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (44 4)  (806 356)  (806 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (0 5)  (762 357)  (762 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 5)  (763 357)  (763 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (22 5)  (784 357)  (784 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (45 5)  (807 357)  (807 357)  LC_2 Logic Functioning bit
 (11 6)  (773 358)  (773 358)  routing T_15_22.sp4_h_l_37 <X> T_15_22.sp4_v_t_40
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 358)  (780 358)  routing T_15_22.wire_logic_cluster/lc_5/out <X> T_15_22.lc_trk_g1_5
 (21 6)  (783 358)  (783 358)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g1_7
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 358)  (787 358)  routing T_15_22.wire_logic_cluster/lc_6/out <X> T_15_22.lc_trk_g1_6
 (27 6)  (789 358)  (789 358)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (37 6)  (799 358)  (799 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (39 6)  (801 358)  (801 358)  LC_3 Logic Functioning bit
 (44 6)  (806 358)  (806 358)  LC_3 Logic Functioning bit
 (45 6)  (807 358)  (807 358)  LC_3 Logic Functioning bit
 (3 7)  (765 359)  (765 359)  routing T_15_22.sp12_h_l_23 <X> T_15_22.sp12_v_t_23
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 359)  (802 359)  LC_3 Logic Functioning bit
 (41 7)  (803 359)  (803 359)  LC_3 Logic Functioning bit
 (42 7)  (804 359)  (804 359)  LC_3 Logic Functioning bit
 (43 7)  (805 359)  (805 359)  LC_3 Logic Functioning bit
 (45 7)  (807 359)  (807 359)  LC_3 Logic Functioning bit
 (5 8)  (767 360)  (767 360)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_h_r_6
 (27 8)  (789 360)  (789 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 360)  (792 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (37 8)  (799 360)  (799 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (39 8)  (801 360)  (801 360)  LC_4 Logic Functioning bit
 (44 8)  (806 360)  (806 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (4 9)  (766 361)  (766 361)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_h_r_6
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (45 9)  (807 361)  (807 361)  LC_4 Logic Functioning bit
 (5 10)  (767 362)  (767 362)  routing T_15_22.sp4_v_b_6 <X> T_15_22.sp4_h_l_43
 (27 10)  (789 362)  (789 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 362)  (792 362)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (38 10)  (800 362)  (800 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (44 10)  (806 362)  (806 362)  LC_5 Logic Functioning bit
 (45 10)  (807 362)  (807 362)  LC_5 Logic Functioning bit
 (40 11)  (802 363)  (802 363)  LC_5 Logic Functioning bit
 (41 11)  (803 363)  (803 363)  LC_5 Logic Functioning bit
 (42 11)  (804 363)  (804 363)  LC_5 Logic Functioning bit
 (43 11)  (805 363)  (805 363)  LC_5 Logic Functioning bit
 (45 11)  (807 363)  (807 363)  LC_5 Logic Functioning bit
 (14 12)  (776 364)  (776 364)  routing T_15_22.wire_logic_cluster/lc_0/out <X> T_15_22.lc_trk_g3_0
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 364)  (780 364)  routing T_15_22.wire_logic_cluster/lc_1/out <X> T_15_22.lc_trk_g3_1
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (789 364)  (789 364)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 364)  (798 364)  LC_6 Logic Functioning bit
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (39 12)  (801 364)  (801 364)  LC_6 Logic Functioning bit
 (44 12)  (806 364)  (806 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 365)  (802 365)  LC_6 Logic Functioning bit
 (41 13)  (803 365)  (803 365)  LC_6 Logic Functioning bit
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (45 13)  (807 365)  (807 365)  LC_6 Logic Functioning bit
 (0 14)  (762 366)  (762 366)  routing T_15_22.glb_netwk_4 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (770 366)  (770 366)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_h_l_47
 (9 14)  (771 366)  (771 366)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_h_l_47
 (14 14)  (776 366)  (776 366)  routing T_15_22.wire_logic_cluster/lc_4/out <X> T_15_22.lc_trk_g3_4
 (27 14)  (789 366)  (789 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (12 15)  (774 367)  (774 367)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_t_46
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 367)  (792 367)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit
 (41 15)  (803 367)  (803 367)  LC_7 Logic Functioning bit
 (43 15)  (805 367)  (805 367)  LC_7 Logic Functioning bit
 (45 15)  (807 367)  (807 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (22 0)  (838 352)  (838 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 352)  (839 352)  routing T_16_22.sp12_h_r_11 <X> T_16_22.lc_trk_g0_3
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_5 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (816 355)  (816 355)  routing T_16_22.glb_netwk_5 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 4)  (817 356)  (817 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (820 356)  (820 356)  routing T_16_22.sp4_h_l_38 <X> T_16_22.sp4_v_b_3
 (0 5)  (816 357)  (816 357)  routing T_16_22.glb_netwk_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (5 5)  (821 357)  (821 357)  routing T_16_22.sp4_h_l_38 <X> T_16_22.sp4_v_b_3
 (10 7)  (826 359)  (826 359)  routing T_16_22.sp4_h_l_46 <X> T_16_22.sp4_v_t_41
 (15 8)  (831 360)  (831 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 360)  (834 360)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (18 9)  (834 361)  (834 361)  routing T_16_22.sp4_h_r_41 <X> T_16_22.lc_trk_g2_1
 (8 11)  (824 363)  (824 363)  routing T_16_22.sp4_h_l_42 <X> T_16_22.sp4_v_t_42
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 364)  (852 364)  LC_6 Logic Functioning bit
 (38 12)  (854 364)  (854 364)  LC_6 Logic Functioning bit
 (45 12)  (861 364)  (861 364)  LC_6 Logic Functioning bit
 (51 12)  (867 364)  (867 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (827 365)  (827 365)  routing T_16_22.sp4_h_l_38 <X> T_16_22.sp4_h_r_11
 (13 13)  (829 365)  (829 365)  routing T_16_22.sp4_h_l_38 <X> T_16_22.sp4_h_r_11
 (31 13)  (847 365)  (847 365)  routing T_16_22.lc_trk_g0_3 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (38 13)  (854 365)  (854 365)  LC_6 Logic Functioning bit
 (45 13)  (861 365)  (861 365)  LC_6 Logic Functioning bit
 (0 14)  (816 366)  (816 366)  routing T_16_22.glb_netwk_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_22

 (26 0)  (900 352)  (900 352)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 352)  (909 352)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.input_2_0
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (37 0)  (911 352)  (911 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (40 0)  (914 352)  (914 352)  LC_0 Logic Functioning bit
 (43 0)  (917 352)  (917 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (47 0)  (921 352)  (921 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 353)  (900 353)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 353)  (909 353)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.input_2_0
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (38 1)  (912 353)  (912 353)  LC_0 Logic Functioning bit
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (43 1)  (917 353)  (917 353)  LC_0 Logic Functioning bit
 (45 1)  (919 353)  (919 353)  LC_0 Logic Functioning bit
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_5 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (885 354)  (885 354)  routing T_17_22.sp4_h_r_8 <X> T_17_22.sp4_v_t_39
 (13 2)  (887 354)  (887 354)  routing T_17_22.sp4_h_r_8 <X> T_17_22.sp4_v_t_39
 (25 2)  (899 354)  (899 354)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g0_6
 (0 3)  (874 355)  (874 355)  routing T_17_22.glb_netwk_5 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (12 3)  (886 355)  (886 355)  routing T_17_22.sp4_h_r_8 <X> T_17_22.sp4_v_t_39
 (22 3)  (896 355)  (896 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 355)  (897 355)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g0_6
 (24 3)  (898 355)  (898 355)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g0_6
 (25 3)  (899 355)  (899 355)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g0_6
 (0 4)  (874 356)  (874 356)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (1 4)  (875 356)  (875 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 357)  (875 357)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (15 8)  (889 360)  (889 360)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g2_1
 (16 8)  (890 360)  (890 360)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g2_1
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (892 361)  (892 361)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g2_1
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 361)  (897 361)  routing T_17_22.sp4_h_l_15 <X> T_17_22.lc_trk_g2_2
 (24 9)  (898 361)  (898 361)  routing T_17_22.sp4_h_l_15 <X> T_17_22.lc_trk_g2_2
 (25 9)  (899 361)  (899 361)  routing T_17_22.sp4_h_l_15 <X> T_17_22.lc_trk_g2_2
 (8 10)  (882 362)  (882 362)  routing T_17_22.sp4_v_t_36 <X> T_17_22.sp4_h_l_42
 (9 10)  (883 362)  (883 362)  routing T_17_22.sp4_v_t_36 <X> T_17_22.sp4_h_l_42
 (10 10)  (884 362)  (884 362)  routing T_17_22.sp4_v_t_36 <X> T_17_22.sp4_h_l_42
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_h_r_30 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_h_r_30 <X> T_17_22.lc_trk_g2_6
 (25 11)  (899 363)  (899 363)  routing T_17_22.sp4_h_r_30 <X> T_17_22.lc_trk_g2_6
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 365)  (899 365)  routing T_17_22.sp4_r_v_b_42 <X> T_17_22.lc_trk_g3_2
 (0 14)  (874 366)  (874 366)  routing T_17_22.glb_netwk_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_22

 (2 10)  (930 362)  (930 362)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_22

 (3 5)  (1309 357)  (1309 357)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_h_r_0


LogicTile_31_22

 (2 4)  (1620 356)  (1620 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_22

 (13 3)  (1739 355)  (1739 355)  routing T_33_22.span4_horz_31 <X> T_33_22.span4_vert_b_1


IO_Tile_0_21

 (12 12)  (5 348)  (5 348)  routing T_0_21.span4_horz_43 <X> T_0_21.span4_vert_t_15


LogicTile_1_21

 (14 0)  (32 336)  (32 336)  routing T_1_21.bnr_op_0 <X> T_1_21.lc_trk_g0_0
 (26 0)  (44 336)  (44 336)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (46 336)  (46 336)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 336)  (47 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 336)  (48 336)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 336)  (50 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 336)  (52 336)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 336)  (53 336)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.input_2_0
 (36 0)  (54 336)  (54 336)  LC_0 Logic Functioning bit
 (53 0)  (71 336)  (71 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (32 337)  (32 337)  routing T_1_21.bnr_op_0 <X> T_1_21.lc_trk_g0_0
 (17 1)  (35 337)  (35 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (44 337)  (44 337)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 337)  (45 337)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 337)  (46 337)  routing T_1_21.lc_trk_g3_7 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 337)  (47 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 337)  (48 337)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 337)  (49 337)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 337)  (50 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (51 337)  (51 337)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.input_2_0
 (4 2)  (22 338)  (22 338)  routing T_1_21.sp4_v_b_4 <X> T_1_21.sp4_v_t_37
 (6 2)  (24 338)  (24 338)  routing T_1_21.sp4_v_b_4 <X> T_1_21.sp4_v_t_37
 (15 2)  (33 338)  (33 338)  routing T_1_21.sp4_v_b_21 <X> T_1_21.lc_trk_g0_5
 (16 2)  (34 338)  (34 338)  routing T_1_21.sp4_v_b_21 <X> T_1_21.lc_trk_g0_5
 (17 2)  (35 338)  (35 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 4)  (43 340)  (43 340)  routing T_1_21.sp4_h_r_10 <X> T_1_21.lc_trk_g1_2
 (29 4)  (47 340)  (47 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 340)  (48 340)  routing T_1_21.lc_trk_g0_5 <X> T_1_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 340)  (50 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 340)  (51 340)  routing T_1_21.lc_trk_g2_1 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 340)  (54 340)  LC_2 Logic Functioning bit
 (38 4)  (56 340)  (56 340)  LC_2 Logic Functioning bit
 (15 5)  (33 341)  (33 341)  routing T_1_21.bot_op_0 <X> T_1_21.lc_trk_g1_0
 (17 5)  (35 341)  (35 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (40 341)  (40 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (41 341)  (41 341)  routing T_1_21.sp4_h_r_10 <X> T_1_21.lc_trk_g1_2
 (24 5)  (42 341)  (42 341)  routing T_1_21.sp4_h_r_10 <X> T_1_21.lc_trk_g1_2
 (36 5)  (54 341)  (54 341)  LC_2 Logic Functioning bit
 (38 5)  (56 341)  (56 341)  LC_2 Logic Functioning bit
 (46 5)  (64 341)  (64 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (9 7)  (27 343)  (27 343)  routing T_1_21.sp4_v_b_4 <X> T_1_21.sp4_v_t_41
 (15 8)  (33 344)  (33 344)  routing T_1_21.sp4_h_r_25 <X> T_1_21.lc_trk_g2_1
 (16 8)  (34 344)  (34 344)  routing T_1_21.sp4_h_r_25 <X> T_1_21.lc_trk_g2_1
 (17 8)  (35 344)  (35 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (43 344)  (43 344)  routing T_1_21.sp12_v_t_1 <X> T_1_21.lc_trk_g2_2
 (18 9)  (36 345)  (36 345)  routing T_1_21.sp4_h_r_25 <X> T_1_21.lc_trk_g2_1
 (22 9)  (40 345)  (40 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (42 345)  (42 345)  routing T_1_21.sp12_v_t_1 <X> T_1_21.lc_trk_g2_2
 (25 9)  (43 345)  (43 345)  routing T_1_21.sp12_v_t_1 <X> T_1_21.lc_trk_g2_2
 (5 10)  (23 346)  (23 346)  routing T_1_21.sp4_h_r_3 <X> T_1_21.sp4_h_l_43
 (21 10)  (39 346)  (39 346)  routing T_1_21.wire_logic_cluster/lc_7/out <X> T_1_21.lc_trk_g2_7
 (22 10)  (40 346)  (40 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (4 11)  (22 347)  (22 347)  routing T_1_21.sp4_h_r_3 <X> T_1_21.sp4_h_l_43
 (16 11)  (34 347)  (34 347)  routing T_1_21.sp12_v_b_12 <X> T_1_21.lc_trk_g2_4
 (17 11)  (35 347)  (35 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (12 12)  (30 348)  (30 348)  routing T_1_21.sp4_v_b_5 <X> T_1_21.sp4_h_r_11
 (11 13)  (29 349)  (29 349)  routing T_1_21.sp4_v_b_5 <X> T_1_21.sp4_h_r_11
 (13 13)  (31 349)  (31 349)  routing T_1_21.sp4_v_b_5 <X> T_1_21.sp4_h_r_11
 (21 14)  (39 350)  (39 350)  routing T_1_21.sp4_h_r_39 <X> T_1_21.lc_trk_g3_7
 (22 14)  (40 350)  (40 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (41 350)  (41 350)  routing T_1_21.sp4_h_r_39 <X> T_1_21.lc_trk_g3_7
 (24 14)  (42 350)  (42 350)  routing T_1_21.sp4_h_r_39 <X> T_1_21.lc_trk_g3_7
 (29 14)  (47 350)  (47 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 350)  (50 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 350)  (51 350)  routing T_1_21.lc_trk_g2_2 <X> T_1_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 350)  (55 350)  LC_7 Logic Functioning bit
 (39 14)  (57 350)  (57 350)  LC_7 Logic Functioning bit
 (8 15)  (26 351)  (26 351)  routing T_1_21.sp4_h_r_4 <X> T_1_21.sp4_v_t_47
 (9 15)  (27 351)  (27 351)  routing T_1_21.sp4_h_r_4 <X> T_1_21.sp4_v_t_47
 (10 15)  (28 351)  (28 351)  routing T_1_21.sp4_h_r_4 <X> T_1_21.sp4_v_t_47
 (27 15)  (45 351)  (45 351)  routing T_1_21.lc_trk_g1_0 <X> T_1_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 351)  (47 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 351)  (49 351)  routing T_1_21.lc_trk_g2_2 <X> T_1_21.wire_logic_cluster/lc_7/in_3


LogicTile_2_21

 (5 0)  (77 336)  (77 336)  routing T_2_21.sp4_v_b_0 <X> T_2_21.sp4_h_r_0
 (17 0)  (89 336)  (89 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 336)  (90 336)  routing T_2_21.wire_logic_cluster/lc_1/out <X> T_2_21.lc_trk_g0_1
 (26 0)  (98 336)  (98 336)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 336)  (100 336)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 336)  (101 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 336)  (104 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 336)  (105 336)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 336)  (106 336)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (112 336)  (112 336)  LC_0 Logic Functioning bit
 (6 1)  (78 337)  (78 337)  routing T_2_21.sp4_v_b_0 <X> T_2_21.sp4_h_r_0
 (9 1)  (81 337)  (81 337)  routing T_2_21.sp4_v_t_36 <X> T_2_21.sp4_v_b_1
 (22 1)  (94 337)  (94 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (97 337)  (97 337)  routing T_2_21.sp4_r_v_b_33 <X> T_2_21.lc_trk_g0_2
 (27 1)  (99 337)  (99 337)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 337)  (100 337)  routing T_2_21.lc_trk_g3_5 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 337)  (101 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 337)  (102 337)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 337)  (104 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (105 337)  (105 337)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.input_2_0
 (34 1)  (106 337)  (106 337)  routing T_2_21.lc_trk_g3_1 <X> T_2_21.input_2_0
 (1 2)  (73 338)  (73 338)  routing T_2_21.glb_netwk_5 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (74 338)  (74 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (84 338)  (84 338)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_h_l_39
 (14 2)  (86 338)  (86 338)  routing T_2_21.wire_logic_cluster/lc_4/out <X> T_2_21.lc_trk_g0_4
 (22 2)  (94 338)  (94 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 338)  (96 338)  routing T_2_21.bot_op_7 <X> T_2_21.lc_trk_g0_7
 (28 2)  (100 338)  (100 338)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 338)  (101 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 338)  (103 338)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 338)  (104 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 338)  (106 338)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 338)  (108 338)  LC_1 Logic Functioning bit
 (48 2)  (120 338)  (120 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (122 338)  (122 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 339)  (72 339)  routing T_2_21.glb_netwk_5 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (11 3)  (83 339)  (83 339)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_h_l_39
 (13 3)  (85 339)  (85 339)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_h_l_39
 (17 3)  (89 339)  (89 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (99 339)  (99 339)  routing T_2_21.lc_trk_g1_0 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 339)  (101 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 339)  (102 339)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 339)  (103 339)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (51 3)  (123 339)  (123 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (86 340)  (86 340)  routing T_2_21.sp4_h_r_8 <X> T_2_21.lc_trk_g1_0
 (16 4)  (88 340)  (88 340)  routing T_2_21.sp4_v_b_1 <X> T_2_21.lc_trk_g1_1
 (17 4)  (89 340)  (89 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (90 340)  (90 340)  routing T_2_21.sp4_v_b_1 <X> T_2_21.lc_trk_g1_1
 (29 4)  (101 340)  (101 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 340)  (102 340)  routing T_2_21.lc_trk_g0_7 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 340)  (103 340)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 340)  (104 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 340)  (105 340)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 340)  (106 340)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (43 4)  (115 340)  (115 340)  LC_2 Logic Functioning bit
 (4 5)  (76 341)  (76 341)  routing T_2_21.sp4_v_t_47 <X> T_2_21.sp4_h_r_3
 (15 5)  (87 341)  (87 341)  routing T_2_21.sp4_h_r_8 <X> T_2_21.lc_trk_g1_0
 (16 5)  (88 341)  (88 341)  routing T_2_21.sp4_h_r_8 <X> T_2_21.lc_trk_g1_0
 (17 5)  (89 341)  (89 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (28 5)  (100 341)  (100 341)  routing T_2_21.lc_trk_g2_0 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 341)  (101 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 341)  (102 341)  routing T_2_21.lc_trk_g0_7 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 341)  (104 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (105 341)  (105 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.input_2_2
 (34 5)  (106 341)  (106 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.input_2_2
 (35 5)  (107 341)  (107 341)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.input_2_2
 (21 6)  (93 342)  (93 342)  routing T_2_21.sp4_h_l_10 <X> T_2_21.lc_trk_g1_7
 (22 6)  (94 342)  (94 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (95 342)  (95 342)  routing T_2_21.sp4_h_l_10 <X> T_2_21.lc_trk_g1_7
 (24 6)  (96 342)  (96 342)  routing T_2_21.sp4_h_l_10 <X> T_2_21.lc_trk_g1_7
 (26 6)  (98 342)  (98 342)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 342)  (101 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 342)  (102 342)  routing T_2_21.lc_trk_g0_4 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 342)  (103 342)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 342)  (104 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 342)  (105 342)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (9 7)  (81 343)  (81 343)  routing T_2_21.sp4_v_b_4 <X> T_2_21.sp4_v_t_41
 (21 7)  (93 343)  (93 343)  routing T_2_21.sp4_h_l_10 <X> T_2_21.lc_trk_g1_7
 (26 7)  (98 343)  (98 343)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 343)  (99 343)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 343)  (100 343)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 343)  (101 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 343)  (103 343)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 343)  (108 343)  LC_3 Logic Functioning bit
 (38 7)  (110 343)  (110 343)  LC_3 Logic Functioning bit
 (48 7)  (120 343)  (120 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (84 344)  (84 344)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_h_r_8
 (13 8)  (85 344)  (85 344)  routing T_2_21.sp4_v_t_45 <X> T_2_21.sp4_v_b_8
 (14 8)  (86 344)  (86 344)  routing T_2_21.bnl_op_0 <X> T_2_21.lc_trk_g2_0
 (17 8)  (89 344)  (89 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (93 344)  (93 344)  routing T_2_21.sp4_h_r_43 <X> T_2_21.lc_trk_g2_3
 (22 8)  (94 344)  (94 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (95 344)  (95 344)  routing T_2_21.sp4_h_r_43 <X> T_2_21.lc_trk_g2_3
 (24 8)  (96 344)  (96 344)  routing T_2_21.sp4_h_r_43 <X> T_2_21.lc_trk_g2_3
 (25 8)  (97 344)  (97 344)  routing T_2_21.wire_logic_cluster/lc_2/out <X> T_2_21.lc_trk_g2_2
 (29 8)  (101 344)  (101 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 344)  (103 344)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 344)  (104 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 344)  (105 344)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 344)  (108 344)  LC_4 Logic Functioning bit
 (38 8)  (110 344)  (110 344)  LC_4 Logic Functioning bit
 (14 9)  (86 345)  (86 345)  routing T_2_21.bnl_op_0 <X> T_2_21.lc_trk_g2_0
 (17 9)  (89 345)  (89 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (90 345)  (90 345)  routing T_2_21.sp4_r_v_b_33 <X> T_2_21.lc_trk_g2_1
 (21 9)  (93 345)  (93 345)  routing T_2_21.sp4_h_r_43 <X> T_2_21.lc_trk_g2_3
 (22 9)  (94 345)  (94 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (108 345)  (108 345)  LC_4 Logic Functioning bit
 (38 9)  (110 345)  (110 345)  LC_4 Logic Functioning bit
 (51 9)  (123 345)  (123 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (87 346)  (87 346)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g2_5
 (17 10)  (89 346)  (89 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (90 346)  (90 346)  routing T_2_21.rgt_op_5 <X> T_2_21.lc_trk_g2_5
 (25 10)  (97 346)  (97 346)  routing T_2_21.wire_logic_cluster/lc_6/out <X> T_2_21.lc_trk_g2_6
 (26 10)  (98 346)  (98 346)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 346)  (99 346)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 346)  (101 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 346)  (104 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (109 346)  (109 346)  LC_5 Logic Functioning bit
 (39 10)  (111 346)  (111 346)  LC_5 Logic Functioning bit
 (40 10)  (112 346)  (112 346)  LC_5 Logic Functioning bit
 (50 10)  (122 346)  (122 346)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (94 347)  (94 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 347)  (98 347)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 347)  (99 347)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 347)  (100 347)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 347)  (101 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 347)  (103 347)  routing T_2_21.lc_trk_g0_2 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 347)  (108 347)  LC_5 Logic Functioning bit
 (38 11)  (110 347)  (110 347)  LC_5 Logic Functioning bit
 (10 12)  (82 348)  (82 348)  routing T_2_21.sp4_v_t_40 <X> T_2_21.sp4_h_r_10
 (11 12)  (83 348)  (83 348)  routing T_2_21.sp4_v_t_38 <X> T_2_21.sp4_v_b_11
 (12 12)  (84 348)  (84 348)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_h_r_11
 (13 12)  (85 348)  (85 348)  routing T_2_21.sp4_v_t_38 <X> T_2_21.sp4_v_b_11
 (15 12)  (87 348)  (87 348)  routing T_2_21.sp4_h_r_41 <X> T_2_21.lc_trk_g3_1
 (16 12)  (88 348)  (88 348)  routing T_2_21.sp4_h_r_41 <X> T_2_21.lc_trk_g3_1
 (17 12)  (89 348)  (89 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (90 348)  (90 348)  routing T_2_21.sp4_h_r_41 <X> T_2_21.lc_trk_g3_1
 (22 12)  (94 348)  (94 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 348)  (95 348)  routing T_2_21.sp4_v_t_30 <X> T_2_21.lc_trk_g3_3
 (24 12)  (96 348)  (96 348)  routing T_2_21.sp4_v_t_30 <X> T_2_21.lc_trk_g3_3
 (25 12)  (97 348)  (97 348)  routing T_2_21.sp4_h_r_42 <X> T_2_21.lc_trk_g3_2
 (26 12)  (98 348)  (98 348)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 348)  (100 348)  routing T_2_21.lc_trk_g2_1 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 348)  (101 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 348)  (104 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 348)  (105 348)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 348)  (106 348)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 348)  (108 348)  LC_6 Logic Functioning bit
 (43 12)  (115 348)  (115 348)  LC_6 Logic Functioning bit
 (45 12)  (117 348)  (117 348)  LC_6 Logic Functioning bit
 (50 12)  (122 348)  (122 348)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (83 349)  (83 349)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_h_r_11
 (13 13)  (85 349)  (85 349)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_h_r_11
 (15 13)  (87 349)  (87 349)  routing T_2_21.sp4_v_t_29 <X> T_2_21.lc_trk_g3_0
 (16 13)  (88 349)  (88 349)  routing T_2_21.sp4_v_t_29 <X> T_2_21.lc_trk_g3_0
 (17 13)  (89 349)  (89 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (90 349)  (90 349)  routing T_2_21.sp4_h_r_41 <X> T_2_21.lc_trk_g3_1
 (22 13)  (94 349)  (94 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (95 349)  (95 349)  routing T_2_21.sp4_h_r_42 <X> T_2_21.lc_trk_g3_2
 (24 13)  (96 349)  (96 349)  routing T_2_21.sp4_h_r_42 <X> T_2_21.lc_trk_g3_2
 (25 13)  (97 349)  (97 349)  routing T_2_21.sp4_h_r_42 <X> T_2_21.lc_trk_g3_2
 (26 13)  (98 349)  (98 349)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 349)  (100 349)  routing T_2_21.lc_trk_g2_6 <X> T_2_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 349)  (101 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 349)  (103 349)  routing T_2_21.lc_trk_g3_2 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 349)  (108 349)  LC_6 Logic Functioning bit
 (37 13)  (109 349)  (109 349)  LC_6 Logic Functioning bit
 (42 13)  (114 349)  (114 349)  LC_6 Logic Functioning bit
 (45 13)  (117 349)  (117 349)  LC_6 Logic Functioning bit
 (46 13)  (118 349)  (118 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (125 349)  (125 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (72 350)  (72 350)  routing T_2_21.glb_netwk_6 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 350)  (73 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (87 350)  (87 350)  routing T_2_21.sp4_h_l_24 <X> T_2_21.lc_trk_g3_5
 (16 14)  (88 350)  (88 350)  routing T_2_21.sp4_h_l_24 <X> T_2_21.lc_trk_g3_5
 (17 14)  (89 350)  (89 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (90 350)  (90 350)  routing T_2_21.sp4_h_l_24 <X> T_2_21.lc_trk_g3_5
 (0 15)  (72 351)  (72 351)  routing T_2_21.glb_netwk_6 <X> T_2_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (86 351)  (86 351)  routing T_2_21.sp4_r_v_b_44 <X> T_2_21.lc_trk_g3_4
 (17 15)  (89 351)  (89 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (19 15)  (91 351)  (91 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (94 351)  (94 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (95 351)  (95 351)  routing T_2_21.sp4_h_r_30 <X> T_2_21.lc_trk_g3_6
 (24 15)  (96 351)  (96 351)  routing T_2_21.sp4_h_r_30 <X> T_2_21.lc_trk_g3_6
 (25 15)  (97 351)  (97 351)  routing T_2_21.sp4_h_r_30 <X> T_2_21.lc_trk_g3_6


LogicTile_3_21

 (26 0)  (152 336)  (152 336)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (154 336)  (154 336)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 336)  (155 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 336)  (156 336)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 336)  (158 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 336)  (159 336)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 336)  (162 336)  LC_0 Logic Functioning bit
 (26 1)  (152 337)  (152 337)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 337)  (154 337)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 337)  (155 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 337)  (158 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (159 337)  (159 337)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.input_2_0
 (34 1)  (160 337)  (160 337)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.input_2_0
 (1 2)  (127 338)  (127 338)  routing T_3_21.glb_netwk_5 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (2 2)  (128 338)  (128 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (131 338)  (131 338)  routing T_3_21.sp4_v_t_43 <X> T_3_21.sp4_h_l_37
 (10 2)  (136 338)  (136 338)  routing T_3_21.sp4_v_b_8 <X> T_3_21.sp4_h_l_36
 (25 2)  (151 338)  (151 338)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g0_6
 (28 2)  (154 338)  (154 338)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 338)  (155 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 338)  (157 338)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 338)  (158 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 338)  (159 338)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (50 2)  (176 338)  (176 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 339)  (126 339)  routing T_3_21.glb_netwk_5 <X> T_3_21.wire_logic_cluster/lc_7/clk
 (4 3)  (130 339)  (130 339)  routing T_3_21.sp4_v_t_43 <X> T_3_21.sp4_h_l_37
 (6 3)  (132 339)  (132 339)  routing T_3_21.sp4_v_t_43 <X> T_3_21.sp4_h_l_37
 (22 3)  (148 339)  (148 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 339)  (149 339)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g0_6
 (24 3)  (150 339)  (150 339)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g0_6
 (25 3)  (151 339)  (151 339)  routing T_3_21.sp4_h_l_11 <X> T_3_21.lc_trk_g0_6
 (26 3)  (152 339)  (152 339)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 339)  (154 339)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 339)  (155 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 339)  (163 339)  LC_1 Logic Functioning bit
 (52 3)  (178 339)  (178 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (32 4)  (158 340)  (158 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 340)  (159 340)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 340)  (160 340)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 340)  (162 340)  LC_2 Logic Functioning bit
 (48 4)  (174 340)  (174 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (176 340)  (176 340)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (152 341)  (152 341)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 341)  (154 341)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 341)  (155 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 341)  (157 341)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (163 341)  (163 341)  LC_2 Logic Functioning bit
 (8 6)  (134 342)  (134 342)  routing T_3_21.sp4_v_t_41 <X> T_3_21.sp4_h_l_41
 (9 6)  (135 342)  (135 342)  routing T_3_21.sp4_v_t_41 <X> T_3_21.sp4_h_l_41
 (13 6)  (139 342)  (139 342)  routing T_3_21.sp4_v_b_5 <X> T_3_21.sp4_v_t_40
 (15 6)  (141 342)  (141 342)  routing T_3_21.sp4_v_b_21 <X> T_3_21.lc_trk_g1_5
 (16 6)  (142 342)  (142 342)  routing T_3_21.sp4_v_b_21 <X> T_3_21.lc_trk_g1_5
 (17 6)  (143 342)  (143 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (17 7)  (143 343)  (143 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (14 8)  (140 344)  (140 344)  routing T_3_21.bnl_op_0 <X> T_3_21.lc_trk_g2_0
 (15 8)  (141 344)  (141 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (16 8)  (142 344)  (142 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (17 8)  (143 344)  (143 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (144 344)  (144 344)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g2_1
 (21 8)  (147 344)  (147 344)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g2_3
 (22 8)  (148 344)  (148 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (149 344)  (149 344)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g2_3
 (24 8)  (150 344)  (150 344)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g2_3
 (26 8)  (152 344)  (152 344)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 344)  (153 344)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 344)  (155 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 344)  (156 344)  routing T_3_21.lc_trk_g1_4 <X> T_3_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 344)  (157 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 344)  (158 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 344)  (159 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 344)  (160 344)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 344)  (161 344)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.input_2_4
 (40 8)  (166 344)  (166 344)  LC_4 Logic Functioning bit
 (42 8)  (168 344)  (168 344)  LC_4 Logic Functioning bit
 (14 9)  (140 345)  (140 345)  routing T_3_21.bnl_op_0 <X> T_3_21.lc_trk_g2_0
 (17 9)  (143 345)  (143 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (148 345)  (148 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (149 345)  (149 345)  routing T_3_21.sp12_v_b_18 <X> T_3_21.lc_trk_g2_2
 (25 9)  (151 345)  (151 345)  routing T_3_21.sp12_v_b_18 <X> T_3_21.lc_trk_g2_2
 (27 9)  (153 345)  (153 345)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 345)  (155 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 345)  (157 345)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 345)  (158 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (161 345)  (161 345)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.input_2_4
 (40 9)  (166 345)  (166 345)  LC_4 Logic Functioning bit
 (5 10)  (131 346)  (131 346)  routing T_3_21.sp4_v_t_37 <X> T_3_21.sp4_h_l_43
 (8 10)  (134 346)  (134 346)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_l_42
 (9 10)  (135 346)  (135 346)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_l_42
 (10 10)  (136 346)  (136 346)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_l_42
 (13 10)  (139 346)  (139 346)  routing T_3_21.sp4_v_b_8 <X> T_3_21.sp4_v_t_45
 (15 10)  (141 346)  (141 346)  routing T_3_21.sp4_h_r_45 <X> T_3_21.lc_trk_g2_5
 (16 10)  (142 346)  (142 346)  routing T_3_21.sp4_h_r_45 <X> T_3_21.lc_trk_g2_5
 (17 10)  (143 346)  (143 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (144 346)  (144 346)  routing T_3_21.sp4_h_r_45 <X> T_3_21.lc_trk_g2_5
 (25 10)  (151 346)  (151 346)  routing T_3_21.sp12_v_b_6 <X> T_3_21.lc_trk_g2_6
 (27 10)  (153 346)  (153 346)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 346)  (154 346)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 346)  (155 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 346)  (157 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 346)  (158 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 346)  (159 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 346)  (160 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 346)  (162 346)  LC_5 Logic Functioning bit
 (38 10)  (164 346)  (164 346)  LC_5 Logic Functioning bit
 (39 10)  (165 346)  (165 346)  LC_5 Logic Functioning bit
 (40 10)  (166 346)  (166 346)  LC_5 Logic Functioning bit
 (41 10)  (167 346)  (167 346)  LC_5 Logic Functioning bit
 (45 10)  (171 346)  (171 346)  LC_5 Logic Functioning bit
 (50 10)  (176 346)  (176 346)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (130 347)  (130 347)  routing T_3_21.sp4_v_t_37 <X> T_3_21.sp4_h_l_43
 (6 11)  (132 347)  (132 347)  routing T_3_21.sp4_v_t_37 <X> T_3_21.sp4_h_l_43
 (15 11)  (141 347)  (141 347)  routing T_3_21.sp4_v_t_33 <X> T_3_21.lc_trk_g2_4
 (16 11)  (142 347)  (142 347)  routing T_3_21.sp4_v_t_33 <X> T_3_21.lc_trk_g2_4
 (17 11)  (143 347)  (143 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (144 347)  (144 347)  routing T_3_21.sp4_h_r_45 <X> T_3_21.lc_trk_g2_5
 (22 11)  (148 347)  (148 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (150 347)  (150 347)  routing T_3_21.sp12_v_b_6 <X> T_3_21.lc_trk_g2_6
 (25 11)  (151 347)  (151 347)  routing T_3_21.sp12_v_b_6 <X> T_3_21.lc_trk_g2_6
 (30 11)  (156 347)  (156 347)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 347)  (162 347)  LC_5 Logic Functioning bit
 (38 11)  (164 347)  (164 347)  LC_5 Logic Functioning bit
 (39 11)  (165 347)  (165 347)  LC_5 Logic Functioning bit
 (40 11)  (166 347)  (166 347)  LC_5 Logic Functioning bit
 (41 11)  (167 347)  (167 347)  LC_5 Logic Functioning bit
 (45 11)  (171 347)  (171 347)  LC_5 Logic Functioning bit
 (48 11)  (174 347)  (174 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (177 347)  (177 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (179 347)  (179 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (141 348)  (141 348)  routing T_3_21.sp4_h_r_41 <X> T_3_21.lc_trk_g3_1
 (16 12)  (142 348)  (142 348)  routing T_3_21.sp4_h_r_41 <X> T_3_21.lc_trk_g3_1
 (17 12)  (143 348)  (143 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (144 348)  (144 348)  routing T_3_21.sp4_h_r_41 <X> T_3_21.lc_trk_g3_1
 (21 12)  (147 348)  (147 348)  routing T_3_21.sp4_v_t_22 <X> T_3_21.lc_trk_g3_3
 (22 12)  (148 348)  (148 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (149 348)  (149 348)  routing T_3_21.sp4_v_t_22 <X> T_3_21.lc_trk_g3_3
 (25 12)  (151 348)  (151 348)  routing T_3_21.sp4_h_r_34 <X> T_3_21.lc_trk_g3_2
 (13 13)  (139 349)  (139 349)  routing T_3_21.sp4_v_t_43 <X> T_3_21.sp4_h_r_11
 (18 13)  (144 349)  (144 349)  routing T_3_21.sp4_h_r_41 <X> T_3_21.lc_trk_g3_1
 (21 13)  (147 349)  (147 349)  routing T_3_21.sp4_v_t_22 <X> T_3_21.lc_trk_g3_3
 (22 13)  (148 349)  (148 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 349)  (149 349)  routing T_3_21.sp4_h_r_34 <X> T_3_21.lc_trk_g3_2
 (24 13)  (150 349)  (150 349)  routing T_3_21.sp4_h_r_34 <X> T_3_21.lc_trk_g3_2
 (0 14)  (126 350)  (126 350)  routing T_3_21.glb_netwk_6 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 350)  (127 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (143 350)  (143 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (144 350)  (144 350)  routing T_3_21.wire_logic_cluster/lc_5/out <X> T_3_21.lc_trk_g3_5
 (0 15)  (126 351)  (126 351)  routing T_3_21.glb_netwk_6 <X> T_3_21.wire_logic_cluster/lc_7/s_r
 (8 15)  (134 351)  (134 351)  routing T_3_21.sp4_v_b_7 <X> T_3_21.sp4_v_t_47
 (10 15)  (136 351)  (136 351)  routing T_3_21.sp4_v_b_7 <X> T_3_21.sp4_v_t_47
 (22 15)  (148 351)  (148 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (149 351)  (149 351)  routing T_3_21.sp12_v_t_21 <X> T_3_21.lc_trk_g3_6
 (25 15)  (151 351)  (151 351)  routing T_3_21.sp12_v_t_21 <X> T_3_21.lc_trk_g3_6


LogicTile_4_21

 (3 0)  (183 336)  (183 336)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_v_b_0
 (10 0)  (190 336)  (190 336)  routing T_4_21.sp4_v_t_45 <X> T_4_21.sp4_h_r_1
 (12 0)  (192 336)  (192 336)  routing T_4_21.sp4_v_t_39 <X> T_4_21.sp4_h_r_2
 (26 0)  (206 336)  (206 336)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 336)  (208 336)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 336)  (209 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 336)  (211 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 336)  (212 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 336)  (213 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 336)  (214 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (48 0)  (228 336)  (228 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (206 337)  (206 337)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 337)  (208 337)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 337)  (209 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (217 337)  (217 337)  LC_0 Logic Functioning bit
 (39 1)  (219 337)  (219 337)  LC_0 Logic Functioning bit
 (1 2)  (181 338)  (181 338)  routing T_4_21.glb_netwk_5 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (182 338)  (182 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (202 338)  (202 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (204 338)  (204 338)  routing T_4_21.top_op_7 <X> T_4_21.lc_trk_g0_7
 (0 3)  (180 339)  (180 339)  routing T_4_21.glb_netwk_5 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (14 3)  (194 339)  (194 339)  routing T_4_21.sp4_h_r_4 <X> T_4_21.lc_trk_g0_4
 (15 3)  (195 339)  (195 339)  routing T_4_21.sp4_h_r_4 <X> T_4_21.lc_trk_g0_4
 (16 3)  (196 339)  (196 339)  routing T_4_21.sp4_h_r_4 <X> T_4_21.lc_trk_g0_4
 (17 3)  (197 339)  (197 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (201 339)  (201 339)  routing T_4_21.top_op_7 <X> T_4_21.lc_trk_g0_7
 (9 4)  (189 340)  (189 340)  routing T_4_21.sp4_v_t_41 <X> T_4_21.sp4_h_r_4
 (11 4)  (191 340)  (191 340)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_v_b_5
 (13 4)  (193 340)  (193 340)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_v_b_5
 (14 4)  (194 340)  (194 340)  routing T_4_21.lft_op_0 <X> T_4_21.lc_trk_g1_0
 (15 4)  (195 340)  (195 340)  routing T_4_21.sp4_h_r_1 <X> T_4_21.lc_trk_g1_1
 (16 4)  (196 340)  (196 340)  routing T_4_21.sp4_h_r_1 <X> T_4_21.lc_trk_g1_1
 (17 4)  (197 340)  (197 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (206 340)  (206 340)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 340)  (207 340)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 340)  (211 340)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 340)  (216 340)  LC_2 Logic Functioning bit
 (38 4)  (218 340)  (218 340)  LC_2 Logic Functioning bit
 (15 5)  (195 341)  (195 341)  routing T_4_21.lft_op_0 <X> T_4_21.lc_trk_g1_0
 (17 5)  (197 341)  (197 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (198 341)  (198 341)  routing T_4_21.sp4_h_r_1 <X> T_4_21.lc_trk_g1_1
 (27 5)  (207 341)  (207 341)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 341)  (208 341)  routing T_4_21.lc_trk_g3_5 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 341)  (211 341)  routing T_4_21.lc_trk_g0_7 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (8 6)  (188 342)  (188 342)  routing T_4_21.sp4_v_t_41 <X> T_4_21.sp4_h_l_41
 (9 6)  (189 342)  (189 342)  routing T_4_21.sp4_v_t_41 <X> T_4_21.sp4_h_l_41
 (25 6)  (205 342)  (205 342)  routing T_4_21.sp4_h_l_11 <X> T_4_21.lc_trk_g1_6
 (28 6)  (208 342)  (208 342)  routing T_4_21.lc_trk_g2_0 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 342)  (209 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 342)  (211 342)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 342)  (212 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 342)  (213 342)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 342)  (214 342)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (50 6)  (230 342)  (230 342)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (202 343)  (202 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (203 343)  (203 343)  routing T_4_21.sp4_h_l_11 <X> T_4_21.lc_trk_g1_6
 (24 7)  (204 343)  (204 343)  routing T_4_21.sp4_h_l_11 <X> T_4_21.lc_trk_g1_6
 (25 7)  (205 343)  (205 343)  routing T_4_21.sp4_h_l_11 <X> T_4_21.lc_trk_g1_6
 (26 7)  (206 343)  (206 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 343)  (207 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 343)  (208 343)  routing T_4_21.lc_trk_g3_2 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 343)  (209 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 343)  (211 343)  routing T_4_21.lc_trk_g3_7 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 343)  (216 343)  LC_3 Logic Functioning bit
 (3 8)  (183 344)  (183 344)  routing T_4_21.sp12_h_r_1 <X> T_4_21.sp12_v_b_1
 (6 8)  (186 344)  (186 344)  routing T_4_21.sp4_v_t_38 <X> T_4_21.sp4_v_b_6
 (8 8)  (188 344)  (188 344)  routing T_4_21.sp4_v_b_1 <X> T_4_21.sp4_h_r_7
 (9 8)  (189 344)  (189 344)  routing T_4_21.sp4_v_b_1 <X> T_4_21.sp4_h_r_7
 (10 8)  (190 344)  (190 344)  routing T_4_21.sp4_v_b_1 <X> T_4_21.sp4_h_r_7
 (17 8)  (197 344)  (197 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (205 344)  (205 344)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (3 9)  (183 345)  (183 345)  routing T_4_21.sp12_h_r_1 <X> T_4_21.sp12_v_b_1
 (5 9)  (185 345)  (185 345)  routing T_4_21.sp4_v_t_38 <X> T_4_21.sp4_v_b_6
 (15 9)  (195 345)  (195 345)  routing T_4_21.sp4_v_t_29 <X> T_4_21.lc_trk_g2_0
 (16 9)  (196 345)  (196 345)  routing T_4_21.sp4_v_t_29 <X> T_4_21.lc_trk_g2_0
 (17 9)  (197 345)  (197 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (198 345)  (198 345)  routing T_4_21.sp4_r_v_b_33 <X> T_4_21.lc_trk_g2_1
 (22 9)  (202 345)  (202 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 345)  (203 345)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (24 9)  (204 345)  (204 345)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (12 10)  (192 346)  (192 346)  routing T_4_21.sp4_v_t_45 <X> T_4_21.sp4_h_l_45
 (16 10)  (196 346)  (196 346)  routing T_4_21.sp4_v_t_16 <X> T_4_21.lc_trk_g2_5
 (17 10)  (197 346)  (197 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (198 346)  (198 346)  routing T_4_21.sp4_v_t_16 <X> T_4_21.lc_trk_g2_5
 (19 10)  (199 346)  (199 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (205 346)  (205 346)  routing T_4_21.sp4_v_b_30 <X> T_4_21.lc_trk_g2_6
 (32 10)  (212 346)  (212 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 346)  (213 346)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 346)  (216 346)  LC_5 Logic Functioning bit
 (37 10)  (217 346)  (217 346)  LC_5 Logic Functioning bit
 (38 10)  (218 346)  (218 346)  LC_5 Logic Functioning bit
 (39 10)  (219 346)  (219 346)  LC_5 Logic Functioning bit
 (45 10)  (225 346)  (225 346)  LC_5 Logic Functioning bit
 (4 11)  (184 347)  (184 347)  routing T_4_21.sp4_v_b_1 <X> T_4_21.sp4_h_l_43
 (11 11)  (191 347)  (191 347)  routing T_4_21.sp4_v_t_45 <X> T_4_21.sp4_h_l_45
 (22 11)  (202 347)  (202 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (203 347)  (203 347)  routing T_4_21.sp4_v_b_30 <X> T_4_21.lc_trk_g2_6
 (31 11)  (211 347)  (211 347)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 347)  (216 347)  LC_5 Logic Functioning bit
 (37 11)  (217 347)  (217 347)  LC_5 Logic Functioning bit
 (38 11)  (218 347)  (218 347)  LC_5 Logic Functioning bit
 (39 11)  (219 347)  (219 347)  LC_5 Logic Functioning bit
 (52 11)  (232 347)  (232 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (205 348)  (205 348)  routing T_4_21.bnl_op_2 <X> T_4_21.lc_trk_g3_2
 (28 12)  (208 348)  (208 348)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 348)  (209 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 348)  (210 348)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 348)  (211 348)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 348)  (212 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 348)  (214 348)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 348)  (215 348)  routing T_4_21.lc_trk_g0_4 <X> T_4_21.input_2_6
 (36 12)  (216 348)  (216 348)  LC_6 Logic Functioning bit
 (10 13)  (190 349)  (190 349)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_v_b_10
 (22 13)  (202 349)  (202 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (205 349)  (205 349)  routing T_4_21.bnl_op_2 <X> T_4_21.lc_trk_g3_2
 (27 13)  (207 349)  (207 349)  routing T_4_21.lc_trk_g1_1 <X> T_4_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 349)  (209 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 349)  (211 349)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 349)  (212 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (11 14)  (191 350)  (191 350)  routing T_4_21.sp4_v_b_3 <X> T_4_21.sp4_v_t_46
 (13 14)  (193 350)  (193 350)  routing T_4_21.sp4_v_b_3 <X> T_4_21.sp4_v_t_46
 (14 14)  (194 350)  (194 350)  routing T_4_21.sp4_v_b_36 <X> T_4_21.lc_trk_g3_4
 (17 14)  (197 350)  (197 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (198 350)  (198 350)  routing T_4_21.bnl_op_5 <X> T_4_21.lc_trk_g3_5
 (22 14)  (202 350)  (202 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (203 350)  (203 350)  routing T_4_21.sp12_v_b_23 <X> T_4_21.lc_trk_g3_7
 (14 15)  (194 351)  (194 351)  routing T_4_21.sp4_v_b_36 <X> T_4_21.lc_trk_g3_4
 (16 15)  (196 351)  (196 351)  routing T_4_21.sp4_v_b_36 <X> T_4_21.lc_trk_g3_4
 (17 15)  (197 351)  (197 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (198 351)  (198 351)  routing T_4_21.bnl_op_5 <X> T_4_21.lc_trk_g3_5
 (21 15)  (201 351)  (201 351)  routing T_4_21.sp12_v_b_23 <X> T_4_21.lc_trk_g3_7


LogicTile_5_21

 (2 0)  (236 336)  (236 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (237 336)  (237 336)  routing T_5_21.sp12_v_t_23 <X> T_5_21.sp12_v_b_0
 (8 0)  (242 336)  (242 336)  routing T_5_21.sp4_h_l_36 <X> T_5_21.sp4_h_r_1
 (25 0)  (259 336)  (259 336)  routing T_5_21.wire_logic_cluster/lc_2/out <X> T_5_21.lc_trk_g0_2
 (27 0)  (261 336)  (261 336)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 336)  (262 336)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 336)  (264 336)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 336)  (268 336)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 336)  (269 336)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_0
 (36 0)  (270 336)  (270 336)  LC_0 Logic Functioning bit
 (38 0)  (272 336)  (272 336)  LC_0 Logic Functioning bit
 (40 0)  (274 336)  (274 336)  LC_0 Logic Functioning bit
 (41 0)  (275 336)  (275 336)  LC_0 Logic Functioning bit
 (42 0)  (276 336)  (276 336)  LC_0 Logic Functioning bit
 (43 0)  (277 336)  (277 336)  LC_0 Logic Functioning bit
 (8 1)  (242 337)  (242 337)  routing T_5_21.sp4_h_l_36 <X> T_5_21.sp4_v_b_1
 (9 1)  (243 337)  (243 337)  routing T_5_21.sp4_h_l_36 <X> T_5_21.sp4_v_b_1
 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (261 337)  (261 337)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 337)  (262 337)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 337)  (263 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 337)  (264 337)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 337)  (265 337)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 337)  (266 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (267 337)  (267 337)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_0
 (34 1)  (268 337)  (268 337)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_0
 (37 1)  (271 337)  (271 337)  LC_0 Logic Functioning bit
 (38 1)  (272 337)  (272 337)  LC_0 Logic Functioning bit
 (39 1)  (273 337)  (273 337)  LC_0 Logic Functioning bit
 (40 1)  (274 337)  (274 337)  LC_0 Logic Functioning bit
 (41 1)  (275 337)  (275 337)  LC_0 Logic Functioning bit
 (42 1)  (276 337)  (276 337)  LC_0 Logic Functioning bit
 (43 1)  (277 337)  (277 337)  LC_0 Logic Functioning bit
 (1 2)  (235 338)  (235 338)  routing T_5_21.glb_netwk_5 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (240 338)  (240 338)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_v_t_37
 (14 2)  (248 338)  (248 338)  routing T_5_21.wire_logic_cluster/lc_4/out <X> T_5_21.lc_trk_g0_4
 (25 2)  (259 338)  (259 338)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g0_6
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (39 2)  (273 338)  (273 338)  LC_1 Logic Functioning bit
 (51 2)  (285 338)  (285 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (234 339)  (234 339)  routing T_5_21.glb_netwk_5 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (5 3)  (239 339)  (239 339)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_v_t_37
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (256 339)  (256 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (257 339)  (257 339)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g0_6
 (25 3)  (259 339)  (259 339)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g0_6
 (26 3)  (260 339)  (260 339)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 339)  (261 339)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 339)  (270 339)  LC_1 Logic Functioning bit
 (38 3)  (272 339)  (272 339)  LC_1 Logic Functioning bit
 (1 4)  (235 340)  (235 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (260 340)  (260 340)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 340)  (267 340)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 340)  (270 340)  LC_2 Logic Functioning bit
 (38 4)  (272 340)  (272 340)  LC_2 Logic Functioning bit
 (45 4)  (279 340)  (279 340)  LC_2 Logic Functioning bit
 (0 5)  (234 341)  (234 341)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/cen
 (22 5)  (256 341)  (256 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 341)  (258 341)  routing T_5_21.top_op_2 <X> T_5_21.lc_trk_g1_2
 (25 5)  (259 341)  (259 341)  routing T_5_21.top_op_2 <X> T_5_21.lc_trk_g1_2
 (26 5)  (260 341)  (260 341)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 341)  (263 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (271 341)  (271 341)  LC_2 Logic Functioning bit
 (39 5)  (273 341)  (273 341)  LC_2 Logic Functioning bit
 (45 5)  (279 341)  (279 341)  LC_2 Logic Functioning bit
 (53 5)  (287 341)  (287 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (238 342)  (238 342)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_v_t_38
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (257 342)  (257 342)  routing T_5_21.sp12_h_r_23 <X> T_5_21.lc_trk_g1_7
 (5 7)  (239 343)  (239 343)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_v_t_38
 (21 7)  (255 343)  (255 343)  routing T_5_21.sp12_h_r_23 <X> T_5_21.lc_trk_g1_7
 (22 7)  (256 343)  (256 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (257 343)  (257 343)  routing T_5_21.sp4_v_b_22 <X> T_5_21.lc_trk_g1_6
 (24 7)  (258 343)  (258 343)  routing T_5_21.sp4_v_b_22 <X> T_5_21.lc_trk_g1_6
 (15 8)  (249 344)  (249 344)  routing T_5_21.sp4_h_r_41 <X> T_5_21.lc_trk_g2_1
 (16 8)  (250 344)  (250 344)  routing T_5_21.sp4_h_r_41 <X> T_5_21.lc_trk_g2_1
 (17 8)  (251 344)  (251 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 344)  (252 344)  routing T_5_21.sp4_h_r_41 <X> T_5_21.lc_trk_g2_1
 (26 8)  (260 344)  (260 344)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (265 344)  (265 344)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 344)  (268 344)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 344)  (270 344)  LC_4 Logic Functioning bit
 (38 8)  (272 344)  (272 344)  LC_4 Logic Functioning bit
 (45 8)  (279 344)  (279 344)  LC_4 Logic Functioning bit
 (18 9)  (252 345)  (252 345)  routing T_5_21.sp4_h_r_41 <X> T_5_21.lc_trk_g2_1
 (26 9)  (260 345)  (260 345)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 345)  (265 345)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 345)  (271 345)  LC_4 Logic Functioning bit
 (39 9)  (273 345)  (273 345)  LC_4 Logic Functioning bit
 (45 9)  (279 345)  (279 345)  LC_4 Logic Functioning bit
 (46 9)  (280 345)  (280 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (238 346)  (238 346)  routing T_5_21.sp4_v_b_6 <X> T_5_21.sp4_v_t_43
 (31 10)  (265 346)  (265 346)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (271 346)  (271 346)  LC_5 Logic Functioning bit
 (39 10)  (273 346)  (273 346)  LC_5 Logic Functioning bit
 (46 10)  (280 346)  (280 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (260 347)  (260 347)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 347)  (261 347)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 347)  (270 347)  LC_5 Logic Functioning bit
 (38 11)  (272 347)  (272 347)  LC_5 Logic Functioning bit
 (5 12)  (239 348)  (239 348)  routing T_5_21.sp4_v_t_44 <X> T_5_21.sp4_h_r_9
 (15 12)  (249 348)  (249 348)  routing T_5_21.sp4_v_t_28 <X> T_5_21.lc_trk_g3_1
 (16 12)  (250 348)  (250 348)  routing T_5_21.sp4_v_t_28 <X> T_5_21.lc_trk_g3_1
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (234 350)  (234 350)  routing T_5_21.glb_netwk_4 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 350)  (235 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (239 350)  (239 350)  routing T_5_21.sp4_v_t_44 <X> T_5_21.sp4_h_l_44
 (8 14)  (242 350)  (242 350)  routing T_5_21.sp4_v_t_41 <X> T_5_21.sp4_h_l_47
 (9 14)  (243 350)  (243 350)  routing T_5_21.sp4_v_t_41 <X> T_5_21.sp4_h_l_47
 (10 14)  (244 350)  (244 350)  routing T_5_21.sp4_v_t_41 <X> T_5_21.sp4_h_l_47
 (16 14)  (250 350)  (250 350)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g3_5
 (17 14)  (251 350)  (251 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (252 350)  (252 350)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g3_5
 (29 14)  (263 350)  (263 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 350)  (264 350)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 350)  (265 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 350)  (268 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 350)  (270 350)  LC_7 Logic Functioning bit
 (38 14)  (272 350)  (272 350)  LC_7 Logic Functioning bit
 (45 14)  (279 350)  (279 350)  LC_7 Logic Functioning bit
 (47 14)  (281 350)  (281 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (6 15)  (240 351)  (240 351)  routing T_5_21.sp4_v_t_44 <X> T_5_21.sp4_h_l_44
 (18 15)  (252 351)  (252 351)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g3_5
 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (257 351)  (257 351)  routing T_5_21.sp12_v_b_14 <X> T_5_21.lc_trk_g3_6
 (30 15)  (264 351)  (264 351)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 351)  (265 351)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 351)  (270 351)  LC_7 Logic Functioning bit
 (38 15)  (272 351)  (272 351)  LC_7 Logic Functioning bit
 (45 15)  (279 351)  (279 351)  LC_7 Logic Functioning bit


LogicTile_6_21

 (22 0)  (310 336)  (310 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (312 336)  (312 336)  routing T_6_21.top_op_3 <X> T_6_21.lc_trk_g0_3
 (27 0)  (315 336)  (315 336)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 336)  (316 336)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 336)  (318 336)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 336)  (319 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 336)  (321 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (53 0)  (341 336)  (341 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (9 1)  (297 337)  (297 337)  routing T_6_21.sp4_v_t_36 <X> T_6_21.sp4_v_b_1
 (21 1)  (309 337)  (309 337)  routing T_6_21.top_op_3 <X> T_6_21.lc_trk_g0_3
 (27 1)  (315 337)  (315 337)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 337)  (316 337)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 337)  (320 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 337)  (322 337)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.input_2_0
 (35 1)  (323 337)  (323 337)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.input_2_0
 (1 2)  (289 338)  (289 338)  routing T_6_21.glb_netwk_5 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (291 338)  (291 338)  routing T_6_21.sp12_h_r_0 <X> T_6_21.sp12_h_l_23
 (26 2)  (314 338)  (314 338)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (31 2)  (319 338)  (319 338)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 338)  (321 338)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 338)  (324 338)  LC_1 Logic Functioning bit
 (38 2)  (326 338)  (326 338)  LC_1 Logic Functioning bit
 (45 2)  (333 338)  (333 338)  LC_1 Logic Functioning bit
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_5 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (3 3)  (291 339)  (291 339)  routing T_6_21.sp12_h_r_0 <X> T_6_21.sp12_h_l_23
 (5 3)  (293 339)  (293 339)  routing T_6_21.sp4_h_l_37 <X> T_6_21.sp4_v_t_37
 (26 3)  (314 339)  (314 339)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 339)  (316 339)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 339)  (319 339)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (325 339)  (325 339)  LC_1 Logic Functioning bit
 (39 3)  (327 339)  (327 339)  LC_1 Logic Functioning bit
 (45 3)  (333 339)  (333 339)  LC_1 Logic Functioning bit
 (1 4)  (289 340)  (289 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (292 340)  (292 340)  routing T_6_21.sp4_h_l_38 <X> T_6_21.sp4_v_b_3
 (22 4)  (310 340)  (310 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (312 340)  (312 340)  routing T_6_21.top_op_3 <X> T_6_21.lc_trk_g1_3
 (25 4)  (313 340)  (313 340)  routing T_6_21.sp4_h_l_7 <X> T_6_21.lc_trk_g1_2
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 340)  (319 340)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 340)  (321 340)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 340)  (322 340)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 340)  (324 340)  LC_2 Logic Functioning bit
 (38 4)  (326 340)  (326 340)  LC_2 Logic Functioning bit
 (0 5)  (288 341)  (288 341)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (5 5)  (293 341)  (293 341)  routing T_6_21.sp4_h_l_38 <X> T_6_21.sp4_v_b_3
 (21 5)  (309 341)  (309 341)  routing T_6_21.top_op_3 <X> T_6_21.lc_trk_g1_3
 (22 5)  (310 341)  (310 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (311 341)  (311 341)  routing T_6_21.sp4_h_l_7 <X> T_6_21.lc_trk_g1_2
 (24 5)  (312 341)  (312 341)  routing T_6_21.sp4_h_l_7 <X> T_6_21.lc_trk_g1_2
 (25 5)  (313 341)  (313 341)  routing T_6_21.sp4_h_l_7 <X> T_6_21.lc_trk_g1_2
 (27 5)  (315 341)  (315 341)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 341)  (316 341)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 341)  (318 341)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (9 6)  (297 342)  (297 342)  routing T_6_21.sp4_h_r_1 <X> T_6_21.sp4_h_l_41
 (10 6)  (298 342)  (298 342)  routing T_6_21.sp4_h_r_1 <X> T_6_21.sp4_h_l_41
 (15 6)  (303 342)  (303 342)  routing T_6_21.sp4_h_r_13 <X> T_6_21.lc_trk_g1_5
 (16 6)  (304 342)  (304 342)  routing T_6_21.sp4_h_r_13 <X> T_6_21.lc_trk_g1_5
 (17 6)  (305 342)  (305 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (306 342)  (306 342)  routing T_6_21.sp4_h_r_13 <X> T_6_21.lc_trk_g1_5
 (26 6)  (314 342)  (314 342)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 342)  (316 342)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 342)  (317 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 342)  (318 342)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 342)  (322 342)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 342)  (323 342)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.input_2_3
 (36 6)  (324 342)  (324 342)  LC_3 Logic Functioning bit
 (27 7)  (315 343)  (315 343)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 343)  (316 343)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 343)  (319 343)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 343)  (320 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (321 343)  (321 343)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.input_2_3
 (46 7)  (334 343)  (334 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (28 8)  (316 344)  (316 344)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 344)  (318 344)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 344)  (322 344)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 344)  (324 344)  LC_4 Logic Functioning bit
 (38 8)  (326 344)  (326 344)  LC_4 Logic Functioning bit
 (45 8)  (333 344)  (333 344)  LC_4 Logic Functioning bit
 (30 9)  (318 345)  (318 345)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 345)  (319 345)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 345)  (324 345)  LC_4 Logic Functioning bit
 (38 9)  (326 345)  (326 345)  LC_4 Logic Functioning bit
 (45 9)  (333 345)  (333 345)  LC_4 Logic Functioning bit
 (14 10)  (302 346)  (302 346)  routing T_6_21.wire_logic_cluster/lc_4/out <X> T_6_21.lc_trk_g2_4
 (15 10)  (303 346)  (303 346)  routing T_6_21.tnr_op_5 <X> T_6_21.lc_trk_g2_5
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (310 346)  (310 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (313 346)  (313 346)  routing T_6_21.rgt_op_6 <X> T_6_21.lc_trk_g2_6
 (26 10)  (314 346)  (314 346)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 346)  (316 346)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 346)  (317 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 346)  (318 346)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 346)  (322 346)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 346)  (324 346)  LC_5 Logic Functioning bit
 (38 10)  (326 346)  (326 346)  LC_5 Logic Functioning bit
 (48 10)  (336 346)  (336 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (305 347)  (305 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (310 347)  (310 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (312 347)  (312 347)  routing T_6_21.rgt_op_6 <X> T_6_21.lc_trk_g2_6
 (27 11)  (315 347)  (315 347)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 347)  (316 347)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 347)  (319 347)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (17 12)  (305 348)  (305 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 348)  (306 348)  routing T_6_21.wire_logic_cluster/lc_1/out <X> T_6_21.lc_trk_g3_1
 (4 13)  (292 349)  (292 349)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_h_r_9
 (0 14)  (288 350)  (288 350)  routing T_6_21.glb_netwk_4 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 350)  (289 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (294 350)  (294 350)  routing T_6_21.sp4_v_b_6 <X> T_6_21.sp4_v_t_44
 (14 14)  (302 350)  (302 350)  routing T_6_21.sp4_v_b_36 <X> T_6_21.lc_trk_g3_4
 (26 14)  (314 350)  (314 350)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (31 14)  (319 350)  (319 350)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 350)  (322 350)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 350)  (324 350)  LC_7 Logic Functioning bit
 (38 14)  (326 350)  (326 350)  LC_7 Logic Functioning bit
 (45 14)  (333 350)  (333 350)  LC_7 Logic Functioning bit
 (47 14)  (335 350)  (335 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (293 351)  (293 351)  routing T_6_21.sp4_v_b_6 <X> T_6_21.sp4_v_t_44
 (14 15)  (302 351)  (302 351)  routing T_6_21.sp4_v_b_36 <X> T_6_21.lc_trk_g3_4
 (16 15)  (304 351)  (304 351)  routing T_6_21.sp4_v_b_36 <X> T_6_21.lc_trk_g3_4
 (17 15)  (305 351)  (305 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (314 351)  (314 351)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 351)  (316 351)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 351)  (317 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (325 351)  (325 351)  LC_7 Logic Functioning bit
 (39 15)  (327 351)  (327 351)  LC_7 Logic Functioning bit
 (45 15)  (333 351)  (333 351)  LC_7 Logic Functioning bit


LogicTile_7_21

 (3 0)  (345 336)  (345 336)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_v_b_0
 (14 0)  (356 336)  (356 336)  routing T_7_21.lft_op_0 <X> T_7_21.lc_trk_g0_0
 (21 0)  (363 336)  (363 336)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g0_3
 (22 0)  (364 336)  (364 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (367 336)  (367 336)  routing T_7_21.lft_op_2 <X> T_7_21.lc_trk_g0_2
 (26 0)  (368 336)  (368 336)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 336)  (372 336)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 336)  (377 336)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.input_2_0
 (36 0)  (378 336)  (378 336)  LC_0 Logic Functioning bit
 (37 0)  (379 336)  (379 336)  LC_0 Logic Functioning bit
 (40 0)  (382 336)  (382 336)  LC_0 Logic Functioning bit
 (41 0)  (383 336)  (383 336)  LC_0 Logic Functioning bit
 (9 1)  (351 337)  (351 337)  routing T_7_21.sp4_v_t_36 <X> T_7_21.sp4_v_b_1
 (15 1)  (357 337)  (357 337)  routing T_7_21.lft_op_0 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (364 337)  (364 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (366 337)  (366 337)  routing T_7_21.lft_op_2 <X> T_7_21.lc_trk_g0_2
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 337)  (370 337)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 337)  (372 337)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 337)  (374 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (376 337)  (376 337)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.input_2_0
 (35 1)  (377 337)  (377 337)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.input_2_0
 (36 1)  (378 337)  (378 337)  LC_0 Logic Functioning bit
 (40 1)  (382 337)  (382 337)  LC_0 Logic Functioning bit
 (41 1)  (383 337)  (383 337)  LC_0 Logic Functioning bit
 (42 1)  (384 337)  (384 337)  LC_0 Logic Functioning bit
 (1 2)  (343 338)  (343 338)  routing T_7_21.glb_netwk_5 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (346 338)  (346 338)  routing T_7_21.sp4_h_r_6 <X> T_7_21.sp4_v_t_37
 (6 2)  (348 338)  (348 338)  routing T_7_21.sp4_h_r_6 <X> T_7_21.sp4_v_t_37
 (17 2)  (359 338)  (359 338)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (360 338)  (360 338)  routing T_7_21.wire_logic_cluster/lc_5/out <X> T_7_21.lc_trk_g0_5
 (22 2)  (364 338)  (364 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (365 338)  (365 338)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (24 2)  (366 338)  (366 338)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 338)  (375 338)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 338)  (376 338)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (41 2)  (383 338)  (383 338)  LC_1 Logic Functioning bit
 (43 2)  (385 338)  (385 338)  LC_1 Logic Functioning bit
 (50 2)  (392 338)  (392 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 339)  (342 339)  routing T_7_21.glb_netwk_5 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (5 3)  (347 339)  (347 339)  routing T_7_21.sp4_h_r_6 <X> T_7_21.sp4_v_t_37
 (21 3)  (363 339)  (363 339)  routing T_7_21.sp4_h_r_7 <X> T_7_21.lc_trk_g0_7
 (28 3)  (370 339)  (370 339)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 339)  (372 339)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 339)  (373 339)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 339)  (378 339)  LC_1 Logic Functioning bit
 (37 3)  (379 339)  (379 339)  LC_1 Logic Functioning bit
 (39 3)  (381 339)  (381 339)  LC_1 Logic Functioning bit
 (40 3)  (382 339)  (382 339)  LC_1 Logic Functioning bit
 (42 3)  (384 339)  (384 339)  LC_1 Logic Functioning bit
 (0 4)  (342 340)  (342 340)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/cen
 (1 4)  (343 340)  (343 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (5 4)  (347 340)  (347 340)  routing T_7_21.sp4_v_b_9 <X> T_7_21.sp4_h_r_3
 (12 4)  (354 340)  (354 340)  routing T_7_21.sp4_h_l_39 <X> T_7_21.sp4_h_r_5
 (21 4)  (363 340)  (363 340)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g1_3
 (22 4)  (364 340)  (364 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (373 340)  (373 340)  routing T_7_21.lc_trk_g0_5 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (380 340)  (380 340)  LC_2 Logic Functioning bit
 (39 4)  (381 340)  (381 340)  LC_2 Logic Functioning bit
 (42 4)  (384 340)  (384 340)  LC_2 Logic Functioning bit
 (43 4)  (385 340)  (385 340)  LC_2 Logic Functioning bit
 (50 4)  (392 340)  (392 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (342 341)  (342 341)  routing T_7_21.glb_netwk_7 <X> T_7_21.wire_logic_cluster/lc_7/cen
 (4 5)  (346 341)  (346 341)  routing T_7_21.sp4_v_b_9 <X> T_7_21.sp4_h_r_3
 (6 5)  (348 341)  (348 341)  routing T_7_21.sp4_v_b_9 <X> T_7_21.sp4_h_r_3
 (13 5)  (355 341)  (355 341)  routing T_7_21.sp4_h_l_39 <X> T_7_21.sp4_h_r_5
 (19 5)  (361 341)  (361 341)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (38 5)  (380 341)  (380 341)  LC_2 Logic Functioning bit
 (39 5)  (381 341)  (381 341)  LC_2 Logic Functioning bit
 (42 5)  (384 341)  (384 341)  LC_2 Logic Functioning bit
 (43 5)  (385 341)  (385 341)  LC_2 Logic Functioning bit
 (15 6)  (357 342)  (357 342)  routing T_7_21.top_op_5 <X> T_7_21.lc_trk_g1_5
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (363 342)  (363 342)  routing T_7_21.wire_logic_cluster/lc_7/out <X> T_7_21.lc_trk_g1_7
 (22 6)  (364 342)  (364 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (370 342)  (370 342)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 342)  (372 342)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 342)  (376 342)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 342)  (378 342)  LC_3 Logic Functioning bit
 (37 6)  (379 342)  (379 342)  LC_3 Logic Functioning bit
 (39 6)  (381 342)  (381 342)  LC_3 Logic Functioning bit
 (43 6)  (385 342)  (385 342)  LC_3 Logic Functioning bit
 (50 6)  (392 342)  (392 342)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (350 343)  (350 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (9 7)  (351 343)  (351 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (10 7)  (352 343)  (352 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (18 7)  (360 343)  (360 343)  routing T_7_21.top_op_5 <X> T_7_21.lc_trk_g1_5
 (27 7)  (369 343)  (369 343)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 343)  (370 343)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 343)  (372 343)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 343)  (373 343)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 343)  (378 343)  LC_3 Logic Functioning bit
 (37 7)  (379 343)  (379 343)  LC_3 Logic Functioning bit
 (38 7)  (380 343)  (380 343)  LC_3 Logic Functioning bit
 (39 7)  (381 343)  (381 343)  LC_3 Logic Functioning bit
 (17 8)  (359 344)  (359 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 344)  (360 344)  routing T_7_21.wire_logic_cluster/lc_1/out <X> T_7_21.lc_trk_g2_1
 (25 8)  (367 344)  (367 344)  routing T_7_21.sp4_v_t_23 <X> T_7_21.lc_trk_g2_2
 (26 8)  (368 344)  (368 344)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 344)  (375 344)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (380 344)  (380 344)  LC_4 Logic Functioning bit
 (39 8)  (381 344)  (381 344)  LC_4 Logic Functioning bit
 (42 8)  (384 344)  (384 344)  LC_4 Logic Functioning bit
 (43 8)  (385 344)  (385 344)  LC_4 Logic Functioning bit
 (50 8)  (392 344)  (392 344)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (393 344)  (393 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (364 345)  (364 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 345)  (365 345)  routing T_7_21.sp4_v_t_23 <X> T_7_21.lc_trk_g2_2
 (25 9)  (367 345)  (367 345)  routing T_7_21.sp4_v_t_23 <X> T_7_21.lc_trk_g2_2
 (28 9)  (370 345)  (370 345)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (380 345)  (380 345)  LC_4 Logic Functioning bit
 (39 9)  (381 345)  (381 345)  LC_4 Logic Functioning bit
 (42 9)  (384 345)  (384 345)  LC_4 Logic Functioning bit
 (43 9)  (385 345)  (385 345)  LC_4 Logic Functioning bit
 (11 10)  (353 346)  (353 346)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (13 10)  (355 346)  (355 346)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (14 10)  (356 346)  (356 346)  routing T_7_21.sp4_v_t_17 <X> T_7_21.lc_trk_g2_4
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (360 346)  (360 346)  routing T_7_21.bnl_op_5 <X> T_7_21.lc_trk_g2_5
 (21 10)  (363 346)  (363 346)  routing T_7_21.sp4_h_r_39 <X> T_7_21.lc_trk_g2_7
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (365 346)  (365 346)  routing T_7_21.sp4_h_r_39 <X> T_7_21.lc_trk_g2_7
 (24 10)  (366 346)  (366 346)  routing T_7_21.sp4_h_r_39 <X> T_7_21.lc_trk_g2_7
 (25 10)  (367 346)  (367 346)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g2_6
 (26 10)  (368 346)  (368 346)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 346)  (373 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 346)  (375 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 346)  (376 346)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 346)  (377 346)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_5
 (36 10)  (378 346)  (378 346)  LC_5 Logic Functioning bit
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (39 10)  (381 346)  (381 346)  LC_5 Logic Functioning bit
 (40 10)  (382 346)  (382 346)  LC_5 Logic Functioning bit
 (43 10)  (385 346)  (385 346)  LC_5 Logic Functioning bit
 (12 11)  (354 347)  (354 347)  routing T_7_21.sp4_h_r_2 <X> T_7_21.sp4_v_t_45
 (16 11)  (358 347)  (358 347)  routing T_7_21.sp4_v_t_17 <X> T_7_21.lc_trk_g2_4
 (17 11)  (359 347)  (359 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (360 347)  (360 347)  routing T_7_21.bnl_op_5 <X> T_7_21.lc_trk_g2_5
 (22 11)  (364 347)  (364 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 347)  (365 347)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g2_6
 (25 11)  (367 347)  (367 347)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g2_6
 (26 11)  (368 347)  (368 347)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 347)  (374 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (375 347)  (375 347)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_5
 (34 11)  (376 347)  (376 347)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_5
 (36 11)  (378 347)  (378 347)  LC_5 Logic Functioning bit
 (38 11)  (380 347)  (380 347)  LC_5 Logic Functioning bit
 (41 11)  (383 347)  (383 347)  LC_5 Logic Functioning bit
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (5 12)  (347 348)  (347 348)  routing T_7_21.sp4_v_b_3 <X> T_7_21.sp4_h_r_9
 (16 12)  (358 348)  (358 348)  routing T_7_21.sp12_v_t_14 <X> T_7_21.lc_trk_g3_1
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (364 348)  (364 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (370 348)  (370 348)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 348)  (372 348)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 348)  (373 348)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 348)  (379 348)  LC_6 Logic Functioning bit
 (42 12)  (384 348)  (384 348)  LC_6 Logic Functioning bit
 (45 12)  (387 348)  (387 348)  LC_6 Logic Functioning bit
 (46 12)  (388 348)  (388 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (392 348)  (392 348)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (393 348)  (393 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (395 348)  (395 348)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (4 13)  (346 349)  (346 349)  routing T_7_21.sp4_v_b_3 <X> T_7_21.sp4_h_r_9
 (6 13)  (348 349)  (348 349)  routing T_7_21.sp4_v_b_3 <X> T_7_21.sp4_h_r_9
 (17 13)  (359 349)  (359 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (360 349)  (360 349)  routing T_7_21.sp12_v_t_14 <X> T_7_21.lc_trk_g3_1
 (21 13)  (363 349)  (363 349)  routing T_7_21.sp4_r_v_b_43 <X> T_7_21.lc_trk_g3_3
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 349)  (370 349)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 349)  (372 349)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 349)  (378 349)  LC_6 Logic Functioning bit
 (38 13)  (380 349)  (380 349)  LC_6 Logic Functioning bit
 (45 13)  (387 349)  (387 349)  LC_6 Logic Functioning bit
 (0 14)  (342 350)  (342 350)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 350)  (343 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 350)  (346 350)  routing T_7_21.sp4_v_b_9 <X> T_7_21.sp4_v_t_44
 (13 14)  (355 350)  (355 350)  routing T_7_21.sp4_h_r_11 <X> T_7_21.sp4_v_t_46
 (15 14)  (357 350)  (357 350)  routing T_7_21.tnl_op_5 <X> T_7_21.lc_trk_g3_5
 (17 14)  (359 350)  (359 350)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (368 350)  (368 350)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 350)  (371 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 350)  (373 350)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 350)  (374 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 350)  (376 350)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 350)  (377 350)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_7
 (37 14)  (379 350)  (379 350)  LC_7 Logic Functioning bit
 (38 14)  (380 350)  (380 350)  LC_7 Logic Functioning bit
 (41 14)  (383 350)  (383 350)  LC_7 Logic Functioning bit
 (42 14)  (384 350)  (384 350)  LC_7 Logic Functioning bit
 (43 14)  (385 350)  (385 350)  LC_7 Logic Functioning bit
 (0 15)  (342 351)  (342 351)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (12 15)  (354 351)  (354 351)  routing T_7_21.sp4_h_r_11 <X> T_7_21.sp4_v_t_46
 (14 15)  (356 351)  (356 351)  routing T_7_21.sp4_r_v_b_44 <X> T_7_21.lc_trk_g3_4
 (17 15)  (359 351)  (359 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (360 351)  (360 351)  routing T_7_21.tnl_op_5 <X> T_7_21.lc_trk_g3_5
 (26 15)  (368 351)  (368 351)  routing T_7_21.lc_trk_g0_7 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 351)  (371 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 351)  (372 351)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 351)  (374 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (375 351)  (375 351)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_7
 (34 15)  (376 351)  (376 351)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.input_2_7
 (37 15)  (379 351)  (379 351)  LC_7 Logic Functioning bit
 (39 15)  (381 351)  (381 351)  LC_7 Logic Functioning bit
 (40 15)  (382 351)  (382 351)  LC_7 Logic Functioning bit
 (42 15)  (384 351)  (384 351)  LC_7 Logic Functioning bit
 (43 15)  (385 351)  (385 351)  LC_7 Logic Functioning bit


RAM_Tile_8_21

 (6 0)  (402 336)  (402 336)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_v_b_0
 (14 0)  (410 336)  (410 336)  routing T_8_21.sp4_v_b_8 <X> T_8_21.lc_trk_g0_0
 (28 0)  (424 336)  (424 336)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_bram/ram/WDATA_15
 (29 0)  (425 336)  (425 336)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_15
 (30 0)  (426 336)  (426 336)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_bram/ram/WDATA_15
 (5 1)  (401 337)  (401 337)  routing T_8_21.sp4_v_t_44 <X> T_8_21.sp4_v_b_0
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 337)  (410 337)  routing T_8_21.sp4_v_b_8 <X> T_8_21.lc_trk_g0_0
 (16 1)  (412 337)  (412 337)  routing T_8_21.sp4_v_b_8 <X> T_8_21.lc_trk_g0_0
 (17 1)  (413 337)  (413 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (30 1)  (426 337)  (426 337)  routing T_8_21.lc_trk_g2_7 <X> T_8_21.wire_bram/ram/WDATA_15
 (36 1)  (432 337)  (432 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_bram/ram/RDATA_15 sp4_h_r_0
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_5 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (6 2)  (402 338)  (402 338)  routing T_8_21.sp4_h_l_42 <X> T_8_21.sp4_v_t_37
 (13 2)  (409 338)  (409 338)  routing T_8_21.sp4_v_b_2 <X> T_8_21.sp4_v_t_39
 (14 2)  (410 338)  (410 338)  routing T_8_21.sp4_h_l_1 <X> T_8_21.lc_trk_g0_4
 (15 2)  (411 338)  (411 338)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (16 2)  (412 338)  (412 338)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (17 2)  (413 338)  (413 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (423 338)  (423 338)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/WDATA_14
 (28 2)  (424 338)  (424 338)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/WDATA_14
 (29 2)  (425 338)  (425 338)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_14
 (30 2)  (426 338)  (426 338)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/WDATA_14
 (41 2)  (437 338)  (437 338)  Enable bit of Mux _out_links/OutMuxb_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_35
 (0 3)  (396 339)  (396 339)  routing T_8_21.glb_netwk_5 <X> T_8_21.wire_bram/ram/RCLK
 (1 3)  (397 339)  (397 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_l_9 sp4_h_r_17
 (15 3)  (411 339)  (411 339)  routing T_8_21.sp4_h_l_1 <X> T_8_21.lc_trk_g0_4
 (16 3)  (412 339)  (412 339)  routing T_8_21.sp4_h_l_1 <X> T_8_21.lc_trk_g0_4
 (17 3)  (413 339)  (413 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (414 339)  (414 339)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (5 4)  (401 340)  (401 340)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (27 4)  (423 340)  (423 340)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_13
 (28 4)  (424 340)  (424 340)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_13
 (29 4)  (425 340)  (425 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (37 4)  (433 340)  (433 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (4 5)  (400 341)  (400 341)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (6 5)  (402 341)  (402 341)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (30 5)  (426 341)  (426 341)  routing T_8_21.lc_trk_g3_2 <X> T_8_21.wire_bram/ram/WDATA_13
 (29 6)  (425 342)  (425 342)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_12
 (30 6)  (426 342)  (426 342)  routing T_8_21.lc_trk_g0_4 <X> T_8_21.wire_bram/ram/WDATA_12
 (37 7)  (433 343)  (433 343)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_12 sp4_h_l_11
 (4 8)  (400 344)  (400 344)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_v_b_6
 (6 8)  (402 344)  (402 344)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_v_b_6
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 344)  (426 344)  routing T_8_21.lc_trk_g0_5 <X> T_8_21.wire_bram/ram/WDATA_11
 (4 9)  (400 345)  (400 345)  routing T_8_21.sp4_v_t_36 <X> T_8_21.sp4_h_r_6
 (36 9)  (432 345)  (432 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (14 10)  (410 346)  (410 346)  routing T_8_21.sp4_v_b_28 <X> T_8_21.lc_trk_g2_4
 (22 10)  (418 346)  (418 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (419 346)  (419 346)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g2_7
 (24 10)  (420 346)  (420 346)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g2_7
 (29 10)  (425 346)  (425 346)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_10
 (16 11)  (412 347)  (412 347)  routing T_8_21.sp4_v_b_28 <X> T_8_21.lc_trk_g2_4
 (17 11)  (413 347)  (413 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (417 347)  (417 347)  routing T_8_21.sp4_h_r_31 <X> T_8_21.lc_trk_g2_7
 (37 11)  (433 347)  (433 347)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_10 sp4_h_l_15
 (3 12)  (399 348)  (399 348)  routing T_8_21.sp12_v_t_22 <X> T_8_21.sp12_h_r_1
 (10 12)  (406 348)  (406 348)  routing T_8_21.sp4_v_t_40 <X> T_8_21.sp4_h_r_10
 (13 12)  (409 348)  (409 348)  routing T_8_21.sp4_v_t_46 <X> T_8_21.sp4_v_b_11
 (21 12)  (417 348)  (417 348)  routing T_8_21.sp4_h_l_22 <X> T_8_21.lc_trk_g3_3
 (22 12)  (418 348)  (418 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (419 348)  (419 348)  routing T_8_21.sp4_h_l_22 <X> T_8_21.lc_trk_g3_3
 (24 12)  (420 348)  (420 348)  routing T_8_21.sp4_h_l_22 <X> T_8_21.lc_trk_g3_3
 (25 12)  (421 348)  (421 348)  routing T_8_21.sp4_h_r_34 <X> T_8_21.lc_trk_g3_2
 (27 12)  (423 348)  (423 348)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_9
 (28 12)  (424 348)  (424 348)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_9
 (29 12)  (425 348)  (425 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_9
 (30 12)  (426 348)  (426 348)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_9
 (22 13)  (418 349)  (418 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (419 349)  (419 349)  routing T_8_21.sp4_h_r_34 <X> T_8_21.lc_trk_g3_2
 (24 13)  (420 349)  (420 349)  routing T_8_21.sp4_h_r_34 <X> T_8_21.lc_trk_g3_2
 (37 13)  (433 349)  (433 349)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (17 14)  (413 350)  (413 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (423 350)  (423 350)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.wire_bram/ram/WDATA_8
 (28 14)  (424 350)  (424 350)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.wire_bram/ram/WDATA_8
 (29 14)  (425 350)  (425 350)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_8
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_bram/ram/RE
 (14 15)  (410 351)  (410 351)  routing T_8_21.sp12_v_b_20 <X> T_8_21.lc_trk_g3_4
 (16 15)  (412 351)  (412 351)  routing T_8_21.sp12_v_b_20 <X> T_8_21.lc_trk_g3_4
 (17 15)  (413 351)  (413 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (30 15)  (426 351)  (426 351)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.wire_bram/ram/WDATA_8


LogicTile_9_21

 (15 0)  (453 336)  (453 336)  routing T_9_21.sp4_v_b_17 <X> T_9_21.lc_trk_g0_1
 (16 0)  (454 336)  (454 336)  routing T_9_21.sp4_v_b_17 <X> T_9_21.lc_trk_g0_1
 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (459 336)  (459 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (461 336)  (461 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (25 0)  (463 336)  (463 336)  routing T_9_21.sp4_h_r_10 <X> T_9_21.lc_trk_g0_2
 (28 0)  (466 336)  (466 336)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 336)  (469 336)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 336)  (471 336)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (40 0)  (478 336)  (478 336)  LC_0 Logic Functioning bit
 (42 0)  (480 336)  (480 336)  LC_0 Logic Functioning bit
 (21 1)  (459 337)  (459 337)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 337)  (461 337)  routing T_9_21.sp4_h_r_10 <X> T_9_21.lc_trk_g0_2
 (24 1)  (462 337)  (462 337)  routing T_9_21.sp4_h_r_10 <X> T_9_21.lc_trk_g0_2
 (26 1)  (464 337)  (464 337)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 337)  (465 337)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 337)  (466 337)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g2_3 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 337)  (473 337)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.input_2_0
 (38 1)  (476 337)  (476 337)  LC_0 Logic Functioning bit
 (39 1)  (477 337)  (477 337)  LC_0 Logic Functioning bit
 (40 1)  (478 337)  (478 337)  LC_0 Logic Functioning bit
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (42 1)  (480 337)  (480 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (5 2)  (443 338)  (443 338)  routing T_9_21.sp4_h_r_9 <X> T_9_21.sp4_h_l_37
 (21 2)  (459 338)  (459 338)  routing T_9_21.lft_op_7 <X> T_9_21.lc_trk_g0_7
 (22 2)  (460 338)  (460 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (462 338)  (462 338)  routing T_9_21.lft_op_7 <X> T_9_21.lc_trk_g0_7
 (26 2)  (464 338)  (464 338)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (40 2)  (478 338)  (478 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (50 2)  (488 338)  (488 338)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (442 339)  (442 339)  routing T_9_21.sp4_h_r_9 <X> T_9_21.sp4_h_l_37
 (26 3)  (464 339)  (464 339)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (47 3)  (485 339)  (485 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (442 340)  (442 340)  routing T_9_21.sp4_h_l_44 <X> T_9_21.sp4_v_b_3
 (6 4)  (444 340)  (444 340)  routing T_9_21.sp4_h_l_44 <X> T_9_21.sp4_v_b_3
 (8 4)  (446 340)  (446 340)  routing T_9_21.sp4_v_b_10 <X> T_9_21.sp4_h_r_4
 (9 4)  (447 340)  (447 340)  routing T_9_21.sp4_v_b_10 <X> T_9_21.sp4_h_r_4
 (10 4)  (448 340)  (448 340)  routing T_9_21.sp4_v_b_10 <X> T_9_21.sp4_h_r_4
 (11 4)  (449 340)  (449 340)  routing T_9_21.sp4_v_t_39 <X> T_9_21.sp4_v_b_5
 (16 4)  (454 340)  (454 340)  routing T_9_21.sp4_v_b_1 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (456 340)  (456 340)  routing T_9_21.sp4_v_b_1 <X> T_9_21.lc_trk_g1_1
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (461 340)  (461 340)  routing T_9_21.sp4_v_b_19 <X> T_9_21.lc_trk_g1_3
 (24 4)  (462 340)  (462 340)  routing T_9_21.sp4_v_b_19 <X> T_9_21.lc_trk_g1_3
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 340)  (469 340)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (46 4)  (484 340)  (484 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (443 341)  (443 341)  routing T_9_21.sp4_h_l_44 <X> T_9_21.sp4_v_b_3
 (12 5)  (450 341)  (450 341)  routing T_9_21.sp4_v_t_39 <X> T_9_21.sp4_v_b_5
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (27 6)  (465 342)  (465 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (46 6)  (484 342)  (484 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (442 343)  (442 343)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_h_l_38
 (6 7)  (444 343)  (444 343)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_h_l_38
 (8 7)  (446 343)  (446 343)  routing T_9_21.sp4_h_l_41 <X> T_9_21.sp4_v_t_41
 (19 7)  (457 343)  (457 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (31 7)  (469 343)  (469 343)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 343)  (474 343)  LC_3 Logic Functioning bit
 (38 7)  (476 343)  (476 343)  LC_3 Logic Functioning bit
 (16 8)  (454 344)  (454 344)  routing T_9_21.sp4_v_b_33 <X> T_9_21.lc_trk_g2_1
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.sp4_v_b_33 <X> T_9_21.lc_trk_g2_1
 (22 8)  (460 344)  (460 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (461 344)  (461 344)  routing T_9_21.sp12_v_b_19 <X> T_9_21.lc_trk_g2_3
 (8 9)  (446 345)  (446 345)  routing T_9_21.sp4_h_l_36 <X> T_9_21.sp4_v_b_7
 (9 9)  (447 345)  (447 345)  routing T_9_21.sp4_h_l_36 <X> T_9_21.sp4_v_b_7
 (10 9)  (448 345)  (448 345)  routing T_9_21.sp4_h_l_36 <X> T_9_21.sp4_v_b_7
 (11 9)  (449 345)  (449 345)  routing T_9_21.sp4_h_l_45 <X> T_9_21.sp4_h_r_8
 (14 9)  (452 345)  (452 345)  routing T_9_21.sp12_v_b_16 <X> T_9_21.lc_trk_g2_0
 (16 9)  (454 345)  (454 345)  routing T_9_21.sp12_v_b_16 <X> T_9_21.lc_trk_g2_0
 (17 9)  (455 345)  (455 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (456 345)  (456 345)  routing T_9_21.sp4_v_b_33 <X> T_9_21.lc_trk_g2_1
 (21 9)  (459 345)  (459 345)  routing T_9_21.sp12_v_b_19 <X> T_9_21.lc_trk_g2_3
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (461 345)  (461 345)  routing T_9_21.sp12_v_b_18 <X> T_9_21.lc_trk_g2_2
 (25 9)  (463 345)  (463 345)  routing T_9_21.sp12_v_b_18 <X> T_9_21.lc_trk_g2_2
 (4 10)  (442 346)  (442 346)  routing T_9_21.sp4_v_b_6 <X> T_9_21.sp4_v_t_43
 (8 10)  (446 346)  (446 346)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_l_42
 (9 10)  (447 346)  (447 346)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_l_42
 (10 10)  (448 346)  (448 346)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_l_42
 (13 10)  (451 346)  (451 346)  routing T_9_21.sp4_v_b_8 <X> T_9_21.sp4_v_t_45
 (16 10)  (454 346)  (454 346)  routing T_9_21.sp12_v_b_21 <X> T_9_21.lc_trk_g2_5
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 346)  (472 346)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (40 10)  (478 346)  (478 346)  LC_5 Logic Functioning bit
 (42 10)  (480 346)  (480 346)  LC_5 Logic Functioning bit
 (52 10)  (490 346)  (490 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (447 347)  (447 347)  routing T_9_21.sp4_v_b_11 <X> T_9_21.sp4_v_t_42
 (10 11)  (448 347)  (448 347)  routing T_9_21.sp4_v_b_11 <X> T_9_21.sp4_v_t_42
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (456 347)  (456 347)  routing T_9_21.sp12_v_b_21 <X> T_9_21.lc_trk_g2_5
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (38 11)  (476 347)  (476 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (40 11)  (478 347)  (478 347)  LC_5 Logic Functioning bit
 (42 11)  (480 347)  (480 347)  LC_5 Logic Functioning bit
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 348)  (461 348)  routing T_9_21.sp4_v_t_30 <X> T_9_21.lc_trk_g3_3
 (24 12)  (462 348)  (462 348)  routing T_9_21.sp4_v_t_30 <X> T_9_21.lc_trk_g3_3
 (26 12)  (464 348)  (464 348)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (41 12)  (479 348)  (479 348)  LC_6 Logic Functioning bit
 (43 12)  (481 348)  (481 348)  LC_6 Logic Functioning bit
 (27 13)  (465 349)  (465 349)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (4 14)  (442 350)  (442 350)  routing T_9_21.sp4_v_b_9 <X> T_9_21.sp4_v_t_44
 (15 14)  (453 350)  (453 350)  routing T_9_21.sp4_h_l_24 <X> T_9_21.lc_trk_g3_5
 (16 14)  (454 350)  (454 350)  routing T_9_21.sp4_h_l_24 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 350)  (456 350)  routing T_9_21.sp4_h_l_24 <X> T_9_21.lc_trk_g3_5
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 350)  (479 350)  LC_7 Logic Functioning bit
 (47 14)  (485 350)  (485 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (488 350)  (488 350)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (441 351)  (441 351)  routing T_9_21.sp12_h_l_22 <X> T_9_21.sp12_v_t_22
 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (38 15)  (476 351)  (476 351)  LC_7 Logic Functioning bit
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (8 1)  (500 337)  (500 337)  routing T_10_21.sp4_v_t_47 <X> T_10_21.sp4_v_b_1
 (10 1)  (502 337)  (502 337)  routing T_10_21.sp4_v_t_47 <X> T_10_21.sp4_v_b_1
 (11 1)  (503 337)  (503 337)  routing T_10_21.sp4_h_l_43 <X> T_10_21.sp4_h_r_2
 (13 1)  (505 337)  (505 337)  routing T_10_21.sp4_h_l_43 <X> T_10_21.sp4_h_r_2
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_5 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (497 338)  (497 338)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_h_l_37
 (8 2)  (500 338)  (500 338)  routing T_10_21.sp4_v_t_42 <X> T_10_21.sp4_h_l_36
 (9 2)  (501 338)  (501 338)  routing T_10_21.sp4_v_t_42 <X> T_10_21.sp4_h_l_36
 (10 2)  (502 338)  (502 338)  routing T_10_21.sp4_v_t_42 <X> T_10_21.sp4_h_l_36
 (14 2)  (506 338)  (506 338)  routing T_10_21.sp4_v_t_1 <X> T_10_21.lc_trk_g0_4
 (0 3)  (492 339)  (492 339)  routing T_10_21.glb_netwk_5 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (4 3)  (496 339)  (496 339)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_h_l_37
 (6 3)  (498 339)  (498 339)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_h_l_37
 (12 3)  (504 339)  (504 339)  routing T_10_21.sp4_h_l_39 <X> T_10_21.sp4_v_t_39
 (14 3)  (506 339)  (506 339)  routing T_10_21.sp4_v_t_1 <X> T_10_21.lc_trk_g0_4
 (16 3)  (508 339)  (508 339)  routing T_10_21.sp4_v_t_1 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (0 4)  (492 340)  (492 340)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (1 4)  (493 340)  (493 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (496 340)  (496 340)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_b_3
 (6 4)  (498 340)  (498 340)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_b_3
 (26 4)  (518 340)  (518 340)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 340)  (522 340)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 340)  (525 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (0 5)  (492 341)  (492 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (1 5)  (493 341)  (493 341)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (5 5)  (497 341)  (497 341)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_b_3
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 341)  (525 341)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_2
 (34 5)  (526 341)  (526 341)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_2
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (53 5)  (545 341)  (545 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (498 342)  (498 342)  routing T_10_21.sp4_v_b_0 <X> T_10_21.sp4_v_t_38
 (13 6)  (505 342)  (505 342)  routing T_10_21.sp4_v_b_5 <X> T_10_21.sp4_v_t_40
 (15 6)  (507 342)  (507 342)  routing T_10_21.sp12_h_r_5 <X> T_10_21.lc_trk_g1_5
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.sp12_h_r_5 <X> T_10_21.lc_trk_g1_5
 (28 6)  (520 342)  (520 342)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (40 6)  (532 342)  (532 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (50 6)  (542 342)  (542 342)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (544 342)  (544 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (497 343)  (497 343)  routing T_10_21.sp4_v_b_0 <X> T_10_21.sp4_v_t_38
 (18 7)  (510 343)  (510 343)  routing T_10_21.sp12_h_r_5 <X> T_10_21.lc_trk_g1_5
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 343)  (515 343)  routing T_10_21.sp4_h_r_6 <X> T_10_21.lc_trk_g1_6
 (24 7)  (516 343)  (516 343)  routing T_10_21.sp4_h_r_6 <X> T_10_21.lc_trk_g1_6
 (25 7)  (517 343)  (517 343)  routing T_10_21.sp4_h_r_6 <X> T_10_21.lc_trk_g1_6
 (26 7)  (518 343)  (518 343)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 343)  (520 343)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 343)  (522 343)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 343)  (530 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (45 7)  (537 343)  (537 343)  LC_3 Logic Functioning bit
 (5 8)  (497 344)  (497 344)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_h_r_6
 (12 8)  (504 344)  (504 344)  routing T_10_21.sp4_v_b_2 <X> T_10_21.sp4_h_r_8
 (16 8)  (508 344)  (508 344)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g2_1
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 344)  (510 344)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g2_1
 (21 8)  (513 344)  (513 344)  routing T_10_21.sp4_v_t_22 <X> T_10_21.lc_trk_g2_3
 (22 8)  (514 344)  (514 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (515 344)  (515 344)  routing T_10_21.sp4_v_t_22 <X> T_10_21.lc_trk_g2_3
 (26 8)  (518 344)  (518 344)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 344)  (523 344)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 344)  (527 344)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.input_2_4
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (40 8)  (532 344)  (532 344)  LC_4 Logic Functioning bit
 (41 8)  (533 344)  (533 344)  LC_4 Logic Functioning bit
 (42 8)  (534 344)  (534 344)  LC_4 Logic Functioning bit
 (8 9)  (500 345)  (500 345)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_v_b_7
 (10 9)  (502 345)  (502 345)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_v_b_7
 (11 9)  (503 345)  (503 345)  routing T_10_21.sp4_v_b_2 <X> T_10_21.sp4_h_r_8
 (13 9)  (505 345)  (505 345)  routing T_10_21.sp4_v_b_2 <X> T_10_21.sp4_h_r_8
 (18 9)  (510 345)  (510 345)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g2_1
 (21 9)  (513 345)  (513 345)  routing T_10_21.sp4_v_t_22 <X> T_10_21.lc_trk_g2_3
 (26 9)  (518 345)  (518 345)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 345)  (520 345)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (526 345)  (526 345)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.input_2_4
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (40 9)  (532 345)  (532 345)  LC_4 Logic Functioning bit
 (41 9)  (533 345)  (533 345)  LC_4 Logic Functioning bit
 (42 9)  (534 345)  (534 345)  LC_4 Logic Functioning bit
 (9 10)  (501 346)  (501 346)  routing T_10_21.sp4_v_b_7 <X> T_10_21.sp4_h_l_42
 (11 10)  (503 346)  (503 346)  routing T_10_21.sp4_h_r_2 <X> T_10_21.sp4_v_t_45
 (13 10)  (505 346)  (505 346)  routing T_10_21.sp4_h_r_2 <X> T_10_21.sp4_v_t_45
 (15 10)  (507 346)  (507 346)  routing T_10_21.sp4_v_t_32 <X> T_10_21.lc_trk_g2_5
 (16 10)  (508 346)  (508 346)  routing T_10_21.sp4_v_t_32 <X> T_10_21.lc_trk_g2_5
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (517 346)  (517 346)  routing T_10_21.sp4_h_r_38 <X> T_10_21.lc_trk_g2_6
 (26 10)  (518 346)  (518 346)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 346)  (520 346)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (50 10)  (542 346)  (542 346)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (504 347)  (504 347)  routing T_10_21.sp4_h_r_2 <X> T_10_21.sp4_v_t_45
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (515 347)  (515 347)  routing T_10_21.sp4_h_r_38 <X> T_10_21.lc_trk_g2_6
 (24 11)  (516 347)  (516 347)  routing T_10_21.sp4_h_r_38 <X> T_10_21.lc_trk_g2_6
 (28 11)  (520 347)  (520 347)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (48 11)  (540 347)  (540 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (496 348)  (496 348)  routing T_10_21.sp4_v_t_36 <X> T_10_21.sp4_v_b_9
 (6 12)  (498 348)  (498 348)  routing T_10_21.sp4_v_t_36 <X> T_10_21.sp4_v_b_9
 (8 12)  (500 348)  (500 348)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_r_10
 (9 12)  (501 348)  (501 348)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_r_10
 (10 12)  (502 348)  (502 348)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_r_10
 (14 12)  (506 348)  (506 348)  routing T_10_21.sp4_v_t_21 <X> T_10_21.lc_trk_g3_0
 (15 12)  (507 348)  (507 348)  routing T_10_21.sp4_h_r_33 <X> T_10_21.lc_trk_g3_1
 (16 12)  (508 348)  (508 348)  routing T_10_21.sp4_h_r_33 <X> T_10_21.lc_trk_g3_1
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.sp4_h_r_33 <X> T_10_21.lc_trk_g3_1
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (517 348)  (517 348)  routing T_10_21.sp4_h_r_34 <X> T_10_21.lc_trk_g3_2
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (40 12)  (532 348)  (532 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (48 12)  (540 348)  (540 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (542 348)  (542 348)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (506 349)  (506 349)  routing T_10_21.sp4_v_t_21 <X> T_10_21.lc_trk_g3_0
 (16 13)  (508 349)  (508 349)  routing T_10_21.sp4_v_t_21 <X> T_10_21.lc_trk_g3_0
 (17 13)  (509 349)  (509 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (513 349)  (513 349)  routing T_10_21.sp4_r_v_b_43 <X> T_10_21.lc_trk_g3_3
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 349)  (515 349)  routing T_10_21.sp4_h_r_34 <X> T_10_21.lc_trk_g3_2
 (24 13)  (516 349)  (516 349)  routing T_10_21.sp4_h_r_34 <X> T_10_21.lc_trk_g3_2
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 349)  (532 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (45 13)  (537 349)  (537 349)  LC_6 Logic Functioning bit
 (0 14)  (492 350)  (492 350)  routing T_10_21.glb_netwk_4 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (495 350)  (495 350)  routing T_10_21.sp12_v_b_1 <X> T_10_21.sp12_v_t_22
 (6 14)  (498 350)  (498 350)  routing T_10_21.sp4_h_l_41 <X> T_10_21.sp4_v_t_44
 (8 14)  (500 350)  (500 350)  routing T_10_21.sp4_v_t_47 <X> T_10_21.sp4_h_l_47
 (9 14)  (501 350)  (501 350)  routing T_10_21.sp4_v_t_47 <X> T_10_21.sp4_h_l_47
 (11 14)  (503 350)  (503 350)  routing T_10_21.sp4_v_b_8 <X> T_10_21.sp4_v_t_46
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (513 350)  (513 350)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 350)  (515 350)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7
 (11 15)  (503 351)  (503 351)  routing T_10_21.sp4_h_r_3 <X> T_10_21.sp4_h_l_46
 (12 15)  (504 351)  (504 351)  routing T_10_21.sp4_v_b_8 <X> T_10_21.sp4_v_t_46
 (13 15)  (505 351)  (505 351)  routing T_10_21.sp4_h_r_3 <X> T_10_21.sp4_h_l_46
 (14 15)  (506 351)  (506 351)  routing T_10_21.sp4_r_v_b_44 <X> T_10_21.lc_trk_g3_4
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (513 351)  (513 351)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7


LogicTile_11_21

 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (567 336)  (567 336)  routing T_11_21.sp4_h_r_19 <X> T_11_21.lc_trk_g0_3
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 336)  (569 336)  routing T_11_21.sp4_h_r_19 <X> T_11_21.lc_trk_g0_3
 (24 0)  (570 336)  (570 336)  routing T_11_21.sp4_h_r_19 <X> T_11_21.lc_trk_g0_3
 (18 1)  (564 337)  (564 337)  routing T_11_21.sp4_r_v_b_34 <X> T_11_21.lc_trk_g0_1
 (21 1)  (567 337)  (567 337)  routing T_11_21.sp4_h_r_19 <X> T_11_21.lc_trk_g0_3
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_5 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (10 2)  (556 338)  (556 338)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_h_l_36
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp4_h_r_7 <X> T_11_21.lc_trk_g0_7
 (24 2)  (570 338)  (570 338)  routing T_11_21.sp4_h_r_7 <X> T_11_21.lc_trk_g0_7
 (0 3)  (546 339)  (546 339)  routing T_11_21.glb_netwk_5 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (11 3)  (557 339)  (557 339)  routing T_11_21.sp4_h_r_2 <X> T_11_21.sp4_h_l_39
 (21 3)  (567 339)  (567 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.lc_trk_g0_7
 (0 4)  (546 340)  (546 340)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 4)  (547 340)  (547 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (550 340)  (550 340)  routing T_11_21.sp4_h_l_44 <X> T_11_21.sp4_v_b_3
 (6 4)  (552 340)  (552 340)  routing T_11_21.sp4_h_l_44 <X> T_11_21.sp4_v_b_3
 (15 4)  (561 340)  (561 340)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g1_1
 (16 4)  (562 340)  (562 340)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g1_1
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 340)  (577 340)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (581 340)  (581 340)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.input_2_2
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (47 4)  (593 340)  (593 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (546 341)  (546 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 5)  (547 341)  (547 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (5 5)  (551 341)  (551 341)  routing T_11_21.sp4_h_l_44 <X> T_11_21.sp4_v_b_3
 (18 5)  (564 341)  (564 341)  routing T_11_21.sp4_h_r_1 <X> T_11_21.lc_trk_g1_1
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 341)  (573 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 341)  (574 341)  routing T_11_21.lc_trk_g3_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 341)  (580 341)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.input_2_2
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (15 6)  (561 342)  (561 342)  routing T_11_21.sp4_h_r_21 <X> T_11_21.lc_trk_g1_5
 (16 6)  (562 342)  (562 342)  routing T_11_21.sp4_h_r_21 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 342)  (564 342)  routing T_11_21.sp4_h_r_21 <X> T_11_21.lc_trk_g1_5
 (25 6)  (571 342)  (571 342)  routing T_11_21.sp4_v_b_6 <X> T_11_21.lc_trk_g1_6
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (40 6)  (586 342)  (586 342)  LC_3 Logic Functioning bit
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (45 6)  (591 342)  (591 342)  LC_3 Logic Functioning bit
 (47 6)  (593 342)  (593 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 342)  (596 342)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (558 343)  (558 343)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_t_40
 (18 7)  (564 343)  (564 343)  routing T_11_21.sp4_h_r_21 <X> T_11_21.lc_trk_g1_5
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (569 343)  (569 343)  routing T_11_21.sp4_v_b_6 <X> T_11_21.lc_trk_g1_6
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 343)  (586 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (45 7)  (591 343)  (591 343)  LC_3 Logic Functioning bit
 (6 8)  (552 344)  (552 344)  routing T_11_21.sp4_h_r_1 <X> T_11_21.sp4_v_b_6
 (10 8)  (556 344)  (556 344)  routing T_11_21.sp4_v_t_39 <X> T_11_21.sp4_h_r_7
 (19 8)  (565 344)  (565 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (27 8)  (573 344)  (573 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 344)  (574 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 344)  (576 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (8 9)  (554 345)  (554 345)  routing T_11_21.sp4_v_t_41 <X> T_11_21.sp4_v_b_7
 (10 9)  (556 345)  (556 345)  routing T_11_21.sp4_v_t_41 <X> T_11_21.sp4_v_b_7
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 345)  (569 345)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g2_2
 (24 9)  (570 345)  (570 345)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g2_2
 (30 9)  (576 345)  (576 345)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 345)  (577 345)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (8 10)  (554 346)  (554 346)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_l_42
 (9 10)  (555 346)  (555 346)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_l_42
 (10 10)  (556 346)  (556 346)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_h_l_42
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (569 346)  (569 346)  routing T_11_21.sp12_v_t_12 <X> T_11_21.lc_trk_g2_7
 (26 10)  (572 346)  (572 346)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 346)  (574 346)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 346)  (579 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (50 10)  (596 346)  (596 346)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (599 346)  (599 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (550 347)  (550 347)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_h_l_43
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 347)  (576 347)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (39 11)  (585 347)  (585 347)  LC_5 Logic Functioning bit
 (8 12)  (554 348)  (554 348)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_h_r_10
 (9 12)  (555 348)  (555 348)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_h_r_10
 (10 12)  (556 348)  (556 348)  routing T_11_21.sp4_v_b_4 <X> T_11_21.sp4_h_r_10
 (14 12)  (560 348)  (560 348)  routing T_11_21.bnl_op_0 <X> T_11_21.lc_trk_g3_0
 (15 12)  (561 348)  (561 348)  routing T_11_21.sp4_v_t_28 <X> T_11_21.lc_trk_g3_1
 (16 12)  (562 348)  (562 348)  routing T_11_21.sp4_v_t_28 <X> T_11_21.lc_trk_g3_1
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp4_v_t_30 <X> T_11_21.lc_trk_g3_3
 (24 12)  (570 348)  (570 348)  routing T_11_21.sp4_v_t_30 <X> T_11_21.lc_trk_g3_3
 (26 12)  (572 348)  (572 348)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 348)  (573 348)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 348)  (576 348)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (40 12)  (586 348)  (586 348)  LC_6 Logic Functioning bit
 (45 12)  (591 348)  (591 348)  LC_6 Logic Functioning bit
 (48 12)  (594 348)  (594 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (596 348)  (596 348)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (554 349)  (554 349)  routing T_11_21.sp4_v_t_42 <X> T_11_21.sp4_v_b_10
 (10 13)  (556 349)  (556 349)  routing T_11_21.sp4_v_t_42 <X> T_11_21.sp4_v_b_10
 (14 13)  (560 349)  (560 349)  routing T_11_21.bnl_op_0 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (572 349)  (572 349)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 349)  (574 349)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 349)  (576 349)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (41 13)  (587 349)  (587 349)  LC_6 Logic Functioning bit
 (45 13)  (591 349)  (591 349)  LC_6 Logic Functioning bit
 (0 14)  (546 350)  (546 350)  routing T_11_21.glb_netwk_4 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (552 350)  (552 350)  routing T_11_21.sp4_h_l_41 <X> T_11_21.sp4_v_t_44
 (22 14)  (568 350)  (568 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp4_h_r_38 <X> T_11_21.lc_trk_g3_6
 (21 15)  (567 351)  (567 351)  routing T_11_21.sp4_r_v_b_47 <X> T_11_21.lc_trk_g3_7
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 351)  (569 351)  routing T_11_21.sp4_h_r_38 <X> T_11_21.lc_trk_g3_6
 (24 15)  (570 351)  (570 351)  routing T_11_21.sp4_h_r_38 <X> T_11_21.lc_trk_g3_6


LogicTile_12_21

 (12 0)  (612 336)  (612 336)  routing T_12_21.sp4_h_l_46 <X> T_12_21.sp4_h_r_2
 (15 0)  (615 336)  (615 336)  routing T_12_21.sp4_h_r_9 <X> T_12_21.lc_trk_g0_1
 (16 0)  (616 336)  (616 336)  routing T_12_21.sp4_h_r_9 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (618 336)  (618 336)  routing T_12_21.sp4_h_r_9 <X> T_12_21.lc_trk_g0_1
 (25 0)  (625 336)  (625 336)  routing T_12_21.sp4_h_l_7 <X> T_12_21.lc_trk_g0_2
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 336)  (630 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 336)  (631 336)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 336)  (635 336)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.input_2_0
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (40 0)  (640 336)  (640 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (42 0)  (642 336)  (642 336)  LC_0 Logic Functioning bit
 (13 1)  (613 337)  (613 337)  routing T_12_21.sp4_h_l_46 <X> T_12_21.sp4_h_r_2
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 337)  (623 337)  routing T_12_21.sp4_h_l_7 <X> T_12_21.lc_trk_g0_2
 (24 1)  (624 337)  (624 337)  routing T_12_21.sp4_h_l_7 <X> T_12_21.lc_trk_g0_2
 (25 1)  (625 337)  (625 337)  routing T_12_21.sp4_h_l_7 <X> T_12_21.lc_trk_g0_2
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (40 1)  (640 337)  (640 337)  LC_0 Logic Functioning bit
 (41 1)  (641 337)  (641 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_5 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (626 338)  (626 338)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 338)  (630 338)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (40 2)  (640 338)  (640 338)  LC_1 Logic Functioning bit
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (42 2)  (642 338)  (642 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (50 2)  (650 338)  (650 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 338)  (652 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (600 339)  (600 339)  routing T_12_21.glb_netwk_5 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (5 3)  (605 339)  (605 339)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_t_37
 (10 3)  (610 339)  (610 339)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_t_36
 (14 3)  (614 339)  (614 339)  routing T_12_21.sp12_h_r_20 <X> T_12_21.lc_trk_g0_4
 (16 3)  (616 339)  (616 339)  routing T_12_21.sp12_h_r_20 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (622 339)  (622 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 339)  (625 339)  routing T_12_21.sp4_r_v_b_30 <X> T_12_21.lc_trk_g0_6
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (40 3)  (640 339)  (640 339)  LC_1 Logic Functioning bit
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (42 3)  (642 339)  (642 339)  LC_1 Logic Functioning bit
 (45 3)  (645 339)  (645 339)  LC_1 Logic Functioning bit
 (0 4)  (600 340)  (600 340)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (1 4)  (601 340)  (601 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (615 340)  (615 340)  routing T_12_21.sp4_h_l_4 <X> T_12_21.lc_trk_g1_1
 (16 4)  (616 340)  (616 340)  routing T_12_21.sp4_h_l_4 <X> T_12_21.lc_trk_g1_1
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 340)  (618 340)  routing T_12_21.sp4_h_l_4 <X> T_12_21.lc_trk_g1_1
 (1 5)  (601 341)  (601 341)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (18 5)  (618 341)  (618 341)  routing T_12_21.sp4_h_l_4 <X> T_12_21.lc_trk_g1_1
 (12 6)  (612 342)  (612 342)  routing T_12_21.sp4_v_t_40 <X> T_12_21.sp4_h_l_40
 (26 6)  (626 342)  (626 342)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 342)  (628 342)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 342)  (630 342)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 342)  (635 342)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_3
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (40 6)  (640 342)  (640 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (42 6)  (642 342)  (642 342)  LC_3 Logic Functioning bit
 (11 7)  (611 343)  (611 343)  routing T_12_21.sp4_v_t_40 <X> T_12_21.sp4_h_l_40
 (14 7)  (614 343)  (614 343)  routing T_12_21.sp12_h_r_20 <X> T_12_21.lc_trk_g1_4
 (16 7)  (616 343)  (616 343)  routing T_12_21.sp12_h_r_20 <X> T_12_21.lc_trk_g1_4
 (17 7)  (617 343)  (617 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 343)  (623 343)  routing T_12_21.sp4_h_r_6 <X> T_12_21.lc_trk_g1_6
 (24 7)  (624 343)  (624 343)  routing T_12_21.sp4_h_r_6 <X> T_12_21.lc_trk_g1_6
 (25 7)  (625 343)  (625 343)  routing T_12_21.sp4_h_r_6 <X> T_12_21.lc_trk_g1_6
 (27 7)  (627 343)  (627 343)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 343)  (632 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 343)  (633 343)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_3
 (34 7)  (634 343)  (634 343)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.input_2_3
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (40 7)  (640 343)  (640 343)  LC_3 Logic Functioning bit
 (41 7)  (641 343)  (641 343)  LC_3 Logic Functioning bit
 (42 7)  (642 343)  (642 343)  LC_3 Logic Functioning bit
 (5 8)  (605 344)  (605 344)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_h_r_6
 (25 8)  (625 344)  (625 344)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g2_2
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 345)  (623 345)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g2_2
 (24 9)  (624 345)  (624 345)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g2_2
 (11 10)  (611 346)  (611 346)  routing T_12_21.sp4_v_b_0 <X> T_12_21.sp4_v_t_45
 (13 10)  (613 346)  (613 346)  routing T_12_21.sp4_v_b_0 <X> T_12_21.sp4_v_t_45
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 346)  (633 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 347)  (623 347)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g2_6
 (24 11)  (624 347)  (624 347)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g2_6
 (25 11)  (625 347)  (625 347)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g2_6
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (15 12)  (615 348)  (615 348)  routing T_12_21.sp4_h_r_41 <X> T_12_21.lc_trk_g3_1
 (16 12)  (616 348)  (616 348)  routing T_12_21.sp4_h_r_41 <X> T_12_21.lc_trk_g3_1
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.sp4_h_r_41 <X> T_12_21.lc_trk_g3_1
 (25 12)  (625 348)  (625 348)  routing T_12_21.sp4_v_b_26 <X> T_12_21.lc_trk_g3_2
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 348)  (628 348)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (46 12)  (646 348)  (646 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (650 348)  (650 348)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (604 349)  (604 349)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_h_r_9
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (618 349)  (618 349)  routing T_12_21.sp4_h_r_41 <X> T_12_21.lc_trk_g3_1
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp4_v_b_26 <X> T_12_21.lc_trk_g3_2
 (26 13)  (626 349)  (626 349)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 350)  (604 350)  routing T_12_21.sp4_v_b_9 <X> T_12_21.sp4_v_t_44
 (14 14)  (614 350)  (614 350)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g3_4
 (21 14)  (621 350)  (621 350)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 350)  (623 350)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g3_7
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 350)  (633 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 350)  (636 350)  LC_7 Logic Functioning bit
 (38 14)  (638 350)  (638 350)  LC_7 Logic Functioning bit
 (40 14)  (640 350)  (640 350)  LC_7 Logic Functioning bit
 (41 14)  (641 350)  (641 350)  LC_7 Logic Functioning bit
 (45 14)  (645 350)  (645 350)  LC_7 Logic Functioning bit
 (50 14)  (650 350)  (650 350)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (652 350)  (652 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (614 351)  (614 351)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g3_4
 (16 15)  (616 351)  (616 351)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g3_4
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (621 351)  (621 351)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g3_7
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 351)  (623 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (24 15)  (624 351)  (624 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (25 15)  (625 351)  (625 351)  routing T_12_21.sp4_h_r_30 <X> T_12_21.lc_trk_g3_6
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 351)  (631 351)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (640 351)  (640 351)  LC_7 Logic Functioning bit
 (41 15)  (641 351)  (641 351)  LC_7 Logic Functioning bit
 (45 15)  (645 351)  (645 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (8 0)  (662 336)  (662 336)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_h_r_1
 (9 0)  (663 336)  (663 336)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_h_r_1
 (10 0)  (664 336)  (664 336)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_h_r_1
 (13 0)  (667 336)  (667 336)  routing T_13_21.sp4_v_t_39 <X> T_13_21.sp4_v_b_2
 (15 0)  (669 336)  (669 336)  routing T_13_21.sp4_v_b_17 <X> T_13_21.lc_trk_g0_1
 (16 0)  (670 336)  (670 336)  routing T_13_21.sp4_v_b_17 <X> T_13_21.lc_trk_g0_1
 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 336)  (677 336)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (24 0)  (678 336)  (678 336)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (698 336)  (698 336)  LC_0 Logic Functioning bit
 (21 1)  (675 337)  (675 337)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (50 1)  (704 337)  (704 337)  Carry_In_Mux bit 

 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_5 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (660 338)  (660 338)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_37
 (16 2)  (670 338)  (670 338)  routing T_13_21.sp4_v_b_13 <X> T_13_21.lc_trk_g0_5
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 338)  (672 338)  routing T_13_21.sp4_v_b_13 <X> T_13_21.lc_trk_g0_5
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (44 2)  (698 338)  (698 338)  LC_1 Logic Functioning bit
 (0 3)  (654 339)  (654 339)  routing T_13_21.glb_netwk_5 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (5 3)  (659 339)  (659 339)  routing T_13_21.sp4_v_b_9 <X> T_13_21.sp4_v_t_37
 (10 3)  (664 339)  (664 339)  routing T_13_21.sp4_h_l_45 <X> T_13_21.sp4_v_t_36
 (18 3)  (672 339)  (672 339)  routing T_13_21.sp4_v_b_13 <X> T_13_21.lc_trk_g0_5
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (48 3)  (702 339)  (702 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (666 340)  (666 340)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_h_r_5
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (672 340)  (672 340)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g1_1
 (21 4)  (675 340)  (675 340)  routing T_13_21.sp4_v_b_11 <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (677 340)  (677 340)  routing T_13_21.sp4_v_b_11 <X> T_13_21.lc_trk_g1_3
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 340)  (684 340)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (37 4)  (691 340)  (691 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (39 4)  (693 340)  (693 340)  LC_2 Logic Functioning bit
 (44 4)  (698 340)  (698 340)  LC_2 Logic Functioning bit
 (48 4)  (702 340)  (702 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (665 341)  (665 341)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_h_r_5
 (13 5)  (667 341)  (667 341)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_h_r_5
 (18 5)  (672 341)  (672 341)  routing T_13_21.sp4_v_b_9 <X> T_13_21.lc_trk_g1_1
 (21 5)  (675 341)  (675 341)  routing T_13_21.sp4_v_b_11 <X> T_13_21.lc_trk_g1_3
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (38 5)  (692 341)  (692 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (4 6)  (658 342)  (658 342)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_38
 (6 6)  (660 342)  (660 342)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_38
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (44 6)  (698 342)  (698 342)  LC_3 Logic Functioning bit
 (8 7)  (662 343)  (662 343)  routing T_13_21.sp4_h_r_10 <X> T_13_21.sp4_v_t_41
 (9 7)  (663 343)  (663 343)  routing T_13_21.sp4_h_r_10 <X> T_13_21.sp4_v_t_41
 (10 7)  (664 343)  (664 343)  routing T_13_21.sp4_h_r_10 <X> T_13_21.sp4_v_t_41
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (46 7)  (700 343)  (700 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (3 8)  (657 344)  (657 344)  routing T_13_21.sp12_v_t_22 <X> T_13_21.sp12_v_b_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (39 8)  (693 344)  (693 344)  LC_4 Logic Functioning bit
 (44 8)  (698 344)  (698 344)  LC_4 Logic Functioning bit
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 345)  (677 345)  routing T_13_21.sp4_v_b_42 <X> T_13_21.lc_trk_g2_2
 (24 9)  (678 345)  (678 345)  routing T_13_21.sp4_v_b_42 <X> T_13_21.lc_trk_g2_2
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (48 9)  (702 345)  (702 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (662 346)  (662 346)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_h_l_42
 (9 10)  (663 346)  (663 346)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_h_l_42
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.wire_logic_cluster/lc_5/out <X> T_13_21.lc_trk_g2_5
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 346)  (681 346)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (46 10)  (700 346)  (700 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (707 346)  (707 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (9 11)  (663 347)  (663 347)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_v_t_42
 (10 11)  (664 347)  (664 347)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_v_t_42
 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 347)  (686 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 347)  (687 347)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.input_2_5
 (34 11)  (688 347)  (688 347)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.input_2_5
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (38 11)  (692 347)  (692 347)  LC_5 Logic Functioning bit
 (39 11)  (693 347)  (693 347)  LC_5 Logic Functioning bit
 (40 11)  (694 347)  (694 347)  LC_5 Logic Functioning bit
 (42 11)  (696 347)  (696 347)  LC_5 Logic Functioning bit
 (45 11)  (699 347)  (699 347)  LC_5 Logic Functioning bit
 (14 13)  (668 349)  (668 349)  routing T_13_21.sp12_v_b_16 <X> T_13_21.lc_trk_g3_0
 (16 13)  (670 349)  (670 349)  routing T_13_21.sp12_v_b_16 <X> T_13_21.lc_trk_g3_0
 (17 13)  (671 349)  (671 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 350)  (659 350)  routing T_13_21.sp4_v_t_44 <X> T_13_21.sp4_h_l_44
 (8 14)  (662 350)  (662 350)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_l_47
 (9 14)  (663 350)  (663 350)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_l_47
 (6 15)  (660 351)  (660 351)  routing T_13_21.sp4_v_t_44 <X> T_13_21.sp4_h_l_44


LogicTile_14_21

 (14 0)  (722 336)  (722 336)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g0_0
 (16 0)  (724 336)  (724 336)  routing T_14_21.sp12_h_l_14 <X> T_14_21.lc_trk_g0_1
 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (11 1)  (719 337)  (719 337)  routing T_14_21.sp4_h_l_39 <X> T_14_21.sp4_h_r_2
 (15 1)  (723 337)  (723 337)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g0_0
 (16 1)  (724 337)  (724 337)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g0_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (726 337)  (726 337)  routing T_14_21.sp12_h_l_14 <X> T_14_21.lc_trk_g0_1
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_5 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 338)  (739 338)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (38 2)  (746 338)  (746 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (40 2)  (748 338)  (748 338)  LC_1 Logic Functioning bit
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_5 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (15 3)  (723 339)  (723 339)  routing T_14_21.sp4_v_t_9 <X> T_14_21.lc_trk_g0_4
 (16 3)  (724 339)  (724 339)  routing T_14_21.sp4_v_t_9 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (19 3)  (727 339)  (727 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 339)  (735 339)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (746 339)  (746 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (0 4)  (708 340)  (708 340)  routing T_14_21.glb_netwk_7 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (15 4)  (723 340)  (723 340)  routing T_14_21.sp12_h_r_1 <X> T_14_21.lc_trk_g1_1
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (726 340)  (726 340)  routing T_14_21.sp12_h_r_1 <X> T_14_21.lc_trk_g1_1
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 340)  (731 340)  routing T_14_21.sp12_h_l_16 <X> T_14_21.lc_trk_g1_3
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 340)  (735 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 340)  (749 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (50 4)  (758 340)  (758 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 341)  (708 341)  routing T_14_21.glb_netwk_7 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (18 5)  (726 341)  (726 341)  routing T_14_21.sp12_h_r_1 <X> T_14_21.lc_trk_g1_1
 (21 5)  (729 341)  (729 341)  routing T_14_21.sp12_h_l_16 <X> T_14_21.lc_trk_g1_3
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (45 5)  (753 341)  (753 341)  LC_2 Logic Functioning bit
 (46 5)  (754 341)  (754 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (759 341)  (759 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 342)  (722 342)  routing T_14_21.sp4_h_l_1 <X> T_14_21.lc_trk_g1_4
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 342)  (741 342)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 342)  (742 342)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (40 6)  (748 342)  (748 342)  LC_3 Logic Functioning bit
 (42 6)  (750 342)  (750 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (4 7)  (712 343)  (712 343)  routing T_14_21.sp4_v_b_10 <X> T_14_21.sp4_h_l_38
 (8 7)  (716 343)  (716 343)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_t_41
 (15 7)  (723 343)  (723 343)  routing T_14_21.sp4_h_l_1 <X> T_14_21.lc_trk_g1_4
 (16 7)  (724 343)  (724 343)  routing T_14_21.sp4_h_l_1 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (734 343)  (734 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 343)  (735 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 343)  (740 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 343)  (743 343)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.input_2_3
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (43 7)  (751 343)  (751 343)  LC_3 Logic Functioning bit
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (42 8)  (750 344)  (750 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (48 8)  (756 344)  (756 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (758 344)  (758 344)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 344)  (759 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (45 9)  (753 345)  (753 345)  LC_4 Logic Functioning bit
 (4 10)  (712 346)  (712 346)  routing T_14_21.sp4_v_b_10 <X> T_14_21.sp4_v_t_43
 (6 10)  (714 346)  (714 346)  routing T_14_21.sp4_v_b_10 <X> T_14_21.sp4_v_t_43
 (14 10)  (722 346)  (722 346)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g2_4
 (21 10)  (729 346)  (729 346)  routing T_14_21.sp4_h_l_34 <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 346)  (731 346)  routing T_14_21.sp4_h_l_34 <X> T_14_21.lc_trk_g2_7
 (24 10)  (732 346)  (732 346)  routing T_14_21.sp4_h_l_34 <X> T_14_21.lc_trk_g2_7
 (8 11)  (716 347)  (716 347)  routing T_14_21.sp4_h_r_7 <X> T_14_21.sp4_v_t_42
 (9 11)  (717 347)  (717 347)  routing T_14_21.sp4_h_r_7 <X> T_14_21.sp4_v_t_42
 (15 11)  (723 347)  (723 347)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g2_4
 (16 11)  (724 347)  (724 347)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (729 347)  (729 347)  routing T_14_21.sp4_h_l_34 <X> T_14_21.lc_trk_g2_7
 (14 12)  (722 348)  (722 348)  routing T_14_21.sp4_h_l_21 <X> T_14_21.lc_trk_g3_0
 (25 12)  (733 348)  (733 348)  routing T_14_21.sp4_v_t_23 <X> T_14_21.lc_trk_g3_2
 (3 13)  (711 349)  (711 349)  routing T_14_21.sp12_h_l_22 <X> T_14_21.sp12_h_r_1
 (15 13)  (723 349)  (723 349)  routing T_14_21.sp4_h_l_21 <X> T_14_21.lc_trk_g3_0
 (16 13)  (724 349)  (724 349)  routing T_14_21.sp4_h_l_21 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 349)  (731 349)  routing T_14_21.sp4_v_t_23 <X> T_14_21.lc_trk_g3_2
 (25 13)  (733 349)  (733 349)  routing T_14_21.sp4_v_t_23 <X> T_14_21.lc_trk_g3_2
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (710 350)  (710 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (11 14)  (719 350)  (719 350)  routing T_14_21.sp4_h_r_5 <X> T_14_21.sp4_v_t_46
 (13 14)  (721 350)  (721 350)  routing T_14_21.sp4_h_r_5 <X> T_14_21.sp4_v_t_46
 (21 14)  (729 350)  (729 350)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 350)  (731 350)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 350)  (743 350)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_7
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (40 14)  (748 350)  (748 350)  LC_7 Logic Functioning bit
 (42 14)  (750 350)  (750 350)  LC_7 Logic Functioning bit
 (52 14)  (760 350)  (760 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 351)  (708 351)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (12 15)  (720 351)  (720 351)  routing T_14_21.sp4_h_r_5 <X> T_14_21.sp4_v_t_46
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (729 351)  (729 351)  routing T_14_21.sp4_v_t_26 <X> T_14_21.lc_trk_g3_7
 (26 15)  (734 351)  (734 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 351)  (741 351)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_7
 (35 15)  (743 351)  (743 351)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_7
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (9 0)  (771 336)  (771 336)  routing T_15_21.sp4_v_t_36 <X> T_15_21.sp4_h_r_1
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 336)  (790 336)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (44 0)  (806 336)  (806 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (46 0)  (808 336)  (808 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 337)  (787 337)  routing T_15_21.sp4_r_v_b_33 <X> T_15_21.lc_trk_g0_2
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (34 1)  (796 337)  (796 337)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (40 1)  (802 337)  (802 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (42 1)  (804 337)  (804 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (45 1)  (807 337)  (807 337)  LC_0 Logic Functioning bit
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_5 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (770 338)  (770 338)  routing T_15_21.sp4_v_t_36 <X> T_15_21.sp4_h_l_36
 (9 2)  (771 338)  (771 338)  routing T_15_21.sp4_v_t_36 <X> T_15_21.sp4_h_l_36
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (44 2)  (806 338)  (806 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (46 2)  (808 338)  (808 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (762 339)  (762 339)  routing T_15_21.glb_netwk_5 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (40 3)  (802 339)  (802 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (45 3)  (807 339)  (807 339)  LC_1 Logic Functioning bit
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 340)  (783 340)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 340)  (787 340)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g1_2
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (44 4)  (806 340)  (806 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 341)  (792 341)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (41 5)  (803 341)  (803 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (45 5)  (807 341)  (807 341)  LC_2 Logic Functioning bit
 (51 5)  (813 341)  (813 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (771 342)  (771 342)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_h_l_41
 (10 6)  (772 342)  (772 342)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_h_l_41
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g1_5
 (19 6)  (781 342)  (781 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 6)  (787 342)  (787 342)  routing T_15_21.wire_logic_cluster/lc_6/out <X> T_15_21.lc_trk_g1_6
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (44 6)  (806 342)  (806 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 343)  (802 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (42 7)  (804 343)  (804 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (45 7)  (807 343)  (807 343)  LC_3 Logic Functioning bit
 (51 7)  (813 343)  (813 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (44 8)  (806 344)  (806 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (51 8)  (813 344)  (813 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (40 9)  (802 345)  (802 345)  LC_4 Logic Functioning bit
 (41 9)  (803 345)  (803 345)  LC_4 Logic Functioning bit
 (42 9)  (804 345)  (804 345)  LC_4 Logic Functioning bit
 (43 9)  (805 345)  (805 345)  LC_4 Logic Functioning bit
 (45 9)  (807 345)  (807 345)  LC_4 Logic Functioning bit
 (15 10)  (777 346)  (777 346)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g2_5
 (16 10)  (778 346)  (778 346)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g2_5
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (44 10)  (806 346)  (806 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (51 10)  (813 346)  (813 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (770 347)  (770 347)  routing T_15_21.sp4_h_l_42 <X> T_15_21.sp4_v_t_42
 (40 11)  (802 347)  (802 347)  LC_5 Logic Functioning bit
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (45 11)  (807 347)  (807 347)  LC_5 Logic Functioning bit
 (14 12)  (776 348)  (776 348)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g3_0
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g3_1
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (44 12)  (806 348)  (806 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (53 12)  (815 348)  (815 348)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (45 13)  (807 349)  (807 349)  LC_6 Logic Functioning bit
 (0 14)  (762 350)  (762 350)  routing T_15_21.glb_netwk_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 350)  (776 350)  routing T_15_21.wire_logic_cluster/lc_4/out <X> T_15_21.lc_trk_g3_4
 (15 14)  (777 350)  (777 350)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g3_5
 (16 14)  (778 350)  (778 350)  routing T_15_21.sp4_v_t_32 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (783 350)  (783 350)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g3_7
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 350)  (790 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 350)  (792 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (39 14)  (801 350)  (801 350)  LC_7 Logic Functioning bit
 (44 14)  (806 350)  (806 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (53 14)  (815 350)  (815 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 351)  (802 351)  LC_7 Logic Functioning bit
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit
 (43 15)  (805 351)  (805 351)  LC_7 Logic Functioning bit
 (45 15)  (807 351)  (807 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (41 0)  (857 336)  (857 336)  LC_0 Logic Functioning bit
 (43 0)  (859 336)  (859 336)  LC_0 Logic Functioning bit
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 337)  (844 337)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (14 2)  (830 338)  (830 338)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (15 2)  (831 338)  (831 338)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (834 338)  (834 338)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g0_5
 (25 2)  (841 338)  (841 338)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (12 3)  (828 339)  (828 339)  routing T_16_21.sp4_h_l_39 <X> T_16_21.sp4_v_t_39
 (15 3)  (831 339)  (831 339)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (16 3)  (832 339)  (832 339)  routing T_16_21.sp4_h_l_1 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (834 339)  (834 339)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g0_5
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 339)  (839 339)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (25 3)  (841 339)  (841 339)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (14 4)  (830 340)  (830 340)  routing T_16_21.wire_logic_cluster/lc_0/out <X> T_16_21.lc_trk_g1_0
 (21 4)  (837 340)  (837 340)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 6)  (842 342)  (842 342)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 343)  (840 343)  routing T_16_21.top_op_6 <X> T_16_21.lc_trk_g1_6
 (25 7)  (841 343)  (841 343)  routing T_16_21.top_op_6 <X> T_16_21.lc_trk_g1_6
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 343)  (846 343)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 344)  (843 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 344)  (849 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (40 8)  (856 344)  (856 344)  LC_4 Logic Functioning bit
 (50 8)  (866 344)  (866 344)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (869 344)  (869 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (842 345)  (842 345)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 345)  (843 345)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 345)  (844 345)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (12 10)  (828 346)  (828 346)  routing T_16_21.sp4_v_t_45 <X> T_16_21.sp4_h_l_45
 (15 10)  (831 346)  (831 346)  routing T_16_21.sp4_v_t_32 <X> T_16_21.lc_trk_g2_5
 (16 10)  (832 346)  (832 346)  routing T_16_21.sp4_v_t_32 <X> T_16_21.lc_trk_g2_5
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 346)  (851 346)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.input_2_5
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (40 10)  (856 346)  (856 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (11 11)  (827 347)  (827 347)  routing T_16_21.sp4_v_t_45 <X> T_16_21.sp4_h_l_45
 (21 11)  (837 347)  (837 347)  routing T_16_21.sp4_r_v_b_39 <X> T_16_21.lc_trk_g2_7
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.input_2_5
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (41 11)  (857 347)  (857 347)  LC_5 Logic Functioning bit
 (51 11)  (867 347)  (867 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 348)  (839 348)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g3_3
 (24 12)  (840 348)  (840 348)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g3_3
 (21 14)  (837 350)  (837 350)  routing T_16_21.bnl_op_7 <X> T_16_21.lc_trk_g3_7
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (841 350)  (841 350)  routing T_16_21.bnl_op_6 <X> T_16_21.lc_trk_g3_6
 (14 15)  (830 351)  (830 351)  routing T_16_21.sp12_v_b_20 <X> T_16_21.lc_trk_g3_4
 (16 15)  (832 351)  (832 351)  routing T_16_21.sp12_v_b_20 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (837 351)  (837 351)  routing T_16_21.bnl_op_7 <X> T_16_21.lc_trk_g3_7
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 351)  (841 351)  routing T_16_21.bnl_op_6 <X> T_16_21.lc_trk_g3_6


LogicTile_17_21

 (4 0)  (878 336)  (878 336)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_v_b_0
 (6 0)  (880 336)  (880 336)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_v_b_0
 (5 1)  (879 337)  (879 337)  routing T_17_21.sp4_h_l_43 <X> T_17_21.sp4_v_b_0
 (13 4)  (887 340)  (887 340)  routing T_17_21.sp4_h_l_40 <X> T_17_21.sp4_v_b_5
 (12 5)  (886 341)  (886 341)  routing T_17_21.sp4_h_l_40 <X> T_17_21.sp4_v_b_5
 (5 6)  (879 342)  (879 342)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_h_l_38
 (4 7)  (878 343)  (878 343)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_h_l_38
 (6 7)  (880 343)  (880 343)  routing T_17_21.sp4_v_t_44 <X> T_17_21.sp4_h_l_38
 (10 15)  (884 351)  (884 351)  routing T_17_21.sp4_h_l_40 <X> T_17_21.sp4_v_t_47


LogicTile_18_21

 (12 10)  (940 346)  (940 346)  routing T_18_21.sp4_v_b_8 <X> T_18_21.sp4_h_l_45
 (10 11)  (938 347)  (938 347)  routing T_18_21.sp4_h_l_39 <X> T_18_21.sp4_v_t_42
 (8 13)  (936 349)  (936 349)  routing T_18_21.sp4_h_l_41 <X> T_18_21.sp4_v_b_10
 (9 13)  (937 349)  (937 349)  routing T_18_21.sp4_h_l_41 <X> T_18_21.sp4_v_b_10
 (10 13)  (938 349)  (938 349)  routing T_18_21.sp4_h_l_41 <X> T_18_21.sp4_v_b_10


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 340)  (1731 340)  routing T_33_21.span4_vert_b_5 <X> T_33_21.lc_trk_g0_5
 (7 4)  (1733 340)  (1733 340)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 341)  (1734 341)  routing T_33_21.span4_vert_b_5 <X> T_33_21.lc_trk_g0_5
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_5 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (16 14)  (1742 350)  (1742 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (13 4)  (4 324)  (4 324)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 324)  (1 324)  IOB_0 IO Functioning bit
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 326)  (13 326)  routing T_0_20.span4_horz_6 <X> T_0_20.lc_trk_g0_6
 (6 7)  (11 327)  (11 327)  routing T_0_20.span4_horz_6 <X> T_0_20.lc_trk_g0_6
 (7 7)  (10 327)  (10 327)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_6 lc_trk_g0_6
 (4 8)  (13 328)  (13 328)  routing T_0_20.span4_horz_32 <X> T_0_20.lc_trk_g1_0
 (5 9)  (12 329)  (12 329)  routing T_0_20.span4_horz_32 <X> T_0_20.lc_trk_g1_0
 (6 9)  (11 329)  (11 329)  routing T_0_20.span4_horz_32 <X> T_0_20.lc_trk_g1_0
 (7 9)  (10 329)  (10 329)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_0 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_1_20

 (26 0)  (44 320)  (44 320)  routing T_1_20.lc_trk_g0_4 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 320)  (47 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 320)  (48 320)  routing T_1_20.lc_trk_g0_5 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 320)  (49 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 320)  (50 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 320)  (51 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 320)  (52 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 320)  (54 320)  LC_0 Logic Functioning bit
 (37 0)  (55 320)  (55 320)  LC_0 Logic Functioning bit
 (38 0)  (56 320)  (56 320)  LC_0 Logic Functioning bit
 (39 0)  (57 320)  (57 320)  LC_0 Logic Functioning bit
 (41 0)  (59 320)  (59 320)  LC_0 Logic Functioning bit
 (43 0)  (61 320)  (61 320)  LC_0 Logic Functioning bit
 (45 0)  (63 320)  (63 320)  LC_0 Logic Functioning bit
 (29 1)  (47 321)  (47 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 321)  (49 321)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (55 321)  (55 321)  LC_0 Logic Functioning bit
 (39 1)  (57 321)  (57 321)  LC_0 Logic Functioning bit
 (45 1)  (63 321)  (63 321)  LC_0 Logic Functioning bit
 (46 1)  (64 321)  (64 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (65 321)  (65 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (66 321)  (66 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (19 322)  (19 322)  routing T_1_20.glb_netwk_5 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (20 322)  (20 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (33 322)  (33 322)  routing T_1_20.sp4_h_r_21 <X> T_1_20.lc_trk_g0_5
 (16 2)  (34 322)  (34 322)  routing T_1_20.sp4_h_r_21 <X> T_1_20.lc_trk_g0_5
 (17 2)  (35 322)  (35 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (36 322)  (36 322)  routing T_1_20.sp4_h_r_21 <X> T_1_20.lc_trk_g0_5
 (0 3)  (18 323)  (18 323)  routing T_1_20.glb_netwk_5 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (14 3)  (32 323)  (32 323)  routing T_1_20.sp12_h_r_20 <X> T_1_20.lc_trk_g0_4
 (16 3)  (34 323)  (34 323)  routing T_1_20.sp12_h_r_20 <X> T_1_20.lc_trk_g0_4
 (17 3)  (35 323)  (35 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (36 323)  (36 323)  routing T_1_20.sp4_h_r_21 <X> T_1_20.lc_trk_g0_5
 (0 4)  (18 324)  (18 324)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (1 4)  (19 324)  (19 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (18 325)  (18 325)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (1 5)  (19 325)  (19 325)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (8 8)  (26 328)  (26 328)  routing T_1_20.sp4_v_b_1 <X> T_1_20.sp4_h_r_7
 (9 8)  (27 328)  (27 328)  routing T_1_20.sp4_v_b_1 <X> T_1_20.sp4_h_r_7
 (10 8)  (28 328)  (28 328)  routing T_1_20.sp4_v_b_1 <X> T_1_20.sp4_h_r_7
 (10 9)  (28 329)  (28 329)  routing T_1_20.sp4_h_r_2 <X> T_1_20.sp4_v_b_7
 (22 12)  (40 332)  (40 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (41 332)  (41 332)  routing T_1_20.sp12_v_b_11 <X> T_1_20.lc_trk_g3_3
 (0 14)  (18 334)  (18 334)  routing T_1_20.glb_netwk_6 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 334)  (19 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (43 334)  (43 334)  routing T_1_20.sp4_h_r_46 <X> T_1_20.lc_trk_g3_6
 (0 15)  (18 335)  (18 335)  routing T_1_20.glb_netwk_6 <X> T_1_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 335)  (40 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (41 335)  (41 335)  routing T_1_20.sp4_h_r_46 <X> T_1_20.lc_trk_g3_6
 (24 15)  (42 335)  (42 335)  routing T_1_20.sp4_h_r_46 <X> T_1_20.lc_trk_g3_6
 (25 15)  (43 335)  (43 335)  routing T_1_20.sp4_h_r_46 <X> T_1_20.lc_trk_g3_6


LogicTile_2_20

 (17 0)  (89 320)  (89 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (93 320)  (93 320)  routing T_2_20.sp4_h_r_11 <X> T_2_20.lc_trk_g0_3
 (22 0)  (94 320)  (94 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 320)  (95 320)  routing T_2_20.sp4_h_r_11 <X> T_2_20.lc_trk_g0_3
 (24 0)  (96 320)  (96 320)  routing T_2_20.sp4_h_r_11 <X> T_2_20.lc_trk_g0_3
 (25 0)  (97 320)  (97 320)  routing T_2_20.sp4_h_l_7 <X> T_2_20.lc_trk_g0_2
 (27 0)  (99 320)  (99 320)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 320)  (101 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 320)  (102 320)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 320)  (104 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (109 320)  (109 320)  LC_0 Logic Functioning bit
 (39 0)  (111 320)  (111 320)  LC_0 Logic Functioning bit
 (40 0)  (112 320)  (112 320)  LC_0 Logic Functioning bit
 (41 0)  (113 320)  (113 320)  LC_0 Logic Functioning bit
 (42 0)  (114 320)  (114 320)  LC_0 Logic Functioning bit
 (43 0)  (115 320)  (115 320)  LC_0 Logic Functioning bit
 (17 1)  (89 321)  (89 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (94 321)  (94 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (95 321)  (95 321)  routing T_2_20.sp4_h_l_7 <X> T_2_20.lc_trk_g0_2
 (24 1)  (96 321)  (96 321)  routing T_2_20.sp4_h_l_7 <X> T_2_20.lc_trk_g0_2
 (25 1)  (97 321)  (97 321)  routing T_2_20.sp4_h_l_7 <X> T_2_20.lc_trk_g0_2
 (30 1)  (102 321)  (102 321)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 321)  (103 321)  routing T_2_20.lc_trk_g0_3 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (109 321)  (109 321)  LC_0 Logic Functioning bit
 (39 1)  (111 321)  (111 321)  LC_0 Logic Functioning bit
 (40 1)  (112 321)  (112 321)  LC_0 Logic Functioning bit
 (41 1)  (113 321)  (113 321)  LC_0 Logic Functioning bit
 (42 1)  (114 321)  (114 321)  LC_0 Logic Functioning bit
 (43 1)  (115 321)  (115 321)  LC_0 Logic Functioning bit
 (1 2)  (73 322)  (73 322)  routing T_2_20.glb_netwk_5 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (74 322)  (74 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (72 323)  (72 323)  routing T_2_20.glb_netwk_5 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (14 3)  (86 323)  (86 323)  routing T_2_20.sp12_h_r_20 <X> T_2_20.lc_trk_g0_4
 (16 3)  (88 323)  (88 323)  routing T_2_20.sp12_h_r_20 <X> T_2_20.lc_trk_g0_4
 (17 3)  (89 323)  (89 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (1 4)  (73 324)  (73 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (86 324)  (86 324)  routing T_2_20.lft_op_0 <X> T_2_20.lc_trk_g1_0
 (15 4)  (87 324)  (87 324)  routing T_2_20.top_op_1 <X> T_2_20.lc_trk_g1_1
 (17 4)  (89 324)  (89 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (93 324)  (93 324)  routing T_2_20.sp4_h_r_11 <X> T_2_20.lc_trk_g1_3
 (22 4)  (94 324)  (94 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (95 324)  (95 324)  routing T_2_20.sp4_h_r_11 <X> T_2_20.lc_trk_g1_3
 (24 4)  (96 324)  (96 324)  routing T_2_20.sp4_h_r_11 <X> T_2_20.lc_trk_g1_3
 (26 4)  (98 324)  (98 324)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 324)  (99 324)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 324)  (101 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 324)  (103 324)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 324)  (104 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 324)  (106 324)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (112 324)  (112 324)  LC_2 Logic Functioning bit
 (1 5)  (73 325)  (73 325)  routing T_2_20.lc_trk_g0_2 <X> T_2_20.wire_logic_cluster/lc_7/cen
 (15 5)  (87 325)  (87 325)  routing T_2_20.lft_op_0 <X> T_2_20.lc_trk_g1_0
 (17 5)  (89 325)  (89 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (90 325)  (90 325)  routing T_2_20.top_op_1 <X> T_2_20.lc_trk_g1_1
 (26 5)  (98 325)  (98 325)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 325)  (100 325)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 325)  (101 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 325)  (103 325)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 325)  (104 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (106 325)  (106 325)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.input_2_2
 (35 5)  (107 325)  (107 325)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.input_2_2
 (11 6)  (83 326)  (83 326)  routing T_2_20.sp4_h_r_11 <X> T_2_20.sp4_v_t_40
 (13 6)  (85 326)  (85 326)  routing T_2_20.sp4_h_r_11 <X> T_2_20.sp4_v_t_40
 (14 6)  (86 326)  (86 326)  routing T_2_20.sp4_h_l_1 <X> T_2_20.lc_trk_g1_4
 (15 6)  (87 326)  (87 326)  routing T_2_20.sp4_v_b_21 <X> T_2_20.lc_trk_g1_5
 (16 6)  (88 326)  (88 326)  routing T_2_20.sp4_v_b_21 <X> T_2_20.lc_trk_g1_5
 (17 6)  (89 326)  (89 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (97 326)  (97 326)  routing T_2_20.sp4_h_r_14 <X> T_2_20.lc_trk_g1_6
 (26 6)  (98 326)  (98 326)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 326)  (99 326)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 326)  (101 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 326)  (102 326)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 326)  (103 326)  routing T_2_20.lc_trk_g0_4 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 326)  (104 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 326)  (108 326)  LC_3 Logic Functioning bit
 (50 6)  (122 326)  (122 326)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (123 326)  (123 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (12 7)  (84 327)  (84 327)  routing T_2_20.sp4_h_r_11 <X> T_2_20.sp4_v_t_40
 (15 7)  (87 327)  (87 327)  routing T_2_20.sp4_h_l_1 <X> T_2_20.lc_trk_g1_4
 (16 7)  (88 327)  (88 327)  routing T_2_20.sp4_h_l_1 <X> T_2_20.lc_trk_g1_4
 (17 7)  (89 327)  (89 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (94 327)  (94 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 327)  (95 327)  routing T_2_20.sp4_h_r_14 <X> T_2_20.lc_trk_g1_6
 (24 7)  (96 327)  (96 327)  routing T_2_20.sp4_h_r_14 <X> T_2_20.lc_trk_g1_6
 (27 7)  (99 327)  (99 327)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 327)  (101 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (14 8)  (86 328)  (86 328)  routing T_2_20.sp4_h_l_21 <X> T_2_20.lc_trk_g2_0
 (29 8)  (101 328)  (101 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 328)  (103 328)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 328)  (104 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 328)  (105 328)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 328)  (106 328)  routing T_2_20.lc_trk_g3_4 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (50 8)  (122 328)  (122 328)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (124 328)  (124 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (87 329)  (87 329)  routing T_2_20.sp4_h_l_21 <X> T_2_20.lc_trk_g2_0
 (16 9)  (88 329)  (88 329)  routing T_2_20.sp4_h_l_21 <X> T_2_20.lc_trk_g2_0
 (17 9)  (89 329)  (89 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (99 329)  (99 329)  routing T_2_20.lc_trk_g1_1 <X> T_2_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 329)  (101 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (113 329)  (113 329)  LC_4 Logic Functioning bit
 (25 10)  (97 330)  (97 330)  routing T_2_20.sp4_h_r_38 <X> T_2_20.lc_trk_g2_6
 (11 11)  (83 331)  (83 331)  routing T_2_20.sp4_h_r_0 <X> T_2_20.sp4_h_l_45
 (13 11)  (85 331)  (85 331)  routing T_2_20.sp4_h_r_0 <X> T_2_20.sp4_h_l_45
 (22 11)  (94 331)  (94 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (95 331)  (95 331)  routing T_2_20.sp4_h_r_38 <X> T_2_20.lc_trk_g2_6
 (24 11)  (96 331)  (96 331)  routing T_2_20.sp4_h_r_38 <X> T_2_20.lc_trk_g2_6
 (17 13)  (89 333)  (89 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (72 334)  (72 334)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 334)  (73 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (84 334)  (84 334)  routing T_2_20.sp4_v_t_46 <X> T_2_20.sp4_h_l_46
 (14 14)  (86 334)  (86 334)  routing T_2_20.sp4_v_t_17 <X> T_2_20.lc_trk_g3_4
 (29 14)  (101 334)  (101 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 334)  (104 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 334)  (105 334)  routing T_2_20.lc_trk_g2_0 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 334)  (107 334)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.input_2_7
 (36 14)  (108 334)  (108 334)  LC_7 Logic Functioning bit
 (38 14)  (110 334)  (110 334)  LC_7 Logic Functioning bit
 (41 14)  (113 334)  (113 334)  LC_7 Logic Functioning bit
 (42 14)  (114 334)  (114 334)  LC_7 Logic Functioning bit
 (45 14)  (117 334)  (117 334)  LC_7 Logic Functioning bit
 (51 14)  (123 334)  (123 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (72 335)  (72 335)  routing T_2_20.glb_netwk_6 <X> T_2_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (83 335)  (83 335)  routing T_2_20.sp4_v_t_46 <X> T_2_20.sp4_h_l_46
 (16 15)  (88 335)  (88 335)  routing T_2_20.sp4_v_t_17 <X> T_2_20.lc_trk_g3_4
 (17 15)  (89 335)  (89 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (99 335)  (99 335)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 335)  (100 335)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 335)  (101 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 335)  (104 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (106 335)  (106 335)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.input_2_7
 (35 15)  (107 335)  (107 335)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.input_2_7
 (36 15)  (108 335)  (108 335)  LC_7 Logic Functioning bit
 (38 15)  (110 335)  (110 335)  LC_7 Logic Functioning bit
 (40 15)  (112 335)  (112 335)  LC_7 Logic Functioning bit
 (43 15)  (115 335)  (115 335)  LC_7 Logic Functioning bit
 (45 15)  (117 335)  (117 335)  LC_7 Logic Functioning bit
 (46 15)  (118 335)  (118 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_20

 (6 0)  (132 320)  (132 320)  routing T_3_20.sp4_h_r_7 <X> T_3_20.sp4_v_b_0
 (9 0)  (135 320)  (135 320)  routing T_3_20.sp4_v_t_36 <X> T_3_20.sp4_h_r_1
 (11 0)  (137 320)  (137 320)  routing T_3_20.sp4_v_t_46 <X> T_3_20.sp4_v_b_2
 (4 1)  (130 321)  (130 321)  routing T_3_20.sp4_v_t_42 <X> T_3_20.sp4_h_r_0
 (12 1)  (138 321)  (138 321)  routing T_3_20.sp4_v_t_46 <X> T_3_20.sp4_v_b_2
 (1 2)  (127 322)  (127 322)  routing T_3_20.glb_netwk_5 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (128 322)  (128 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (129 322)  (129 322)  routing T_3_20.sp12_v_t_23 <X> T_3_20.sp12_h_l_23
 (15 2)  (141 322)  (141 322)  routing T_3_20.sp4_v_b_21 <X> T_3_20.lc_trk_g0_5
 (16 2)  (142 322)  (142 322)  routing T_3_20.sp4_v_b_21 <X> T_3_20.lc_trk_g0_5
 (17 2)  (143 322)  (143 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (147 322)  (147 322)  routing T_3_20.lft_op_7 <X> T_3_20.lc_trk_g0_7
 (22 2)  (148 322)  (148 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (150 322)  (150 322)  routing T_3_20.lft_op_7 <X> T_3_20.lc_trk_g0_7
 (25 2)  (151 322)  (151 322)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (0 3)  (126 323)  (126 323)  routing T_3_20.glb_netwk_5 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (10 3)  (136 323)  (136 323)  routing T_3_20.sp4_h_l_45 <X> T_3_20.sp4_v_t_36
 (22 3)  (148 323)  (148 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 323)  (149 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (24 3)  (150 323)  (150 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (25 3)  (151 323)  (151 323)  routing T_3_20.sp4_h_l_11 <X> T_3_20.lc_trk_g0_6
 (26 4)  (152 324)  (152 324)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 324)  (153 324)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 324)  (154 324)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 324)  (155 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 324)  (157 324)  routing T_3_20.lc_trk_g0_7 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 324)  (158 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (163 324)  (163 324)  LC_2 Logic Functioning bit
 (39 4)  (165 324)  (165 324)  LC_2 Logic Functioning bit
 (40 4)  (166 324)  (166 324)  LC_2 Logic Functioning bit
 (41 4)  (167 324)  (167 324)  LC_2 Logic Functioning bit
 (42 4)  (168 324)  (168 324)  LC_2 Logic Functioning bit
 (43 4)  (169 324)  (169 324)  LC_2 Logic Functioning bit
 (26 5)  (152 325)  (152 325)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 325)  (153 325)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 325)  (154 325)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 325)  (155 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 325)  (157 325)  routing T_3_20.lc_trk_g0_7 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 325)  (162 325)  LC_2 Logic Functioning bit
 (37 5)  (163 325)  (163 325)  LC_2 Logic Functioning bit
 (38 5)  (164 325)  (164 325)  LC_2 Logic Functioning bit
 (39 5)  (165 325)  (165 325)  LC_2 Logic Functioning bit
 (40 5)  (166 325)  (166 325)  LC_2 Logic Functioning bit
 (41 5)  (167 325)  (167 325)  LC_2 Logic Functioning bit
 (42 5)  (168 325)  (168 325)  LC_2 Logic Functioning bit
 (43 5)  (169 325)  (169 325)  LC_2 Logic Functioning bit
 (5 6)  (131 326)  (131 326)  routing T_3_20.sp4_v_t_44 <X> T_3_20.sp4_h_l_38
 (17 6)  (143 326)  (143 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 326)  (144 326)  routing T_3_20.wire_logic_cluster/lc_5/out <X> T_3_20.lc_trk_g1_5
 (21 6)  (147 326)  (147 326)  routing T_3_20.sp4_h_l_10 <X> T_3_20.lc_trk_g1_7
 (22 6)  (148 326)  (148 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (149 326)  (149 326)  routing T_3_20.sp4_h_l_10 <X> T_3_20.lc_trk_g1_7
 (24 6)  (150 326)  (150 326)  routing T_3_20.sp4_h_l_10 <X> T_3_20.lc_trk_g1_7
 (26 6)  (152 326)  (152 326)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 326)  (155 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 326)  (156 326)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 326)  (157 326)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 326)  (158 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 326)  (160 326)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (50 6)  (176 326)  (176 326)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (130 327)  (130 327)  routing T_3_20.sp4_v_t_44 <X> T_3_20.sp4_h_l_38
 (6 7)  (132 327)  (132 327)  routing T_3_20.sp4_v_t_44 <X> T_3_20.sp4_h_l_38
 (21 7)  (147 327)  (147 327)  routing T_3_20.sp4_h_l_10 <X> T_3_20.lc_trk_g1_7
 (29 7)  (155 327)  (155 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 327)  (156 327)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 327)  (157 327)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (38 7)  (164 327)  (164 327)  LC_3 Logic Functioning bit
 (13 8)  (139 328)  (139 328)  routing T_3_20.sp4_v_t_45 <X> T_3_20.sp4_v_b_8
 (27 8)  (153 328)  (153 328)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 328)  (154 328)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 328)  (155 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 328)  (156 328)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 328)  (157 328)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 328)  (158 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 328)  (159 328)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 328)  (161 328)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.input_2_4
 (37 8)  (163 328)  (163 328)  LC_4 Logic Functioning bit
 (39 8)  (165 328)  (165 328)  LC_4 Logic Functioning bit
 (40 8)  (166 328)  (166 328)  LC_4 Logic Functioning bit
 (26 9)  (152 329)  (152 329)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 329)  (153 329)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 329)  (154 329)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 329)  (155 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 329)  (157 329)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 329)  (158 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (160 329)  (160 329)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.input_2_4
 (38 9)  (164 329)  (164 329)  LC_4 Logic Functioning bit
 (41 9)  (167 329)  (167 329)  LC_4 Logic Functioning bit
 (21 10)  (147 330)  (147 330)  routing T_3_20.sp4_v_t_18 <X> T_3_20.lc_trk_g2_7
 (22 10)  (148 330)  (148 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (149 330)  (149 330)  routing T_3_20.sp4_v_t_18 <X> T_3_20.lc_trk_g2_7
 (27 10)  (153 330)  (153 330)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 330)  (154 330)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 330)  (155 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 330)  (157 330)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 330)  (158 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 330)  (159 330)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (39 10)  (165 330)  (165 330)  LC_5 Logic Functioning bit
 (40 10)  (166 330)  (166 330)  LC_5 Logic Functioning bit
 (41 10)  (167 330)  (167 330)  LC_5 Logic Functioning bit
 (43 10)  (169 330)  (169 330)  LC_5 Logic Functioning bit
 (45 10)  (171 330)  (171 330)  LC_5 Logic Functioning bit
 (46 10)  (172 330)  (172 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (176 330)  (176 330)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (177 330)  (177 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (178 330)  (178 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (143 331)  (143 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (152 331)  (152 331)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 331)  (153 331)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 331)  (154 331)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 331)  (155 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (38 11)  (164 331)  (164 331)  LC_5 Logic Functioning bit
 (41 11)  (167 331)  (167 331)  LC_5 Logic Functioning bit
 (43 11)  (169 331)  (169 331)  LC_5 Logic Functioning bit
 (45 11)  (171 331)  (171 331)  LC_5 Logic Functioning bit
 (48 11)  (174 331)  (174 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (178 331)  (178 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (143 332)  (143 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (148 332)  (148 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (150 332)  (150 332)  routing T_3_20.tnr_op_3 <X> T_3_20.lc_trk_g3_3
 (25 12)  (151 332)  (151 332)  routing T_3_20.sp12_v_t_1 <X> T_3_20.lc_trk_g3_2
 (14 13)  (140 333)  (140 333)  routing T_3_20.sp4_h_r_24 <X> T_3_20.lc_trk_g3_0
 (15 13)  (141 333)  (141 333)  routing T_3_20.sp4_h_r_24 <X> T_3_20.lc_trk_g3_0
 (16 13)  (142 333)  (142 333)  routing T_3_20.sp4_h_r_24 <X> T_3_20.lc_trk_g3_0
 (17 13)  (143 333)  (143 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (144 333)  (144 333)  routing T_3_20.sp4_r_v_b_41 <X> T_3_20.lc_trk_g3_1
 (22 13)  (148 333)  (148 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (150 333)  (150 333)  routing T_3_20.sp12_v_t_1 <X> T_3_20.lc_trk_g3_2
 (25 13)  (151 333)  (151 333)  routing T_3_20.sp12_v_t_1 <X> T_3_20.lc_trk_g3_2
 (0 14)  (126 334)  (126 334)  routing T_3_20.glb_netwk_6 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 334)  (127 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (140 334)  (140 334)  routing T_3_20.sp4_v_t_17 <X> T_3_20.lc_trk_g3_4
 (22 14)  (148 334)  (148 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (126 335)  (126 335)  routing T_3_20.glb_netwk_6 <X> T_3_20.wire_logic_cluster/lc_7/s_r
 (16 15)  (142 335)  (142 335)  routing T_3_20.sp4_v_t_17 <X> T_3_20.lc_trk_g3_4
 (17 15)  (143 335)  (143 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (147 335)  (147 335)  routing T_3_20.sp4_r_v_b_47 <X> T_3_20.lc_trk_g3_7


LogicTile_4_20

 (9 0)  (189 320)  (189 320)  routing T_4_20.sp4_v_t_36 <X> T_4_20.sp4_h_r_1
 (1 2)  (181 322)  (181 322)  routing T_4_20.glb_netwk_5 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (182 322)  (182 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (183 322)  (183 322)  routing T_4_20.sp12_v_t_23 <X> T_4_20.sp12_h_l_23
 (26 2)  (206 322)  (206 322)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 322)  (208 322)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 322)  (209 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 322)  (212 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 322)  (214 322)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 322)  (216 322)  LC_1 Logic Functioning bit
 (37 2)  (217 322)  (217 322)  LC_1 Logic Functioning bit
 (38 2)  (218 322)  (218 322)  LC_1 Logic Functioning bit
 (39 2)  (219 322)  (219 322)  LC_1 Logic Functioning bit
 (41 2)  (221 322)  (221 322)  LC_1 Logic Functioning bit
 (43 2)  (223 322)  (223 322)  LC_1 Logic Functioning bit
 (45 2)  (225 322)  (225 322)  LC_1 Logic Functioning bit
 (46 2)  (226 322)  (226 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (180 323)  (180 323)  routing T_4_20.glb_netwk_5 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (26 3)  (206 323)  (206 323)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 323)  (207 323)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 323)  (208 323)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 323)  (209 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 323)  (210 323)  routing T_4_20.lc_trk_g2_2 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 323)  (211 323)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 323)  (216 323)  LC_1 Logic Functioning bit
 (38 3)  (218 323)  (218 323)  LC_1 Logic Functioning bit
 (45 3)  (225 323)  (225 323)  LC_1 Logic Functioning bit
 (0 4)  (180 324)  (180 324)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (1 4)  (181 324)  (181 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (201 324)  (201 324)  routing T_4_20.sp4_h_r_19 <X> T_4_20.lc_trk_g1_3
 (22 4)  (202 324)  (202 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (203 324)  (203 324)  routing T_4_20.sp4_h_r_19 <X> T_4_20.lc_trk_g1_3
 (24 4)  (204 324)  (204 324)  routing T_4_20.sp4_h_r_19 <X> T_4_20.lc_trk_g1_3
 (0 5)  (180 325)  (180 325)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (1 5)  (181 325)  (181 325)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (21 5)  (201 325)  (201 325)  routing T_4_20.sp4_h_r_19 <X> T_4_20.lc_trk_g1_3
 (9 7)  (189 327)  (189 327)  routing T_4_20.sp4_v_b_4 <X> T_4_20.sp4_v_t_41
 (12 8)  (192 328)  (192 328)  routing T_4_20.sp4_v_t_45 <X> T_4_20.sp4_h_r_8
 (13 8)  (193 328)  (193 328)  routing T_4_20.sp4_v_t_45 <X> T_4_20.sp4_v_b_8
 (4 9)  (184 329)  (184 329)  routing T_4_20.sp4_v_t_36 <X> T_4_20.sp4_h_r_6
 (22 9)  (202 329)  (202 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (203 329)  (203 329)  routing T_4_20.sp4_h_l_15 <X> T_4_20.lc_trk_g2_2
 (24 9)  (204 329)  (204 329)  routing T_4_20.sp4_h_l_15 <X> T_4_20.lc_trk_g2_2
 (25 9)  (205 329)  (205 329)  routing T_4_20.sp4_h_l_15 <X> T_4_20.lc_trk_g2_2
 (5 10)  (185 330)  (185 330)  routing T_4_20.sp4_v_t_37 <X> T_4_20.sp4_h_l_43
 (4 11)  (184 331)  (184 331)  routing T_4_20.sp4_v_t_37 <X> T_4_20.sp4_h_l_43
 (6 11)  (186 331)  (186 331)  routing T_4_20.sp4_v_t_37 <X> T_4_20.sp4_h_l_43
 (8 11)  (188 331)  (188 331)  routing T_4_20.sp4_h_r_7 <X> T_4_20.sp4_v_t_42
 (9 11)  (189 331)  (189 331)  routing T_4_20.sp4_h_r_7 <X> T_4_20.sp4_v_t_42
 (13 11)  (193 331)  (193 331)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_h_l_45
 (3 12)  (183 332)  (183 332)  routing T_4_20.sp12_v_t_22 <X> T_4_20.sp12_h_r_1
 (21 12)  (201 332)  (201 332)  routing T_4_20.sp4_h_r_43 <X> T_4_20.lc_trk_g3_3
 (22 12)  (202 332)  (202 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (203 332)  (203 332)  routing T_4_20.sp4_h_r_43 <X> T_4_20.lc_trk_g3_3
 (24 12)  (204 332)  (204 332)  routing T_4_20.sp4_h_r_43 <X> T_4_20.lc_trk_g3_3
 (21 13)  (201 333)  (201 333)  routing T_4_20.sp4_h_r_43 <X> T_4_20.lc_trk_g3_3
 (0 14)  (180 334)  (180 334)  routing T_4_20.glb_netwk_4 <X> T_4_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 334)  (181 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (191 334)  (191 334)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_v_t_46
 (13 14)  (193 334)  (193 334)  routing T_4_20.sp4_v_b_3 <X> T_4_20.sp4_v_t_46
 (22 15)  (202 335)  (202 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (205 335)  (205 335)  routing T_4_20.sp4_r_v_b_46 <X> T_4_20.lc_trk_g3_6


LogicTile_5_20

 (4 0)  (238 320)  (238 320)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_b_0
 (15 0)  (249 320)  (249 320)  routing T_5_20.sp4_h_r_9 <X> T_5_20.lc_trk_g0_1
 (16 0)  (250 320)  (250 320)  routing T_5_20.sp4_h_r_9 <X> T_5_20.lc_trk_g0_1
 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (252 320)  (252 320)  routing T_5_20.sp4_h_r_9 <X> T_5_20.lc_trk_g0_1
 (25 0)  (259 320)  (259 320)  routing T_5_20.bnr_op_2 <X> T_5_20.lc_trk_g0_2
 (5 1)  (239 321)  (239 321)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_b_0
 (12 1)  (246 321)  (246 321)  routing T_5_20.sp4_h_r_2 <X> T_5_20.sp4_v_b_2
 (13 1)  (247 321)  (247 321)  routing T_5_20.sp4_v_t_44 <X> T_5_20.sp4_h_r_2
 (22 1)  (256 321)  (256 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (259 321)  (259 321)  routing T_5_20.bnr_op_2 <X> T_5_20.lc_trk_g0_2
 (1 2)  (235 322)  (235 322)  routing T_5_20.glb_netwk_5 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (242 322)  (242 322)  routing T_5_20.sp4_v_t_36 <X> T_5_20.sp4_h_l_36
 (9 2)  (243 322)  (243 322)  routing T_5_20.sp4_v_t_36 <X> T_5_20.sp4_h_l_36
 (11 2)  (245 322)  (245 322)  routing T_5_20.sp4_v_b_6 <X> T_5_20.sp4_v_t_39
 (13 2)  (247 322)  (247 322)  routing T_5_20.sp4_v_b_6 <X> T_5_20.sp4_v_t_39
 (31 2)  (265 322)  (265 322)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 322)  (270 322)  LC_1 Logic Functioning bit
 (38 2)  (272 322)  (272 322)  LC_1 Logic Functioning bit
 (45 2)  (279 322)  (279 322)  LC_1 Logic Functioning bit
 (47 2)  (281 322)  (281 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_5 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (26 3)  (260 323)  (260 323)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 323)  (262 323)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (271 323)  (271 323)  LC_1 Logic Functioning bit
 (39 3)  (273 323)  (273 323)  LC_1 Logic Functioning bit
 (45 3)  (279 323)  (279 323)  LC_1 Logic Functioning bit
 (0 4)  (234 324)  (234 324)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (1 4)  (235 324)  (235 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (237 324)  (237 324)  routing T_5_20.sp12_v_t_23 <X> T_5_20.sp12_h_r_0
 (4 4)  (238 324)  (238 324)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_b_3
 (13 4)  (247 324)  (247 324)  routing T_5_20.sp4_v_t_40 <X> T_5_20.sp4_v_b_5
 (17 4)  (251 324)  (251 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (28 4)  (262 324)  (262 324)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 324)  (263 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 324)  (266 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 324)  (268 324)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 324)  (270 324)  LC_2 Logic Functioning bit
 (38 4)  (272 324)  (272 324)  LC_2 Logic Functioning bit
 (45 4)  (279 324)  (279 324)  LC_2 Logic Functioning bit
 (46 4)  (280 324)  (280 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (286 324)  (286 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (235 325)  (235 325)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (5 5)  (239 325)  (239 325)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_b_3
 (13 5)  (247 325)  (247 325)  routing T_5_20.sp4_v_t_37 <X> T_5_20.sp4_h_r_5
 (18 5)  (252 325)  (252 325)  routing T_5_20.sp4_r_v_b_25 <X> T_5_20.lc_trk_g1_1
 (22 5)  (256 325)  (256 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (259 325)  (259 325)  routing T_5_20.sp4_r_v_b_26 <X> T_5_20.lc_trk_g1_2
 (30 5)  (264 325)  (264 325)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 325)  (265 325)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 325)  (270 325)  LC_2 Logic Functioning bit
 (38 5)  (272 325)  (272 325)  LC_2 Logic Functioning bit
 (45 5)  (279 325)  (279 325)  LC_2 Logic Functioning bit
 (47 5)  (281 325)  (281 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (238 326)  (238 326)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_v_t_38
 (6 6)  (240 326)  (240 326)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_v_t_38
 (21 6)  (255 326)  (255 326)  routing T_5_20.wire_logic_cluster/lc_7/out <X> T_5_20.lc_trk_g1_7
 (22 6)  (256 326)  (256 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (265 326)  (265 326)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 326)  (266 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 326)  (267 326)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 326)  (268 326)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 326)  (270 326)  LC_3 Logic Functioning bit
 (38 6)  (272 326)  (272 326)  LC_3 Logic Functioning bit
 (45 6)  (279 326)  (279 326)  LC_3 Logic Functioning bit
 (51 6)  (285 326)  (285 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (260 327)  (260 327)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 327)  (262 327)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 327)  (263 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (271 327)  (271 327)  LC_3 Logic Functioning bit
 (39 7)  (273 327)  (273 327)  LC_3 Logic Functioning bit
 (45 7)  (279 327)  (279 327)  LC_3 Logic Functioning bit
 (21 8)  (255 328)  (255 328)  routing T_5_20.sp4_v_t_14 <X> T_5_20.lc_trk_g2_3
 (22 8)  (256 328)  (256 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (257 328)  (257 328)  routing T_5_20.sp4_v_t_14 <X> T_5_20.lc_trk_g2_3
 (25 8)  (259 328)  (259 328)  routing T_5_20.sp4_h_r_34 <X> T_5_20.lc_trk_g2_2
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 329)  (257 329)  routing T_5_20.sp4_h_r_34 <X> T_5_20.lc_trk_g2_2
 (24 9)  (258 329)  (258 329)  routing T_5_20.sp4_h_r_34 <X> T_5_20.lc_trk_g2_2
 (5 10)  (239 330)  (239 330)  routing T_5_20.sp4_v_b_6 <X> T_5_20.sp4_h_l_43
 (11 10)  (245 330)  (245 330)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_t_45
 (14 10)  (248 330)  (248 330)  routing T_5_20.sp4_h_r_44 <X> T_5_20.lc_trk_g2_4
 (26 10)  (260 330)  (260 330)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 330)  (263 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 330)  (265 330)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 330)  (267 330)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 330)  (268 330)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 330)  (270 330)  LC_5 Logic Functioning bit
 (14 11)  (248 331)  (248 331)  routing T_5_20.sp4_h_r_44 <X> T_5_20.lc_trk_g2_4
 (15 11)  (249 331)  (249 331)  routing T_5_20.sp4_h_r_44 <X> T_5_20.lc_trk_g2_4
 (16 11)  (250 331)  (250 331)  routing T_5_20.sp4_h_r_44 <X> T_5_20.lc_trk_g2_4
 (17 11)  (251 331)  (251 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (260 331)  (260 331)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 331)  (261 331)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 331)  (262 331)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 331)  (263 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 331)  (264 331)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 331)  (265 331)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 331)  (266 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (4 12)  (238 332)  (238 332)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_b_9
 (6 12)  (240 332)  (240 332)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_b_9
 (26 12)  (260 332)  (260 332)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 332)  (261 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 332)  (262 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 332)  (264 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 332)  (265 332)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 332)  (267 332)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g3_4 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (39 12)  (273 332)  (273 332)  LC_6 Logic Functioning bit
 (40 12)  (274 332)  (274 332)  LC_6 Logic Functioning bit
 (41 12)  (275 332)  (275 332)  LC_6 Logic Functioning bit
 (50 12)  (284 332)  (284 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (286 332)  (286 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (238 333)  (238 333)  routing T_5_20.sp4_v_t_41 <X> T_5_20.sp4_h_r_9
 (5 13)  (239 333)  (239 333)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_b_9
 (26 13)  (260 333)  (260 333)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 333)  (261 333)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 333)  (264 333)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (38 13)  (272 333)  (272 333)  LC_6 Logic Functioning bit
 (39 13)  (273 333)  (273 333)  LC_6 Logic Functioning bit
 (40 13)  (274 333)  (274 333)  LC_6 Logic Functioning bit
 (41 13)  (275 333)  (275 333)  LC_6 Logic Functioning bit
 (0 14)  (234 334)  (234 334)  routing T_5_20.glb_netwk_4 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 334)  (235 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (248 334)  (248 334)  routing T_5_20.rgt_op_4 <X> T_5_20.lc_trk_g3_4
 (15 14)  (249 334)  (249 334)  routing T_5_20.rgt_op_5 <X> T_5_20.lc_trk_g3_5
 (17 14)  (251 334)  (251 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 334)  (252 334)  routing T_5_20.rgt_op_5 <X> T_5_20.lc_trk_g3_5
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 334)  (268 334)  routing T_5_20.lc_trk_g1_1 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 334)  (270 334)  LC_7 Logic Functioning bit
 (38 14)  (272 334)  (272 334)  LC_7 Logic Functioning bit
 (45 14)  (279 334)  (279 334)  LC_7 Logic Functioning bit
 (47 14)  (281 334)  (281 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (249 335)  (249 335)  routing T_5_20.rgt_op_4 <X> T_5_20.lc_trk_g3_4
 (17 15)  (251 335)  (251 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (19 15)  (253 335)  (253 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (255 335)  (255 335)  routing T_5_20.sp4_r_v_b_47 <X> T_5_20.lc_trk_g3_7
 (22 15)  (256 335)  (256 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 335)  (259 335)  routing T_5_20.sp4_r_v_b_46 <X> T_5_20.lc_trk_g3_6
 (26 15)  (260 335)  (260 335)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 335)  (262 335)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (271 335)  (271 335)  LC_7 Logic Functioning bit
 (39 15)  (273 335)  (273 335)  LC_7 Logic Functioning bit
 (45 15)  (279 335)  (279 335)  LC_7 Logic Functioning bit


LogicTile_6_20

 (17 0)  (305 320)  (305 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (309 320)  (309 320)  routing T_6_20.lft_op_3 <X> T_6_20.lc_trk_g0_3
 (22 0)  (310 320)  (310 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (312 320)  (312 320)  routing T_6_20.lft_op_3 <X> T_6_20.lc_trk_g0_3
 (25 0)  (313 320)  (313 320)  routing T_6_20.bnr_op_2 <X> T_6_20.lc_trk_g0_2
 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 320)  (318 320)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 320)  (319 320)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 320)  (321 320)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 320)  (323 320)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_0
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (8 1)  (296 321)  (296 321)  routing T_6_20.sp4_v_t_47 <X> T_6_20.sp4_v_b_1
 (10 1)  (298 321)  (298 321)  routing T_6_20.sp4_v_t_47 <X> T_6_20.sp4_v_b_1
 (18 1)  (306 321)  (306 321)  routing T_6_20.sp4_r_v_b_34 <X> T_6_20.lc_trk_g0_1
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (313 321)  (313 321)  routing T_6_20.bnr_op_2 <X> T_6_20.lc_trk_g0_2
 (27 1)  (315 321)  (315 321)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 321)  (319 321)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 321)  (320 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (321 321)  (321 321)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_0
 (35 1)  (323 321)  (323 321)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_0
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_5 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (300 322)  (300 322)  routing T_6_20.sp4_v_t_45 <X> T_6_20.sp4_h_l_39
 (14 2)  (302 322)  (302 322)  routing T_6_20.wire_logic_cluster/lc_4/out <X> T_6_20.lc_trk_g0_4
 (28 2)  (316 322)  (316 322)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 322)  (318 322)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 322)  (319 322)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (40 2)  (328 322)  (328 322)  LC_1 Logic Functioning bit
 (41 2)  (329 322)  (329 322)  LC_1 Logic Functioning bit
 (50 2)  (338 322)  (338 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 323)  (288 323)  routing T_6_20.glb_netwk_5 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (6 3)  (294 323)  (294 323)  routing T_6_20.sp4_h_r_0 <X> T_6_20.sp4_h_l_37
 (11 3)  (299 323)  (299 323)  routing T_6_20.sp4_v_t_45 <X> T_6_20.sp4_h_l_39
 (13 3)  (301 323)  (301 323)  routing T_6_20.sp4_v_t_45 <X> T_6_20.sp4_h_l_39
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (311 323)  (311 323)  routing T_6_20.sp4_h_r_6 <X> T_6_20.lc_trk_g0_6
 (24 3)  (312 323)  (312 323)  routing T_6_20.sp4_h_r_6 <X> T_6_20.lc_trk_g0_6
 (25 3)  (313 323)  (313 323)  routing T_6_20.sp4_h_r_6 <X> T_6_20.lc_trk_g0_6
 (26 3)  (314 323)  (314 323)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 323)  (318 323)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (40 3)  (328 323)  (328 323)  LC_1 Logic Functioning bit
 (41 3)  (329 323)  (329 323)  LC_1 Logic Functioning bit
 (0 4)  (288 324)  (288 324)  routing T_6_20.glb_netwk_7 <X> T_6_20.wire_logic_cluster/lc_7/cen
 (1 4)  (289 324)  (289 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (4 4)  (292 324)  (292 324)  routing T_6_20.sp4_v_t_38 <X> T_6_20.sp4_v_b_3
 (9 4)  (297 324)  (297 324)  routing T_6_20.sp4_h_l_36 <X> T_6_20.sp4_h_r_4
 (10 4)  (298 324)  (298 324)  routing T_6_20.sp4_h_l_36 <X> T_6_20.sp4_h_r_4
 (11 4)  (299 324)  (299 324)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_v_b_5
 (12 4)  (300 324)  (300 324)  routing T_6_20.sp4_v_t_40 <X> T_6_20.sp4_h_r_5
 (14 4)  (302 324)  (302 324)  routing T_6_20.sp4_h_l_5 <X> T_6_20.lc_trk_g1_0
 (15 4)  (303 324)  (303 324)  routing T_6_20.bot_op_1 <X> T_6_20.lc_trk_g1_1
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (314 324)  (314 324)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 324)  (321 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 324)  (326 324)  LC_2 Logic Functioning bit
 (40 4)  (328 324)  (328 324)  LC_2 Logic Functioning bit
 (42 4)  (330 324)  (330 324)  LC_2 Logic Functioning bit
 (50 4)  (338 324)  (338 324)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (340 324)  (340 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (288 325)  (288 325)  routing T_6_20.glb_netwk_7 <X> T_6_20.wire_logic_cluster/lc_7/cen
 (12 5)  (300 325)  (300 325)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_v_b_5
 (14 5)  (302 325)  (302 325)  routing T_6_20.sp4_h_l_5 <X> T_6_20.lc_trk_g1_0
 (15 5)  (303 325)  (303 325)  routing T_6_20.sp4_h_l_5 <X> T_6_20.lc_trk_g1_0
 (16 5)  (304 325)  (304 325)  routing T_6_20.sp4_h_l_5 <X> T_6_20.lc_trk_g1_0
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (314 325)  (314 325)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (38 5)  (326 325)  (326 325)  LC_2 Logic Functioning bit
 (41 5)  (329 325)  (329 325)  LC_2 Logic Functioning bit
 (43 5)  (331 325)  (331 325)  LC_2 Logic Functioning bit
 (3 6)  (291 326)  (291 326)  routing T_6_20.sp12_h_r_0 <X> T_6_20.sp12_v_t_23
 (14 6)  (302 326)  (302 326)  routing T_6_20.sp4_h_l_9 <X> T_6_20.lc_trk_g1_4
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (291 327)  (291 327)  routing T_6_20.sp12_h_r_0 <X> T_6_20.sp12_v_t_23
 (14 7)  (302 327)  (302 327)  routing T_6_20.sp4_h_l_9 <X> T_6_20.lc_trk_g1_4
 (15 7)  (303 327)  (303 327)  routing T_6_20.sp4_h_l_9 <X> T_6_20.lc_trk_g1_4
 (16 7)  (304 327)  (304 327)  routing T_6_20.sp4_h_l_9 <X> T_6_20.lc_trk_g1_4
 (17 7)  (305 327)  (305 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (306 327)  (306 327)  routing T_6_20.sp4_r_v_b_29 <X> T_6_20.lc_trk_g1_5
 (22 8)  (310 328)  (310 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (311 328)  (311 328)  routing T_6_20.sp4_v_t_30 <X> T_6_20.lc_trk_g2_3
 (24 8)  (312 328)  (312 328)  routing T_6_20.sp4_v_t_30 <X> T_6_20.lc_trk_g2_3
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 328)  (321 328)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 328)  (322 328)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 328)  (323 328)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.input_2_4
 (40 8)  (328 328)  (328 328)  LC_4 Logic Functioning bit
 (14 9)  (302 329)  (302 329)  routing T_6_20.tnl_op_0 <X> T_6_20.lc_trk_g2_0
 (15 9)  (303 329)  (303 329)  routing T_6_20.tnl_op_0 <X> T_6_20.lc_trk_g2_0
 (17 9)  (305 329)  (305 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 9)  (316 329)  (316 329)  routing T_6_20.lc_trk_g2_0 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 329)  (320 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (322 329)  (322 329)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.input_2_4
 (36 9)  (324 329)  (324 329)  LC_4 Logic Functioning bit
 (38 9)  (326 329)  (326 329)  LC_4 Logic Functioning bit
 (41 9)  (329 329)  (329 329)  LC_4 Logic Functioning bit
 (43 9)  (331 329)  (331 329)  LC_4 Logic Functioning bit
 (47 9)  (335 329)  (335 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (339 329)  (339 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (304 330)  (304 330)  routing T_6_20.sp4_v_t_16 <X> T_6_20.lc_trk_g2_5
 (17 10)  (305 330)  (305 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (306 330)  (306 330)  routing T_6_20.sp4_v_t_16 <X> T_6_20.lc_trk_g2_5
 (22 10)  (310 330)  (310 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (311 330)  (311 330)  routing T_6_20.sp4_v_b_47 <X> T_6_20.lc_trk_g2_7
 (24 10)  (312 330)  (312 330)  routing T_6_20.sp4_v_b_47 <X> T_6_20.lc_trk_g2_7
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 330)  (319 330)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 330)  (321 330)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 330)  (323 330)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.input_2_5
 (41 10)  (329 330)  (329 330)  LC_5 Logic Functioning bit
 (43 10)  (331 330)  (331 330)  LC_5 Logic Functioning bit
 (45 10)  (333 330)  (333 330)  LC_5 Logic Functioning bit
 (46 10)  (334 330)  (334 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (310 331)  (310 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (311 331)  (311 331)  routing T_6_20.sp4_v_b_46 <X> T_6_20.lc_trk_g2_6
 (24 11)  (312 331)  (312 331)  routing T_6_20.sp4_v_b_46 <X> T_6_20.lc_trk_g2_6
 (26 11)  (314 331)  (314 331)  routing T_6_20.lc_trk_g2_3 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 331)  (316 331)  routing T_6_20.lc_trk_g2_3 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 331)  (318 331)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 331)  (320 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 331)  (321 331)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.input_2_5
 (41 11)  (329 331)  (329 331)  LC_5 Logic Functioning bit
 (42 11)  (330 331)  (330 331)  LC_5 Logic Functioning bit
 (45 11)  (333 331)  (333 331)  LC_5 Logic Functioning bit
 (14 12)  (302 332)  (302 332)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g3_0
 (15 13)  (303 333)  (303 333)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g3_0
 (16 13)  (304 333)  (304 333)  routing T_6_20.sp4_h_l_21 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (288 334)  (288 334)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 334)  (289 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (293 334)  (293 334)  routing T_6_20.sp4_v_t_38 <X> T_6_20.sp4_h_l_44
 (8 14)  (296 334)  (296 334)  routing T_6_20.sp4_v_t_47 <X> T_6_20.sp4_h_l_47
 (9 14)  (297 334)  (297 334)  routing T_6_20.sp4_v_t_47 <X> T_6_20.sp4_h_l_47
 (12 14)  (300 334)  (300 334)  routing T_6_20.sp4_v_t_46 <X> T_6_20.sp4_h_l_46
 (17 14)  (305 334)  (305 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (288 335)  (288 335)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (292 335)  (292 335)  routing T_6_20.sp4_v_t_38 <X> T_6_20.sp4_h_l_44
 (6 15)  (294 335)  (294 335)  routing T_6_20.sp4_v_t_38 <X> T_6_20.sp4_h_l_44
 (11 15)  (299 335)  (299 335)  routing T_6_20.sp4_v_t_46 <X> T_6_20.sp4_h_l_46
 (22 15)  (310 335)  (310 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (311 335)  (311 335)  routing T_6_20.sp4_h_r_30 <X> T_6_20.lc_trk_g3_6
 (24 15)  (312 335)  (312 335)  routing T_6_20.sp4_h_r_30 <X> T_6_20.lc_trk_g3_6
 (25 15)  (313 335)  (313 335)  routing T_6_20.sp4_h_r_30 <X> T_6_20.lc_trk_g3_6


LogicTile_7_20

 (4 0)  (346 320)  (346 320)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_0
 (17 0)  (359 320)  (359 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 320)  (360 320)  routing T_7_20.wire_logic_cluster/lc_1/out <X> T_7_20.lc_trk_g0_1
 (22 0)  (364 320)  (364 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (367 320)  (367 320)  routing T_7_20.wire_logic_cluster/lc_2/out <X> T_7_20.lc_trk_g0_2
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 320)  (373 320)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 320)  (376 320)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 320)  (379 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (5 1)  (347 321)  (347 321)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_0
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (368 321)  (368 321)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 321)  (370 321)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 321)  (373 321)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 321)  (374 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (375 321)  (375 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_0
 (34 1)  (376 321)  (376 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_0
 (35 1)  (377 321)  (377 321)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.input_2_0
 (36 1)  (378 321)  (378 321)  LC_0 Logic Functioning bit
 (41 1)  (383 321)  (383 321)  LC_0 Logic Functioning bit
 (43 1)  (385 321)  (385 321)  LC_0 Logic Functioning bit
 (45 1)  (387 321)  (387 321)  LC_0 Logic Functioning bit
 (51 1)  (393 321)  (393 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_5 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (355 322)  (355 322)  routing T_7_20.sp4_v_b_2 <X> T_7_20.sp4_v_t_39
 (15 2)  (357 322)  (357 322)  routing T_7_20.sp12_h_r_5 <X> T_7_20.lc_trk_g0_5
 (17 2)  (359 322)  (359 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 322)  (360 322)  routing T_7_20.sp12_h_r_5 <X> T_7_20.lc_trk_g0_5
 (19 2)  (361 322)  (361 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (363 322)  (363 322)  routing T_7_20.sp4_v_b_15 <X> T_7_20.lc_trk_g0_7
 (22 2)  (364 322)  (364 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (365 322)  (365 322)  routing T_7_20.sp4_v_b_15 <X> T_7_20.lc_trk_g0_7
 (25 2)  (367 322)  (367 322)  routing T_7_20.sp12_h_l_5 <X> T_7_20.lc_trk_g0_6
 (26 2)  (368 322)  (368 322)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 322)  (370 322)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 322)  (372 322)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (377 322)  (377 322)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_1
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (38 2)  (380 322)  (380 322)  LC_1 Logic Functioning bit
 (39 2)  (381 322)  (381 322)  LC_1 Logic Functioning bit
 (40 2)  (382 322)  (382 322)  LC_1 Logic Functioning bit
 (0 3)  (342 323)  (342 323)  routing T_7_20.glb_netwk_5 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (15 3)  (357 323)  (357 323)  routing T_7_20.bot_op_4 <X> T_7_20.lc_trk_g0_4
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (360 323)  (360 323)  routing T_7_20.sp12_h_r_5 <X> T_7_20.lc_trk_g0_5
 (21 3)  (363 323)  (363 323)  routing T_7_20.sp4_v_b_15 <X> T_7_20.lc_trk_g0_7
 (22 3)  (364 323)  (364 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (366 323)  (366 323)  routing T_7_20.sp12_h_l_5 <X> T_7_20.lc_trk_g0_6
 (25 3)  (367 323)  (367 323)  routing T_7_20.sp12_h_l_5 <X> T_7_20.lc_trk_g0_6
 (27 3)  (369 323)  (369 323)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 323)  (373 323)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 323)  (374 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (375 323)  (375 323)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_1
 (34 3)  (376 323)  (376 323)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_1
 (35 3)  (377 323)  (377 323)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_1
 (39 3)  (381 323)  (381 323)  LC_1 Logic Functioning bit
 (40 3)  (382 323)  (382 323)  LC_1 Logic Functioning bit
 (0 4)  (342 324)  (342 324)  routing T_7_20.glb_netwk_7 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (1 4)  (343 324)  (343 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (4 4)  (346 324)  (346 324)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3
 (6 4)  (348 324)  (348 324)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3
 (25 4)  (367 324)  (367 324)  routing T_7_20.lft_op_2 <X> T_7_20.lc_trk_g1_2
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 324)  (373 324)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 324)  (375 324)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 324)  (377 324)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.input_2_2
 (48 4)  (390 324)  (390 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (394 324)  (394 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (342 325)  (342 325)  routing T_7_20.glb_netwk_7 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (5 5)  (347 325)  (347 325)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_3
 (11 5)  (353 325)  (353 325)  routing T_7_20.sp4_h_l_40 <X> T_7_20.sp4_h_r_5
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 325)  (366 325)  routing T_7_20.lft_op_2 <X> T_7_20.lc_trk_g1_2
 (27 5)  (369 325)  (369 325)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 325)  (370 325)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 325)  (372 325)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 325)  (373 325)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 325)  (374 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (375 325)  (375 325)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.input_2_2
 (35 5)  (377 325)  (377 325)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.input_2_2
 (37 5)  (379 325)  (379 325)  LC_2 Logic Functioning bit
 (48 5)  (390 325)  (390 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (393 325)  (393 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (368 326)  (368 326)  routing T_7_20.lc_trk_g0_5 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 326)  (370 326)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 326)  (372 326)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 326)  (373 326)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (40 6)  (382 326)  (382 326)  LC_3 Logic Functioning bit
 (42 6)  (384 326)  (384 326)  LC_3 Logic Functioning bit
 (43 6)  (385 326)  (385 326)  LC_3 Logic Functioning bit
 (50 6)  (392 326)  (392 326)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (358 327)  (358 327)  routing T_7_20.sp12_h_r_12 <X> T_7_20.lc_trk_g1_4
 (17 7)  (359 327)  (359 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (364 327)  (364 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (365 327)  (365 327)  routing T_7_20.sp4_v_b_22 <X> T_7_20.lc_trk_g1_6
 (24 7)  (366 327)  (366 327)  routing T_7_20.sp4_v_b_22 <X> T_7_20.lc_trk_g1_6
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 327)  (378 327)  LC_3 Logic Functioning bit
 (38 7)  (380 327)  (380 327)  LC_3 Logic Functioning bit
 (40 7)  (382 327)  (382 327)  LC_3 Logic Functioning bit
 (42 7)  (384 327)  (384 327)  LC_3 Logic Functioning bit
 (13 8)  (355 328)  (355 328)  routing T_7_20.sp4_v_t_45 <X> T_7_20.sp4_v_b_8
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 328)  (372 328)  routing T_7_20.lc_trk_g0_7 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 328)  (376 328)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (42 8)  (384 328)  (384 328)  LC_4 Logic Functioning bit
 (43 8)  (385 328)  (385 328)  LC_4 Logic Functioning bit
 (50 8)  (392 328)  (392 328)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (350 329)  (350 329)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_v_b_7
 (9 9)  (351 329)  (351 329)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_v_b_7
 (10 9)  (352 329)  (352 329)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_v_b_7
 (22 9)  (364 329)  (364 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (365 329)  (365 329)  routing T_7_20.sp12_v_b_18 <X> T_7_20.lc_trk_g2_2
 (25 9)  (367 329)  (367 329)  routing T_7_20.sp12_v_b_18 <X> T_7_20.lc_trk_g2_2
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 329)  (372 329)  routing T_7_20.lc_trk_g0_7 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 329)  (373 329)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 329)  (378 329)  LC_4 Logic Functioning bit
 (37 9)  (379 329)  (379 329)  LC_4 Logic Functioning bit
 (38 9)  (380 329)  (380 329)  LC_4 Logic Functioning bit
 (39 9)  (381 329)  (381 329)  LC_4 Logic Functioning bit
 (42 9)  (384 329)  (384 329)  LC_4 Logic Functioning bit
 (43 9)  (385 329)  (385 329)  LC_4 Logic Functioning bit
 (5 10)  (347 330)  (347 330)  routing T_7_20.sp4_v_t_43 <X> T_7_20.sp4_h_l_43
 (14 10)  (356 330)  (356 330)  routing T_7_20.sp4_h_r_36 <X> T_7_20.lc_trk_g2_4
 (17 10)  (359 330)  (359 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 330)  (360 330)  routing T_7_20.wire_logic_cluster/lc_5/out <X> T_7_20.lc_trk_g2_5
 (21 10)  (363 330)  (363 330)  routing T_7_20.sp4_v_t_18 <X> T_7_20.lc_trk_g2_7
 (22 10)  (364 330)  (364 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (365 330)  (365 330)  routing T_7_20.sp4_v_t_18 <X> T_7_20.lc_trk_g2_7
 (26 10)  (368 330)  (368 330)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 330)  (369 330)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 330)  (370 330)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 330)  (371 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 330)  (372 330)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 330)  (373 330)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 330)  (378 330)  LC_5 Logic Functioning bit
 (41 10)  (383 330)  (383 330)  LC_5 Logic Functioning bit
 (43 10)  (385 330)  (385 330)  LC_5 Logic Functioning bit
 (50 10)  (392 330)  (392 330)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (348 331)  (348 331)  routing T_7_20.sp4_v_t_43 <X> T_7_20.sp4_h_l_43
 (15 11)  (357 331)  (357 331)  routing T_7_20.sp4_h_r_36 <X> T_7_20.lc_trk_g2_4
 (16 11)  (358 331)  (358 331)  routing T_7_20.sp4_h_r_36 <X> T_7_20.lc_trk_g2_4
 (17 11)  (359 331)  (359 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (364 331)  (364 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (365 331)  (365 331)  routing T_7_20.sp12_v_b_14 <X> T_7_20.lc_trk_g2_6
 (28 11)  (370 331)  (370 331)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 331)  (371 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 331)  (372 331)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 331)  (373 331)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 331)  (378 331)  LC_5 Logic Functioning bit
 (37 11)  (379 331)  (379 331)  LC_5 Logic Functioning bit
 (39 11)  (381 331)  (381 331)  LC_5 Logic Functioning bit
 (40 11)  (382 331)  (382 331)  LC_5 Logic Functioning bit
 (42 11)  (384 331)  (384 331)  LC_5 Logic Functioning bit
 (4 12)  (346 332)  (346 332)  routing T_7_20.sp4_v_t_36 <X> T_7_20.sp4_v_b_9
 (6 12)  (348 332)  (348 332)  routing T_7_20.sp4_v_t_36 <X> T_7_20.sp4_v_b_9
 (11 12)  (353 332)  (353 332)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_11
 (13 12)  (355 332)  (355 332)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_11
 (15 12)  (357 332)  (357 332)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g3_1
 (16 12)  (358 332)  (358 332)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g3_1
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (360 332)  (360 332)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g3_1
 (21 12)  (363 332)  (363 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 332)  (365 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (24 12)  (366 332)  (366 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (9 13)  (351 333)  (351 333)  routing T_7_20.sp4_v_t_47 <X> T_7_20.sp4_v_b_10
 (0 14)  (342 334)  (342 334)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (9 14)  (351 334)  (351 334)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_h_l_47
 (10 14)  (352 334)  (352 334)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_h_l_47
 (22 14)  (364 334)  (364 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 334)  (365 334)  routing T_7_20.sp4_v_b_47 <X> T_7_20.lc_trk_g3_7
 (24 14)  (366 334)  (366 334)  routing T_7_20.sp4_v_b_47 <X> T_7_20.lc_trk_g3_7
 (0 15)  (342 335)  (342 335)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (346 335)  (346 335)  routing T_7_20.sp4_h_r_1 <X> T_7_20.sp4_h_l_44
 (6 15)  (348 335)  (348 335)  routing T_7_20.sp4_h_r_1 <X> T_7_20.sp4_h_l_44
 (19 15)  (361 335)  (361 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (364 335)  (364 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_8_20

 (4 0)  (400 320)  (400 320)  routing T_8_20.sp4_v_t_41 <X> T_8_20.sp4_v_b_0
 (5 0)  (401 320)  (401 320)  routing T_8_20.sp4_h_l_44 <X> T_8_20.sp4_h_r_0
 (6 0)  (402 320)  (402 320)  routing T_8_20.sp4_v_t_41 <X> T_8_20.sp4_v_b_0
 (8 0)  (404 320)  (404 320)  routing T_8_20.sp4_v_b_1 <X> T_8_20.sp4_h_r_1
 (9 0)  (405 320)  (405 320)  routing T_8_20.sp4_v_b_1 <X> T_8_20.sp4_h_r_1
 (14 0)  (410 320)  (410 320)  routing T_8_20.sp12_h_r_0 <X> T_8_20.lc_trk_g0_0
 (28 0)  (424 320)  (424 320)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_7
 (29 0)  (425 320)  (425 320)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_3 wire_bram/ram/WDATA_7
 (36 0)  (432 320)  (432 320)  Enable bit of Mux _out_links/OutMux8_0 => wire_bram/ram/RDATA_7 sp4_h_l_21
 (4 1)  (400 321)  (400 321)  routing T_8_20.sp4_h_l_44 <X> T_8_20.sp4_h_r_0
 (14 1)  (410 321)  (410 321)  routing T_8_20.sp12_h_r_0 <X> T_8_20.lc_trk_g0_0
 (15 1)  (411 321)  (411 321)  routing T_8_20.sp12_h_r_0 <X> T_8_20.lc_trk_g0_0
 (17 1)  (413 321)  (413 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (30 1)  (426 321)  (426 321)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_7
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_5 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (6 2)  (402 322)  (402 322)  routing T_8_20.sp4_v_b_9 <X> T_8_20.sp4_v_t_37
 (11 2)  (407 322)  (407 322)  routing T_8_20.sp4_v_b_6 <X> T_8_20.sp4_v_t_39
 (13 2)  (409 322)  (409 322)  routing T_8_20.sp4_v_b_6 <X> T_8_20.sp4_v_t_39
 (21 2)  (417 322)  (417 322)  routing T_8_20.sp4_h_l_2 <X> T_8_20.lc_trk_g0_7
 (22 2)  (418 322)  (418 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (419 322)  (419 322)  routing T_8_20.sp4_h_l_2 <X> T_8_20.lc_trk_g0_7
 (24 2)  (420 322)  (420 322)  routing T_8_20.sp4_h_l_2 <X> T_8_20.lc_trk_g0_7
 (27 2)  (423 322)  (423 322)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WDATA_6
 (28 2)  (424 322)  (424 322)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WDATA_6
 (29 2)  (425 322)  (425 322)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_3 wire_bram/ram/WDATA_6
 (36 2)  (432 322)  (432 322)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_6 sp4_h_r_34
 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_5 <X> T_8_20.wire_bram/ram/WCLK
 (5 3)  (401 323)  (401 323)  routing T_8_20.sp4_v_b_9 <X> T_8_20.sp4_v_t_37
 (30 3)  (426 323)  (426 323)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WDATA_6
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (4 4)  (400 324)  (400 324)  routing T_8_20.sp4_h_l_38 <X> T_8_20.sp4_v_b_3
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (12 4)  (408 324)  (408 324)  routing T_8_20.sp4_h_l_39 <X> T_8_20.sp4_h_r_5
 (22 4)  (418 324)  (418 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (419 324)  (419 324)  routing T_8_20.sp12_h_r_11 <X> T_8_20.lc_trk_g1_3
 (28 4)  (424 324)  (424 324)  routing T_8_20.lc_trk_g2_1 <X> T_8_20.wire_bram/ram/WDATA_5
 (29 4)  (425 324)  (425 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_5
 (0 5)  (396 325)  (396 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (5 5)  (401 325)  (401 325)  routing T_8_20.sp4_h_l_38 <X> T_8_20.sp4_v_b_3
 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (13 5)  (409 325)  (409 325)  routing T_8_20.sp4_h_l_39 <X> T_8_20.sp4_h_r_5
 (39 5)  (435 325)  (435 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (3 6)  (399 326)  (399 326)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (11 6)  (407 326)  (407 326)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_40
 (13 6)  (409 326)  (409 326)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_40
 (25 6)  (421 326)  (421 326)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g1_6
 (28 6)  (424 326)  (424 326)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_bram/ram/WDATA_4
 (29 6)  (425 326)  (425 326)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_4
 (30 6)  (426 326)  (426 326)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_bram/ram/WDATA_4
 (40 6)  (436 326)  (436 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_23
 (3 7)  (399 327)  (399 327)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (12 7)  (408 327)  (408 327)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_40
 (22 7)  (418 327)  (418 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 327)  (419 327)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g1_6
 (24 7)  (420 327)  (420 327)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g1_6
 (30 7)  (426 327)  (426 327)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_bram/ram/WDATA_4
 (15 8)  (411 328)  (411 328)  routing T_8_20.rgt_op_1 <X> T_8_20.lc_trk_g2_1
 (17 8)  (413 328)  (413 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (414 328)  (414 328)  routing T_8_20.rgt_op_1 <X> T_8_20.lc_trk_g2_1
 (19 8)  (415 328)  (415 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (21 8)  (417 328)  (417 328)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g2_3
 (22 8)  (418 328)  (418 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 328)  (419 328)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g2_3
 (24 8)  (420 328)  (420 328)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g2_3
 (27 8)  (423 328)  (423 328)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_bram/ram/WDATA_3
 (4 9)  (400 329)  (400 329)  routing T_8_20.sp4_v_t_36 <X> T_8_20.sp4_h_r_6
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_bram/ram/WDATA_3
 (41 9)  (437 329)  (437 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (8 10)  (404 330)  (404 330)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_h_l_42
 (10 10)  (406 330)  (406 330)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_h_l_42
 (11 10)  (407 330)  (407 330)  routing T_8_20.sp4_v_b_5 <X> T_8_20.sp4_v_t_45
 (14 10)  (410 330)  (410 330)  routing T_8_20.sp4_v_t_25 <X> T_8_20.lc_trk_g2_4
 (29 10)  (425 330)  (425 330)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_2
 (8 11)  (404 331)  (404 331)  routing T_8_20.sp4_h_r_7 <X> T_8_20.sp4_v_t_42
 (9 11)  (405 331)  (405 331)  routing T_8_20.sp4_h_r_7 <X> T_8_20.sp4_v_t_42
 (12 11)  (408 331)  (408 331)  routing T_8_20.sp4_v_b_5 <X> T_8_20.sp4_v_t_45
 (14 11)  (410 331)  (410 331)  routing T_8_20.sp4_v_t_25 <X> T_8_20.lc_trk_g2_4
 (16 11)  (412 331)  (412 331)  routing T_8_20.sp4_v_t_25 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (22 11)  (418 331)  (418 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 331)  (421 331)  routing T_8_20.sp4_r_v_b_38 <X> T_8_20.lc_trk_g2_6
 (37 11)  (433 331)  (433 331)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (5 12)  (401 332)  (401 332)  routing T_8_20.sp4_h_l_43 <X> T_8_20.sp4_h_r_9
 (22 12)  (418 332)  (418 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (425 332)  (425 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_1
 (30 12)  (426 332)  (426 332)  routing T_8_20.lc_trk_g0_7 <X> T_8_20.wire_bram/ram/WDATA_1
 (37 12)  (433 332)  (433 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (4 13)  (400 333)  (400 333)  routing T_8_20.sp4_h_l_43 <X> T_8_20.sp4_h_r_9
 (8 13)  (404 333)  (404 333)  routing T_8_20.sp4_h_r_10 <X> T_8_20.sp4_v_b_10
 (21 13)  (417 333)  (417 333)  routing T_8_20.sp4_r_v_b_43 <X> T_8_20.lc_trk_g3_3
 (30 13)  (426 333)  (426 333)  routing T_8_20.lc_trk_g0_7 <X> T_8_20.wire_bram/ram/WDATA_1
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (423 334)  (423 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WDATA_0
 (28 14)  (424 334)  (424 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WDATA_0
 (29 14)  (425 334)  (425 334)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_5 wire_bram/ram/WDATA_0
 (30 14)  (426 334)  (426 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WDATA_0
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (18 15)  (414 335)  (414 335)  routing T_8_20.sp4_r_v_b_45 <X> T_8_20.lc_trk_g3_5
 (41 15)  (437 335)  (437 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_15


LogicTile_9_20

 (13 0)  (451 320)  (451 320)  routing T_9_20.sp4_h_l_39 <X> T_9_20.sp4_v_b_2
 (14 0)  (452 320)  (452 320)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (15 0)  (453 320)  (453 320)  routing T_9_20.bot_op_1 <X> T_9_20.lc_trk_g0_1
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (460 320)  (460 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 320)  (462 320)  routing T_9_20.bot_op_3 <X> T_9_20.lc_trk_g0_3
 (25 0)  (463 320)  (463 320)  routing T_9_20.sp12_h_r_2 <X> T_9_20.lc_trk_g0_2
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (40 0)  (478 320)  (478 320)  LC_0 Logic Functioning bit
 (41 0)  (479 320)  (479 320)  LC_0 Logic Functioning bit
 (42 0)  (480 320)  (480 320)  LC_0 Logic Functioning bit
 (43 0)  (481 320)  (481 320)  LC_0 Logic Functioning bit
 (52 0)  (490 320)  (490 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (449 321)  (449 321)  routing T_9_20.sp4_h_l_39 <X> T_9_20.sp4_h_r_2
 (12 1)  (450 321)  (450 321)  routing T_9_20.sp4_h_l_39 <X> T_9_20.sp4_v_b_2
 (14 1)  (452 321)  (452 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (15 1)  (453 321)  (453 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (16 1)  (454 321)  (454 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (462 321)  (462 321)  routing T_9_20.sp12_h_r_2 <X> T_9_20.lc_trk_g0_2
 (25 1)  (463 321)  (463 321)  routing T_9_20.sp12_h_r_2 <X> T_9_20.lc_trk_g0_2
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (475 321)  (475 321)  LC_0 Logic Functioning bit
 (39 1)  (477 321)  (477 321)  LC_0 Logic Functioning bit
 (40 1)  (478 321)  (478 321)  LC_0 Logic Functioning bit
 (41 1)  (479 321)  (479 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (43 1)  (481 321)  (481 321)  LC_0 Logic Functioning bit
 (4 2)  (442 322)  (442 322)  routing T_9_20.sp4_h_r_6 <X> T_9_20.sp4_v_t_37
 (6 2)  (444 322)  (444 322)  routing T_9_20.sp4_h_r_6 <X> T_9_20.sp4_v_t_37
 (14 2)  (452 322)  (452 322)  routing T_9_20.sp4_h_l_9 <X> T_9_20.lc_trk_g0_4
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 322)  (468 322)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 322)  (472 322)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (38 2)  (476 322)  (476 322)  LC_1 Logic Functioning bit
 (46 2)  (484 322)  (484 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (443 323)  (443 323)  routing T_9_20.sp4_h_r_6 <X> T_9_20.sp4_v_t_37
 (14 3)  (452 323)  (452 323)  routing T_9_20.sp4_h_l_9 <X> T_9_20.lc_trk_g0_4
 (15 3)  (453 323)  (453 323)  routing T_9_20.sp4_h_l_9 <X> T_9_20.lc_trk_g0_4
 (16 3)  (454 323)  (454 323)  routing T_9_20.sp4_h_l_9 <X> T_9_20.lc_trk_g0_4
 (17 3)  (455 323)  (455 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (30 3)  (468 323)  (468 323)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 323)  (474 323)  LC_1 Logic Functioning bit
 (38 3)  (476 323)  (476 323)  LC_1 Logic Functioning bit
 (12 4)  (450 324)  (450 324)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_r_5
 (15 4)  (453 324)  (453 324)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g1_1
 (16 4)  (454 324)  (454 324)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g1_1
 (17 4)  (455 324)  (455 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 324)  (456 324)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g1_1
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (53 4)  (491 324)  (491 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (11 5)  (449 325)  (449 325)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_r_5
 (13 5)  (451 325)  (451 325)  routing T_9_20.sp4_v_b_11 <X> T_9_20.sp4_h_r_5
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (3 6)  (441 326)  (441 326)  routing T_9_20.sp12_h_r_0 <X> T_9_20.sp12_v_t_23
 (4 6)  (442 326)  (442 326)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_v_t_38
 (6 6)  (444 326)  (444 326)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_v_t_38
 (13 6)  (451 326)  (451 326)  routing T_9_20.sp4_v_b_5 <X> T_9_20.sp4_v_t_40
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (3 7)  (441 327)  (441 327)  routing T_9_20.sp12_h_r_0 <X> T_9_20.sp12_v_t_23
 (15 7)  (453 327)  (453 327)  routing T_9_20.bot_op_4 <X> T_9_20.lc_trk_g1_4
 (17 7)  (455 327)  (455 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 327)  (465 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 327)  (466 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (39 7)  (477 327)  (477 327)  LC_3 Logic Functioning bit
 (46 7)  (484 327)  (484 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (3 8)  (441 328)  (441 328)  routing T_9_20.sp12_v_t_22 <X> T_9_20.sp12_v_b_1
 (14 8)  (452 328)  (452 328)  routing T_9_20.bnl_op_0 <X> T_9_20.lc_trk_g2_0
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (456 328)  (456 328)  routing T_9_20.bnl_op_1 <X> T_9_20.lc_trk_g2_1
 (26 8)  (464 328)  (464 328)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 328)  (469 328)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 328)  (478 328)  LC_4 Logic Functioning bit
 (42 8)  (480 328)  (480 328)  LC_4 Logic Functioning bit
 (47 8)  (485 328)  (485 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (452 329)  (452 329)  routing T_9_20.bnl_op_0 <X> T_9_20.lc_trk_g2_0
 (17 9)  (455 329)  (455 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (456 329)  (456 329)  routing T_9_20.bnl_op_1 <X> T_9_20.lc_trk_g2_1
 (19 9)  (457 329)  (457 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 329)  (469 329)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (2 10)  (440 330)  (440 330)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (464 330)  (464 330)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (37 10)  (475 330)  (475 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (43 10)  (481 330)  (481 330)  LC_5 Logic Functioning bit
 (53 10)  (491 330)  (491 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (21 11)  (459 331)  (459 331)  routing T_9_20.sp4_r_v_b_39 <X> T_9_20.lc_trk_g2_7
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (473 331)  (473 331)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.input_2_5
 (36 11)  (474 331)  (474 331)  LC_5 Logic Functioning bit
 (37 11)  (475 331)  (475 331)  LC_5 Logic Functioning bit
 (38 11)  (476 331)  (476 331)  LC_5 Logic Functioning bit
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (40 11)  (478 331)  (478 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 332)  (473 332)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.input_2_6
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (40 12)  (478 332)  (478 332)  LC_6 Logic Functioning bit
 (41 12)  (479 332)  (479 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (52 12)  (490 332)  (490 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (461 333)  (461 333)  routing T_9_20.sp12_v_t_9 <X> T_9_20.lc_trk_g3_2
 (26 13)  (464 333)  (464 333)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 333)  (470 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (37 13)  (475 333)  (475 333)  LC_6 Logic Functioning bit
 (38 13)  (476 333)  (476 333)  LC_6 Logic Functioning bit
 (39 13)  (477 333)  (477 333)  LC_6 Logic Functioning bit
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (42 13)  (480 333)  (480 333)  LC_6 Logic Functioning bit
 (43 13)  (481 333)  (481 333)  LC_6 Logic Functioning bit
 (6 14)  (444 334)  (444 334)  routing T_9_20.sp4_v_b_6 <X> T_9_20.sp4_v_t_44
 (12 14)  (450 334)  (450 334)  routing T_9_20.sp4_v_t_46 <X> T_9_20.sp4_h_l_46
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 334)  (472 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (38 14)  (476 334)  (476 334)  LC_7 Logic Functioning bit
 (52 14)  (490 334)  (490 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (443 335)  (443 335)  routing T_9_20.sp4_v_b_6 <X> T_9_20.sp4_v_t_44
 (11 15)  (449 335)  (449 335)  routing T_9_20.sp4_v_t_46 <X> T_9_20.sp4_h_l_46
 (21 15)  (459 335)  (459 335)  routing T_9_20.sp4_r_v_b_47 <X> T_9_20.lc_trk_g3_7
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 335)  (474 335)  LC_7 Logic Functioning bit
 (38 15)  (476 335)  (476 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (8 0)  (500 320)  (500 320)  routing T_10_20.sp4_v_b_7 <X> T_10_20.sp4_h_r_1
 (9 0)  (501 320)  (501 320)  routing T_10_20.sp4_v_b_7 <X> T_10_20.sp4_h_r_1
 (10 0)  (502 320)  (502 320)  routing T_10_20.sp4_v_b_7 <X> T_10_20.sp4_h_r_1
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (515 320)  (515 320)  routing T_10_20.sp4_v_b_19 <X> T_10_20.lc_trk_g0_3
 (24 0)  (516 320)  (516 320)  routing T_10_20.sp4_v_b_19 <X> T_10_20.lc_trk_g0_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (53 0)  (545 320)  (545 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (45 1)  (537 321)  (537 321)  LC_0 Logic Functioning bit
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_5 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (497 322)  (497 322)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_l_37
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (47 2)  (539 322)  (539 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_5 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (4 3)  (496 323)  (496 323)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_l_37
 (6 3)  (498 323)  (498 323)  routing T_10_20.sp4_v_t_43 <X> T_10_20.sp4_h_l_37
 (10 3)  (502 323)  (502 323)  routing T_10_20.sp4_h_l_45 <X> T_10_20.sp4_v_t_36
 (12 3)  (504 323)  (504 323)  routing T_10_20.sp4_h_l_39 <X> T_10_20.sp4_v_t_39
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (45 3)  (537 323)  (537 323)  LC_1 Logic Functioning bit
 (47 3)  (539 323)  (539 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (545 323)  (545 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (493 324)  (493 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (8 4)  (500 324)  (500 324)  routing T_10_20.sp4_h_l_41 <X> T_10_20.sp4_h_r_4
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (52 4)  (544 324)  (544 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (492 325)  (492 325)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (21 5)  (513 325)  (513 325)  routing T_10_20.sp4_r_v_b_27 <X> T_10_20.lc_trk_g1_3
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 325)  (523 325)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (45 5)  (537 325)  (537 325)  LC_2 Logic Functioning bit
 (47 5)  (539 325)  (539 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (3 6)  (495 326)  (495 326)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_v_t_23
 (4 6)  (496 326)  (496 326)  routing T_10_20.sp4_h_r_3 <X> T_10_20.sp4_v_t_38
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (52 6)  (544 326)  (544 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (495 327)  (495 327)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_v_t_23
 (5 7)  (497 327)  (497 327)  routing T_10_20.sp4_h_r_3 <X> T_10_20.sp4_v_t_38
 (12 7)  (504 327)  (504 327)  routing T_10_20.sp4_h_l_40 <X> T_10_20.sp4_v_t_40
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (47 7)  (539 327)  (539 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 10)  (496 330)  (496 330)  routing T_10_20.sp4_v_b_10 <X> T_10_20.sp4_v_t_43
 (5 10)  (497 330)  (497 330)  routing T_10_20.sp4_v_t_37 <X> T_10_20.sp4_h_l_43
 (6 10)  (498 330)  (498 330)  routing T_10_20.sp4_v_b_10 <X> T_10_20.sp4_v_t_43
 (4 11)  (496 331)  (496 331)  routing T_10_20.sp4_v_t_37 <X> T_10_20.sp4_h_l_43
 (6 11)  (498 331)  (498 331)  routing T_10_20.sp4_v_t_37 <X> T_10_20.sp4_h_l_43
 (4 12)  (496 332)  (496 332)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (6 12)  (498 332)  (498 332)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (47 12)  (539 332)  (539 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (497 333)  (497 333)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (0 14)  (492 334)  (492 334)  routing T_10_20.glb_netwk_4 <X> T_10_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 334)  (493 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (504 334)  (504 334)  routing T_10_20.sp4_v_t_46 <X> T_10_20.sp4_h_l_46
 (15 14)  (507 334)  (507 334)  routing T_10_20.sp4_h_l_16 <X> T_10_20.lc_trk_g3_5
 (16 14)  (508 334)  (508 334)  routing T_10_20.sp4_h_l_16 <X> T_10_20.lc_trk_g3_5
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 334)  (515 334)  routing T_10_20.sp4_v_b_47 <X> T_10_20.lc_trk_g3_7
 (24 14)  (516 334)  (516 334)  routing T_10_20.sp4_v_b_47 <X> T_10_20.lc_trk_g3_7
 (8 15)  (500 335)  (500 335)  routing T_10_20.sp4_h_l_47 <X> T_10_20.sp4_v_t_47
 (11 15)  (503 335)  (503 335)  routing T_10_20.sp4_v_t_46 <X> T_10_20.sp4_h_l_46
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (510 335)  (510 335)  routing T_10_20.sp4_h_l_16 <X> T_10_20.lc_trk_g3_5


LogicTile_11_20

 (11 0)  (557 320)  (557 320)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_v_b_2
 (21 0)  (567 320)  (567 320)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (569 320)  (569 320)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g0_3
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 320)  (581 320)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (40 0)  (586 320)  (586 320)  LC_0 Logic Functioning bit
 (46 0)  (592 320)  (592 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (558 321)  (558 321)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_v_b_2
 (21 1)  (567 321)  (567 321)  routing T_11_20.sp4_v_b_11 <X> T_11_20.lc_trk_g0_3
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (35 1)  (581 321)  (581 321)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_0
 (12 2)  (558 322)  (558 322)  routing T_11_20.sp4_v_t_39 <X> T_11_20.sp4_h_l_39
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 322)  (577 322)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (47 2)  (593 322)  (593 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (11 3)  (557 323)  (557 323)  routing T_11_20.sp4_v_t_39 <X> T_11_20.sp4_h_l_39
 (30 3)  (576 323)  (576 323)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (5 4)  (551 324)  (551 324)  routing T_11_20.sp4_v_t_38 <X> T_11_20.sp4_h_r_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (10 5)  (556 325)  (556 325)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_v_b_4
 (21 5)  (567 325)  (567 325)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (25 6)  (571 326)  (571 326)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (12 7)  (558 327)  (558 327)  routing T_11_20.sp4_h_l_40 <X> T_11_20.sp4_v_t_40
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 327)  (569 327)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (25 7)  (571 327)  (571 327)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g1_6
 (19 8)  (565 328)  (565 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (48 8)  (594 328)  (594 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (9 9)  (555 329)  (555 329)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_v_b_7
 (10 9)  (556 329)  (556 329)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_v_b_7
 (15 9)  (561 329)  (561 329)  routing T_11_20.sp4_v_t_29 <X> T_11_20.lc_trk_g2_0
 (16 9)  (562 329)  (562 329)  routing T_11_20.sp4_v_t_29 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (19 9)  (565 329)  (565 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 329)  (569 329)  routing T_11_20.sp4_h_l_15 <X> T_11_20.lc_trk_g2_2
 (24 9)  (570 329)  (570 329)  routing T_11_20.sp4_h_l_15 <X> T_11_20.lc_trk_g2_2
 (25 9)  (571 329)  (571 329)  routing T_11_20.sp4_h_l_15 <X> T_11_20.lc_trk_g2_2
 (27 9)  (573 329)  (573 329)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 329)  (574 329)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (8 10)  (554 330)  (554 330)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_42
 (9 10)  (555 330)  (555 330)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_42
 (10 10)  (556 330)  (556 330)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_42
 (11 10)  (557 330)  (557 330)  routing T_11_20.sp4_h_l_38 <X> T_11_20.sp4_v_t_45
 (14 10)  (560 330)  (560 330)  routing T_11_20.sp4_h_r_44 <X> T_11_20.lc_trk_g2_4
 (16 10)  (562 330)  (562 330)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (14 11)  (560 331)  (560 331)  routing T_11_20.sp4_h_r_44 <X> T_11_20.lc_trk_g2_4
 (15 11)  (561 331)  (561 331)  routing T_11_20.sp4_h_r_44 <X> T_11_20.lc_trk_g2_4
 (16 11)  (562 331)  (562 331)  routing T_11_20.sp4_h_r_44 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (19 11)  (565 331)  (565 331)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (569 331)  (569 331)  routing T_11_20.sp12_v_t_21 <X> T_11_20.lc_trk_g2_6
 (25 11)  (571 331)  (571 331)  routing T_11_20.sp12_v_t_21 <X> T_11_20.lc_trk_g2_6
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_v_t_30 <X> T_11_20.lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.sp4_v_t_30 <X> T_11_20.lc_trk_g3_3
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 333)  (571 333)  routing T_11_20.sp4_r_v_b_42 <X> T_11_20.lc_trk_g3_2
 (2 14)  (548 334)  (548 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (15 14)  (561 334)  (561 334)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g3_5
 (16 14)  (562 334)  (562 334)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 334)  (574 334)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (39 14)  (585 334)  (585 334)  LC_7 Logic Functioning bit
 (47 14)  (593 334)  (593 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (561 335)  (561 335)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g3_4
 (16 15)  (562 335)  (562 335)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (564 335)  (564 335)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g3_5
 (26 15)  (572 335)  (572 335)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 335)  (577 335)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (38 15)  (584 335)  (584 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (41 15)  (587 335)  (587 335)  LC_7 Logic Functioning bit
 (43 15)  (589 335)  (589 335)  LC_7 Logic Functioning bit
 (46 15)  (592 335)  (592 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_20

 (3 0)  (603 320)  (603 320)  routing T_12_20.sp12_v_t_23 <X> T_12_20.sp12_v_b_0
 (27 0)  (627 320)  (627 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 320)  (635 320)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_0
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (46 0)  (646 320)  (646 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_0
 (35 1)  (635 321)  (635 321)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_0
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_5 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 322)  (623 322)  routing T_12_20.sp12_h_l_12 <X> T_12_20.lc_trk_g0_7
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (0 3)  (600 323)  (600 323)  routing T_12_20.glb_netwk_5 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (5 3)  (605 323)  (605 323)  routing T_12_20.sp4_h_l_37 <X> T_12_20.sp4_v_t_37
 (8 3)  (608 323)  (608 323)  routing T_12_20.sp4_h_l_36 <X> T_12_20.sp4_v_t_36
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 323)  (623 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.lc_trk_g0_6
 (24 3)  (624 323)  (624 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.lc_trk_g0_6
 (25 3)  (625 323)  (625 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.lc_trk_g0_6
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 323)  (628 323)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (45 3)  (645 323)  (645 323)  LC_1 Logic Functioning bit
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 324)  (624 324)  routing T_12_20.bot_op_3 <X> T_12_20.lc_trk_g1_3
 (25 4)  (625 324)  (625 324)  routing T_12_20.sp12_h_r_2 <X> T_12_20.lc_trk_g1_2
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (624 325)  (624 325)  routing T_12_20.sp12_h_r_2 <X> T_12_20.lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp12_h_r_2 <X> T_12_20.lc_trk_g1_2
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 325)  (631 325)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (45 5)  (645 325)  (645 325)  LC_2 Logic Functioning bit
 (14 6)  (614 326)  (614 326)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g1_4
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 326)  (623 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (46 6)  (646 326)  (646 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (653 326)  (653 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (12 7)  (612 327)  (612 327)  routing T_12_20.sp4_h_l_40 <X> T_12_20.sp4_v_t_40
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 327)  (628 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (626 328)  (626 328)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (50 8)  (650 328)  (650 328)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (606 329)  (606 329)  routing T_12_20.sp4_h_l_43 <X> T_12_20.sp4_h_r_6
 (26 9)  (626 329)  (626 329)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 329)  (627 329)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (45 9)  (645 329)  (645 329)  LC_4 Logic Functioning bit
 (46 9)  (646 329)  (646 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (652 329)  (652 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (12 11)  (612 331)  (612 331)  routing T_12_20.sp4_h_l_45 <X> T_12_20.sp4_v_t_45
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 331)  (633 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_5
 (34 11)  (634 331)  (634 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_5
 (35 11)  (635 331)  (635 331)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_5
 (46 11)  (646 331)  (646 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (21 12)  (621 332)  (621 332)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g3_3
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (625 332)  (625 332)  routing T_12_20.wire_logic_cluster/lc_2/out <X> T_12_20.lc_trk_g3_2
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (47 12)  (647 332)  (647 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (605 333)  (605 333)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_v_b_9
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 333)  (627 333)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 333)  (628 333)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (612 334)  (612 334)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_h_l_46
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (50 14)  (650 334)  (650 334)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (651 334)  (651 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (603 335)  (603 335)  routing T_12_20.sp12_h_l_22 <X> T_12_20.sp12_v_t_22
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (21 0)  (675 320)  (675 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 320)  (677 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (24 0)  (678 320)  (678 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (25 0)  (679 320)  (679 320)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g0_2
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (45 0)  (699 320)  (699 320)  LC_0 Logic Functioning bit
 (21 1)  (675 321)  (675 321)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g0_2
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_5 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (657 322)  (657 322)  routing T_13_20.sp12_v_t_23 <X> T_13_20.sp12_h_l_23
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 322)  (689 322)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.input_2_1
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (40 2)  (694 322)  (694 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_5 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (21 3)  (675 323)  (675 323)  routing T_13_20.sp4_r_v_b_31 <X> T_13_20.lc_trk_g0_7
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 323)  (686 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 323)  (688 323)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.input_2_1
 (46 3)  (700 323)  (700 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (668 324)  (668 324)  routing T_13_20.wire_logic_cluster/lc_0/out <X> T_13_20.lc_trk_g1_0
 (25 4)  (679 324)  (679 324)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g1_2
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (48 4)  (702 324)  (702 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (14 6)  (668 326)  (668 326)  routing T_13_20.sp12_h_l_3 <X> T_13_20.lc_trk_g1_4
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_v_b_5 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.sp4_v_b_5 <X> T_13_20.lc_trk_g1_5
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 326)  (677 326)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g1_7
 (24 6)  (678 326)  (678 326)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g1_7
 (25 6)  (679 326)  (679 326)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g1_6
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (50 6)  (704 326)  (704 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 327)  (668 327)  routing T_13_20.sp12_h_l_3 <X> T_13_20.lc_trk_g1_4
 (15 7)  (669 327)  (669 327)  routing T_13_20.sp12_h_l_3 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (675 327)  (675 327)  routing T_13_20.sp4_h_r_7 <X> T_13_20.lc_trk_g1_7
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (51 7)  (705 327)  (705 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (656 328)  (656 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (675 328)  (675 328)  routing T_13_20.sp4_v_t_22 <X> T_13_20.lc_trk_g2_3
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 328)  (677 328)  routing T_13_20.sp4_v_t_22 <X> T_13_20.lc_trk_g2_3
 (25 8)  (679 328)  (679 328)  routing T_13_20.sp12_v_t_1 <X> T_13_20.lc_trk_g2_2
 (21 9)  (675 329)  (675 329)  routing T_13_20.sp4_v_t_22 <X> T_13_20.lc_trk_g2_3
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp12_v_t_1 <X> T_13_20.lc_trk_g2_2
 (25 9)  (679 329)  (679 329)  routing T_13_20.sp12_v_t_1 <X> T_13_20.lc_trk_g2_2
 (6 10)  (660 330)  (660 330)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_v_t_43
 (14 10)  (668 330)  (668 330)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g2_4
 (21 10)  (675 330)  (675 330)  routing T_13_20.sp4_v_t_26 <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 330)  (677 330)  routing T_13_20.sp4_v_t_26 <X> T_13_20.lc_trk_g2_7
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (51 10)  (705 330)  (705 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (659 331)  (659 331)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_v_t_43
 (8 11)  (662 331)  (662 331)  routing T_13_20.sp4_h_r_7 <X> T_13_20.sp4_v_t_42
 (9 11)  (663 331)  (663 331)  routing T_13_20.sp4_h_r_7 <X> T_13_20.sp4_v_t_42
 (15 11)  (669 331)  (669 331)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g2_4
 (16 11)  (670 331)  (670 331)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (675 331)  (675 331)  routing T_13_20.sp4_v_t_26 <X> T_13_20.lc_trk_g2_7
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 331)  (677 331)  routing T_13_20.sp4_v_b_46 <X> T_13_20.lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.sp4_v_b_46 <X> T_13_20.lc_trk_g2_6
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 331)  (688 331)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_5
 (35 11)  (689 331)  (689 331)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_5
 (25 12)  (679 332)  (679 332)  routing T_13_20.bnl_op_2 <X> T_13_20.lc_trk_g3_2
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (8 13)  (662 333)  (662 333)  routing T_13_20.sp4_v_t_42 <X> T_13_20.sp4_v_b_10
 (10 13)  (664 333)  (664 333)  routing T_13_20.sp4_v_t_42 <X> T_13_20.sp4_v_b_10
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 333)  (679 333)  routing T_13_20.bnl_op_2 <X> T_13_20.lc_trk_g3_2
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit
 (5 14)  (659 334)  (659 334)  routing T_13_20.sp4_v_t_38 <X> T_13_20.sp4_h_l_44
 (21 14)  (675 334)  (675 334)  routing T_13_20.bnl_op_7 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (40 14)  (694 334)  (694 334)  LC_7 Logic Functioning bit
 (50 14)  (704 334)  (704 334)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (706 334)  (706 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (658 335)  (658 335)  routing T_13_20.sp4_v_t_38 <X> T_13_20.sp4_h_l_44
 (6 15)  (660 335)  (660 335)  routing T_13_20.sp4_v_t_38 <X> T_13_20.sp4_h_l_44
 (21 15)  (675 335)  (675 335)  routing T_13_20.bnl_op_7 <X> T_13_20.lc_trk_g3_7
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 335)  (682 335)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (13 4)  (721 324)  (721 324)  routing T_14_20.sp4_h_l_40 <X> T_14_20.sp4_v_b_5
 (21 4)  (729 324)  (729 324)  routing T_14_20.sp4_h_r_11 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_h_r_11 <X> T_14_20.lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.sp4_h_r_11 <X> T_14_20.lc_trk_g1_3
 (25 4)  (733 324)  (733 324)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (53 4)  (761 324)  (761 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (9 5)  (717 325)  (717 325)  routing T_14_20.sp4_v_t_45 <X> T_14_20.sp4_v_b_4
 (10 5)  (718 325)  (718 325)  routing T_14_20.sp4_v_t_45 <X> T_14_20.sp4_v_b_4
 (12 5)  (720 325)  (720 325)  routing T_14_20.sp4_h_l_40 <X> T_14_20.sp4_v_b_5
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 325)  (731 325)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (43 5)  (751 325)  (751 325)  LC_2 Logic Functioning bit
 (51 5)  (759 325)  (759 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 7)  (716 327)  (716 327)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_v_t_41
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 330)  (736 330)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (51 10)  (759 330)  (759 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit
 (53 11)  (761 331)  (761 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (720 332)  (720 332)  routing T_14_20.sp4_v_t_46 <X> T_14_20.sp4_h_r_11
 (15 12)  (723 332)  (723 332)  routing T_14_20.sp4_v_t_28 <X> T_14_20.lc_trk_g3_1
 (16 12)  (724 332)  (724 332)  routing T_14_20.sp4_v_t_28 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (733 332)  (733 332)  routing T_14_20.sp4_h_r_34 <X> T_14_20.lc_trk_g3_2
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 333)  (731 333)  routing T_14_20.sp4_h_r_34 <X> T_14_20.lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.sp4_h_r_34 <X> T_14_20.lc_trk_g3_2
 (3 15)  (711 335)  (711 335)  routing T_14_20.sp12_h_l_22 <X> T_14_20.sp12_v_t_22
 (8 15)  (716 335)  (716 335)  routing T_14_20.sp4_h_l_47 <X> T_14_20.sp4_v_t_47


LogicTile_15_20

 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (44 0)  (806 320)  (806 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (47 0)  (809 320)  (809 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (45 1)  (807 321)  (807 321)  LC_0 Logic Functioning bit
 (50 1)  (812 321)  (812 321)  Carry_In_Mux bit 

 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_5 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (44 2)  (806 322)  (806 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_5 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (45 3)  (807 323)  (807 323)  LC_1 Logic Functioning bit
 (47 3)  (809 323)  (809 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 324)  (783 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 324)  (785 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (25 4)  (787 324)  (787 324)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g1_2
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (44 4)  (806 324)  (806 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (21 5)  (783 325)  (783 325)  routing T_15_20.sp4_v_b_11 <X> T_15_20.lc_trk_g1_3
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (45 5)  (807 325)  (807 325)  LC_2 Logic Functioning bit
 (53 5)  (815 325)  (815 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g1_5
 (21 6)  (783 326)  (783 326)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 326)  (787 326)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g1_6
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 326)  (790 326)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (44 6)  (806 326)  (806 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (52 6)  (814 326)  (814 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (45 7)  (807 327)  (807 327)  LC_3 Logic Functioning bit
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (44 8)  (806 328)  (806 328)  LC_4 Logic Functioning bit
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (45 9)  (807 329)  (807 329)  LC_4 Logic Functioning bit
 (15 10)  (777 330)  (777 330)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g2_5
 (16 10)  (778 330)  (778 330)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g2_5
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (44 10)  (806 330)  (806 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (18 11)  (780 331)  (780 331)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g2_5
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (45 11)  (807 331)  (807 331)  LC_5 Logic Functioning bit
 (11 12)  (773 332)  (773 332)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (14 12)  (776 332)  (776 332)  routing T_15_20.wire_logic_cluster/lc_0/out <X> T_15_20.lc_trk_g3_0
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (44 12)  (806 332)  (806 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (12 13)  (774 333)  (774 333)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (45 13)  (807 333)  (807 333)  LC_6 Logic Functioning bit
 (0 14)  (762 334)  (762 334)  routing T_15_20.glb_netwk_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 334)  (776 334)  routing T_15_20.wire_logic_cluster/lc_4/out <X> T_15_20.lc_trk_g3_4
 (15 14)  (777 334)  (777 334)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g3_5
 (16 14)  (778 334)  (778 334)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g3_5
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 335)  (780 335)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g3_5
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (41 15)  (803 335)  (803 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit
 (45 15)  (807 335)  (807 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.input_2_0
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (40 0)  (856 320)  (856 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (14 2)  (830 322)  (830 322)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g0_4
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 322)  (847 322)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (47 2)  (863 322)  (863 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (831 323)  (831 323)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (47 3)  (863 323)  (863 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (867 323)  (867 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 5)  (830 325)  (830 325)  routing T_16_20.top_op_0 <X> T_16_20.lc_trk_g1_0
 (15 5)  (831 325)  (831 325)  routing T_16_20.top_op_0 <X> T_16_20.lc_trk_g1_0
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (831 326)  (831 326)  routing T_16_20.lft_op_5 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.lft_op_5 <X> T_16_20.lc_trk_g1_5
 (15 7)  (831 327)  (831 327)  routing T_16_20.bot_op_4 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (4 8)  (820 328)  (820 328)  routing T_16_20.sp4_h_l_43 <X> T_16_20.sp4_v_b_6
 (13 8)  (829 328)  (829 328)  routing T_16_20.sp4_h_l_45 <X> T_16_20.sp4_v_b_8
 (5 9)  (821 329)  (821 329)  routing T_16_20.sp4_h_l_43 <X> T_16_20.sp4_v_b_6
 (12 9)  (828 329)  (828 329)  routing T_16_20.sp4_h_l_45 <X> T_16_20.sp4_v_b_8
 (21 10)  (837 330)  (837 330)  routing T_16_20.sp4_h_r_39 <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 330)  (839 330)  routing T_16_20.sp4_h_r_39 <X> T_16_20.lc_trk_g2_7
 (24 10)  (840 330)  (840 330)  routing T_16_20.sp4_h_r_39 <X> T_16_20.lc_trk_g2_7
 (5 11)  (821 331)  (821 331)  routing T_16_20.sp4_h_l_43 <X> T_16_20.sp4_v_t_43
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_r_v_b_36 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_v_b_46 <X> T_16_20.lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.sp4_v_b_46 <X> T_16_20.lc_trk_g2_6


LogicTile_17_20

 (9 10)  (883 330)  (883 330)  routing T_17_20.sp4_v_b_7 <X> T_17_20.sp4_h_l_42


LogicTile_18_20

 (3 15)  (931 335)  (931 335)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_v_t_22


LogicTile_30_20

 (19 2)  (1583 322)  (1583 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_1_19

 (15 0)  (33 304)  (33 304)  routing T_1_19.sp4_h_l_4 <X> T_1_19.lc_trk_g0_1
 (16 0)  (34 304)  (34 304)  routing T_1_19.sp4_h_l_4 <X> T_1_19.lc_trk_g0_1
 (17 0)  (35 304)  (35 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (36 304)  (36 304)  routing T_1_19.sp4_h_l_4 <X> T_1_19.lc_trk_g0_1
 (21 0)  (39 304)  (39 304)  routing T_1_19.wire_logic_cluster/lc_3/out <X> T_1_19.lc_trk_g0_3
 (22 0)  (40 304)  (40 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (46 304)  (46 304)  routing T_1_19.lc_trk_g2_1 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 304)  (47 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 304)  (49 304)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 304)  (50 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 304)  (51 304)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 304)  (55 304)  LC_0 Logic Functioning bit
 (39 0)  (57 304)  (57 304)  LC_0 Logic Functioning bit
 (18 1)  (36 305)  (36 305)  routing T_1_19.sp4_h_l_4 <X> T_1_19.lc_trk_g0_1
 (26 1)  (44 305)  (44 305)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 305)  (45 305)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 305)  (46 305)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 305)  (47 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (26 2)  (44 306)  (44 306)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (31 2)  (49 306)  (49 306)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 306)  (50 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 306)  (51 306)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 306)  (52 306)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 306)  (54 306)  LC_1 Logic Functioning bit
 (50 2)  (68 306)  (68 306)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (44 307)  (44 307)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 307)  (46 307)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 307)  (47 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (55 307)  (55 307)  LC_1 Logic Functioning bit
 (47 3)  (65 307)  (65 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (32 308)  (32 308)  routing T_1_19.wire_logic_cluster/lc_0/out <X> T_1_19.lc_trk_g1_0
 (21 4)  (39 308)  (39 308)  routing T_1_19.sp4_h_r_19 <X> T_1_19.lc_trk_g1_3
 (22 4)  (40 308)  (40 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (41 308)  (41 308)  routing T_1_19.sp4_h_r_19 <X> T_1_19.lc_trk_g1_3
 (24 4)  (42 308)  (42 308)  routing T_1_19.sp4_h_r_19 <X> T_1_19.lc_trk_g1_3
 (26 4)  (44 308)  (44 308)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 308)  (46 308)  routing T_1_19.lc_trk_g2_1 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 308)  (47 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 308)  (50 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (55 308)  (55 308)  LC_2 Logic Functioning bit
 (39 4)  (57 308)  (57 308)  LC_2 Logic Functioning bit
 (40 4)  (58 308)  (58 308)  LC_2 Logic Functioning bit
 (42 4)  (60 308)  (60 308)  LC_2 Logic Functioning bit
 (52 4)  (70 308)  (70 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (35 309)  (35 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (39 309)  (39 309)  routing T_1_19.sp4_h_r_19 <X> T_1_19.lc_trk_g1_3
 (22 5)  (40 309)  (40 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (43 309)  (43 309)  routing T_1_19.sp4_r_v_b_26 <X> T_1_19.lc_trk_g1_2
 (26 5)  (44 309)  (44 309)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 309)  (46 309)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 309)  (47 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 309)  (49 309)  routing T_1_19.lc_trk_g0_3 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 309)  (50 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (52 309)  (52 309)  routing T_1_19.lc_trk_g1_3 <X> T_1_19.input_2_2
 (35 5)  (53 309)  (53 309)  routing T_1_19.lc_trk_g1_3 <X> T_1_19.input_2_2
 (38 5)  (56 309)  (56 309)  LC_2 Logic Functioning bit
 (41 5)  (59 309)  (59 309)  LC_2 Logic Functioning bit
 (43 5)  (61 309)  (61 309)  LC_2 Logic Functioning bit
 (51 5)  (69 309)  (69 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (35 310)  (35 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 310)  (36 310)  routing T_1_19.wire_logic_cluster/lc_5/out <X> T_1_19.lc_trk_g1_5
 (26 6)  (44 310)  (44 310)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 310)  (45 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 310)  (46 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 310)  (47 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 310)  (48 310)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 310)  (50 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 310)  (51 310)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 310)  (52 310)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 310)  (53 310)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.input_2_3
 (41 6)  (59 310)  (59 310)  LC_3 Logic Functioning bit
 (28 7)  (46 311)  (46 311)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 311)  (47 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 311)  (49 311)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 311)  (50 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (51 311)  (51 311)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.input_2_3
 (35 7)  (53 311)  (53 311)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.input_2_3
 (48 7)  (66 311)  (66 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (29 312)  (29 312)  routing T_1_19.sp4_h_r_3 <X> T_1_19.sp4_v_b_8
 (12 8)  (30 312)  (30 312)  routing T_1_19.sp4_v_b_2 <X> T_1_19.sp4_h_r_8
 (14 8)  (32 312)  (32 312)  routing T_1_19.sp4_h_l_21 <X> T_1_19.lc_trk_g2_0
 (15 8)  (33 312)  (33 312)  routing T_1_19.sp4_v_t_28 <X> T_1_19.lc_trk_g2_1
 (16 8)  (34 312)  (34 312)  routing T_1_19.sp4_v_t_28 <X> T_1_19.lc_trk_g2_1
 (17 8)  (35 312)  (35 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (39 312)  (39 312)  routing T_1_19.sp4_h_r_43 <X> T_1_19.lc_trk_g2_3
 (22 8)  (40 312)  (40 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (41 312)  (41 312)  routing T_1_19.sp4_h_r_43 <X> T_1_19.lc_trk_g2_3
 (24 8)  (42 312)  (42 312)  routing T_1_19.sp4_h_r_43 <X> T_1_19.lc_trk_g2_3
 (26 8)  (44 312)  (44 312)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 312)  (46 312)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 312)  (47 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 312)  (48 312)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 312)  (50 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 312)  (52 312)  routing T_1_19.lc_trk_g1_0 <X> T_1_19.wire_logic_cluster/lc_4/in_3
 (11 9)  (29 313)  (29 313)  routing T_1_19.sp4_v_b_2 <X> T_1_19.sp4_h_r_8
 (13 9)  (31 313)  (31 313)  routing T_1_19.sp4_v_b_2 <X> T_1_19.sp4_h_r_8
 (15 9)  (33 313)  (33 313)  routing T_1_19.sp4_h_l_21 <X> T_1_19.lc_trk_g2_0
 (16 9)  (34 313)  (34 313)  routing T_1_19.sp4_h_l_21 <X> T_1_19.lc_trk_g2_0
 (17 9)  (35 313)  (35 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (39 313)  (39 313)  routing T_1_19.sp4_h_r_43 <X> T_1_19.lc_trk_g2_3
 (27 9)  (45 313)  (45 313)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 313)  (46 313)  routing T_1_19.lc_trk_g3_5 <X> T_1_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 313)  (47 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 313)  (48 313)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 313)  (54 313)  LC_4 Logic Functioning bit
 (38 9)  (56 313)  (56 313)  LC_4 Logic Functioning bit
 (17 10)  (35 314)  (35 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (39 314)  (39 314)  routing T_1_19.sp4_v_t_26 <X> T_1_19.lc_trk_g2_7
 (22 10)  (40 314)  (40 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (41 314)  (41 314)  routing T_1_19.sp4_v_t_26 <X> T_1_19.lc_trk_g2_7
 (28 10)  (46 314)  (46 314)  routing T_1_19.lc_trk_g2_0 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 314)  (47 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 314)  (50 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 314)  (51 314)  routing T_1_19.lc_trk_g3_1 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 314)  (52 314)  routing T_1_19.lc_trk_g3_1 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (50 10)  (68 314)  (68 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (69 314)  (69 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (33 315)  (33 315)  routing T_1_19.tnr_op_4 <X> T_1_19.lc_trk_g2_4
 (17 11)  (35 315)  (35 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (36 315)  (36 315)  routing T_1_19.sp4_r_v_b_37 <X> T_1_19.lc_trk_g2_5
 (21 11)  (39 315)  (39 315)  routing T_1_19.sp4_v_t_26 <X> T_1_19.lc_trk_g2_7
 (22 11)  (40 315)  (40 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (41 315)  (41 315)  routing T_1_19.sp4_v_b_46 <X> T_1_19.lc_trk_g2_6
 (24 11)  (42 315)  (42 315)  routing T_1_19.sp4_v_b_46 <X> T_1_19.lc_trk_g2_6
 (26 11)  (44 315)  (44 315)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 315)  (46 315)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 315)  (47 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (59 315)  (59 315)  LC_5 Logic Functioning bit
 (17 12)  (35 316)  (35 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 316)  (36 316)  routing T_1_19.wire_logic_cluster/lc_1/out <X> T_1_19.lc_trk_g3_1
 (22 12)  (40 316)  (40 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (41 316)  (41 316)  routing T_1_19.sp4_v_t_30 <X> T_1_19.lc_trk_g3_3
 (24 12)  (42 316)  (42 316)  routing T_1_19.sp4_v_t_30 <X> T_1_19.lc_trk_g3_3
 (26 12)  (44 316)  (44 316)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 316)  (45 316)  routing T_1_19.lc_trk_g1_2 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 316)  (47 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 316)  (50 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 316)  (51 316)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 316)  (52 316)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 316)  (53 316)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.input_2_6
 (38 12)  (56 316)  (56 316)  LC_6 Logic Functioning bit
 (40 12)  (58 316)  (58 316)  LC_6 Logic Functioning bit
 (41 12)  (59 316)  (59 316)  LC_6 Logic Functioning bit
 (51 12)  (69 316)  (69 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (70 316)  (70 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (40 317)  (40 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (44 317)  (44 317)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 317)  (45 317)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 317)  (46 317)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 317)  (47 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 317)  (48 317)  routing T_1_19.lc_trk_g1_2 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 317)  (49 317)  routing T_1_19.lc_trk_g3_2 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 317)  (50 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (51 317)  (51 317)  routing T_1_19.lc_trk_g2_4 <X> T_1_19.input_2_6
 (40 13)  (58 317)  (58 317)  LC_6 Logic Functioning bit
 (41 13)  (59 317)  (59 317)  LC_6 Logic Functioning bit
 (48 13)  (66 317)  (66 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (69 317)  (69 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (34 318)  (34 318)  routing T_1_19.sp4_v_b_37 <X> T_1_19.lc_trk_g3_5
 (17 14)  (35 318)  (35 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (36 318)  (36 318)  routing T_1_19.sp4_v_b_37 <X> T_1_19.lc_trk_g3_5
 (22 14)  (40 318)  (40 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (45 318)  (45 318)  routing T_1_19.lc_trk_g1_3 <X> T_1_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 318)  (47 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 318)  (49 318)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 318)  (50 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 318)  (52 318)  routing T_1_19.lc_trk_g1_5 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 318)  (55 318)  LC_7 Logic Functioning bit
 (42 14)  (60 318)  (60 318)  LC_7 Logic Functioning bit
 (50 14)  (68 318)  (68 318)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (36 319)  (36 319)  routing T_1_19.sp4_v_b_37 <X> T_1_19.lc_trk_g3_5
 (29 15)  (47 319)  (47 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 319)  (48 319)  routing T_1_19.lc_trk_g1_3 <X> T_1_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 319)  (54 319)  LC_7 Logic Functioning bit


LogicTile_2_19

 (4 0)  (76 304)  (76 304)  routing T_2_19.sp4_v_t_37 <X> T_2_19.sp4_v_b_0
 (12 0)  (84 304)  (84 304)  routing T_2_19.sp4_v_b_2 <X> T_2_19.sp4_h_r_2
 (17 0)  (89 304)  (89 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 304)  (90 304)  routing T_2_19.wire_logic_cluster/lc_1/out <X> T_2_19.lc_trk_g0_1
 (21 0)  (93 304)  (93 304)  routing T_2_19.lft_op_3 <X> T_2_19.lc_trk_g0_3
 (22 0)  (94 304)  (94 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 304)  (96 304)  routing T_2_19.lft_op_3 <X> T_2_19.lc_trk_g0_3
 (25 0)  (97 304)  (97 304)  routing T_2_19.wire_logic_cluster/lc_2/out <X> T_2_19.lc_trk_g0_2
 (27 0)  (99 304)  (99 304)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 304)  (100 304)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 304)  (101 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 304)  (104 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (109 304)  (109 304)  LC_0 Logic Functioning bit
 (11 1)  (83 305)  (83 305)  routing T_2_19.sp4_v_b_2 <X> T_2_19.sp4_h_r_2
 (22 1)  (94 305)  (94 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 305)  (98 305)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 305)  (100 305)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 305)  (101 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 305)  (103 305)  routing T_2_19.lc_trk_g0_3 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 305)  (104 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 305)  (107 305)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.input_2_0
 (37 1)  (109 305)  (109 305)  LC_0 Logic Functioning bit
 (39 1)  (111 305)  (111 305)  LC_0 Logic Functioning bit
 (1 2)  (73 306)  (73 306)  routing T_2_19.glb_netwk_5 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (93 306)  (93 306)  routing T_2_19.lft_op_7 <X> T_2_19.lc_trk_g0_7
 (22 2)  (94 306)  (94 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 306)  (96 306)  routing T_2_19.lft_op_7 <X> T_2_19.lc_trk_g0_7
 (26 2)  (98 306)  (98 306)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (100 306)  (100 306)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 306)  (101 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 306)  (102 306)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 306)  (104 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 306)  (105 306)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 306)  (106 306)  routing T_2_19.lc_trk_g3_1 <X> T_2_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 306)  (108 306)  LC_1 Logic Functioning bit
 (37 2)  (109 306)  (109 306)  LC_1 Logic Functioning bit
 (38 2)  (110 306)  (110 306)  LC_1 Logic Functioning bit
 (42 2)  (114 306)  (114 306)  LC_1 Logic Functioning bit
 (45 2)  (117 306)  (117 306)  LC_1 Logic Functioning bit
 (0 3)  (72 307)  (72 307)  routing T_2_19.glb_netwk_5 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (15 3)  (87 307)  (87 307)  routing T_2_19.bot_op_4 <X> T_2_19.lc_trk_g0_4
 (17 3)  (89 307)  (89 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (94 307)  (94 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 307)  (95 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (24 3)  (96 307)  (96 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (25 3)  (97 307)  (97 307)  routing T_2_19.sp4_h_r_6 <X> T_2_19.lc_trk_g0_6
 (26 3)  (98 307)  (98 307)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 307)  (101 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 307)  (104 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (108 307)  (108 307)  LC_1 Logic Functioning bit
 (43 3)  (115 307)  (115 307)  LC_1 Logic Functioning bit
 (45 3)  (117 307)  (117 307)  LC_1 Logic Functioning bit
 (51 3)  (123 307)  (123 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (87 308)  (87 308)  routing T_2_19.sp4_h_r_1 <X> T_2_19.lc_trk_g1_1
 (16 4)  (88 308)  (88 308)  routing T_2_19.sp4_h_r_1 <X> T_2_19.lc_trk_g1_1
 (17 4)  (89 308)  (89 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (94 308)  (94 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (98 308)  (98 308)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 308)  (100 308)  routing T_2_19.lc_trk_g2_1 <X> T_2_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 308)  (101 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 308)  (103 308)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 308)  (104 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 308)  (108 308)  LC_2 Logic Functioning bit
 (38 4)  (110 308)  (110 308)  LC_2 Logic Functioning bit
 (42 4)  (114 308)  (114 308)  LC_2 Logic Functioning bit
 (43 4)  (115 308)  (115 308)  LC_2 Logic Functioning bit
 (45 4)  (117 308)  (117 308)  LC_2 Logic Functioning bit
 (18 5)  (90 309)  (90 309)  routing T_2_19.sp4_h_r_1 <X> T_2_19.lc_trk_g1_1
 (28 5)  (100 309)  (100 309)  routing T_2_19.lc_trk_g2_4 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 309)  (101 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 309)  (103 309)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 309)  (104 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (107 309)  (107 309)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.input_2_2
 (42 5)  (114 309)  (114 309)  LC_2 Logic Functioning bit
 (43 5)  (115 309)  (115 309)  LC_2 Logic Functioning bit
 (45 5)  (117 309)  (117 309)  LC_2 Logic Functioning bit
 (14 6)  (86 310)  (86 310)  routing T_2_19.wire_logic_cluster/lc_4/out <X> T_2_19.lc_trk_g1_4
 (21 6)  (93 310)  (93 310)  routing T_2_19.sp4_h_l_10 <X> T_2_19.lc_trk_g1_7
 (22 6)  (94 310)  (94 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (95 310)  (95 310)  routing T_2_19.sp4_h_l_10 <X> T_2_19.lc_trk_g1_7
 (24 6)  (96 310)  (96 310)  routing T_2_19.sp4_h_l_10 <X> T_2_19.lc_trk_g1_7
 (29 6)  (101 310)  (101 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 310)  (102 310)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 310)  (104 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 310)  (108 310)  LC_3 Logic Functioning bit
 (38 6)  (110 310)  (110 310)  LC_3 Logic Functioning bit
 (17 7)  (89 311)  (89 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (93 311)  (93 311)  routing T_2_19.sp4_h_l_10 <X> T_2_19.lc_trk_g1_7
 (31 7)  (103 311)  (103 311)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 311)  (108 311)  LC_3 Logic Functioning bit
 (38 7)  (110 311)  (110 311)  LC_3 Logic Functioning bit
 (51 7)  (123 311)  (123 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (81 312)  (81 312)  routing T_2_19.sp4_v_t_42 <X> T_2_19.sp4_h_r_7
 (15 8)  (87 312)  (87 312)  routing T_2_19.sp4_v_t_28 <X> T_2_19.lc_trk_g2_1
 (16 8)  (88 312)  (88 312)  routing T_2_19.sp4_v_t_28 <X> T_2_19.lc_trk_g2_1
 (17 8)  (89 312)  (89 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (97 312)  (97 312)  routing T_2_19.sp4_v_t_23 <X> T_2_19.lc_trk_g2_2
 (26 8)  (98 312)  (98 312)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 312)  (99 312)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 312)  (101 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 312)  (102 312)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 312)  (103 312)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 312)  (104 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 312)  (108 312)  LC_4 Logic Functioning bit
 (37 8)  (109 312)  (109 312)  LC_4 Logic Functioning bit
 (38 8)  (110 312)  (110 312)  LC_4 Logic Functioning bit
 (41 8)  (113 312)  (113 312)  LC_4 Logic Functioning bit
 (43 8)  (115 312)  (115 312)  LC_4 Logic Functioning bit
 (45 8)  (117 312)  (117 312)  LC_4 Logic Functioning bit
 (8 9)  (80 313)  (80 313)  routing T_2_19.sp4_v_t_41 <X> T_2_19.sp4_v_b_7
 (10 9)  (82 313)  (82 313)  routing T_2_19.sp4_v_t_41 <X> T_2_19.sp4_v_b_7
 (22 9)  (94 313)  (94 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (95 313)  (95 313)  routing T_2_19.sp4_v_t_23 <X> T_2_19.lc_trk_g2_2
 (25 9)  (97 313)  (97 313)  routing T_2_19.sp4_v_t_23 <X> T_2_19.lc_trk_g2_2
 (26 9)  (98 313)  (98 313)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 313)  (101 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 313)  (103 313)  routing T_2_19.lc_trk_g0_7 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 313)  (104 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (106 313)  (106 313)  routing T_2_19.lc_trk_g1_1 <X> T_2_19.input_2_4
 (36 9)  (108 313)  (108 313)  LC_4 Logic Functioning bit
 (37 9)  (109 313)  (109 313)  LC_4 Logic Functioning bit
 (39 9)  (111 313)  (111 313)  LC_4 Logic Functioning bit
 (41 9)  (113 313)  (113 313)  LC_4 Logic Functioning bit
 (43 9)  (115 313)  (115 313)  LC_4 Logic Functioning bit
 (45 9)  (117 313)  (117 313)  LC_4 Logic Functioning bit
 (5 10)  (77 314)  (77 314)  routing T_2_19.sp4_h_r_3 <X> T_2_19.sp4_h_l_43
 (4 11)  (76 315)  (76 315)  routing T_2_19.sp4_h_r_3 <X> T_2_19.sp4_h_l_43
 (14 11)  (86 315)  (86 315)  routing T_2_19.sp4_r_v_b_36 <X> T_2_19.lc_trk_g2_4
 (17 11)  (89 315)  (89 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (9 12)  (81 316)  (81 316)  routing T_2_19.sp4_v_t_47 <X> T_2_19.sp4_h_r_10
 (16 12)  (88 316)  (88 316)  routing T_2_19.sp12_v_t_6 <X> T_2_19.lc_trk_g3_1
 (17 12)  (89 316)  (89 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (27 12)  (99 316)  (99 316)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 316)  (100 316)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 316)  (101 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 316)  (104 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (109 316)  (109 316)  LC_6 Logic Functioning bit
 (39 12)  (111 316)  (111 316)  LC_6 Logic Functioning bit
 (51 12)  (123 316)  (123 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (85 317)  (85 317)  routing T_2_19.sp4_v_t_43 <X> T_2_19.sp4_h_r_11
 (15 13)  (87 317)  (87 317)  routing T_2_19.sp4_v_t_29 <X> T_2_19.lc_trk_g3_0
 (16 13)  (88 317)  (88 317)  routing T_2_19.sp4_v_t_29 <X> T_2_19.lc_trk_g3_0
 (17 13)  (89 317)  (89 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (31 13)  (103 317)  (103 317)  routing T_2_19.lc_trk_g0_3 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 317)  (109 317)  LC_6 Logic Functioning bit
 (39 13)  (111 317)  (111 317)  LC_6 Logic Functioning bit
 (53 13)  (125 317)  (125 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (72 318)  (72 318)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 318)  (73 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (98 318)  (98 318)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 318)  (99 318)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 318)  (101 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 318)  (102 318)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 318)  (104 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 318)  (106 318)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (112 318)  (112 318)  LC_7 Logic Functioning bit
 (41 14)  (113 318)  (113 318)  LC_7 Logic Functioning bit
 (42 14)  (114 318)  (114 318)  LC_7 Logic Functioning bit
 (43 14)  (115 318)  (115 318)  LC_7 Logic Functioning bit
 (45 14)  (117 318)  (117 318)  LC_7 Logic Functioning bit
 (50 14)  (122 318)  (122 318)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (72 319)  (72 319)  routing T_2_19.glb_netwk_6 <X> T_2_19.wire_logic_cluster/lc_7/s_r
 (27 15)  (99 319)  (99 319)  routing T_2_19.lc_trk_g1_4 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 319)  (101 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 319)  (102 319)  routing T_2_19.lc_trk_g1_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 319)  (103 319)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 319)  (108 319)  LC_7 Logic Functioning bit
 (40 15)  (112 319)  (112 319)  LC_7 Logic Functioning bit
 (41 15)  (113 319)  (113 319)  LC_7 Logic Functioning bit
 (42 15)  (114 319)  (114 319)  LC_7 Logic Functioning bit
 (43 15)  (115 319)  (115 319)  LC_7 Logic Functioning bit
 (45 15)  (117 319)  (117 319)  LC_7 Logic Functioning bit
 (46 15)  (118 319)  (118 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (120 319)  (120 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_19

 (12 0)  (138 304)  (138 304)  routing T_3_19.sp4_v_t_39 <X> T_3_19.sp4_h_r_2
 (22 0)  (148 304)  (148 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (150 304)  (150 304)  routing T_3_19.top_op_3 <X> T_3_19.lc_trk_g0_3
 (26 0)  (152 304)  (152 304)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 304)  (153 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 304)  (154 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 304)  (155 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 304)  (156 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 304)  (158 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 304)  (160 304)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 304)  (162 304)  LC_0 Logic Functioning bit
 (37 0)  (163 304)  (163 304)  LC_0 Logic Functioning bit
 (42 0)  (168 304)  (168 304)  LC_0 Logic Functioning bit
 (43 0)  (169 304)  (169 304)  LC_0 Logic Functioning bit
 (52 0)  (178 304)  (178 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (179 304)  (179 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (141 305)  (141 305)  routing T_3_19.sp4_v_t_5 <X> T_3_19.lc_trk_g0_0
 (16 1)  (142 305)  (142 305)  routing T_3_19.sp4_v_t_5 <X> T_3_19.lc_trk_g0_0
 (17 1)  (143 305)  (143 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (147 305)  (147 305)  routing T_3_19.top_op_3 <X> T_3_19.lc_trk_g0_3
 (26 1)  (152 305)  (152 305)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 305)  (155 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 305)  (157 305)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 305)  (158 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (160 305)  (160 305)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.input_2_0
 (37 1)  (163 305)  (163 305)  LC_0 Logic Functioning bit
 (42 1)  (168 305)  (168 305)  LC_0 Logic Functioning bit
 (43 1)  (169 305)  (169 305)  LC_0 Logic Functioning bit
 (25 2)  (151 306)  (151 306)  routing T_3_19.sp4_h_l_11 <X> T_3_19.lc_trk_g0_6
 (32 2)  (158 306)  (158 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 306)  (159 306)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 306)  (162 306)  LC_1 Logic Functioning bit
 (37 2)  (163 306)  (163 306)  LC_1 Logic Functioning bit
 (38 2)  (164 306)  (164 306)  LC_1 Logic Functioning bit
 (39 2)  (165 306)  (165 306)  LC_1 Logic Functioning bit
 (41 2)  (167 306)  (167 306)  LC_1 Logic Functioning bit
 (43 2)  (169 306)  (169 306)  LC_1 Logic Functioning bit
 (8 3)  (134 307)  (134 307)  routing T_3_19.sp4_h_r_1 <X> T_3_19.sp4_v_t_36
 (9 3)  (135 307)  (135 307)  routing T_3_19.sp4_h_r_1 <X> T_3_19.sp4_v_t_36
 (22 3)  (148 307)  (148 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 307)  (149 307)  routing T_3_19.sp4_h_l_11 <X> T_3_19.lc_trk_g0_6
 (24 3)  (150 307)  (150 307)  routing T_3_19.sp4_h_l_11 <X> T_3_19.lc_trk_g0_6
 (25 3)  (151 307)  (151 307)  routing T_3_19.sp4_h_l_11 <X> T_3_19.lc_trk_g0_6
 (28 3)  (154 307)  (154 307)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 307)  (155 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 307)  (162 307)  LC_1 Logic Functioning bit
 (37 3)  (163 307)  (163 307)  LC_1 Logic Functioning bit
 (38 3)  (164 307)  (164 307)  LC_1 Logic Functioning bit
 (39 3)  (165 307)  (165 307)  LC_1 Logic Functioning bit
 (40 3)  (166 307)  (166 307)  LC_1 Logic Functioning bit
 (42 3)  (168 307)  (168 307)  LC_1 Logic Functioning bit
 (48 3)  (174 307)  (174 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (179 307)  (179 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0
 (14 4)  (140 308)  (140 308)  routing T_3_19.lft_op_0 <X> T_3_19.lc_trk_g1_0
 (17 4)  (143 308)  (143 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (151 308)  (151 308)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g1_2
 (8 5)  (134 309)  (134 309)  routing T_3_19.sp4_h_l_47 <X> T_3_19.sp4_v_b_4
 (9 5)  (135 309)  (135 309)  routing T_3_19.sp4_h_l_47 <X> T_3_19.sp4_v_b_4
 (10 5)  (136 309)  (136 309)  routing T_3_19.sp4_h_l_47 <X> T_3_19.sp4_v_b_4
 (15 5)  (141 309)  (141 309)  routing T_3_19.lft_op_0 <X> T_3_19.lc_trk_g1_0
 (17 5)  (143 309)  (143 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (148 309)  (148 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 309)  (149 309)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g1_2
 (24 5)  (150 309)  (150 309)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g1_2
 (25 5)  (151 309)  (151 309)  routing T_3_19.sp4_h_l_7 <X> T_3_19.lc_trk_g1_2
 (15 6)  (141 310)  (141 310)  routing T_3_19.sp4_v_b_21 <X> T_3_19.lc_trk_g1_5
 (16 6)  (142 310)  (142 310)  routing T_3_19.sp4_v_b_21 <X> T_3_19.lc_trk_g1_5
 (17 6)  (143 310)  (143 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 8)  (140 312)  (140 312)  routing T_3_19.sp4_h_l_21 <X> T_3_19.lc_trk_g2_0
 (17 8)  (143 312)  (143 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (148 312)  (148 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (149 312)  (149 312)  routing T_3_19.sp4_v_t_30 <X> T_3_19.lc_trk_g2_3
 (24 8)  (150 312)  (150 312)  routing T_3_19.sp4_v_t_30 <X> T_3_19.lc_trk_g2_3
 (29 8)  (155 312)  (155 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 312)  (158 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 312)  (159 312)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 312)  (161 312)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.input_2_4
 (38 8)  (164 312)  (164 312)  LC_4 Logic Functioning bit
 (41 8)  (167 312)  (167 312)  LC_4 Logic Functioning bit
 (43 8)  (169 312)  (169 312)  LC_4 Logic Functioning bit
 (46 8)  (172 312)  (172 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (177 312)  (177 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (141 313)  (141 313)  routing T_3_19.sp4_h_l_21 <X> T_3_19.lc_trk_g2_0
 (16 9)  (142 313)  (142 313)  routing T_3_19.sp4_h_l_21 <X> T_3_19.lc_trk_g2_0
 (17 9)  (143 313)  (143 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (155 313)  (155 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 313)  (156 313)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 313)  (157 313)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 313)  (158 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (159 313)  (159 313)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.input_2_4
 (34 9)  (160 313)  (160 313)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.input_2_4
 (35 9)  (161 313)  (161 313)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.input_2_4
 (37 9)  (163 313)  (163 313)  LC_4 Logic Functioning bit
 (39 9)  (165 313)  (165 313)  LC_4 Logic Functioning bit
 (40 9)  (166 313)  (166 313)  LC_4 Logic Functioning bit
 (42 9)  (168 313)  (168 313)  LC_4 Logic Functioning bit
 (11 10)  (137 314)  (137 314)  routing T_3_19.sp4_v_b_5 <X> T_3_19.sp4_v_t_45
 (12 10)  (138 314)  (138 314)  routing T_3_19.sp4_v_t_45 <X> T_3_19.sp4_h_l_45
 (14 10)  (140 314)  (140 314)  routing T_3_19.bnl_op_4 <X> T_3_19.lc_trk_g2_4
 (32 10)  (158 314)  (158 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 314)  (160 314)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 314)  (162 314)  LC_5 Logic Functioning bit
 (38 10)  (164 314)  (164 314)  LC_5 Logic Functioning bit
 (40 10)  (166 314)  (166 314)  LC_5 Logic Functioning bit
 (41 10)  (167 314)  (167 314)  LC_5 Logic Functioning bit
 (42 10)  (168 314)  (168 314)  LC_5 Logic Functioning bit
 (43 10)  (169 314)  (169 314)  LC_5 Logic Functioning bit
 (11 11)  (137 315)  (137 315)  routing T_3_19.sp4_v_t_45 <X> T_3_19.sp4_h_l_45
 (12 11)  (138 315)  (138 315)  routing T_3_19.sp4_v_b_5 <X> T_3_19.sp4_v_t_45
 (14 11)  (140 315)  (140 315)  routing T_3_19.bnl_op_4 <X> T_3_19.lc_trk_g2_4
 (17 11)  (143 315)  (143 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (28 11)  (154 315)  (154 315)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 315)  (155 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (163 315)  (163 315)  LC_5 Logic Functioning bit
 (39 11)  (165 315)  (165 315)  LC_5 Logic Functioning bit
 (40 11)  (166 315)  (166 315)  LC_5 Logic Functioning bit
 (41 11)  (167 315)  (167 315)  LC_5 Logic Functioning bit
 (42 11)  (168 315)  (168 315)  LC_5 Logic Functioning bit
 (43 11)  (169 315)  (169 315)  LC_5 Logic Functioning bit
 (52 11)  (178 315)  (178 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (151 316)  (151 316)  routing T_3_19.sp4_v_t_23 <X> T_3_19.lc_trk_g3_2
 (26 12)  (152 316)  (152 316)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 316)  (153 316)  routing T_3_19.lc_trk_g1_0 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 316)  (155 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 316)  (159 316)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 316)  (160 316)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 316)  (161 316)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.input_2_6
 (36 12)  (162 316)  (162 316)  LC_6 Logic Functioning bit
 (37 12)  (163 316)  (163 316)  LC_6 Logic Functioning bit
 (38 12)  (164 316)  (164 316)  LC_6 Logic Functioning bit
 (39 12)  (165 316)  (165 316)  LC_6 Logic Functioning bit
 (40 12)  (166 316)  (166 316)  LC_6 Logic Functioning bit
 (41 12)  (167 316)  (167 316)  LC_6 Logic Functioning bit
 (8 13)  (134 317)  (134 317)  routing T_3_19.sp4_v_t_42 <X> T_3_19.sp4_v_b_10
 (10 13)  (136 317)  (136 317)  routing T_3_19.sp4_v_t_42 <X> T_3_19.sp4_v_b_10
 (22 13)  (148 317)  (148 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (149 317)  (149 317)  routing T_3_19.sp4_v_t_23 <X> T_3_19.lc_trk_g3_2
 (25 13)  (151 317)  (151 317)  routing T_3_19.sp4_v_t_23 <X> T_3_19.lc_trk_g3_2
 (28 13)  (154 317)  (154 317)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 317)  (155 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 317)  (157 317)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 317)  (158 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (160 317)  (160 317)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.input_2_6
 (36 13)  (162 317)  (162 317)  LC_6 Logic Functioning bit
 (38 13)  (164 317)  (164 317)  LC_6 Logic Functioning bit
 (41 13)  (167 317)  (167 317)  LC_6 Logic Functioning bit
 (22 14)  (148 318)  (148 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (12 15)  (138 319)  (138 319)  routing T_3_19.sp4_h_l_46 <X> T_3_19.sp4_v_t_46
 (13 15)  (139 319)  (139 319)  routing T_3_19.sp4_v_b_6 <X> T_3_19.sp4_h_l_46
 (14 15)  (140 319)  (140 319)  routing T_3_19.sp4_r_v_b_44 <X> T_3_19.lc_trk_g3_4
 (17 15)  (143 319)  (143 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (147 319)  (147 319)  routing T_3_19.sp4_r_v_b_47 <X> T_3_19.lc_trk_g3_7


LogicTile_4_19

 (26 0)  (206 304)  (206 304)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (211 304)  (211 304)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 304)  (212 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 304)  (213 304)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 304)  (214 304)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 304)  (216 304)  LC_0 Logic Functioning bit
 (38 0)  (218 304)  (218 304)  LC_0 Logic Functioning bit
 (40 0)  (220 304)  (220 304)  LC_0 Logic Functioning bit
 (41 0)  (221 304)  (221 304)  LC_0 Logic Functioning bit
 (42 0)  (222 304)  (222 304)  LC_0 Logic Functioning bit
 (43 0)  (223 304)  (223 304)  LC_0 Logic Functioning bit
 (4 1)  (184 305)  (184 305)  routing T_4_19.sp4_v_t_42 <X> T_4_19.sp4_h_r_0
 (29 1)  (209 305)  (209 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (217 305)  (217 305)  LC_0 Logic Functioning bit
 (39 1)  (219 305)  (219 305)  LC_0 Logic Functioning bit
 (40 1)  (220 305)  (220 305)  LC_0 Logic Functioning bit
 (41 1)  (221 305)  (221 305)  LC_0 Logic Functioning bit
 (42 1)  (222 305)  (222 305)  LC_0 Logic Functioning bit
 (43 1)  (223 305)  (223 305)  LC_0 Logic Functioning bit
 (48 1)  (228 305)  (228 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 2)  (195 306)  (195 306)  routing T_4_19.lft_op_5 <X> T_4_19.lc_trk_g0_5
 (17 2)  (197 306)  (197 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (198 306)  (198 306)  routing T_4_19.lft_op_5 <X> T_4_19.lc_trk_g0_5
 (14 3)  (194 307)  (194 307)  routing T_4_19.sp12_h_r_20 <X> T_4_19.lc_trk_g0_4
 (16 3)  (196 307)  (196 307)  routing T_4_19.sp12_h_r_20 <X> T_4_19.lc_trk_g0_4
 (17 3)  (197 307)  (197 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 4)  (202 308)  (202 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (204 308)  (204 308)  routing T_4_19.bot_op_3 <X> T_4_19.lc_trk_g1_3
 (9 6)  (189 310)  (189 310)  routing T_4_19.sp4_v_b_4 <X> T_4_19.sp4_h_l_41
 (14 6)  (194 310)  (194 310)  routing T_4_19.sp4_v_t_1 <X> T_4_19.lc_trk_g1_4
 (16 6)  (196 310)  (196 310)  routing T_4_19.sp4_v_b_13 <X> T_4_19.lc_trk_g1_5
 (17 6)  (197 310)  (197 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (198 310)  (198 310)  routing T_4_19.sp4_v_b_13 <X> T_4_19.lc_trk_g1_5
 (26 6)  (206 310)  (206 310)  routing T_4_19.lc_trk_g0_5 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 310)  (207 310)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 310)  (208 310)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 310)  (209 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 310)  (211 310)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 310)  (212 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 310)  (213 310)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (220 310)  (220 310)  LC_3 Logic Functioning bit
 (42 6)  (222 310)  (222 310)  LC_3 Logic Functioning bit
 (14 7)  (194 311)  (194 311)  routing T_4_19.sp4_v_t_1 <X> T_4_19.lc_trk_g1_4
 (16 7)  (196 311)  (196 311)  routing T_4_19.sp4_v_t_1 <X> T_4_19.lc_trk_g1_4
 (17 7)  (197 311)  (197 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (198 311)  (198 311)  routing T_4_19.sp4_v_b_13 <X> T_4_19.lc_trk_g1_5
 (29 7)  (209 311)  (209 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 311)  (211 311)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (217 311)  (217 311)  LC_3 Logic Functioning bit
 (39 7)  (219 311)  (219 311)  LC_3 Logic Functioning bit
 (40 7)  (220 311)  (220 311)  LC_3 Logic Functioning bit
 (42 7)  (222 311)  (222 311)  LC_3 Logic Functioning bit
 (51 7)  (231 311)  (231 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (201 312)  (201 312)  routing T_4_19.sp4_h_r_35 <X> T_4_19.lc_trk_g2_3
 (22 8)  (202 312)  (202 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (203 312)  (203 312)  routing T_4_19.sp4_h_r_35 <X> T_4_19.lc_trk_g2_3
 (24 8)  (204 312)  (204 312)  routing T_4_19.sp4_h_r_35 <X> T_4_19.lc_trk_g2_3
 (25 8)  (205 312)  (205 312)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (22 9)  (202 313)  (202 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 313)  (203 313)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (24 9)  (204 313)  (204 313)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (17 10)  (197 314)  (197 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (206 314)  (206 314)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (208 314)  (208 314)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 314)  (209 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 314)  (210 314)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 314)  (211 314)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 314)  (212 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 314)  (213 314)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 314)  (214 314)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (218 314)  (218 314)  LC_5 Logic Functioning bit
 (4 11)  (184 315)  (184 315)  routing T_4_19.sp4_v_b_1 <X> T_4_19.sp4_h_l_43
 (15 11)  (195 315)  (195 315)  routing T_4_19.sp4_v_t_33 <X> T_4_19.lc_trk_g2_4
 (16 11)  (196 315)  (196 315)  routing T_4_19.sp4_v_t_33 <X> T_4_19.lc_trk_g2_4
 (17 11)  (197 315)  (197 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (198 315)  (198 315)  routing T_4_19.sp4_r_v_b_37 <X> T_4_19.lc_trk_g2_5
 (22 11)  (202 315)  (202 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (203 315)  (203 315)  routing T_4_19.sp4_v_b_46 <X> T_4_19.lc_trk_g2_6
 (24 11)  (204 315)  (204 315)  routing T_4_19.sp4_v_b_46 <X> T_4_19.lc_trk_g2_6
 (28 11)  (208 315)  (208 315)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 315)  (209 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 315)  (211 315)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 315)  (212 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (213 315)  (213 315)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.input_2_5
 (35 11)  (215 315)  (215 315)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.input_2_5
 (37 11)  (217 315)  (217 315)  LC_5 Logic Functioning bit
 (38 11)  (218 315)  (218 315)  LC_5 Logic Functioning bit
 (15 12)  (195 316)  (195 316)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (16 12)  (196 316)  (196 316)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (17 12)  (197 316)  (197 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (206 316)  (206 316)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 316)  (207 316)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 316)  (208 316)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 316)  (209 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 316)  (211 316)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 316)  (212 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 316)  (214 316)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (50 12)  (230 316)  (230 316)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (198 317)  (198 317)  routing T_4_19.sp4_h_r_25 <X> T_4_19.lc_trk_g3_1
 (19 13)  (199 317)  (199 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (202 317)  (202 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (207 317)  (207 317)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 317)  (209 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 317)  (210 317)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (37 13)  (217 317)  (217 317)  LC_6 Logic Functioning bit
 (53 13)  (233 317)  (233 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (3 14)  (183 318)  (183 318)  routing T_4_19.sp12_h_r_1 <X> T_4_19.sp12_v_t_22
 (14 14)  (194 318)  (194 318)  routing T_4_19.sp12_v_t_3 <X> T_4_19.lc_trk_g3_4
 (22 14)  (202 318)  (202 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (203 318)  (203 318)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g3_7
 (24 14)  (204 318)  (204 318)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g3_7
 (28 14)  (208 318)  (208 318)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 318)  (209 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 318)  (212 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 318)  (214 318)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 318)  (216 318)  LC_7 Logic Functioning bit
 (38 14)  (218 318)  (218 318)  LC_7 Logic Functioning bit
 (46 14)  (226 318)  (226 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (3 15)  (183 319)  (183 319)  routing T_4_19.sp12_h_r_1 <X> T_4_19.sp12_v_t_22
 (14 15)  (194 319)  (194 319)  routing T_4_19.sp12_v_t_3 <X> T_4_19.lc_trk_g3_4
 (15 15)  (195 319)  (195 319)  routing T_4_19.sp12_v_t_3 <X> T_4_19.lc_trk_g3_4
 (17 15)  (197 319)  (197 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (201 319)  (201 319)  routing T_4_19.sp4_h_r_31 <X> T_4_19.lc_trk_g3_7
 (30 15)  (210 319)  (210 319)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 319)  (211 319)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 319)  (216 319)  LC_7 Logic Functioning bit
 (38 15)  (218 319)  (218 319)  LC_7 Logic Functioning bit


LogicTile_5_19

 (13 0)  (247 304)  (247 304)  routing T_5_19.sp4_v_t_39 <X> T_5_19.sp4_v_b_2
 (14 0)  (248 304)  (248 304)  routing T_5_19.sp4_v_b_8 <X> T_5_19.lc_trk_g0_0
 (17 0)  (251 304)  (251 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (255 304)  (255 304)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g0_3
 (22 0)  (256 304)  (256 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (257 304)  (257 304)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g0_3
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 304)  (264 304)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 304)  (267 304)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 304)  (268 304)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (40 0)  (274 304)  (274 304)  LC_0 Logic Functioning bit
 (41 0)  (275 304)  (275 304)  LC_0 Logic Functioning bit
 (14 1)  (248 305)  (248 305)  routing T_5_19.sp4_v_b_8 <X> T_5_19.lc_trk_g0_0
 (16 1)  (250 305)  (250 305)  routing T_5_19.sp4_v_b_8 <X> T_5_19.lc_trk_g0_0
 (17 1)  (251 305)  (251 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (252 305)  (252 305)  routing T_5_19.sp4_r_v_b_34 <X> T_5_19.lc_trk_g0_1
 (21 1)  (255 305)  (255 305)  routing T_5_19.sp4_v_b_11 <X> T_5_19.lc_trk_g0_3
 (27 1)  (261 305)  (261 305)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 305)  (262 305)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 305)  (264 305)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 305)  (265 305)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 305)  (266 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (272 305)  (272 305)  LC_0 Logic Functioning bit
 (39 1)  (273 305)  (273 305)  LC_0 Logic Functioning bit
 (40 1)  (274 305)  (274 305)  LC_0 Logic Functioning bit
 (41 1)  (275 305)  (275 305)  LC_0 Logic Functioning bit
 (1 2)  (235 306)  (235 306)  routing T_5_19.glb_netwk_5 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (251 306)  (251 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (255 306)  (255 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (22 2)  (256 306)  (256 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (257 306)  (257 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (24 2)  (258 306)  (258 306)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g0_7
 (26 2)  (260 306)  (260 306)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 306)  (262 306)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 306)  (264 306)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 306)  (267 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 306)  (268 306)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 306)  (271 306)  LC_1 Logic Functioning bit
 (45 2)  (279 306)  (279 306)  LC_1 Logic Functioning bit
 (50 2)  (284 306)  (284 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_5 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (5 3)  (239 307)  (239 307)  routing T_5_19.sp4_h_l_37 <X> T_5_19.sp4_v_t_37
 (18 3)  (252 307)  (252 307)  routing T_5_19.sp4_r_v_b_29 <X> T_5_19.lc_trk_g0_5
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 307)  (264 307)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (271 307)  (271 307)  LC_1 Logic Functioning bit
 (42 3)  (276 307)  (276 307)  LC_1 Logic Functioning bit
 (45 3)  (279 307)  (279 307)  LC_1 Logic Functioning bit
 (47 3)  (281 307)  (281 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (11 4)  (245 308)  (245 308)  routing T_5_19.sp4_v_t_39 <X> T_5_19.sp4_v_b_5
 (12 4)  (246 308)  (246 308)  routing T_5_19.sp4_v_t_40 <X> T_5_19.sp4_h_r_5
 (15 4)  (249 308)  (249 308)  routing T_5_19.bot_op_1 <X> T_5_19.lc_trk_g1_1
 (17 4)  (251 308)  (251 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (260 308)  (260 308)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 308)  (265 308)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 308)  (267 308)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 308)  (274 308)  LC_2 Logic Functioning bit
 (53 4)  (287 308)  (287 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (12 5)  (246 309)  (246 309)  routing T_5_19.sp4_v_t_39 <X> T_5_19.sp4_v_b_5
 (26 5)  (260 309)  (260 309)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 309)  (261 309)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 309)  (262 309)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 309)  (263 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 309)  (266 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (267 309)  (267 309)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.input_2_2
 (34 5)  (268 309)  (268 309)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.input_2_2
 (51 5)  (285 309)  (285 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (251 310)  (251 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (252 311)  (252 311)  routing T_5_19.sp4_r_v_b_29 <X> T_5_19.lc_trk_g1_5
 (22 7)  (256 311)  (256 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (257 311)  (257 311)  routing T_5_19.sp4_v_b_22 <X> T_5_19.lc_trk_g1_6
 (24 7)  (258 311)  (258 311)  routing T_5_19.sp4_v_b_22 <X> T_5_19.lc_trk_g1_6
 (6 8)  (240 312)  (240 312)  routing T_5_19.sp4_h_r_1 <X> T_5_19.sp4_v_b_6
 (14 8)  (248 312)  (248 312)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g2_0
 (27 8)  (261 312)  (261 312)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 312)  (262 312)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (269 312)  (269 312)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_4
 (37 8)  (271 312)  (271 312)  LC_4 Logic Functioning bit
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (15 9)  (249 313)  (249 313)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g2_0
 (16 9)  (250 313)  (250 313)  routing T_5_19.sp4_h_l_21 <X> T_5_19.lc_trk_g2_0
 (17 9)  (251 313)  (251 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (256 313)  (256 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (259 313)  (259 313)  routing T_5_19.sp4_r_v_b_34 <X> T_5_19.lc_trk_g2_2
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 313)  (262 313)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 313)  (264 313)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 313)  (265 313)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (268 313)  (268 313)  routing T_5_19.lc_trk_g1_5 <X> T_5_19.input_2_4
 (38 9)  (272 313)  (272 313)  LC_4 Logic Functioning bit
 (15 10)  (249 314)  (249 314)  routing T_5_19.sp4_h_l_16 <X> T_5_19.lc_trk_g2_5
 (16 10)  (250 314)  (250 314)  routing T_5_19.sp4_h_l_16 <X> T_5_19.lc_trk_g2_5
 (17 10)  (251 314)  (251 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (255 314)  (255 314)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g2_7
 (22 10)  (256 314)  (256 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (257 314)  (257 314)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g2_7
 (24 10)  (258 314)  (258 314)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g2_7
 (28 10)  (262 314)  (262 314)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 314)  (268 314)  routing T_5_19.lc_trk_g1_1 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 314)  (274 314)  LC_5 Logic Functioning bit
 (45 10)  (279 314)  (279 314)  LC_5 Logic Functioning bit
 (50 10)  (284 314)  (284 314)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (252 315)  (252 315)  routing T_5_19.sp4_h_l_16 <X> T_5_19.lc_trk_g2_5
 (22 11)  (256 315)  (256 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (257 315)  (257 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (24 11)  (258 315)  (258 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (25 11)  (259 315)  (259 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (26 11)  (260 315)  (260 315)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (40 11)  (274 315)  (274 315)  LC_5 Logic Functioning bit
 (41 11)  (275 315)  (275 315)  LC_5 Logic Functioning bit
 (45 11)  (279 315)  (279 315)  LC_5 Logic Functioning bit
 (52 11)  (286 315)  (286 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (287 315)  (287 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 316)  (252 316)  routing T_5_19.wire_logic_cluster/lc_1/out <X> T_5_19.lc_trk_g3_1
 (22 13)  (256 317)  (256 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (257 317)  (257 317)  routing T_5_19.sp4_h_l_15 <X> T_5_19.lc_trk_g3_2
 (24 13)  (258 317)  (258 317)  routing T_5_19.sp4_h_l_15 <X> T_5_19.lc_trk_g3_2
 (25 13)  (259 317)  (259 317)  routing T_5_19.sp4_h_l_15 <X> T_5_19.lc_trk_g3_2
 (0 14)  (234 318)  (234 318)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 318)  (235 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (237 318)  (237 318)  routing T_5_19.sp12_h_r_1 <X> T_5_19.sp12_v_t_22
 (9 14)  (243 318)  (243 318)  routing T_5_19.sp4_v_b_10 <X> T_5_19.sp4_h_l_47
 (21 14)  (255 318)  (255 318)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g3_7
 (22 14)  (256 318)  (256 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (257 318)  (257 318)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g3_7
 (24 14)  (258 318)  (258 318)  routing T_5_19.sp4_h_r_39 <X> T_5_19.lc_trk_g3_7
 (26 14)  (260 318)  (260 318)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 318)  (262 318)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 318)  (267 318)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 318)  (268 318)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 318)  (269 318)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.input_2_7
 (53 14)  (287 318)  (287 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (234 319)  (234 319)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (237 319)  (237 319)  routing T_5_19.sp12_h_r_1 <X> T_5_19.sp12_v_t_22
 (26 15)  (260 319)  (260 319)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 319)  (261 319)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 319)  (264 319)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (266 319)  (266 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (267 319)  (267 319)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.input_2_7
 (35 15)  (269 319)  (269 319)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.input_2_7
 (40 15)  (274 319)  (274 319)  LC_7 Logic Functioning bit


LogicTile_6_19

 (9 0)  (297 304)  (297 304)  routing T_6_19.sp4_v_t_36 <X> T_6_19.sp4_h_r_1
 (28 0)  (316 304)  (316 304)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 304)  (318 304)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 304)  (319 304)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 304)  (324 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (45 0)  (333 304)  (333 304)  LC_0 Logic Functioning bit
 (47 0)  (335 304)  (335 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (340 304)  (340 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (292 305)  (292 305)  routing T_6_19.sp4_v_t_42 <X> T_6_19.sp4_h_r_0
 (13 1)  (301 305)  (301 305)  routing T_6_19.sp4_v_t_44 <X> T_6_19.sp4_h_r_2
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (45 1)  (333 305)  (333 305)  LC_0 Logic Functioning bit
 (1 2)  (289 306)  (289 306)  routing T_6_19.glb_netwk_5 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (291 306)  (291 306)  routing T_6_19.sp12_h_r_0 <X> T_6_19.sp12_h_l_23
 (9 2)  (297 306)  (297 306)  routing T_6_19.sp4_v_b_1 <X> T_6_19.sp4_h_l_36
 (26 2)  (314 306)  (314 306)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (31 2)  (319 306)  (319 306)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 306)  (322 306)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 306)  (324 306)  LC_1 Logic Functioning bit
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (45 2)  (333 306)  (333 306)  LC_1 Logic Functioning bit
 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_5 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (3 3)  (291 307)  (291 307)  routing T_6_19.sp12_h_r_0 <X> T_6_19.sp12_h_l_23
 (26 3)  (314 307)  (314 307)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 307)  (316 307)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (325 307)  (325 307)  LC_1 Logic Functioning bit
 (39 3)  (327 307)  (327 307)  LC_1 Logic Functioning bit
 (45 3)  (333 307)  (333 307)  LC_1 Logic Functioning bit
 (47 3)  (335 307)  (335 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (288 308)  (288 308)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_7/cen
 (1 4)  (289 308)  (289 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (299 308)  (299 308)  routing T_6_19.sp4_h_l_46 <X> T_6_19.sp4_v_b_5
 (13 4)  (301 308)  (301 308)  routing T_6_19.sp4_h_l_46 <X> T_6_19.sp4_v_b_5
 (28 4)  (316 308)  (316 308)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 308)  (318 308)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 308)  (319 308)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 308)  (321 308)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 308)  (322 308)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (45 4)  (333 308)  (333 308)  LC_2 Logic Functioning bit
 (1 5)  (289 309)  (289 309)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_7/cen
 (8 5)  (296 309)  (296 309)  routing T_6_19.sp4_h_l_47 <X> T_6_19.sp4_v_b_4
 (9 5)  (297 309)  (297 309)  routing T_6_19.sp4_h_l_47 <X> T_6_19.sp4_v_b_4
 (10 5)  (298 309)  (298 309)  routing T_6_19.sp4_h_l_47 <X> T_6_19.sp4_v_b_4
 (12 5)  (300 309)  (300 309)  routing T_6_19.sp4_h_l_46 <X> T_6_19.sp4_v_b_5
 (13 5)  (301 309)  (301 309)  routing T_6_19.sp4_v_t_37 <X> T_6_19.sp4_h_r_5
 (30 5)  (318 309)  (318 309)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (38 5)  (326 309)  (326 309)  LC_2 Logic Functioning bit
 (45 5)  (333 309)  (333 309)  LC_2 Logic Functioning bit
 (46 5)  (334 309)  (334 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (5 6)  (293 310)  (293 310)  routing T_6_19.sp4_v_b_3 <X> T_6_19.sp4_h_l_38
 (6 6)  (294 310)  (294 310)  routing T_6_19.sp4_v_b_0 <X> T_6_19.sp4_v_t_38
 (15 6)  (303 310)  (303 310)  routing T_6_19.top_op_5 <X> T_6_19.lc_trk_g1_5
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (313 310)  (313 310)  routing T_6_19.sp4_v_t_3 <X> T_6_19.lc_trk_g1_6
 (26 6)  (314 310)  (314 310)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 310)  (322 310)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (38 6)  (326 310)  (326 310)  LC_3 Logic Functioning bit
 (45 6)  (333 310)  (333 310)  LC_3 Logic Functioning bit
 (47 6)  (335 310)  (335 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (293 311)  (293 311)  routing T_6_19.sp4_v_b_0 <X> T_6_19.sp4_v_t_38
 (18 7)  (306 311)  (306 311)  routing T_6_19.top_op_5 <X> T_6_19.lc_trk_g1_5
 (22 7)  (310 311)  (310 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (311 311)  (311 311)  routing T_6_19.sp4_v_t_3 <X> T_6_19.lc_trk_g1_6
 (25 7)  (313 311)  (313 311)  routing T_6_19.sp4_v_t_3 <X> T_6_19.lc_trk_g1_6
 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 311)  (316 311)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 311)  (319 311)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 311)  (325 311)  LC_3 Logic Functioning bit
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (45 7)  (333 311)  (333 311)  LC_3 Logic Functioning bit
 (51 7)  (339 311)  (339 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (10 8)  (298 312)  (298 312)  routing T_6_19.sp4_v_t_39 <X> T_6_19.sp4_h_r_7
 (16 8)  (304 312)  (304 312)  routing T_6_19.sp4_v_t_12 <X> T_6_19.lc_trk_g2_1
 (17 8)  (305 312)  (305 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (306 312)  (306 312)  routing T_6_19.sp4_v_t_12 <X> T_6_19.lc_trk_g2_1
 (25 8)  (313 312)  (313 312)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g2_2
 (28 8)  (316 312)  (316 312)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 312)  (318 312)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 312)  (321 312)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (22 9)  (310 313)  (310 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (311 313)  (311 313)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g2_2
 (24 9)  (312 313)  (312 313)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g2_2
 (25 9)  (313 313)  (313 313)  routing T_6_19.sp4_h_r_42 <X> T_6_19.lc_trk_g2_2
 (30 9)  (318 313)  (318 313)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 313)  (324 313)  LC_4 Logic Functioning bit
 (38 9)  (326 313)  (326 313)  LC_4 Logic Functioning bit
 (45 9)  (333 313)  (333 313)  LC_4 Logic Functioning bit
 (46 9)  (334 313)  (334 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (301 314)  (301 314)  routing T_6_19.sp4_h_r_8 <X> T_6_19.sp4_v_t_45
 (16 10)  (304 314)  (304 314)  routing T_6_19.sp12_v_b_21 <X> T_6_19.lc_trk_g2_5
 (17 10)  (305 314)  (305 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (310 314)  (310 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (313 314)  (313 314)  routing T_6_19.sp4_h_r_46 <X> T_6_19.lc_trk_g2_6
 (26 10)  (314 314)  (314 314)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 314)  (321 314)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (45 10)  (333 314)  (333 314)  LC_5 Logic Functioning bit
 (52 10)  (340 314)  (340 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (341 314)  (341 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (300 315)  (300 315)  routing T_6_19.sp4_h_r_8 <X> T_6_19.sp4_v_t_45
 (18 11)  (306 315)  (306 315)  routing T_6_19.sp12_v_b_21 <X> T_6_19.lc_trk_g2_5
 (21 11)  (309 315)  (309 315)  routing T_6_19.sp4_r_v_b_39 <X> T_6_19.lc_trk_g2_7
 (22 11)  (310 315)  (310 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 315)  (311 315)  routing T_6_19.sp4_h_r_46 <X> T_6_19.lc_trk_g2_6
 (24 11)  (312 315)  (312 315)  routing T_6_19.sp4_h_r_46 <X> T_6_19.lc_trk_g2_6
 (25 11)  (313 315)  (313 315)  routing T_6_19.sp4_h_r_46 <X> T_6_19.lc_trk_g2_6
 (26 11)  (314 315)  (314 315)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 315)  (316 315)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 315)  (319 315)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (325 315)  (325 315)  LC_5 Logic Functioning bit
 (39 11)  (327 315)  (327 315)  LC_5 Logic Functioning bit
 (45 11)  (333 315)  (333 315)  LC_5 Logic Functioning bit
 (3 12)  (291 316)  (291 316)  routing T_6_19.sp12_v_t_22 <X> T_6_19.sp12_h_r_1
 (19 12)  (307 316)  (307 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (310 316)  (310 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (316 316)  (316 316)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 316)  (317 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 316)  (318 316)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 316)  (319 316)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 316)  (320 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 316)  (322 316)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 316)  (324 316)  LC_6 Logic Functioning bit
 (38 12)  (326 316)  (326 316)  LC_6 Logic Functioning bit
 (45 12)  (333 316)  (333 316)  LC_6 Logic Functioning bit
 (51 12)  (339 316)  (339 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (19 13)  (307 317)  (307 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (309 317)  (309 317)  routing T_6_19.sp4_r_v_b_43 <X> T_6_19.lc_trk_g3_3
 (30 13)  (318 317)  (318 317)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 317)  (319 317)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 317)  (324 317)  LC_6 Logic Functioning bit
 (38 13)  (326 317)  (326 317)  LC_6 Logic Functioning bit
 (45 13)  (333 317)  (333 317)  LC_6 Logic Functioning bit
 (47 13)  (335 317)  (335 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (288 318)  (288 318)  routing T_6_19.glb_netwk_4 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 318)  (302 318)  routing T_6_19.sp4_v_b_36 <X> T_6_19.lc_trk_g3_4
 (14 15)  (302 319)  (302 319)  routing T_6_19.sp4_v_b_36 <X> T_6_19.lc_trk_g3_4
 (16 15)  (304 319)  (304 319)  routing T_6_19.sp4_v_b_36 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_7_19

 (26 0)  (368 304)  (368 304)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 304)  (370 304)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (41 0)  (383 304)  (383 304)  LC_0 Logic Functioning bit
 (43 0)  (385 304)  (385 304)  LC_0 Logic Functioning bit
 (45 0)  (387 304)  (387 304)  LC_0 Logic Functioning bit
 (27 1)  (369 305)  (369 305)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 305)  (370 305)  routing T_7_19.lc_trk_g3_5 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 305)  (373 305)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 305)  (378 305)  LC_0 Logic Functioning bit
 (37 1)  (379 305)  (379 305)  LC_0 Logic Functioning bit
 (38 1)  (380 305)  (380 305)  LC_0 Logic Functioning bit
 (39 1)  (381 305)  (381 305)  LC_0 Logic Functioning bit
 (41 1)  (383 305)  (383 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (48 1)  (390 305)  (390 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_5 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (364 306)  (364 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 306)  (365 306)  routing T_7_19.sp4_v_b_23 <X> T_7_19.lc_trk_g0_7
 (24 2)  (366 306)  (366 306)  routing T_7_19.sp4_v_b_23 <X> T_7_19.lc_trk_g0_7
 (31 2)  (373 306)  (373 306)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (47 2)  (389 306)  (389 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_5 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (14 3)  (356 307)  (356 307)  routing T_7_19.sp4_r_v_b_28 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (365 307)  (365 307)  routing T_7_19.sp4_v_b_22 <X> T_7_19.lc_trk_g0_6
 (24 3)  (366 307)  (366 307)  routing T_7_19.sp4_v_b_22 <X> T_7_19.lc_trk_g0_6
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (6 4)  (348 308)  (348 308)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_v_b_3
 (21 4)  (363 308)  (363 308)  routing T_7_19.bnr_op_3 <X> T_7_19.lc_trk_g1_3
 (22 4)  (364 308)  (364 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (367 308)  (367 308)  routing T_7_19.sp4_h_l_7 <X> T_7_19.lc_trk_g1_2
 (28 4)  (370 308)  (370 308)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 308)  (372 308)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 308)  (373 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 308)  (375 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 308)  (376 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 308)  (377 308)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.input_2_2
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (40 4)  (382 308)  (382 308)  LC_2 Logic Functioning bit
 (42 4)  (384 308)  (384 308)  LC_2 Logic Functioning bit
 (5 5)  (347 309)  (347 309)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_v_b_3
 (11 5)  (353 309)  (353 309)  routing T_7_19.sp4_h_l_44 <X> T_7_19.sp4_h_r_5
 (13 5)  (355 309)  (355 309)  routing T_7_19.sp4_h_l_44 <X> T_7_19.sp4_h_r_5
 (21 5)  (363 309)  (363 309)  routing T_7_19.bnr_op_3 <X> T_7_19.lc_trk_g1_3
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (365 309)  (365 309)  routing T_7_19.sp4_h_l_7 <X> T_7_19.lc_trk_g1_2
 (24 5)  (366 309)  (366 309)  routing T_7_19.sp4_h_l_7 <X> T_7_19.lc_trk_g1_2
 (25 5)  (367 309)  (367 309)  routing T_7_19.sp4_h_l_7 <X> T_7_19.lc_trk_g1_2
 (26 5)  (368 309)  (368 309)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 309)  (370 309)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 309)  (372 309)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (374 309)  (374 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (375 309)  (375 309)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.input_2_2
 (34 5)  (376 309)  (376 309)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.input_2_2
 (35 5)  (377 309)  (377 309)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.input_2_2
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (37 5)  (379 309)  (379 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (41 5)  (383 309)  (383 309)  LC_2 Logic Functioning bit
 (43 5)  (385 309)  (385 309)  LC_2 Logic Functioning bit
 (6 6)  (348 310)  (348 310)  routing T_7_19.sp4_h_l_47 <X> T_7_19.sp4_v_t_38
 (12 6)  (354 310)  (354 310)  routing T_7_19.sp4_v_t_40 <X> T_7_19.sp4_h_l_40
 (14 6)  (356 310)  (356 310)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g1_4
 (15 6)  (357 310)  (357 310)  routing T_7_19.top_op_5 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (39 6)  (381 310)  (381 310)  LC_3 Logic Functioning bit
 (42 6)  (384 310)  (384 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (50 6)  (392 310)  (392 310)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (350 311)  (350 311)  routing T_7_19.sp4_h_r_10 <X> T_7_19.sp4_v_t_41
 (9 7)  (351 311)  (351 311)  routing T_7_19.sp4_h_r_10 <X> T_7_19.sp4_v_t_41
 (10 7)  (352 311)  (352 311)  routing T_7_19.sp4_h_r_10 <X> T_7_19.sp4_v_t_41
 (11 7)  (353 311)  (353 311)  routing T_7_19.sp4_v_t_40 <X> T_7_19.sp4_h_l_40
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (360 311)  (360 311)  routing T_7_19.top_op_5 <X> T_7_19.lc_trk_g1_5
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (42 7)  (384 311)  (384 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (26 8)  (368 312)  (368 312)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 312)  (369 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 312)  (372 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 312)  (375 312)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (41 8)  (383 312)  (383 312)  LC_4 Logic Functioning bit
 (43 8)  (385 312)  (385 312)  LC_4 Logic Functioning bit
 (50 8)  (392 312)  (392 312)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (394 312)  (394 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (364 313)  (364 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (366 313)  (366 313)  routing T_7_19.tnl_op_2 <X> T_7_19.lc_trk_g2_2
 (25 9)  (367 313)  (367 313)  routing T_7_19.tnl_op_2 <X> T_7_19.lc_trk_g2_2
 (26 9)  (368 313)  (368 313)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 313)  (378 313)  LC_4 Logic Functioning bit
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (38 9)  (380 313)  (380 313)  LC_4 Logic Functioning bit
 (41 9)  (383 313)  (383 313)  LC_4 Logic Functioning bit
 (43 9)  (385 313)  (385 313)  LC_4 Logic Functioning bit
 (5 10)  (347 314)  (347 314)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_h_l_43
 (9 10)  (351 314)  (351 314)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_h_l_42
 (10 10)  (352 314)  (352 314)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_h_l_42
 (12 10)  (354 314)  (354 314)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_45
 (15 10)  (357 314)  (357 314)  routing T_7_19.sp4_h_l_24 <X> T_7_19.lc_trk_g2_5
 (16 10)  (358 314)  (358 314)  routing T_7_19.sp4_h_l_24 <X> T_7_19.lc_trk_g2_5
 (17 10)  (359 314)  (359 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (360 314)  (360 314)  routing T_7_19.sp4_h_l_24 <X> T_7_19.lc_trk_g2_5
 (22 10)  (364 314)  (364 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (365 314)  (365 314)  routing T_7_19.sp12_v_b_23 <X> T_7_19.lc_trk_g2_7
 (31 10)  (373 314)  (373 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 314)  (376 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (42 10)  (384 314)  (384 314)  LC_5 Logic Functioning bit
 (43 10)  (385 314)  (385 314)  LC_5 Logic Functioning bit
 (50 10)  (392 314)  (392 314)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (348 315)  (348 315)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_h_l_43
 (11 11)  (353 315)  (353 315)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_45
 (21 11)  (363 315)  (363 315)  routing T_7_19.sp12_v_b_23 <X> T_7_19.lc_trk_g2_7
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (42 11)  (384 315)  (384 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (46 11)  (388 315)  (388 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (365 316)  (365 316)  routing T_7_19.sp12_v_b_11 <X> T_7_19.lc_trk_g3_3
 (27 12)  (369 316)  (369 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 316)  (370 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 316)  (372 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 316)  (373 316)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (379 316)  (379 316)  LC_6 Logic Functioning bit
 (39 12)  (381 316)  (381 316)  LC_6 Logic Functioning bit
 (40 12)  (382 316)  (382 316)  LC_6 Logic Functioning bit
 (41 12)  (383 316)  (383 316)  LC_6 Logic Functioning bit
 (42 12)  (384 316)  (384 316)  LC_6 Logic Functioning bit
 (14 13)  (356 317)  (356 317)  routing T_7_19.sp4_r_v_b_40 <X> T_7_19.lc_trk_g3_0
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (368 317)  (368 317)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 317)  (369 317)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 317)  (372 317)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 317)  (373 317)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 317)  (374 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (375 317)  (375 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_6
 (34 13)  (376 317)  (376 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_6
 (35 13)  (377 317)  (377 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.input_2_6
 (38 13)  (380 317)  (380 317)  LC_6 Logic Functioning bit
 (40 13)  (382 317)  (382 317)  LC_6 Logic Functioning bit
 (41 13)  (383 317)  (383 317)  LC_6 Logic Functioning bit
 (42 13)  (384 317)  (384 317)  LC_6 Logic Functioning bit
 (53 13)  (395 317)  (395 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (346 318)  (346 318)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_t_44
 (6 14)  (348 318)  (348 318)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_t_44
 (12 14)  (354 318)  (354 318)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_h_l_46
 (15 14)  (357 318)  (357 318)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (16 14)  (358 318)  (358 318)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (17 14)  (359 318)  (359 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (5 15)  (347 319)  (347 319)  routing T_7_19.sp4_h_r_3 <X> T_7_19.sp4_v_t_44
 (11 15)  (353 319)  (353 319)  routing T_7_19.sp4_v_t_46 <X> T_7_19.sp4_h_l_46
 (15 15)  (357 319)  (357 319)  routing T_7_19.sp4_v_t_33 <X> T_7_19.lc_trk_g3_4
 (16 15)  (358 319)  (358 319)  routing T_7_19.sp4_v_t_33 <X> T_7_19.lc_trk_g3_4
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (360 319)  (360 319)  routing T_7_19.sp4_h_l_16 <X> T_7_19.lc_trk_g3_5
 (22 15)  (364 319)  (364 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_8_19

 (3 0)  (399 304)  (399 304)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_b_0
 (9 0)  (405 304)  (405 304)  routing T_8_19.sp4_h_l_47 <X> T_8_19.sp4_h_r_1
 (10 0)  (406 304)  (406 304)  routing T_8_19.sp4_h_l_47 <X> T_8_19.sp4_h_r_1
 (28 0)  (424 304)  (424 304)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_15
 (29 0)  (425 304)  (425 304)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_15
 (30 0)  (426 304)  (426 304)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_15
 (3 1)  (399 305)  (399 305)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_b_0
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (405 305)  (405 305)  routing T_8_19.sp4_v_t_36 <X> T_8_19.sp4_v_b_1
 (30 1)  (426 305)  (426 305)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_15
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_5 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (4 2)  (400 306)  (400 306)  routing T_8_19.sp4_h_r_6 <X> T_8_19.sp4_v_t_37
 (6 2)  (402 306)  (402 306)  routing T_8_19.sp4_h_r_6 <X> T_8_19.sp4_v_t_37
 (9 2)  (405 306)  (405 306)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_h_l_36
 (10 2)  (406 306)  (406 306)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_h_l_36
 (12 2)  (408 306)  (408 306)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (13 2)  (409 306)  (409 306)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_v_t_39
 (27 2)  (423 306)  (423 306)  routing T_8_19.lc_trk_g1_3 <X> T_8_19.wire_bram/ram/WDATA_14
 (29 2)  (425 306)  (425 306)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_3 wire_bram/ram/WDATA_14
 (0 3)  (396 307)  (396 307)  routing T_8_19.glb_netwk_5 <X> T_8_19.wire_bram/ram/RCLK
 (5 3)  (401 307)  (401 307)  routing T_8_19.sp4_h_r_6 <X> T_8_19.sp4_v_t_37
 (8 3)  (404 307)  (404 307)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_v_t_36
 (11 3)  (407 307)  (407 307)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (12 3)  (408 307)  (408 307)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_v_t_39
 (13 3)  (409 307)  (409 307)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_l_39
 (30 3)  (426 307)  (426 307)  routing T_8_19.lc_trk_g1_3 <X> T_8_19.wire_bram/ram/WDATA_14
 (21 4)  (417 308)  (417 308)  routing T_8_19.sp4_h_l_6 <X> T_8_19.lc_trk_g1_3
 (22 4)  (418 308)  (418 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (419 308)  (419 308)  routing T_8_19.sp4_h_l_6 <X> T_8_19.lc_trk_g1_3
 (24 4)  (420 308)  (420 308)  routing T_8_19.sp4_h_l_6 <X> T_8_19.lc_trk_g1_3
 (28 4)  (424 308)  (424 308)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.wire_bram/ram/WDATA_13
 (29 4)  (425 308)  (425 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (38 4)  (434 308)  (434 308)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (8 5)  (404 309)  (404 309)  routing T_8_19.sp4_v_t_36 <X> T_8_19.sp4_v_b_4
 (10 5)  (406 309)  (406 309)  routing T_8_19.sp4_v_t_36 <X> T_8_19.sp4_v_b_4
 (21 5)  (417 309)  (417 309)  routing T_8_19.sp4_h_l_6 <X> T_8_19.lc_trk_g1_3
 (30 5)  (426 309)  (426 309)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.wire_bram/ram/WDATA_13
 (3 6)  (399 310)  (399 310)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (15 6)  (411 310)  (411 310)  routing T_8_19.sp12_h_l_2 <X> T_8_19.lc_trk_g1_5
 (17 6)  (413 310)  (413 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_2 lc_trk_g1_5
 (18 6)  (414 310)  (414 310)  routing T_8_19.sp12_h_l_2 <X> T_8_19.lc_trk_g1_5
 (27 6)  (423 310)  (423 310)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.wire_bram/ram/WDATA_12
 (29 6)  (425 310)  (425 310)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_5 wire_bram/ram/WDATA_12
 (30 6)  (426 310)  (426 310)  routing T_8_19.lc_trk_g1_5 <X> T_8_19.wire_bram/ram/WDATA_12
 (41 6)  (437 310)  (437 310)  Enable bit of Mux _out_links/OutMuxb_3 => wire_bram/ram/RDATA_12 sp4_r_v_b_39
 (3 7)  (399 311)  (399 311)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (8 7)  (404 311)  (404 311)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_41
 (9 7)  (405 311)  (405 311)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_41
 (10 7)  (406 311)  (406 311)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_41
 (18 7)  (414 311)  (414 311)  routing T_8_19.sp12_h_l_2 <X> T_8_19.lc_trk_g1_5
 (13 8)  (409 312)  (409 312)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_v_b_8
 (17 8)  (413 312)  (413 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (418 312)  (418 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (419 312)  (419 312)  routing T_8_19.sp4_v_b_43 <X> T_8_19.lc_trk_g2_3
 (24 8)  (420 312)  (420 312)  routing T_8_19.sp4_v_b_43 <X> T_8_19.lc_trk_g2_3
 (28 8)  (424 312)  (424 312)  routing T_8_19.lc_trk_g2_1 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (41 8)  (437 312)  (437 312)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (18 9)  (414 313)  (414 313)  routing T_8_19.sp4_r_v_b_33 <X> T_8_19.lc_trk_g2_1
 (4 10)  (400 314)  (400 314)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_v_t_43
 (6 10)  (402 314)  (402 314)  routing T_8_19.sp4_v_b_10 <X> T_8_19.sp4_v_t_43
 (21 10)  (417 314)  (417 314)  routing T_8_19.sp4_h_l_26 <X> T_8_19.lc_trk_g2_7
 (22 10)  (418 314)  (418 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (419 314)  (419 314)  routing T_8_19.sp4_h_l_26 <X> T_8_19.lc_trk_g2_7
 (24 10)  (420 314)  (420 314)  routing T_8_19.sp4_h_l_26 <X> T_8_19.lc_trk_g2_7
 (27 10)  (423 314)  (423 314)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_10
 (28 10)  (424 314)  (424 314)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_10
 (29 10)  (425 314)  (425 314)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_10
 (41 10)  (437 314)  (437 314)  Enable bit of Mux _out_links/OutMuxb_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_43
 (19 11)  (415 315)  (415 315)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_t_18 sp4_v_t_11
 (30 11)  (426 315)  (426 315)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_10
 (15 12)  (411 316)  (411 316)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (16 12)  (412 316)  (412 316)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (17 12)  (413 316)  (413 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (417 316)  (417 316)  routing T_8_19.sp4_h_l_22 <X> T_8_19.lc_trk_g3_3
 (22 12)  (418 316)  (418 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (419 316)  (419 316)  routing T_8_19.sp4_h_l_22 <X> T_8_19.lc_trk_g3_3
 (24 12)  (420 316)  (420 316)  routing T_8_19.sp4_h_l_22 <X> T_8_19.lc_trk_g3_3
 (27 12)  (423 316)  (423 316)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_bram/ram/WDATA_9
 (28 12)  (424 316)  (424 316)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_bram/ram/WDATA_9
 (29 12)  (425 316)  (425 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_9
 (30 12)  (426 316)  (426 316)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_bram/ram/WDATA_9
 (18 13)  (414 317)  (414 317)  routing T_8_19.sp4_h_r_25 <X> T_8_19.lc_trk_g3_1
 (30 13)  (426 317)  (426 317)  routing T_8_19.lc_trk_g3_6 <X> T_8_19.wire_bram/ram/WDATA_9
 (40 13)  (436 317)  (436 317)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (4 14)  (400 318)  (400 318)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_v_t_44
 (13 14)  (409 318)  (409 318)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_t_46
 (15 14)  (411 318)  (411 318)  routing T_8_19.sp4_h_r_37 <X> T_8_19.lc_trk_g3_5
 (16 14)  (412 318)  (412 318)  routing T_8_19.sp4_h_r_37 <X> T_8_19.lc_trk_g3_5
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 318)  (414 318)  routing T_8_19.sp4_h_r_37 <X> T_8_19.lc_trk_g3_5
 (27 14)  (423 318)  (423 318)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.wire_bram/ram/WDATA_8
 (28 14)  (424 318)  (424 318)  routing T_8_19.lc_trk_g3_1 <X> T_8_19.wire_bram/ram/WDATA_8
 (29 14)  (425 318)  (425 318)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_8
 (39 14)  (435 318)  (435 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_8 sp4_v_b_46
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (5 15)  (401 319)  (401 319)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_v_t_44
 (12 15)  (408 319)  (408 319)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_t_46
 (22 15)  (418 319)  (418 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_19 lc_trk_g3_6
 (23 15)  (419 319)  (419 319)  routing T_8_19.sp4_h_l_19 <X> T_8_19.lc_trk_g3_6
 (24 15)  (420 319)  (420 319)  routing T_8_19.sp4_h_l_19 <X> T_8_19.lc_trk_g3_6
 (25 15)  (421 319)  (421 319)  routing T_8_19.sp4_h_l_19 <X> T_8_19.lc_trk_g3_6


LogicTile_9_19

 (16 0)  (454 304)  (454 304)  routing T_9_19.sp12_h_r_9 <X> T_9_19.lc_trk_g0_1
 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (44 0)  (482 304)  (482 304)  LC_0 Logic Functioning bit
 (50 1)  (488 305)  (488 305)  Carry_In_Mux bit 

 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (12 2)  (450 306)  (450 306)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_h_l_39
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (37 2)  (475 306)  (475 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (44 2)  (482 306)  (482 306)  LC_1 Logic Functioning bit
 (10 3)  (448 307)  (448 307)  routing T_9_19.sp4_h_l_45 <X> T_9_19.sp4_v_t_36
 (11 3)  (449 307)  (449 307)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_h_l_39
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (39 3)  (477 307)  (477 307)  LC_1 Logic Functioning bit
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 308)  (456 308)  routing T_9_19.bnr_op_1 <X> T_9_19.lc_trk_g1_1
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (38 4)  (476 308)  (476 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (44 4)  (482 308)  (482 308)  LC_2 Logic Functioning bit
 (46 4)  (484 308)  (484 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (456 309)  (456 309)  routing T_9_19.bnr_op_1 <X> T_9_19.lc_trk_g1_1
 (21 5)  (459 309)  (459 309)  routing T_9_19.sp4_r_v_b_27 <X> T_9_19.lc_trk_g1_3
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 309)  (472 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_2
 (35 5)  (473 309)  (473 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (15 6)  (453 310)  (453 310)  routing T_9_19.sp12_h_r_5 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (456 310)  (456 310)  routing T_9_19.sp12_h_r_5 <X> T_9_19.lc_trk_g1_5
 (27 6)  (465 310)  (465 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 310)  (466 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 310)  (468 310)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (42 6)  (480 310)  (480 310)  LC_3 Logic Functioning bit
 (44 6)  (482 310)  (482 310)  LC_3 Logic Functioning bit
 (52 6)  (490 310)  (490 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (456 311)  (456 311)  routing T_9_19.sp12_h_r_5 <X> T_9_19.lc_trk_g1_5
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (42 7)  (480 311)  (480 311)  LC_3 Logic Functioning bit
 (48 7)  (486 311)  (486 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (452 312)  (452 312)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g2_0
 (21 8)  (459 312)  (459 312)  routing T_9_19.sp4_v_t_14 <X> T_9_19.lc_trk_g2_3
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 312)  (461 312)  routing T_9_19.sp4_v_t_14 <X> T_9_19.lc_trk_g2_3
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (40 8)  (478 312)  (478 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (42 8)  (480 312)  (480 312)  LC_4 Logic Functioning bit
 (46 8)  (484 312)  (484 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (490 312)  (490 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (452 313)  (452 313)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g2_0
 (15 9)  (453 313)  (453 313)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 313)  (468 313)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (471 313)  (471 313)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.input_2_4
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (38 9)  (476 313)  (476 313)  LC_4 Logic Functioning bit
 (40 9)  (478 313)  (478 313)  LC_4 Logic Functioning bit
 (53 9)  (491 313)  (491 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (450 314)  (450 314)  routing T_9_19.sp4_v_b_8 <X> T_9_19.sp4_h_l_45
 (16 10)  (454 314)  (454 314)  routing T_9_19.sp12_v_b_21 <X> T_9_19.lc_trk_g2_5
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (41 10)  (479 314)  (479 314)  LC_5 Logic Functioning bit
 (43 10)  (481 314)  (481 314)  LC_5 Logic Functioning bit
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (47 10)  (485 314)  (485 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (446 315)  (446 315)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_42
 (10 11)  (448 315)  (448 315)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_42
 (18 11)  (456 315)  (456 315)  routing T_9_19.sp12_v_b_21 <X> T_9_19.lc_trk_g2_5
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (42 11)  (480 315)  (480 315)  LC_5 Logic Functioning bit
 (45 11)  (483 315)  (483 315)  LC_5 Logic Functioning bit
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 318)  (453 318)  routing T_9_19.sp4_h_l_24 <X> T_9_19.lc_trk_g3_5
 (16 14)  (454 318)  (454 318)  routing T_9_19.sp4_h_l_24 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 318)  (456 318)  routing T_9_19.sp4_h_l_24 <X> T_9_19.lc_trk_g3_5
 (21 14)  (459 318)  (459 318)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g3_7
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 318)  (461 318)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g3_7
 (24 14)  (462 318)  (462 318)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g3_7
 (0 15)  (438 319)  (438 319)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 319)  (439 319)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (8 15)  (446 319)  (446 319)  routing T_9_19.sp4_v_b_7 <X> T_9_19.sp4_v_t_47
 (10 15)  (448 319)  (448 319)  routing T_9_19.sp4_v_b_7 <X> T_9_19.sp4_v_t_47


LogicTile_10_19

 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 304)  (510 304)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g0_1
 (21 0)  (513 304)  (513 304)  routing T_10_19.wire_logic_cluster/lc_3/out <X> T_10_19.lc_trk_g0_3
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (506 305)  (506 305)  routing T_10_19.top_op_0 <X> T_10_19.lc_trk_g0_0
 (15 1)  (507 305)  (507 305)  routing T_10_19.top_op_0 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_5 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp12_h_l_12 <X> T_10_19.lc_trk_g0_7
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (41 2)  (533 306)  (533 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (0 3)  (492 307)  (492 307)  routing T_10_19.glb_netwk_5 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (8 3)  (500 307)  (500 307)  routing T_10_19.sp4_h_r_7 <X> T_10_19.sp4_v_t_36
 (9 3)  (501 307)  (501 307)  routing T_10_19.sp4_h_r_7 <X> T_10_19.sp4_v_t_36
 (10 3)  (502 307)  (502 307)  routing T_10_19.sp4_h_r_7 <X> T_10_19.sp4_v_t_36
 (12 3)  (504 307)  (504 307)  routing T_10_19.sp4_h_l_39 <X> T_10_19.sp4_v_t_39
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (40 3)  (532 307)  (532 307)  LC_1 Logic Functioning bit
 (42 3)  (534 307)  (534 307)  LC_1 Logic Functioning bit
 (48 3)  (540 307)  (540 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (6 4)  (498 308)  (498 308)  routing T_10_19.sp4_h_r_10 <X> T_10_19.sp4_v_b_3
 (8 4)  (500 308)  (500 308)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_h_r_4
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (527 308)  (527 308)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_2
 (42 4)  (534 308)  (534 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (47 4)  (539 308)  (539 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (16 5)  (508 309)  (508 309)  routing T_10_19.sp12_h_r_8 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_2
 (34 5)  (526 309)  (526 309)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_2
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (41 5)  (533 309)  (533 309)  LC_2 Logic Functioning bit
 (42 5)  (534 309)  (534 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (45 5)  (537 309)  (537 309)  LC_2 Logic Functioning bit
 (52 5)  (544 309)  (544 309)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (513 310)  (513 310)  routing T_10_19.bnr_op_7 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (517 310)  (517 310)  routing T_10_19.sp4_h_l_11 <X> T_10_19.lc_trk_g1_6
 (27 6)  (519 310)  (519 310)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 310)  (520 310)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 310)  (527 310)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.input_2_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (15 7)  (507 311)  (507 311)  routing T_10_19.sp4_v_t_9 <X> T_10_19.lc_trk_g1_4
 (16 7)  (508 311)  (508 311)  routing T_10_19.sp4_v_t_9 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (513 311)  (513 311)  routing T_10_19.bnr_op_7 <X> T_10_19.lc_trk_g1_7
 (22 7)  (514 311)  (514 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 311)  (515 311)  routing T_10_19.sp4_h_l_11 <X> T_10_19.lc_trk_g1_6
 (24 7)  (516 311)  (516 311)  routing T_10_19.sp4_h_l_11 <X> T_10_19.lc_trk_g1_6
 (25 7)  (517 311)  (517 311)  routing T_10_19.sp4_h_l_11 <X> T_10_19.lc_trk_g1_6
 (26 7)  (518 311)  (518 311)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (526 311)  (526 311)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.input_2_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (40 7)  (532 311)  (532 311)  LC_3 Logic Functioning bit
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (45 7)  (537 311)  (537 311)  LC_3 Logic Functioning bit
 (6 8)  (498 312)  (498 312)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_b_6
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (40 8)  (532 312)  (532 312)  LC_4 Logic Functioning bit
 (41 8)  (533 312)  (533 312)  LC_4 Logic Functioning bit
 (42 8)  (534 312)  (534 312)  LC_4 Logic Functioning bit
 (43 8)  (535 312)  (535 312)  LC_4 Logic Functioning bit
 (51 8)  (543 312)  (543 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (503 313)  (503 313)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_h_r_8
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 313)  (517 313)  routing T_10_19.sp4_r_v_b_34 <X> T_10_19.lc_trk_g2_2
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (40 9)  (532 313)  (532 313)  LC_4 Logic Functioning bit
 (41 9)  (533 313)  (533 313)  LC_4 Logic Functioning bit
 (42 9)  (534 313)  (534 313)  LC_4 Logic Functioning bit
 (43 9)  (535 313)  (535 313)  LC_4 Logic Functioning bit
 (4 10)  (496 314)  (496 314)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_v_t_43
 (5 10)  (497 314)  (497 314)  routing T_10_19.sp4_v_t_37 <X> T_10_19.sp4_h_l_43
 (6 10)  (498 314)  (498 314)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_v_t_43
 (4 11)  (496 315)  (496 315)  routing T_10_19.sp4_v_t_37 <X> T_10_19.sp4_h_l_43
 (6 11)  (498 315)  (498 315)  routing T_10_19.sp4_v_t_37 <X> T_10_19.sp4_h_l_43
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (517 316)  (517 316)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g3_2
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 316)  (532 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (42 12)  (534 316)  (534 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (48 12)  (540 316)  (540 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (10 13)  (502 317)  (502 317)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_b_10
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 317)  (532 317)  LC_6 Logic Functioning bit
 (41 13)  (533 317)  (533 317)  LC_6 Logic Functioning bit
 (42 13)  (534 317)  (534 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 318)  (496 318)  routing T_10_19.sp4_v_b_9 <X> T_10_19.sp4_v_t_44
 (11 14)  (503 318)  (503 318)  routing T_10_19.sp4_v_b_3 <X> T_10_19.sp4_v_t_46
 (12 14)  (504 318)  (504 318)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_h_l_46
 (13 14)  (505 318)  (505 318)  routing T_10_19.sp4_v_b_3 <X> T_10_19.sp4_v_t_46
 (15 14)  (507 318)  (507 318)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (47 14)  (539 318)  (539 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (503 319)  (503 319)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_h_l_46
 (13 15)  (505 319)  (505 319)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_h_l_46
 (18 15)  (510 319)  (510 319)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (10 0)  (556 304)  (556 304)  routing T_11_19.sp4_v_t_45 <X> T_11_19.sp4_h_r_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.bot_op_3 <X> T_11_19.lc_trk_g0_3
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (9 1)  (555 305)  (555 305)  routing T_11_19.sp4_v_t_36 <X> T_11_19.sp4_v_b_1
 (15 1)  (561 305)  (561 305)  routing T_11_19.bot_op_0 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (569 305)  (569 305)  routing T_11_19.sp12_h_l_17 <X> T_11_19.lc_trk_g0_2
 (25 1)  (571 305)  (571 305)  routing T_11_19.sp12_h_l_17 <X> T_11_19.lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_5 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (560 306)  (560 306)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g0_4
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (46 2)  (592 306)  (592 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (596 306)  (596 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 307)  (546 307)  routing T_11_19.glb_netwk_5 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (5 3)  (551 307)  (551 307)  routing T_11_19.sp4_h_l_37 <X> T_11_19.sp4_v_t_37
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (21 4)  (567 308)  (567 308)  routing T_11_19.lft_op_3 <X> T_11_19.lc_trk_g1_3
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 308)  (570 308)  routing T_11_19.lft_op_3 <X> T_11_19.lc_trk_g1_3
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (15 5)  (561 309)  (561 309)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g1_0
 (16 5)  (562 309)  (562 309)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (9 6)  (555 310)  (555 310)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_h_l_41
 (10 6)  (556 310)  (556 310)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_h_l_41
 (21 6)  (567 310)  (567 310)  routing T_11_19.sp4_v_b_7 <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (569 310)  (569 310)  routing T_11_19.sp4_v_b_7 <X> T_11_19.lc_trk_g1_7
 (25 6)  (571 310)  (571 310)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g1_6
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (50 6)  (596 310)  (596 310)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (550 311)  (550 311)  routing T_11_19.sp4_v_b_10 <X> T_11_19.sp4_h_l_38
 (12 7)  (558 311)  (558 311)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_t_40
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (11 8)  (557 312)  (557 312)  routing T_11_19.sp4_h_r_3 <X> T_11_19.sp4_v_b_8
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.bnl_op_1 <X> T_11_19.lc_trk_g2_1
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 312)  (581 312)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_4
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (14 9)  (560 313)  (560 313)  routing T_11_19.sp12_v_b_16 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp12_v_b_16 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (564 313)  (564 313)  routing T_11_19.bnl_op_1 <X> T_11_19.lc_trk_g2_1
 (21 9)  (567 313)  (567 313)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 313)  (579 313)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_4
 (35 9)  (581 313)  (581 313)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_4
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (45 9)  (591 313)  (591 313)  LC_4 Logic Functioning bit
 (53 9)  (599 313)  (599 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 314)  (581 314)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_5
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (6 11)  (552 315)  (552 315)  routing T_11_19.sp4_h_r_6 <X> T_11_19.sp4_h_l_43
 (15 11)  (561 315)  (561 315)  routing T_11_19.tnr_op_4 <X> T_11_19.lc_trk_g2_4
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (580 315)  (580 315)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_5
 (35 11)  (581 315)  (581 315)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_5
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (51 11)  (597 315)  (597 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (560 316)  (560 316)  routing T_11_19.bnl_op_0 <X> T_11_19.lc_trk_g3_0
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp12_v_t_6 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (567 316)  (567 316)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g3_3
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (37 12)  (583 316)  (583 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (14 13)  (560 317)  (560 317)  routing T_11_19.bnl_op_0 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (45 13)  (591 317)  (591 317)  LC_6 Logic Functioning bit
 (52 13)  (598 317)  (598 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (546 318)  (546 318)  routing T_11_19.glb_netwk_4 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (586 318)  (586 318)  LC_7 Logic Functioning bit
 (3 15)  (549 319)  (549 319)  routing T_11_19.sp12_h_l_22 <X> T_11_19.sp12_v_t_22
 (9 15)  (555 319)  (555 319)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_v_t_47
 (10 15)  (556 319)  (556 319)  routing T_11_19.sp4_v_b_2 <X> T_11_19.sp4_v_t_47
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.input_2_7


LogicTile_12_19

 (8 0)  (608 304)  (608 304)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_1
 (14 0)  (614 304)  (614 304)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g0_0
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g0_1
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_0
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (45 1)  (645 305)  (645 305)  LC_0 Logic Functioning bit
 (53 1)  (653 305)  (653 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_5 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (612 306)  (612 306)  routing T_12_19.sp4_v_b_2 <X> T_12_19.sp4_h_l_39
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (51 2)  (651 306)  (651 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (653 306)  (653 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_5 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (8 3)  (608 307)  (608 307)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_v_t_36
 (9 3)  (609 307)  (609 307)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_v_t_36
 (10 3)  (610 307)  (610 307)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_v_t_36
 (14 3)  (614 307)  (614 307)  routing T_12_19.sp4_r_v_b_28 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (45 3)  (645 307)  (645 307)  LC_1 Logic Functioning bit
 (53 3)  (653 307)  (653 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (9 4)  (609 308)  (609 308)  routing T_12_19.sp4_v_t_41 <X> T_12_19.sp4_h_r_4
 (14 4)  (614 308)  (614 308)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (15 4)  (615 308)  (615 308)  routing T_12_19.sp4_v_b_17 <X> T_12_19.lc_trk_g1_1
 (16 4)  (616 308)  (616 308)  routing T_12_19.sp4_v_b_17 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (625 308)  (625 308)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g1_2
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (14 5)  (614 309)  (614 309)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 309)  (633 309)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_2
 (34 5)  (634 309)  (634 309)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_2
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (45 5)  (645 309)  (645 309)  LC_2 Logic Functioning bit
 (53 5)  (653 309)  (653 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (612 310)  (612 310)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (15 6)  (615 310)  (615 310)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (3 7)  (603 311)  (603 311)  routing T_12_19.sp12_h_l_23 <X> T_12_19.sp12_v_t_23
 (11 7)  (611 311)  (611 311)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (13 7)  (613 311)  (613 311)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_l_40
 (18 7)  (618 311)  (618 311)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g1_5
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (45 7)  (645 311)  (645 311)  LC_3 Logic Functioning bit
 (21 8)  (621 312)  (621 312)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 312)  (623 312)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g2_3
 (24 8)  (624 312)  (624 312)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g2_3
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_4
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (46 8)  (646 312)  (646 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (614 313)  (614 313)  routing T_12_19.sp4_r_v_b_32 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 313)  (624 313)  routing T_12_19.tnr_op_2 <X> T_12_19.lc_trk_g2_2
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_4
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (45 9)  (645 313)  (645 313)  LC_4 Logic Functioning bit
 (51 9)  (651 313)  (651 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (653 313)  (653 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 314)  (614 314)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g2_4
 (21 10)  (621 314)  (621 314)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.sp4_h_r_46 <X> T_12_19.lc_trk_g2_6
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (45 10)  (645 314)  (645 314)  LC_5 Logic Functioning bit
 (4 11)  (604 315)  (604 315)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_h_l_43
 (8 11)  (608 315)  (608 315)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_v_t_42
 (9 11)  (609 315)  (609 315)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_v_t_42
 (10 11)  (610 315)  (610 315)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_v_t_42
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp4_h_r_46 <X> T_12_19.lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.sp4_h_r_46 <X> T_12_19.lc_trk_g2_6
 (25 11)  (625 315)  (625 315)  routing T_12_19.sp4_h_r_46 <X> T_12_19.lc_trk_g2_6
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (45 11)  (645 315)  (645 315)  LC_5 Logic Functioning bit
 (48 11)  (648 315)  (648 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (10 12)  (610 316)  (610 316)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_h_r_10
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (53 12)  (653 316)  (653 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 317)  (625 317)  routing T_12_19.sp4_r_v_b_42 <X> T_12_19.lc_trk_g3_2
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (45 13)  (645 317)  (645 317)  LC_6 Logic Functioning bit
 (48 13)  (648 317)  (648 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 318)  (604 318)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_v_t_44
 (8 14)  (608 318)  (608 318)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_h_l_47
 (10 14)  (610 318)  (610 318)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_h_l_47
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_v_b_47 <X> T_12_19.lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp4_v_b_47 <X> T_12_19.lc_trk_g3_7
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (5 15)  (605 319)  (605 319)  routing T_12_19.sp4_h_r_9 <X> T_12_19.sp4_v_t_44
 (11 15)  (611 319)  (611 319)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_h_l_46
 (13 15)  (613 319)  (613 319)  routing T_12_19.sp4_h_r_3 <X> T_12_19.sp4_h_l_46
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp4_r_v_b_44 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 319)  (623 319)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g3_6
 (24 15)  (624 319)  (624 319)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g3_6
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_7
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit
 (45 15)  (645 319)  (645 319)  LC_7 Logic Functioning bit
 (51 15)  (651 319)  (651 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_19

 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_5 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (46 2)  (700 306)  (700 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_5 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (46 4)  (700 308)  (700 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (707 308)  (707 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (45 5)  (699 309)  (699 309)  LC_2 Logic Functioning bit
 (47 5)  (701 309)  (701 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (659 310)  (659 310)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_h_l_38
 (14 6)  (668 310)  (668 310)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g1_4
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g1_5
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (677 310)  (677 310)  routing T_13_19.sp12_h_r_23 <X> T_13_19.lc_trk_g1_7
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (6 7)  (660 311)  (660 311)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_h_l_38
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 311)  (675 311)  routing T_13_19.sp12_h_r_23 <X> T_13_19.lc_trk_g1_7
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (15 8)  (669 312)  (669 312)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (679 312)  (679 312)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g2_2
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (672 313)  (672 313)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (8 10)  (662 314)  (662 314)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_l_42
 (9 10)  (663 314)  (663 314)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_l_42
 (13 10)  (667 314)  (667 314)  routing T_13_19.sp4_v_b_8 <X> T_13_19.sp4_v_t_45
 (15 10)  (669 314)  (669 314)  routing T_13_19.sp4_h_r_45 <X> T_13_19.lc_trk_g2_5
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_h_r_45 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.sp4_h_r_45 <X> T_13_19.lc_trk_g2_5
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (48 10)  (702 314)  (702 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (704 314)  (704 314)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (670 315)  (670 315)  routing T_13_19.sp12_v_b_12 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (672 315)  (672 315)  routing T_13_19.sp4_h_r_45 <X> T_13_19.lc_trk_g2_5
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (44 11)  (698 315)  (698 315)  LC_5 Logic Functioning bit
 (45 11)  (699 315)  (699 315)  LC_5 Logic Functioning bit
 (15 12)  (669 316)  (669 316)  routing T_13_19.sp4_h_r_41 <X> T_13_19.lc_trk_g3_1
 (16 12)  (670 316)  (670 316)  routing T_13_19.sp4_h_r_41 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.sp4_h_r_41 <X> T_13_19.lc_trk_g3_1
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 317)  (672 317)  routing T_13_19.sp4_h_r_41 <X> T_13_19.lc_trk_g3_1
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (45 13)  (699 317)  (699 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (13 15)  (667 319)  (667 319)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_h_l_46
 (14 15)  (668 319)  (668 319)  routing T_13_19.sp12_v_b_20 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp12_v_b_20 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_r_v_b_45 <X> T_13_19.lc_trk_g3_5
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (46 15)  (700 319)  (700 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (702 319)  (702 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_19

 (6 0)  (714 304)  (714 304)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_v_b_0
 (5 1)  (713 305)  (713 305)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_v_b_0
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_2 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (51 3)  (759 307)  (759 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (761 307)  (761 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (722 308)  (722 308)  routing T_14_19.sp4_v_b_0 <X> T_14_19.lc_trk_g1_0
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (47 4)  (755 308)  (755 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (16 5)  (724 309)  (724 309)  routing T_14_19.sp4_v_b_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (11 6)  (719 310)  (719 310)  routing T_14_19.sp4_h_l_37 <X> T_14_19.sp4_v_t_40
 (12 6)  (720 310)  (720 310)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_h_l_40
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp12_h_r_13 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 310)  (748 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (11 7)  (719 311)  (719 311)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_h_l_40
 (13 7)  (721 311)  (721 311)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_h_l_40
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (52 7)  (760 311)  (760 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (733 312)  (733 312)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (48 8)  (756 312)  (756 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (712 313)  (712 313)  routing T_14_19.sp4_v_t_36 <X> T_14_19.sp4_h_r_6
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (45 9)  (753 313)  (753 313)  LC_4 Logic Functioning bit
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (46 10)  (754 314)  (754 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (756 314)  (756 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (760 314)  (760 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (714 315)  (714 315)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_h_l_43
 (14 11)  (722 315)  (722 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (16 13)  (724 317)  (724 317)  routing T_14_19.sp12_v_b_8 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (708 318)  (708 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 318)  (716 318)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_47
 (9 14)  (717 318)  (717 318)  routing T_14_19.sp4_v_t_47 <X> T_14_19.sp4_h_l_47
 (15 14)  (723 318)  (723 318)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g3_5
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.sp4_h_l_24 <X> T_14_19.lc_trk_g3_5
 (0 15)  (708 319)  (708 319)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 319)  (709 319)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (719 319)  (719 319)  routing T_14_19.sp4_h_r_11 <X> T_14_19.sp4_h_l_46


LogicTile_15_19

 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_v_t_40 <X> T_15_19.sp4_v_b_1
 (10 1)  (772 305)  (772 305)  routing T_15_19.sp4_v_t_40 <X> T_15_19.sp4_v_b_1
 (4 3)  (766 307)  (766 307)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_l_37
 (5 6)  (767 310)  (767 310)  routing T_15_19.sp4_v_t_44 <X> T_15_19.sp4_h_l_38
 (4 7)  (766 311)  (766 311)  routing T_15_19.sp4_v_t_44 <X> T_15_19.sp4_h_l_38
 (6 7)  (768 311)  (768 311)  routing T_15_19.sp4_v_t_44 <X> T_15_19.sp4_h_l_38
 (5 10)  (767 314)  (767 314)  routing T_15_19.sp4_v_t_43 <X> T_15_19.sp4_h_l_43
 (6 11)  (768 315)  (768 315)  routing T_15_19.sp4_v_t_43 <X> T_15_19.sp4_h_l_43


LogicTile_16_19

 (5 0)  (821 304)  (821 304)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_h_r_0
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp4_v_b_19 <X> T_16_19.lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.sp4_v_b_19 <X> T_16_19.lc_trk_g0_3
 (4 1)  (820 305)  (820 305)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_h_r_0
 (14 2)  (830 306)  (830 306)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (830 308)  (830 308)  routing T_16_19.sp4_h_r_8 <X> T_16_19.lc_trk_g1_0
 (15 5)  (831 309)  (831 309)  routing T_16_19.sp4_h_r_8 <X> T_16_19.lc_trk_g1_0
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp4_h_r_8 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (15 6)  (831 310)  (831 310)  routing T_16_19.sp4_v_b_21 <X> T_16_19.lc_trk_g1_5
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp4_v_b_21 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (4 10)  (820 314)  (820 314)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (6 10)  (822 314)  (822 314)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (5 11)  (821 315)  (821 315)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp4_r_v_b_39 <X> T_16_19.lc_trk_g2_7
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (52 14)  (868 318)  (868 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (821 319)  (821 319)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_v_t_44
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g0_1
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_5 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 306)  (909 306)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_1
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (0 3)  (874 307)  (874 307)  routing T_17_19.glb_netwk_5 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_1
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (45 3)  (919 307)  (919 307)  LC_1 Logic Functioning bit
 (48 3)  (922 307)  (922 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 8)  (888 312)  (888 312)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (16 10)  (890 314)  (890 314)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g2_5
 (25 10)  (899 314)  (899 314)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (25 11)  (899 315)  (899 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (0 14)  (874 318)  (874 318)  routing T_17_19.glb_netwk_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_19

 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 304)  (958 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (38 0)  (966 304)  (966 304)  LC_0 Logic Functioning bit
 (45 0)  (973 304)  (973 304)  LC_0 Logic Functioning bit
 (30 1)  (958 305)  (958 305)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 305)  (964 305)  LC_0 Logic Functioning bit
 (38 1)  (966 305)  (966 305)  LC_0 Logic Functioning bit
 (45 1)  (973 305)  (973 305)  LC_0 Logic Functioning bit
 (47 1)  (975 305)  (975 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (979 305)  (979 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_5 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_5 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 309)  (928 309)  routing T_18_19.glb_netwk_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (25 12)  (953 316)  (953 316)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g3_2
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (951 317)  (951 317)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g3_2
 (25 13)  (953 317)  (953 317)  routing T_18_19.sp4_v_t_23 <X> T_18_19.lc_trk_g3_2
 (0 14)  (928 318)  (928 318)  routing T_18_19.glb_netwk_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 318)  (940 318)  routing T_18_19.sp4_v_t_46 <X> T_18_19.sp4_h_l_46
 (11 15)  (939 319)  (939 319)  routing T_18_19.sp4_v_t_46 <X> T_18_19.sp4_h_l_46
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 319)  (951 319)  routing T_18_19.sp4_v_b_46 <X> T_18_19.lc_trk_g3_6
 (24 15)  (952 319)  (952 319)  routing T_18_19.sp4_v_b_46 <X> T_18_19.lc_trk_g3_6


LogicTile_1_18

 (12 0)  (30 288)  (30 288)  routing T_1_18.sp4_v_t_39 <X> T_1_18.sp4_h_r_2
 (3 4)  (21 292)  (21 292)  routing T_1_18.sp12_v_t_23 <X> T_1_18.sp12_h_r_0
 (9 4)  (27 292)  (27 292)  routing T_1_18.sp4_v_t_41 <X> T_1_18.sp4_h_r_4
 (9 8)  (27 296)  (27 296)  routing T_1_18.sp4_v_t_42 <X> T_1_18.sp4_h_r_7
 (13 10)  (31 298)  (31 298)  routing T_1_18.sp4_h_r_8 <X> T_1_18.sp4_v_t_45
 (12 11)  (30 299)  (30 299)  routing T_1_18.sp4_h_r_8 <X> T_1_18.sp4_v_t_45
 (5 12)  (23 300)  (23 300)  routing T_1_18.sp4_v_b_9 <X> T_1_18.sp4_h_r_9
 (6 13)  (24 301)  (24 301)  routing T_1_18.sp4_v_b_9 <X> T_1_18.sp4_h_r_9
 (11 14)  (29 302)  (29 302)  routing T_1_18.sp4_v_b_3 <X> T_1_18.sp4_v_t_46
 (13 14)  (31 302)  (31 302)  routing T_1_18.sp4_v_b_3 <X> T_1_18.sp4_v_t_46


LogicTile_2_18

 (12 0)  (84 288)  (84 288)  routing T_2_18.sp4_v_t_39 <X> T_2_18.sp4_h_r_2
 (26 0)  (98 288)  (98 288)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 288)  (99 288)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 288)  (100 288)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 288)  (101 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 288)  (104 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 288)  (105 288)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 288)  (108 288)  LC_0 Logic Functioning bit
 (16 1)  (88 289)  (88 289)  routing T_2_18.sp12_h_r_8 <X> T_2_18.lc_trk_g0_0
 (17 1)  (89 289)  (89 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (98 289)  (98 289)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 289)  (99 289)  routing T_2_18.lc_trk_g1_7 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 289)  (101 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 289)  (104 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (106 289)  (106 289)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_0
 (35 1)  (107 289)  (107 289)  routing T_2_18.lc_trk_g1_3 <X> T_2_18.input_2_0
 (37 1)  (109 289)  (109 289)  LC_0 Logic Functioning bit
 (42 1)  (114 289)  (114 289)  LC_0 Logic Functioning bit
 (47 1)  (119 289)  (119 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (73 290)  (73 290)  routing T_2_18.glb_netwk_5 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (74 290)  (74 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (89 290)  (89 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (90 290)  (90 290)  routing T_2_18.bnr_op_5 <X> T_2_18.lc_trk_g0_5
 (0 3)  (72 291)  (72 291)  routing T_2_18.glb_netwk_5 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (14 3)  (86 291)  (86 291)  routing T_2_18.top_op_4 <X> T_2_18.lc_trk_g0_4
 (15 3)  (87 291)  (87 291)  routing T_2_18.top_op_4 <X> T_2_18.lc_trk_g0_4
 (17 3)  (89 291)  (89 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (90 291)  (90 291)  routing T_2_18.bnr_op_5 <X> T_2_18.lc_trk_g0_5
 (22 3)  (94 291)  (94 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 291)  (96 291)  routing T_2_18.top_op_6 <X> T_2_18.lc_trk_g0_6
 (25 3)  (97 291)  (97 291)  routing T_2_18.top_op_6 <X> T_2_18.lc_trk_g0_6
 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0
 (5 4)  (77 292)  (77 292)  routing T_2_18.sp4_v_b_9 <X> T_2_18.sp4_h_r_3
 (10 4)  (82 292)  (82 292)  routing T_2_18.sp4_v_t_46 <X> T_2_18.sp4_h_r_4
 (22 4)  (94 292)  (94 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (4 5)  (76 293)  (76 293)  routing T_2_18.sp4_v_b_9 <X> T_2_18.sp4_h_r_3
 (6 5)  (78 293)  (78 293)  routing T_2_18.sp4_v_b_9 <X> T_2_18.sp4_h_r_3
 (22 5)  (94 293)  (94 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (95 293)  (95 293)  routing T_2_18.sp12_h_l_17 <X> T_2_18.lc_trk_g1_2
 (25 5)  (97 293)  (97 293)  routing T_2_18.sp12_h_l_17 <X> T_2_18.lc_trk_g1_2
 (14 6)  (86 294)  (86 294)  routing T_2_18.sp12_h_l_3 <X> T_2_18.lc_trk_g1_4
 (22 6)  (94 294)  (94 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (101 294)  (101 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 294)  (102 294)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 294)  (103 294)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 294)  (104 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 294)  (108 294)  LC_3 Logic Functioning bit
 (38 6)  (110 294)  (110 294)  LC_3 Logic Functioning bit
 (41 6)  (113 294)  (113 294)  LC_3 Logic Functioning bit
 (14 7)  (86 295)  (86 295)  routing T_2_18.sp12_h_l_3 <X> T_2_18.lc_trk_g1_4
 (15 7)  (87 295)  (87 295)  routing T_2_18.sp12_h_l_3 <X> T_2_18.lc_trk_g1_4
 (17 7)  (89 295)  (89 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (98 295)  (98 295)  routing T_2_18.lc_trk_g1_2 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 295)  (99 295)  routing T_2_18.lc_trk_g1_2 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 295)  (101 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 295)  (103 295)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 295)  (104 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (105 295)  (105 295)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.input_2_3
 (34 7)  (106 295)  (106 295)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.input_2_3
 (35 7)  (107 295)  (107 295)  routing T_2_18.lc_trk_g3_2 <X> T_2_18.input_2_3
 (40 7)  (112 295)  (112 295)  LC_3 Logic Functioning bit
 (15 8)  (87 296)  (87 296)  routing T_2_18.tnl_op_1 <X> T_2_18.lc_trk_g2_1
 (17 8)  (89 296)  (89 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (101 296)  (101 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 296)  (102 296)  routing T_2_18.lc_trk_g0_5 <X> T_2_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 296)  (103 296)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 296)  (104 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 296)  (106 296)  routing T_2_18.lc_trk_g1_4 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 296)  (108 296)  LC_4 Logic Functioning bit
 (37 8)  (109 296)  (109 296)  LC_4 Logic Functioning bit
 (38 8)  (110 296)  (110 296)  LC_4 Logic Functioning bit
 (39 8)  (111 296)  (111 296)  LC_4 Logic Functioning bit
 (41 8)  (113 296)  (113 296)  LC_4 Logic Functioning bit
 (42 8)  (114 296)  (114 296)  LC_4 Logic Functioning bit
 (43 8)  (115 296)  (115 296)  LC_4 Logic Functioning bit
 (45 8)  (117 296)  (117 296)  LC_4 Logic Functioning bit
 (50 8)  (122 296)  (122 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (123 296)  (123 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (90 297)  (90 297)  routing T_2_18.tnl_op_1 <X> T_2_18.lc_trk_g2_1
 (29 9)  (101 297)  (101 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 297)  (108 297)  LC_4 Logic Functioning bit
 (37 9)  (109 297)  (109 297)  LC_4 Logic Functioning bit
 (38 9)  (110 297)  (110 297)  LC_4 Logic Functioning bit
 (39 9)  (111 297)  (111 297)  LC_4 Logic Functioning bit
 (40 9)  (112 297)  (112 297)  LC_4 Logic Functioning bit
 (41 9)  (113 297)  (113 297)  LC_4 Logic Functioning bit
 (42 9)  (114 297)  (114 297)  LC_4 Logic Functioning bit
 (43 9)  (115 297)  (115 297)  LC_4 Logic Functioning bit
 (45 9)  (117 297)  (117 297)  LC_4 Logic Functioning bit
 (48 9)  (120 297)  (120 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 12)  (77 300)  (77 300)  routing T_2_18.sp4_v_t_44 <X> T_2_18.sp4_h_r_9
 (14 12)  (86 300)  (86 300)  routing T_2_18.rgt_op_0 <X> T_2_18.lc_trk_g3_0
 (15 13)  (87 301)  (87 301)  routing T_2_18.rgt_op_0 <X> T_2_18.lc_trk_g3_0
 (17 13)  (89 301)  (89 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (94 301)  (94 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (95 301)  (95 301)  routing T_2_18.sp4_v_b_42 <X> T_2_18.lc_trk_g3_2
 (24 13)  (96 301)  (96 301)  routing T_2_18.sp4_v_b_42 <X> T_2_18.lc_trk_g3_2
 (0 14)  (72 302)  (72 302)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 302)  (73 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 303)  (72 303)  routing T_2_18.glb_netwk_6 <X> T_2_18.wire_logic_cluster/lc_7/s_r


LogicTile_3_18

 (16 0)  (142 288)  (142 288)  routing T_3_18.sp4_v_b_1 <X> T_3_18.lc_trk_g0_1
 (17 0)  (143 288)  (143 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (144 288)  (144 288)  routing T_3_18.sp4_v_b_1 <X> T_3_18.lc_trk_g0_1
 (25 0)  (151 288)  (151 288)  routing T_3_18.sp4_v_b_10 <X> T_3_18.lc_trk_g0_2
 (27 0)  (153 288)  (153 288)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 288)  (154 288)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 288)  (156 288)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 288)  (157 288)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 288)  (162 288)  LC_0 Logic Functioning bit
 (37 0)  (163 288)  (163 288)  LC_0 Logic Functioning bit
 (38 0)  (164 288)  (164 288)  LC_0 Logic Functioning bit
 (39 0)  (165 288)  (165 288)  LC_0 Logic Functioning bit
 (40 0)  (166 288)  (166 288)  LC_0 Logic Functioning bit
 (41 0)  (167 288)  (167 288)  LC_0 Logic Functioning bit
 (42 0)  (168 288)  (168 288)  LC_0 Logic Functioning bit
 (43 0)  (169 288)  (169 288)  LC_0 Logic Functioning bit
 (17 1)  (143 289)  (143 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (148 289)  (148 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (149 289)  (149 289)  routing T_3_18.sp4_v_b_10 <X> T_3_18.lc_trk_g0_2
 (25 1)  (151 289)  (151 289)  routing T_3_18.sp4_v_b_10 <X> T_3_18.lc_trk_g0_2
 (26 1)  (152 289)  (152 289)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 289)  (154 289)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 289)  (155 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 289)  (157 289)  routing T_3_18.lc_trk_g0_7 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (163 289)  (163 289)  LC_0 Logic Functioning bit
 (39 1)  (165 289)  (165 289)  LC_0 Logic Functioning bit
 (40 1)  (166 289)  (166 289)  LC_0 Logic Functioning bit
 (41 1)  (167 289)  (167 289)  LC_0 Logic Functioning bit
 (42 1)  (168 289)  (168 289)  LC_0 Logic Functioning bit
 (43 1)  (169 289)  (169 289)  LC_0 Logic Functioning bit
 (46 1)  (172 289)  (172 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (174 289)  (174 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (21 2)  (147 290)  (147 290)  routing T_3_18.sp4_h_l_2 <X> T_3_18.lc_trk_g0_7
 (22 2)  (148 290)  (148 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 290)  (149 290)  routing T_3_18.sp4_h_l_2 <X> T_3_18.lc_trk_g0_7
 (24 2)  (150 290)  (150 290)  routing T_3_18.sp4_h_l_2 <X> T_3_18.lc_trk_g0_7
 (29 2)  (155 290)  (155 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 290)  (158 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 290)  (160 290)  routing T_3_18.lc_trk_g1_1 <X> T_3_18.wire_logic_cluster/lc_1/in_3
 (43 2)  (169 290)  (169 290)  LC_1 Logic Functioning bit
 (50 2)  (176 290)  (176 290)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (134 291)  (134 291)  routing T_3_18.sp4_h_r_1 <X> T_3_18.sp4_v_t_36
 (9 3)  (135 291)  (135 291)  routing T_3_18.sp4_h_r_1 <X> T_3_18.sp4_v_t_36
 (29 3)  (155 291)  (155 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 291)  (162 291)  LC_1 Logic Functioning bit
 (38 3)  (164 291)  (164 291)  LC_1 Logic Functioning bit
 (41 3)  (167 291)  (167 291)  LC_1 Logic Functioning bit
 (43 3)  (169 291)  (169 291)  LC_1 Logic Functioning bit
 (15 4)  (141 292)  (141 292)  routing T_3_18.sp4_v_b_17 <X> T_3_18.lc_trk_g1_1
 (16 4)  (142 292)  (142 292)  routing T_3_18.sp4_v_b_17 <X> T_3_18.lc_trk_g1_1
 (17 4)  (143 292)  (143 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (152 292)  (152 292)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (158 292)  (158 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 292)  (159 292)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (166 292)  (166 292)  LC_2 Logic Functioning bit
 (42 4)  (168 292)  (168 292)  LC_2 Logic Functioning bit
 (53 4)  (179 292)  (179 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (152 293)  (152 293)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 293)  (153 293)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 293)  (155 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 293)  (157 293)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (41 5)  (167 293)  (167 293)  LC_2 Logic Functioning bit
 (43 5)  (169 293)  (169 293)  LC_2 Logic Functioning bit
 (48 5)  (174 293)  (174 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (143 294)  (143 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (144 294)  (144 294)  routing T_3_18.bnr_op_5 <X> T_3_18.lc_trk_g1_5
 (22 6)  (148 294)  (148 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (149 294)  (149 294)  routing T_3_18.sp12_h_l_12 <X> T_3_18.lc_trk_g1_7
 (27 6)  (153 294)  (153 294)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 294)  (154 294)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 294)  (155 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 294)  (157 294)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 294)  (158 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 294)  (160 294)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (42 6)  (168 294)  (168 294)  LC_3 Logic Functioning bit
 (50 6)  (176 294)  (176 294)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (178 294)  (178 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (144 295)  (144 295)  routing T_3_18.bnr_op_5 <X> T_3_18.lc_trk_g1_5
 (22 7)  (148 295)  (148 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (150 295)  (150 295)  routing T_3_18.top_op_6 <X> T_3_18.lc_trk_g1_6
 (25 7)  (151 295)  (151 295)  routing T_3_18.top_op_6 <X> T_3_18.lc_trk_g1_6
 (30 7)  (156 295)  (156 295)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (42 7)  (168 295)  (168 295)  LC_3 Logic Functioning bit
 (9 8)  (135 296)  (135 296)  routing T_3_18.sp4_v_t_42 <X> T_3_18.sp4_h_r_7
 (17 8)  (143 296)  (143 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 296)  (144 296)  routing T_3_18.wire_logic_cluster/lc_1/out <X> T_3_18.lc_trk_g2_1
 (21 8)  (147 296)  (147 296)  routing T_3_18.rgt_op_3 <X> T_3_18.lc_trk_g2_3
 (22 8)  (148 296)  (148 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (150 296)  (150 296)  routing T_3_18.rgt_op_3 <X> T_3_18.lc_trk_g2_3
 (27 8)  (153 296)  (153 296)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 296)  (155 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 296)  (156 296)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 296)  (158 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 296)  (159 296)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (167 296)  (167 296)  LC_4 Logic Functioning bit
 (50 8)  (176 296)  (176 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (177 296)  (177 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (148 297)  (148 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (149 297)  (149 297)  routing T_3_18.sp4_h_l_15 <X> T_3_18.lc_trk_g2_2
 (24 9)  (150 297)  (150 297)  routing T_3_18.sp4_h_l_15 <X> T_3_18.lc_trk_g2_2
 (25 9)  (151 297)  (151 297)  routing T_3_18.sp4_h_l_15 <X> T_3_18.lc_trk_g2_2
 (26 9)  (152 297)  (152 297)  routing T_3_18.lc_trk_g0_2 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 297)  (155 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 297)  (156 297)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (41 9)  (167 297)  (167 297)  LC_4 Logic Functioning bit
 (43 9)  (169 297)  (169 297)  LC_4 Logic Functioning bit
 (29 10)  (155 298)  (155 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 298)  (158 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 298)  (160 298)  routing T_3_18.lc_trk_g1_1 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 298)  (163 298)  LC_5 Logic Functioning bit
 (42 10)  (168 298)  (168 298)  LC_5 Logic Functioning bit
 (48 10)  (174 298)  (174 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (176 298)  (176 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (177 298)  (177 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (179 298)  (179 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (27 11)  (153 299)  (153 299)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 299)  (154 299)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 299)  (155 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (43 11)  (169 299)  (169 299)  LC_5 Logic Functioning bit
 (46 11)  (172 299)  (172 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (140 300)  (140 300)  routing T_3_18.sp4_v_t_21 <X> T_3_18.lc_trk_g3_0
 (21 12)  (147 300)  (147 300)  routing T_3_18.bnl_op_3 <X> T_3_18.lc_trk_g3_3
 (22 12)  (148 300)  (148 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (14 13)  (140 301)  (140 301)  routing T_3_18.sp4_v_t_21 <X> T_3_18.lc_trk_g3_0
 (16 13)  (142 301)  (142 301)  routing T_3_18.sp4_v_t_21 <X> T_3_18.lc_trk_g3_0
 (17 13)  (143 301)  (143 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (147 301)  (147 301)  routing T_3_18.bnl_op_3 <X> T_3_18.lc_trk_g3_3
 (8 15)  (134 303)  (134 303)  routing T_3_18.sp4_h_r_10 <X> T_3_18.sp4_v_t_47
 (9 15)  (135 303)  (135 303)  routing T_3_18.sp4_h_r_10 <X> T_3_18.sp4_v_t_47
 (14 15)  (140 303)  (140 303)  routing T_3_18.sp4_h_l_17 <X> T_3_18.lc_trk_g3_4
 (15 15)  (141 303)  (141 303)  routing T_3_18.sp4_h_l_17 <X> T_3_18.lc_trk_g3_4
 (16 15)  (142 303)  (142 303)  routing T_3_18.sp4_h_l_17 <X> T_3_18.lc_trk_g3_4
 (17 15)  (143 303)  (143 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_4_18

 (11 0)  (191 288)  (191 288)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_v_b_2
 (25 0)  (205 288)  (205 288)  routing T_4_18.sp4_h_r_10 <X> T_4_18.lc_trk_g0_2
 (12 1)  (192 289)  (192 289)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_v_b_2
 (17 1)  (197 289)  (197 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (202 289)  (202 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (203 289)  (203 289)  routing T_4_18.sp4_h_r_10 <X> T_4_18.lc_trk_g0_2
 (24 1)  (204 289)  (204 289)  routing T_4_18.sp4_h_r_10 <X> T_4_18.lc_trk_g0_2
 (1 2)  (181 290)  (181 290)  routing T_4_18.glb_netwk_5 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (212 290)  (212 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 290)  (213 290)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (215 290)  (215 290)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_1
 (42 2)  (222 290)  (222 290)  LC_1 Logic Functioning bit
 (0 3)  (180 291)  (180 291)  routing T_4_18.glb_netwk_5 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (10 3)  (190 291)  (190 291)  routing T_4_18.sp4_h_l_45 <X> T_4_18.sp4_v_t_36
 (22 3)  (202 291)  (202 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (203 291)  (203 291)  routing T_4_18.sp4_h_r_6 <X> T_4_18.lc_trk_g0_6
 (24 3)  (204 291)  (204 291)  routing T_4_18.sp4_h_r_6 <X> T_4_18.lc_trk_g0_6
 (25 3)  (205 291)  (205 291)  routing T_4_18.sp4_h_r_6 <X> T_4_18.lc_trk_g0_6
 (27 3)  (207 291)  (207 291)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 291)  (208 291)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 291)  (209 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 291)  (212 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (213 291)  (213 291)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_1
 (35 3)  (215 291)  (215 291)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.input_2_1
 (43 3)  (223 291)  (223 291)  LC_1 Logic Functioning bit
 (4 4)  (184 292)  (184 292)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_v_b_3
 (6 4)  (186 292)  (186 292)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_v_b_3
 (10 4)  (190 292)  (190 292)  routing T_4_18.sp4_v_t_46 <X> T_4_18.sp4_h_r_4
 (28 4)  (208 292)  (208 292)  routing T_4_18.lc_trk_g2_1 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 292)  (209 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 292)  (211 292)  routing T_4_18.lc_trk_g1_4 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 292)  (212 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 292)  (214 292)  routing T_4_18.lc_trk_g1_4 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (47 4)  (227 292)  (227 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (230 292)  (230 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (194 293)  (194 293)  routing T_4_18.sp12_h_r_16 <X> T_4_18.lc_trk_g1_0
 (16 5)  (196 293)  (196 293)  routing T_4_18.sp12_h_r_16 <X> T_4_18.lc_trk_g1_0
 (17 5)  (197 293)  (197 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (29 5)  (209 293)  (209 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (216 293)  (216 293)  LC_2 Logic Functioning bit
 (3 6)  (183 294)  (183 294)  routing T_4_18.sp12_h_r_0 <X> T_4_18.sp12_v_t_23
 (14 6)  (194 294)  (194 294)  routing T_4_18.sp4_h_l_1 <X> T_4_18.lc_trk_g1_4
 (26 6)  (206 294)  (206 294)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (208 294)  (208 294)  routing T_4_18.lc_trk_g2_4 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 294)  (209 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 294)  (210 294)  routing T_4_18.lc_trk_g2_4 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 294)  (211 294)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 294)  (212 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (215 294)  (215 294)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.input_2_3
 (36 6)  (216 294)  (216 294)  LC_3 Logic Functioning bit
 (38 6)  (218 294)  (218 294)  LC_3 Logic Functioning bit
 (39 6)  (219 294)  (219 294)  LC_3 Logic Functioning bit
 (41 6)  (221 294)  (221 294)  LC_3 Logic Functioning bit
 (43 6)  (223 294)  (223 294)  LC_3 Logic Functioning bit
 (45 6)  (225 294)  (225 294)  LC_3 Logic Functioning bit
 (47 6)  (227 294)  (227 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (183 295)  (183 295)  routing T_4_18.sp12_h_r_0 <X> T_4_18.sp12_v_t_23
 (15 7)  (195 295)  (195 295)  routing T_4_18.sp4_h_l_1 <X> T_4_18.lc_trk_g1_4
 (16 7)  (196 295)  (196 295)  routing T_4_18.sp4_h_l_1 <X> T_4_18.lc_trk_g1_4
 (17 7)  (197 295)  (197 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (207 295)  (207 295)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 295)  (208 295)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 295)  (209 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 295)  (211 295)  routing T_4_18.lc_trk_g0_6 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 295)  (212 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (213 295)  (213 295)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.input_2_3
 (36 7)  (216 295)  (216 295)  LC_3 Logic Functioning bit
 (37 7)  (217 295)  (217 295)  LC_3 Logic Functioning bit
 (38 7)  (218 295)  (218 295)  LC_3 Logic Functioning bit
 (39 7)  (219 295)  (219 295)  LC_3 Logic Functioning bit
 (40 7)  (220 295)  (220 295)  LC_3 Logic Functioning bit
 (41 7)  (221 295)  (221 295)  LC_3 Logic Functioning bit
 (42 7)  (222 295)  (222 295)  LC_3 Logic Functioning bit
 (43 7)  (223 295)  (223 295)  LC_3 Logic Functioning bit
 (45 7)  (225 295)  (225 295)  LC_3 Logic Functioning bit
 (11 8)  (191 296)  (191 296)  routing T_4_18.sp4_h_r_3 <X> T_4_18.sp4_v_b_8
 (14 8)  (194 296)  (194 296)  routing T_4_18.sp4_v_t_21 <X> T_4_18.lc_trk_g2_0
 (17 8)  (197 296)  (197 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (208 296)  (208 296)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 296)  (209 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 296)  (210 296)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 296)  (212 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 296)  (213 296)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 296)  (214 296)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (220 296)  (220 296)  LC_4 Logic Functioning bit
 (41 8)  (221 296)  (221 296)  LC_4 Logic Functioning bit
 (13 9)  (193 297)  (193 297)  routing T_4_18.sp4_v_t_38 <X> T_4_18.sp4_h_r_8
 (14 9)  (194 297)  (194 297)  routing T_4_18.sp4_v_t_21 <X> T_4_18.lc_trk_g2_0
 (16 9)  (196 297)  (196 297)  routing T_4_18.sp4_v_t_21 <X> T_4_18.lc_trk_g2_0
 (17 9)  (197 297)  (197 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (29 9)  (209 297)  (209 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 297)  (210 297)  routing T_4_18.lc_trk_g2_7 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 297)  (212 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (213 297)  (213 297)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.input_2_4
 (38 9)  (218 297)  (218 297)  LC_4 Logic Functioning bit
 (40 9)  (220 297)  (220 297)  LC_4 Logic Functioning bit
 (41 9)  (221 297)  (221 297)  LC_4 Logic Functioning bit
 (15 10)  (195 298)  (195 298)  routing T_4_18.tnl_op_5 <X> T_4_18.lc_trk_g2_5
 (17 10)  (197 298)  (197 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (19 10)  (199 298)  (199 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (202 298)  (202 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (203 298)  (203 298)  routing T_4_18.sp12_v_t_12 <X> T_4_18.lc_trk_g2_7
 (27 10)  (207 298)  (207 298)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 298)  (208 298)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 298)  (209 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 298)  (212 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 298)  (216 298)  LC_5 Logic Functioning bit
 (47 10)  (227 298)  (227 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (230 298)  (230 298)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (194 299)  (194 299)  routing T_4_18.sp4_h_l_17 <X> T_4_18.lc_trk_g2_4
 (15 11)  (195 299)  (195 299)  routing T_4_18.sp4_h_l_17 <X> T_4_18.lc_trk_g2_4
 (16 11)  (196 299)  (196 299)  routing T_4_18.sp4_h_l_17 <X> T_4_18.lc_trk_g2_4
 (17 11)  (197 299)  (197 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (198 299)  (198 299)  routing T_4_18.tnl_op_5 <X> T_4_18.lc_trk_g2_5
 (27 11)  (207 299)  (207 299)  routing T_4_18.lc_trk_g1_0 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 299)  (209 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 299)  (211 299)  routing T_4_18.lc_trk_g0_2 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (217 299)  (217 299)  LC_5 Logic Functioning bit
 (39 11)  (219 299)  (219 299)  LC_5 Logic Functioning bit
 (4 12)  (184 300)  (184 300)  routing T_4_18.sp4_v_t_44 <X> T_4_18.sp4_v_b_9
 (16 12)  (196 300)  (196 300)  routing T_4_18.sp12_v_t_6 <X> T_4_18.lc_trk_g3_1
 (17 12)  (197 300)  (197 300)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (17 13)  (197 301)  (197 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (180 302)  (180 302)  routing T_4_18.glb_netwk_6 <X> T_4_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 302)  (181 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (194 302)  (194 302)  routing T_4_18.sp4_h_r_44 <X> T_4_18.lc_trk_g3_4
 (0 15)  (180 303)  (180 303)  routing T_4_18.glb_netwk_6 <X> T_4_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (194 303)  (194 303)  routing T_4_18.sp4_h_r_44 <X> T_4_18.lc_trk_g3_4
 (15 15)  (195 303)  (195 303)  routing T_4_18.sp4_h_r_44 <X> T_4_18.lc_trk_g3_4
 (16 15)  (196 303)  (196 303)  routing T_4_18.sp4_h_r_44 <X> T_4_18.lc_trk_g3_4
 (17 15)  (197 303)  (197 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_5_18

 (25 0)  (259 288)  (259 288)  routing T_5_18.wire_logic_cluster/lc_2/out <X> T_5_18.lc_trk_g0_2
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 288)  (264 288)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 288)  (265 288)  routing T_5_18.lc_trk_g0_5 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (274 288)  (274 288)  LC_0 Logic Functioning bit
 (42 0)  (276 288)  (276 288)  LC_0 Logic Functioning bit
 (5 1)  (239 289)  (239 289)  routing T_5_18.sp4_h_r_0 <X> T_5_18.sp4_v_b_0
 (22 1)  (256 289)  (256 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (261 289)  (261 289)  routing T_5_18.lc_trk_g1_1 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 289)  (264 289)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (270 289)  (270 289)  LC_0 Logic Functioning bit
 (38 1)  (272 289)  (272 289)  LC_0 Logic Functioning bit
 (41 1)  (275 289)  (275 289)  LC_0 Logic Functioning bit
 (43 1)  (277 289)  (277 289)  LC_0 Logic Functioning bit
 (1 2)  (235 290)  (235 290)  routing T_5_18.glb_netwk_5 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (248 290)  (248 290)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (15 2)  (249 290)  (249 290)  routing T_5_18.top_op_5 <X> T_5_18.lc_trk_g0_5
 (17 2)  (251 290)  (251 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (261 290)  (261 290)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 290)  (262 290)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 290)  (264 290)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 290)  (265 290)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (37 2)  (271 290)  (271 290)  LC_1 Logic Functioning bit
 (38 2)  (272 290)  (272 290)  LC_1 Logic Functioning bit
 (39 2)  (273 290)  (273 290)  LC_1 Logic Functioning bit
 (50 2)  (284 290)  (284 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_5 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (15 3)  (249 291)  (249 291)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (16 3)  (250 291)  (250 291)  routing T_5_18.sp4_h_l_1 <X> T_5_18.lc_trk_g0_4
 (17 3)  (251 291)  (251 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (252 291)  (252 291)  routing T_5_18.top_op_5 <X> T_5_18.lc_trk_g0_5
 (21 3)  (255 291)  (255 291)  routing T_5_18.sp4_r_v_b_31 <X> T_5_18.lc_trk_g0_7
 (26 3)  (260 291)  (260 291)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 291)  (262 291)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 291)  (264 291)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 291)  (270 291)  LC_1 Logic Functioning bit
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (38 3)  (272 291)  (272 291)  LC_1 Logic Functioning bit
 (39 3)  (273 291)  (273 291)  LC_1 Logic Functioning bit
 (43 3)  (277 291)  (277 291)  LC_1 Logic Functioning bit
 (12 4)  (246 292)  (246 292)  routing T_5_18.sp4_h_l_39 <X> T_5_18.sp4_h_r_5
 (15 4)  (249 292)  (249 292)  routing T_5_18.top_op_1 <X> T_5_18.lc_trk_g1_1
 (17 4)  (251 292)  (251 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 292)  (268 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (37 4)  (271 292)  (271 292)  LC_2 Logic Functioning bit
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (39 4)  (273 292)  (273 292)  LC_2 Logic Functioning bit
 (45 4)  (279 292)  (279 292)  LC_2 Logic Functioning bit
 (13 5)  (247 293)  (247 293)  routing T_5_18.sp4_h_l_39 <X> T_5_18.sp4_h_r_5
 (16 5)  (250 293)  (250 293)  routing T_5_18.sp12_h_r_8 <X> T_5_18.lc_trk_g1_0
 (17 5)  (251 293)  (251 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (252 293)  (252 293)  routing T_5_18.top_op_1 <X> T_5_18.lc_trk_g1_1
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 293)  (270 293)  LC_2 Logic Functioning bit
 (37 5)  (271 293)  (271 293)  LC_2 Logic Functioning bit
 (38 5)  (272 293)  (272 293)  LC_2 Logic Functioning bit
 (39 5)  (273 293)  (273 293)  LC_2 Logic Functioning bit
 (15 6)  (249 294)  (249 294)  routing T_5_18.sp4_v_b_21 <X> T_5_18.lc_trk_g1_5
 (16 6)  (250 294)  (250 294)  routing T_5_18.sp4_v_b_21 <X> T_5_18.lc_trk_g1_5
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (11 8)  (245 296)  (245 296)  routing T_5_18.sp4_v_t_37 <X> T_5_18.sp4_v_b_8
 (12 8)  (246 296)  (246 296)  routing T_5_18.sp4_v_t_45 <X> T_5_18.sp4_h_r_8
 (13 8)  (247 296)  (247 296)  routing T_5_18.sp4_v_t_37 <X> T_5_18.sp4_v_b_8
 (22 8)  (256 296)  (256 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (257 296)  (257 296)  routing T_5_18.sp4_h_r_27 <X> T_5_18.lc_trk_g2_3
 (24 8)  (258 296)  (258 296)  routing T_5_18.sp4_h_r_27 <X> T_5_18.lc_trk_g2_3
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 296)  (268 296)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 296)  (270 296)  LC_4 Logic Functioning bit
 (37 8)  (271 296)  (271 296)  LC_4 Logic Functioning bit
 (38 8)  (272 296)  (272 296)  LC_4 Logic Functioning bit
 (39 8)  (273 296)  (273 296)  LC_4 Logic Functioning bit
 (45 8)  (279 296)  (279 296)  LC_4 Logic Functioning bit
 (52 8)  (286 296)  (286 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (255 297)  (255 297)  routing T_5_18.sp4_h_r_27 <X> T_5_18.lc_trk_g2_3
 (36 9)  (270 297)  (270 297)  LC_4 Logic Functioning bit
 (37 9)  (271 297)  (271 297)  LC_4 Logic Functioning bit
 (38 9)  (272 297)  (272 297)  LC_4 Logic Functioning bit
 (39 9)  (273 297)  (273 297)  LC_4 Logic Functioning bit
 (14 10)  (248 298)  (248 298)  routing T_5_18.sp4_h_r_44 <X> T_5_18.lc_trk_g2_4
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 298)  (270 298)  LC_5 Logic Functioning bit
 (37 10)  (271 298)  (271 298)  LC_5 Logic Functioning bit
 (38 10)  (272 298)  (272 298)  LC_5 Logic Functioning bit
 (39 10)  (273 298)  (273 298)  LC_5 Logic Functioning bit
 (45 10)  (279 298)  (279 298)  LC_5 Logic Functioning bit
 (3 11)  (237 299)  (237 299)  routing T_5_18.sp12_v_b_1 <X> T_5_18.sp12_h_l_22
 (13 11)  (247 299)  (247 299)  routing T_5_18.sp4_v_b_3 <X> T_5_18.sp4_h_l_45
 (14 11)  (248 299)  (248 299)  routing T_5_18.sp4_h_r_44 <X> T_5_18.lc_trk_g2_4
 (15 11)  (249 299)  (249 299)  routing T_5_18.sp4_h_r_44 <X> T_5_18.lc_trk_g2_4
 (16 11)  (250 299)  (250 299)  routing T_5_18.sp4_h_r_44 <X> T_5_18.lc_trk_g2_4
 (17 11)  (251 299)  (251 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 299)  (259 299)  routing T_5_18.sp4_r_v_b_38 <X> T_5_18.lc_trk_g2_6
 (31 11)  (265 299)  (265 299)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 299)  (270 299)  LC_5 Logic Functioning bit
 (37 11)  (271 299)  (271 299)  LC_5 Logic Functioning bit
 (38 11)  (272 299)  (272 299)  LC_5 Logic Functioning bit
 (39 11)  (273 299)  (273 299)  LC_5 Logic Functioning bit
 (9 12)  (243 300)  (243 300)  routing T_5_18.sp4_h_l_42 <X> T_5_18.sp4_h_r_10
 (10 12)  (244 300)  (244 300)  routing T_5_18.sp4_h_l_42 <X> T_5_18.sp4_h_r_10
 (12 12)  (246 300)  (246 300)  routing T_5_18.sp4_v_b_5 <X> T_5_18.sp4_h_r_11
 (25 12)  (259 300)  (259 300)  routing T_5_18.bnl_op_2 <X> T_5_18.lc_trk_g3_2
 (26 12)  (260 300)  (260 300)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (36 12)  (270 300)  (270 300)  LC_6 Logic Functioning bit
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (41 12)  (275 300)  (275 300)  LC_6 Logic Functioning bit
 (43 12)  (277 300)  (277 300)  LC_6 Logic Functioning bit
 (45 12)  (279 300)  (279 300)  LC_6 Logic Functioning bit
 (9 13)  (243 301)  (243 301)  routing T_5_18.sp4_v_t_39 <X> T_5_18.sp4_v_b_10
 (10 13)  (244 301)  (244 301)  routing T_5_18.sp4_v_t_39 <X> T_5_18.sp4_v_b_10
 (11 13)  (245 301)  (245 301)  routing T_5_18.sp4_v_b_5 <X> T_5_18.sp4_h_r_11
 (13 13)  (247 301)  (247 301)  routing T_5_18.sp4_v_b_5 <X> T_5_18.sp4_h_r_11
 (22 13)  (256 301)  (256 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (259 301)  (259 301)  routing T_5_18.bnl_op_2 <X> T_5_18.lc_trk_g3_2
 (26 13)  (260 301)  (260 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 301)  (262 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (271 301)  (271 301)  LC_6 Logic Functioning bit
 (39 13)  (273 301)  (273 301)  LC_6 Logic Functioning bit
 (40 13)  (274 301)  (274 301)  LC_6 Logic Functioning bit
 (42 13)  (276 301)  (276 301)  LC_6 Logic Functioning bit
 (48 13)  (282 301)  (282 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (255 302)  (255 302)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g3_7
 (22 14)  (256 302)  (256 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (257 302)  (257 302)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g3_7
 (28 14)  (262 302)  (262 302)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 302)  (264 302)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 302)  (265 302)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (269 302)  (269 302)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.input_2_7
 (40 14)  (274 302)  (274 302)  LC_7 Logic Functioning bit
 (41 14)  (275 302)  (275 302)  LC_7 Logic Functioning bit
 (42 14)  (276 302)  (276 302)  LC_7 Logic Functioning bit
 (43 14)  (277 302)  (277 302)  LC_7 Logic Functioning bit
 (21 15)  (255 303)  (255 303)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g3_7
 (22 15)  (256 303)  (256 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 303)  (257 303)  routing T_5_18.sp4_v_b_46 <X> T_5_18.lc_trk_g3_6
 (24 15)  (258 303)  (258 303)  routing T_5_18.sp4_v_b_46 <X> T_5_18.lc_trk_g3_6
 (26 15)  (260 303)  (260 303)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 303)  (261 303)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 303)  (262 303)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (266 303)  (266 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (267 303)  (267 303)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.input_2_7
 (40 15)  (274 303)  (274 303)  LC_7 Logic Functioning bit
 (41 15)  (275 303)  (275 303)  LC_7 Logic Functioning bit
 (42 15)  (276 303)  (276 303)  LC_7 Logic Functioning bit


LogicTile_6_18

 (14 0)  (302 288)  (302 288)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g0_0
 (14 1)  (302 289)  (302 289)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g0_0
 (15 1)  (303 289)  (303 289)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g0_0
 (16 1)  (304 289)  (304 289)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g0_0
 (17 1)  (305 289)  (305 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (1 2)  (289 290)  (289 290)  routing T_6_18.glb_netwk_5 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (303 290)  (303 290)  routing T_6_18.lft_op_5 <X> T_6_18.lc_trk_g0_5
 (17 2)  (305 290)  (305 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 290)  (306 290)  routing T_6_18.lft_op_5 <X> T_6_18.lc_trk_g0_5
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 290)  (321 290)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (0 3)  (288 291)  (288 291)  routing T_6_18.glb_netwk_5 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (31 3)  (319 291)  (319 291)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (47 3)  (335 291)  (335 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (339 291)  (339 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (300 292)  (300 292)  routing T_6_18.sp4_v_b_11 <X> T_6_18.sp4_h_r_5
 (15 4)  (303 292)  (303 292)  routing T_6_18.sp4_v_b_17 <X> T_6_18.lc_trk_g1_1
 (16 4)  (304 292)  (304 292)  routing T_6_18.sp4_v_b_17 <X> T_6_18.lc_trk_g1_1
 (17 4)  (305 292)  (305 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (315 292)  (315 292)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 292)  (316 292)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 292)  (317 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 292)  (318 292)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 292)  (319 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 292)  (321 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 292)  (322 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (43 4)  (331 292)  (331 292)  LC_2 Logic Functioning bit
 (47 4)  (335 292)  (335 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (338 292)  (338 292)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (299 293)  (299 293)  routing T_6_18.sp4_v_b_11 <X> T_6_18.sp4_h_r_5
 (13 5)  (301 293)  (301 293)  routing T_6_18.sp4_v_b_11 <X> T_6_18.sp4_h_r_5
 (22 5)  (310 293)  (310 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (315 293)  (315 293)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 293)  (317 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 293)  (318 293)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (37 5)  (325 293)  (325 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (11 6)  (299 294)  (299 294)  routing T_6_18.sp4_v_b_9 <X> T_6_18.sp4_v_t_40
 (13 6)  (301 294)  (301 294)  routing T_6_18.sp4_v_b_9 <X> T_6_18.sp4_v_t_40
 (19 6)  (307 294)  (307 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (25 6)  (313 294)  (313 294)  routing T_6_18.sp12_h_l_5 <X> T_6_18.lc_trk_g1_6
 (26 6)  (314 294)  (314 294)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 294)  (321 294)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (38 6)  (326 294)  (326 294)  LC_3 Logic Functioning bit
 (22 7)  (310 295)  (310 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (312 295)  (312 295)  routing T_6_18.sp12_h_l_5 <X> T_6_18.lc_trk_g1_6
 (25 7)  (313 295)  (313 295)  routing T_6_18.sp12_h_l_5 <X> T_6_18.lc_trk_g1_6
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 295)  (319 295)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (5 8)  (293 296)  (293 296)  routing T_6_18.sp4_h_l_38 <X> T_6_18.sp4_h_r_6
 (13 8)  (301 296)  (301 296)  routing T_6_18.sp4_v_t_45 <X> T_6_18.sp4_v_b_8
 (25 8)  (313 296)  (313 296)  routing T_6_18.sp4_h_r_42 <X> T_6_18.lc_trk_g2_2
 (27 8)  (315 296)  (315 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 296)  (316 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 296)  (317 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 296)  (318 296)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 296)  (322 296)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (43 8)  (331 296)  (331 296)  LC_4 Logic Functioning bit
 (50 8)  (338 296)  (338 296)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (292 297)  (292 297)  routing T_6_18.sp4_h_l_38 <X> T_6_18.sp4_h_r_6
 (22 9)  (310 297)  (310 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (311 297)  (311 297)  routing T_6_18.sp4_h_r_42 <X> T_6_18.lc_trk_g2_2
 (24 9)  (312 297)  (312 297)  routing T_6_18.sp4_h_r_42 <X> T_6_18.lc_trk_g2_2
 (25 9)  (313 297)  (313 297)  routing T_6_18.sp4_h_r_42 <X> T_6_18.lc_trk_g2_2
 (27 9)  (315 297)  (315 297)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 297)  (316 297)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 297)  (317 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 297)  (318 297)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 297)  (319 297)  routing T_6_18.lc_trk_g1_2 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 298)  (322 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 298)  (323 298)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.input_2_5
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (321 299)  (321 299)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.input_2_5
 (34 11)  (322 299)  (322 299)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.input_2_5
 (35 11)  (323 299)  (323 299)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.input_2_5
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (4 12)  (292 300)  (292 300)  routing T_6_18.sp4_h_l_38 <X> T_6_18.sp4_v_b_9
 (6 12)  (294 300)  (294 300)  routing T_6_18.sp4_h_l_38 <X> T_6_18.sp4_v_b_9
 (14 12)  (302 300)  (302 300)  routing T_6_18.sp4_h_l_21 <X> T_6_18.lc_trk_g3_0
 (15 12)  (303 300)  (303 300)  routing T_6_18.sp4_h_r_41 <X> T_6_18.lc_trk_g3_1
 (16 12)  (304 300)  (304 300)  routing T_6_18.sp4_h_r_41 <X> T_6_18.lc_trk_g3_1
 (17 12)  (305 300)  (305 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 300)  (306 300)  routing T_6_18.sp4_h_r_41 <X> T_6_18.lc_trk_g3_1
 (22 12)  (310 300)  (310 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 300)  (311 300)  routing T_6_18.sp4_v_t_30 <X> T_6_18.lc_trk_g3_3
 (24 12)  (312 300)  (312 300)  routing T_6_18.sp4_v_t_30 <X> T_6_18.lc_trk_g3_3
 (26 12)  (314 300)  (314 300)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 300)  (315 300)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 300)  (318 300)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 300)  (321 300)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 300)  (322 300)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (42 12)  (330 300)  (330 300)  LC_6 Logic Functioning bit
 (45 12)  (333 300)  (333 300)  LC_6 Logic Functioning bit
 (48 12)  (336 300)  (336 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (293 301)  (293 301)  routing T_6_18.sp4_h_l_38 <X> T_6_18.sp4_v_b_9
 (13 13)  (301 301)  (301 301)  routing T_6_18.sp4_v_t_43 <X> T_6_18.sp4_h_r_11
 (15 13)  (303 301)  (303 301)  routing T_6_18.sp4_h_l_21 <X> T_6_18.lc_trk_g3_0
 (16 13)  (304 301)  (304 301)  routing T_6_18.sp4_h_l_21 <X> T_6_18.lc_trk_g3_0
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (306 301)  (306 301)  routing T_6_18.sp4_h_r_41 <X> T_6_18.lc_trk_g3_1
 (27 13)  (315 301)  (315 301)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 301)  (316 301)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 301)  (318 301)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 301)  (320 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (321 301)  (321 301)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.input_2_6
 (34 13)  (322 301)  (322 301)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.input_2_6
 (35 13)  (323 301)  (323 301)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.input_2_6
 (40 13)  (328 301)  (328 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit
 (45 13)  (333 301)  (333 301)  LC_6 Logic Functioning bit
 (48 13)  (336 301)  (336 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (339 301)  (339 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (288 302)  (288 302)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 302)  (289 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 302)  (302 302)  routing T_6_18.sp4_h_r_36 <X> T_6_18.lc_trk_g3_4
 (15 14)  (303 302)  (303 302)  routing T_6_18.sp4_h_l_24 <X> T_6_18.lc_trk_g3_5
 (16 14)  (304 302)  (304 302)  routing T_6_18.sp4_h_l_24 <X> T_6_18.lc_trk_g3_5
 (17 14)  (305 302)  (305 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 302)  (306 302)  routing T_6_18.sp4_h_l_24 <X> T_6_18.lc_trk_g3_5
 (25 14)  (313 302)  (313 302)  routing T_6_18.wire_logic_cluster/lc_6/out <X> T_6_18.lc_trk_g3_6
 (29 14)  (317 302)  (317 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 302)  (321 302)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (325 302)  (325 302)  LC_7 Logic Functioning bit
 (39 14)  (327 302)  (327 302)  LC_7 Logic Functioning bit
 (46 14)  (334 302)  (334 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (339 302)  (339 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (288 303)  (288 303)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (3 15)  (291 303)  (291 303)  routing T_6_18.sp12_h_l_22 <X> T_6_18.sp12_v_t_22
 (15 15)  (303 303)  (303 303)  routing T_6_18.sp4_h_r_36 <X> T_6_18.lc_trk_g3_4
 (16 15)  (304 303)  (304 303)  routing T_6_18.sp4_h_r_36 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (319 303)  (319 303)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 303)  (325 303)  LC_7 Logic Functioning bit
 (39 15)  (327 303)  (327 303)  LC_7 Logic Functioning bit
 (48 15)  (336 303)  (336 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_18

 (4 0)  (346 288)  (346 288)  routing T_7_18.sp4_h_l_37 <X> T_7_18.sp4_v_b_0
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 288)  (360 288)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g0_1
 (26 0)  (368 288)  (368 288)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (31 0)  (373 288)  (373 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 288)  (375 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 288)  (376 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (383 288)  (383 288)  LC_0 Logic Functioning bit
 (43 0)  (385 288)  (385 288)  LC_0 Logic Functioning bit
 (45 0)  (387 288)  (387 288)  LC_0 Logic Functioning bit
 (4 1)  (346 289)  (346 289)  routing T_7_18.sp4_h_l_41 <X> T_7_18.sp4_h_r_0
 (5 1)  (347 289)  (347 289)  routing T_7_18.sp4_h_l_37 <X> T_7_18.sp4_v_b_0
 (6 1)  (348 289)  (348 289)  routing T_7_18.sp4_h_l_41 <X> T_7_18.sp4_h_r_0
 (8 1)  (350 289)  (350 289)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_v_b_1
 (9 1)  (351 289)  (351 289)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_v_b_1
 (10 1)  (352 289)  (352 289)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_v_b_1
 (26 1)  (368 289)  (368 289)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 289)  (370 289)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 289)  (371 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (40 1)  (382 289)  (382 289)  LC_0 Logic Functioning bit
 (42 1)  (384 289)  (384 289)  LC_0 Logic Functioning bit
 (45 1)  (387 289)  (387 289)  LC_0 Logic Functioning bit
 (53 1)  (395 289)  (395 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_5 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (351 290)  (351 290)  routing T_7_18.sp4_h_r_10 <X> T_7_18.sp4_h_l_36
 (10 2)  (352 290)  (352 290)  routing T_7_18.sp4_h_r_10 <X> T_7_18.sp4_h_l_36
 (13 2)  (355 290)  (355 290)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_v_t_39
 (14 2)  (356 290)  (356 290)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g0_4
 (15 2)  (357 290)  (357 290)  routing T_7_18.lft_op_5 <X> T_7_18.lc_trk_g0_5
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (360 290)  (360 290)  routing T_7_18.lft_op_5 <X> T_7_18.lc_trk_g0_5
 (25 2)  (367 290)  (367 290)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (27 2)  (369 290)  (369 290)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 290)  (375 290)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (382 290)  (382 290)  LC_1 Logic Functioning bit
 (42 2)  (384 290)  (384 290)  LC_1 Logic Functioning bit
 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_5 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (5 3)  (347 291)  (347 291)  routing T_7_18.sp4_h_l_37 <X> T_7_18.sp4_v_t_37
 (9 3)  (351 291)  (351 291)  routing T_7_18.sp4_v_b_5 <X> T_7_18.sp4_v_t_36
 (10 3)  (352 291)  (352 291)  routing T_7_18.sp4_v_b_5 <X> T_7_18.sp4_v_t_36
 (12 3)  (354 291)  (354 291)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_v_t_39
 (14 3)  (356 291)  (356 291)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g0_4
 (16 3)  (358 291)  (358 291)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (364 291)  (364 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 291)  (365 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (24 3)  (366 291)  (366 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (25 3)  (367 291)  (367 291)  routing T_7_18.sp4_h_l_11 <X> T_7_18.lc_trk_g0_6
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 291)  (372 291)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 291)  (373 291)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (5 4)  (347 292)  (347 292)  routing T_7_18.sp4_h_l_37 <X> T_7_18.sp4_h_r_3
 (6 4)  (348 292)  (348 292)  routing T_7_18.sp4_h_r_10 <X> T_7_18.sp4_v_b_3
 (8 4)  (350 292)  (350 292)  routing T_7_18.sp4_v_b_10 <X> T_7_18.sp4_h_r_4
 (9 4)  (351 292)  (351 292)  routing T_7_18.sp4_v_b_10 <X> T_7_18.sp4_h_r_4
 (10 4)  (352 292)  (352 292)  routing T_7_18.sp4_v_b_10 <X> T_7_18.sp4_h_r_4
 (14 4)  (356 292)  (356 292)  routing T_7_18.wire_logic_cluster/lc_0/out <X> T_7_18.lc_trk_g1_0
 (21 4)  (363 292)  (363 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 292)  (365 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 292)  (372 292)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 292)  (375 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 292)  (378 292)  LC_2 Logic Functioning bit
 (38 4)  (380 292)  (380 292)  LC_2 Logic Functioning bit
 (4 5)  (346 293)  (346 293)  routing T_7_18.sp4_h_l_37 <X> T_7_18.sp4_h_r_3
 (17 5)  (359 293)  (359 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (363 293)  (363 293)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (30 5)  (372 293)  (372 293)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 293)  (373 293)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (38 5)  (380 293)  (380 293)  LC_2 Logic Functioning bit
 (47 5)  (389 293)  (389 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (347 294)  (347 294)  routing T_7_18.sp4_v_t_38 <X> T_7_18.sp4_h_l_38
 (9 6)  (351 294)  (351 294)  routing T_7_18.sp4_v_b_4 <X> T_7_18.sp4_h_l_41
 (14 6)  (356 294)  (356 294)  routing T_7_18.lft_op_4 <X> T_7_18.lc_trk_g1_4
 (21 6)  (363 294)  (363 294)  routing T_7_18.wire_logic_cluster/lc_7/out <X> T_7_18.lc_trk_g1_7
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 294)  (372 294)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 294)  (375 294)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (50 6)  (392 294)  (392 294)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (348 295)  (348 295)  routing T_7_18.sp4_v_t_38 <X> T_7_18.sp4_h_l_38
 (15 7)  (357 295)  (357 295)  routing T_7_18.lft_op_4 <X> T_7_18.lc_trk_g1_4
 (17 7)  (359 295)  (359 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 295)  (372 295)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (382 295)  (382 295)  LC_3 Logic Functioning bit
 (47 7)  (389 295)  (389 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (356 296)  (356 296)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g2_0
 (26 8)  (368 296)  (368 296)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 296)  (370 296)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 296)  (372 296)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 296)  (376 296)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 296)  (377 296)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.input_2_4
 (40 8)  (382 296)  (382 296)  LC_4 Logic Functioning bit
 (46 8)  (388 296)  (388 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (394 296)  (394 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (10 9)  (352 297)  (352 297)  routing T_7_18.sp4_h_r_2 <X> T_7_18.sp4_v_b_7
 (15 9)  (357 297)  (357 297)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g2_0
 (16 9)  (358 297)  (358 297)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g2_0
 (17 9)  (359 297)  (359 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (368 297)  (368 297)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 297)  (370 297)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 297)  (374 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (376 297)  (376 297)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.input_2_4
 (35 9)  (377 297)  (377 297)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.input_2_4
 (48 9)  (390 297)  (390 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (356 298)  (356 298)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (17 10)  (359 298)  (359 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 298)  (360 298)  routing T_7_18.wire_logic_cluster/lc_5/out <X> T_7_18.lc_trk_g2_5
 (19 10)  (361 298)  (361 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (364 298)  (364 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (367 298)  (367 298)  routing T_7_18.wire_logic_cluster/lc_6/out <X> T_7_18.lc_trk_g2_6
 (26 10)  (368 298)  (368 298)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 298)  (369 298)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 298)  (372 298)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 298)  (375 298)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 298)  (377 298)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_5
 (42 10)  (384 298)  (384 298)  LC_5 Logic Functioning bit
 (45 10)  (387 298)  (387 298)  LC_5 Logic Functioning bit
 (14 11)  (356 299)  (356 299)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (16 11)  (358 299)  (358 299)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (369 299)  (369 299)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 299)  (370 299)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 299)  (372 299)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 299)  (374 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 299)  (375 299)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_5
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (38 11)  (380 299)  (380 299)  LC_5 Logic Functioning bit
 (41 11)  (383 299)  (383 299)  LC_5 Logic Functioning bit
 (43 11)  (385 299)  (385 299)  LC_5 Logic Functioning bit
 (45 11)  (387 299)  (387 299)  LC_5 Logic Functioning bit
 (51 11)  (393 299)  (393 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (346 300)  (346 300)  routing T_7_18.sp4_v_t_44 <X> T_7_18.sp4_v_b_9
 (13 12)  (355 300)  (355 300)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_v_b_11
 (15 12)  (357 300)  (357 300)  routing T_7_18.sp4_h_r_41 <X> T_7_18.lc_trk_g3_1
 (16 12)  (358 300)  (358 300)  routing T_7_18.sp4_h_r_41 <X> T_7_18.lc_trk_g3_1
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.sp4_h_r_41 <X> T_7_18.lc_trk_g3_1
 (21 12)  (363 300)  (363 300)  routing T_7_18.sp4_h_r_35 <X> T_7_18.lc_trk_g3_3
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 300)  (365 300)  routing T_7_18.sp4_h_r_35 <X> T_7_18.lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.sp4_h_r_35 <X> T_7_18.lc_trk_g3_3
 (25 12)  (367 300)  (367 300)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 300)  (369 300)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 300)  (370 300)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 300)  (372 300)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 300)  (376 300)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 300)  (377 300)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.input_2_6
 (45 12)  (387 300)  (387 300)  LC_6 Logic Functioning bit
 (4 13)  (346 301)  (346 301)  routing T_7_18.sp4_v_t_41 <X> T_7_18.sp4_h_r_9
 (12 13)  (354 301)  (354 301)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_v_b_11
 (14 13)  (356 301)  (356 301)  routing T_7_18.sp4_r_v_b_40 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (360 301)  (360 301)  routing T_7_18.sp4_h_r_41 <X> T_7_18.lc_trk_g3_1
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (24 13)  (366 301)  (366 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (26 13)  (368 301)  (368 301)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 301)  (369 301)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 301)  (370 301)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 301)  (374 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (45 13)  (387 301)  (387 301)  LC_6 Logic Functioning bit
 (0 14)  (342 302)  (342 302)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (354 302)  (354 302)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_h_l_46
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 302)  (365 302)  routing T_7_18.sp4_v_b_47 <X> T_7_18.lc_trk_g3_7
 (24 14)  (366 302)  (366 302)  routing T_7_18.sp4_v_b_47 <X> T_7_18.lc_trk_g3_7
 (26 14)  (368 302)  (368 302)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 302)  (370 302)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 302)  (375 302)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 302)  (376 302)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 302)  (377 302)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.input_2_7
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (37 14)  (379 302)  (379 302)  LC_7 Logic Functioning bit
 (38 14)  (380 302)  (380 302)  LC_7 Logic Functioning bit
 (39 14)  (381 302)  (381 302)  LC_7 Logic Functioning bit
 (41 14)  (383 302)  (383 302)  LC_7 Logic Functioning bit
 (42 14)  (384 302)  (384 302)  LC_7 Logic Functioning bit
 (43 14)  (385 302)  (385 302)  LC_7 Logic Functioning bit
 (45 14)  (387 302)  (387 302)  LC_7 Logic Functioning bit
 (0 15)  (342 303)  (342 303)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (13 15)  (355 303)  (355 303)  routing T_7_18.sp4_h_r_8 <X> T_7_18.sp4_h_l_46
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 303)  (373 303)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 303)  (374 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (376 303)  (376 303)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.input_2_7
 (36 15)  (378 303)  (378 303)  LC_7 Logic Functioning bit
 (37 15)  (379 303)  (379 303)  LC_7 Logic Functioning bit
 (38 15)  (380 303)  (380 303)  LC_7 Logic Functioning bit
 (39 15)  (381 303)  (381 303)  LC_7 Logic Functioning bit
 (40 15)  (382 303)  (382 303)  LC_7 Logic Functioning bit
 (41 15)  (383 303)  (383 303)  LC_7 Logic Functioning bit
 (42 15)  (384 303)  (384 303)  LC_7 Logic Functioning bit
 (43 15)  (385 303)  (385 303)  LC_7 Logic Functioning bit
 (45 15)  (387 303)  (387 303)  LC_7 Logic Functioning bit


RAM_Tile_8_18

 (12 0)  (408 288)  (408 288)  routing T_8_18.sp4_v_t_39 <X> T_8_18.sp4_h_r_2
 (28 0)  (424 288)  (424 288)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.wire_bram/ram/WDATA_7
 (29 0)  (425 288)  (425 288)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_3 wire_bram/ram/WDATA_7
 (40 0)  (436 288)  (436 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_17
 (30 1)  (426 289)  (426 289)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.wire_bram/ram/WDATA_7
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_5 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (14 2)  (410 290)  (410 290)  routing T_8_18.sp4_v_t_1 <X> T_8_18.lc_trk_g0_4
 (16 2)  (412 290)  (412 290)  routing T_8_18.sp12_h_r_13 <X> T_8_18.lc_trk_g0_5
 (17 2)  (413 290)  (413 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (423 290)  (423 290)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_bram/ram/WDATA_6
 (29 2)  (425 290)  (425 290)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_7 wire_bram/ram/WDATA_6
 (30 2)  (426 290)  (426 290)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_bram/ram/WDATA_6
 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_5 <X> T_8_18.wire_bram/ram/WCLK
 (14 3)  (410 291)  (410 291)  routing T_8_18.sp4_v_t_1 <X> T_8_18.lc_trk_g0_4
 (16 3)  (412 291)  (412 291)  routing T_8_18.sp4_v_t_1 <X> T_8_18.lc_trk_g0_4
 (17 3)  (413 291)  (413 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (30 3)  (426 291)  (426 291)  routing T_8_18.lc_trk_g1_7 <X> T_8_18.wire_bram/ram/WDATA_6
 (37 3)  (433 291)  (433 291)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (0 4)  (396 292)  (396 292)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (22 4)  (418 292)  (418 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 292)  (419 292)  routing T_8_18.sp4_h_r_3 <X> T_8_18.lc_trk_g1_3
 (24 4)  (420 292)  (420 292)  routing T_8_18.sp4_h_r_3 <X> T_8_18.lc_trk_g1_3
 (29 4)  (425 292)  (425 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (426 292)  (426 292)  routing T_8_18.lc_trk_g0_5 <X> T_8_18.wire_bram/ram/WDATA_5
 (40 4)  (436 292)  (436 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (0 5)  (396 293)  (396 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (4 5)  (400 293)  (400 293)  routing T_8_18.sp4_v_t_47 <X> T_8_18.sp4_h_r_3
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (21 5)  (417 293)  (417 293)  routing T_8_18.sp4_h_r_3 <X> T_8_18.lc_trk_g1_3
 (22 6)  (418 294)  (418 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (424 294)  (424 294)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_bram/ram/WDATA_4
 (29 6)  (425 294)  (425 294)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_4
 (30 6)  (426 294)  (426 294)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_bram/ram/WDATA_4
 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (12 8)  (408 296)  (408 296)  routing T_8_18.sp4_v_b_8 <X> T_8_18.sp4_h_r_8
 (22 8)  (418 296)  (418 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 296)  (419 296)  routing T_8_18.sp4_v_t_30 <X> T_8_18.lc_trk_g2_3
 (24 8)  (420 296)  (420 296)  routing T_8_18.sp4_v_t_30 <X> T_8_18.lc_trk_g2_3
 (25 8)  (421 296)  (421 296)  routing T_8_18.sp4_h_r_42 <X> T_8_18.lc_trk_g2_2
 (28 8)  (424 296)  (424 296)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.wire_bram/ram/WDATA_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (426 296)  (426 296)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.wire_bram/ram/WDATA_3
 (40 8)  (436 296)  (436 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (11 9)  (407 297)  (407 297)  routing T_8_18.sp4_v_b_8 <X> T_8_18.sp4_h_r_8
 (22 9)  (418 297)  (418 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 297)  (419 297)  routing T_8_18.sp4_h_r_42 <X> T_8_18.lc_trk_g2_2
 (24 9)  (420 297)  (420 297)  routing T_8_18.sp4_h_r_42 <X> T_8_18.lc_trk_g2_2
 (25 9)  (421 297)  (421 297)  routing T_8_18.sp4_h_r_42 <X> T_8_18.lc_trk_g2_2
 (16 10)  (412 298)  (412 298)  routing T_8_18.sp4_v_b_37 <X> T_8_18.lc_trk_g2_5
 (17 10)  (413 298)  (413 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (414 298)  (414 298)  routing T_8_18.sp4_v_b_37 <X> T_8_18.lc_trk_g2_5
 (27 10)  (423 298)  (423 298)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_bram/ram/WDATA_2
 (29 10)  (425 298)  (425 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_3 wire_bram/ram/WDATA_2
 (41 10)  (437 298)  (437 298)  Enable bit of Mux _out_links/OutMuxb_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_43
 (8 11)  (404 299)  (404 299)  routing T_8_18.sp4_h_r_7 <X> T_8_18.sp4_v_t_42
 (9 11)  (405 299)  (405 299)  routing T_8_18.sp4_h_r_7 <X> T_8_18.sp4_v_t_42
 (17 11)  (413 299)  (413 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (414 299)  (414 299)  routing T_8_18.sp4_v_b_37 <X> T_8_18.lc_trk_g2_5
 (30 11)  (426 299)  (426 299)  routing T_8_18.lc_trk_g1_3 <X> T_8_18.wire_bram/ram/WDATA_2
 (21 12)  (417 300)  (417 300)  routing T_8_18.sp4_v_t_14 <X> T_8_18.lc_trk_g3_3
 (22 12)  (418 300)  (418 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (419 300)  (419 300)  routing T_8_18.sp4_v_t_14 <X> T_8_18.lc_trk_g3_3
 (27 12)  (423 300)  (423 300)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.wire_bram/ram/WDATA_1
 (28 12)  (424 300)  (424 300)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.wire_bram/ram/WDATA_1
 (29 12)  (425 300)  (425 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (41 12)  (437 300)  (437 300)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (14 13)  (410 301)  (410 301)  routing T_8_18.sp4_r_v_b_40 <X> T_8_18.lc_trk_g3_0
 (17 13)  (413 301)  (413 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (2 14)  (398 302)  (398 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (3 14)  (399 302)  (399 302)  routing T_8_18.sp12_h_r_1 <X> T_8_18.sp12_v_t_22
 (4 14)  (400 302)  (400 302)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_v_t_44
 (28 14)  (424 302)  (424 302)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WDATA_0
 (29 14)  (425 302)  (425 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_0
 (38 14)  (434 302)  (434 302)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_0 sp4_v_b_30
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_bram/ram/WE
 (3 15)  (399 303)  (399 303)  routing T_8_18.sp12_h_r_1 <X> T_8_18.sp12_v_t_22
 (5 15)  (401 303)  (401 303)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_v_t_44
 (30 15)  (426 303)  (426 303)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WDATA_0


LogicTile_9_18

 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 288)  (473 288)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_0
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (41 0)  (479 288)  (479 288)  LC_0 Logic Functioning bit
 (42 0)  (480 288)  (480 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 289)  (469 289)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (42 1)  (480 289)  (480 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (47 1)  (485 289)  (485 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (4 2)  (442 290)  (442 290)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_37
 (5 3)  (443 291)  (443 291)  routing T_9_18.sp4_h_r_0 <X> T_9_18.sp4_v_t_37
 (14 3)  (452 291)  (452 291)  routing T_9_18.sp4_r_v_b_28 <X> T_9_18.lc_trk_g0_4
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (19 3)  (457 291)  (457 291)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (9 5)  (447 293)  (447 293)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_v_b_4
 (10 5)  (448 293)  (448 293)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_v_b_4
 (30 5)  (468 293)  (468 293)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 293)  (474 293)  LC_2 Logic Functioning bit
 (38 5)  (476 293)  (476 293)  LC_2 Logic Functioning bit
 (51 5)  (489 293)  (489 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (464 294)  (464 294)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 295)  (465 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 295)  (466 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (53 7)  (491 295)  (491 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (460 296)  (460 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 296)  (461 296)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g2_3
 (24 8)  (462 296)  (462 296)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g2_3
 (9 9)  (447 297)  (447 297)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_v_b_7
 (14 9)  (452 297)  (452 297)  routing T_9_18.sp4_h_r_24 <X> T_9_18.lc_trk_g2_0
 (15 9)  (453 297)  (453 297)  routing T_9_18.sp4_h_r_24 <X> T_9_18.lc_trk_g2_0
 (16 9)  (454 297)  (454 297)  routing T_9_18.sp4_h_r_24 <X> T_9_18.lc_trk_g2_0
 (17 9)  (455 297)  (455 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (459 297)  (459 297)  routing T_9_18.sp4_h_r_27 <X> T_9_18.lc_trk_g2_3
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_v_b_42 <X> T_9_18.lc_trk_g2_2
 (24 9)  (462 297)  (462 297)  routing T_9_18.sp4_v_b_42 <X> T_9_18.lc_trk_g2_2
 (8 10)  (446 298)  (446 298)  routing T_9_18.sp4_v_t_36 <X> T_9_18.sp4_h_l_42
 (9 10)  (447 298)  (447 298)  routing T_9_18.sp4_v_t_36 <X> T_9_18.sp4_h_l_42
 (10 10)  (448 298)  (448 298)  routing T_9_18.sp4_v_t_36 <X> T_9_18.sp4_h_l_42
 (21 10)  (459 298)  (459 298)  routing T_9_18.bnl_op_7 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (37 10)  (475 298)  (475 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (39 10)  (477 298)  (477 298)  LC_5 Logic Functioning bit
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (42 10)  (480 298)  (480 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (46 10)  (484 298)  (484 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (485 298)  (485 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (490 298)  (490 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_l_17 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (459 299)  (459 299)  routing T_9_18.bnl_op_7 <X> T_9_18.lc_trk_g2_7
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 299)  (470 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (471 299)  (471 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.input_2_5
 (34 11)  (472 299)  (472 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.input_2_5
 (35 11)  (473 299)  (473 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.input_2_5
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (38 11)  (476 299)  (476 299)  LC_5 Logic Functioning bit
 (39 11)  (477 299)  (477 299)  LC_5 Logic Functioning bit
 (42 11)  (480 299)  (480 299)  LC_5 Logic Functioning bit
 (43 11)  (481 299)  (481 299)  LC_5 Logic Functioning bit
 (46 11)  (484 299)  (484 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (491 299)  (491 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (452 300)  (452 300)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (25 12)  (463 300)  (463 300)  routing T_9_18.sp4_v_b_26 <X> T_9_18.lc_trk_g3_2
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (14 13)  (452 301)  (452 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (15 13)  (453 301)  (453 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (16 13)  (454 301)  (454 301)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (461 301)  (461 301)  routing T_9_18.sp4_v_b_26 <X> T_9_18.lc_trk_g3_2
 (26 13)  (464 301)  (464 301)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 301)  (465 301)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 301)  (466 301)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 301)  (475 301)  LC_6 Logic Functioning bit
 (39 13)  (477 301)  (477 301)  LC_6 Logic Functioning bit
 (46 13)  (484 301)  (484 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (459 302)  (459 302)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g3_7
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 302)  (461 302)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g3_7
 (8 15)  (446 303)  (446 303)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_v_t_47
 (9 15)  (447 303)  (447 303)  routing T_9_18.sp4_h_r_10 <X> T_9_18.sp4_v_t_47
 (14 15)  (452 303)  (452 303)  routing T_9_18.sp4_r_v_b_44 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (459 303)  (459 303)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g3_7
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (461 303)  (461 303)  routing T_9_18.sp12_v_b_14 <X> T_9_18.lc_trk_g3_6


LogicTile_10_18

 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 288)  (510 288)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g0_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (46 0)  (538 288)  (538 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (45 1)  (537 289)  (537 289)  LC_0 Logic Functioning bit
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_5 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (42 2)  (534 290)  (534 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (52 2)  (544 290)  (544 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (545 290)  (545 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 291)  (492 291)  routing T_10_18.glb_netwk_5 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (45 3)  (537 291)  (537 291)  LC_1 Logic Functioning bit
 (48 3)  (540 291)  (540 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (543 291)  (543 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (545 291)  (545 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (515 292)  (515 292)  routing T_10_18.sp4_v_b_19 <X> T_10_18.lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.sp4_v_b_19 <X> T_10_18.lc_trk_g1_3
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 295)  (515 295)  routing T_10_18.sp4_h_r_6 <X> T_10_18.lc_trk_g1_6
 (24 7)  (516 295)  (516 295)  routing T_10_18.sp4_h_r_6 <X> T_10_18.lc_trk_g1_6
 (25 7)  (517 295)  (517 295)  routing T_10_18.sp4_h_r_6 <X> T_10_18.lc_trk_g1_6
 (2 8)  (494 296)  (494 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 9)  (511 297)  (511 297)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (14 10)  (506 298)  (506 298)  routing T_10_18.rgt_op_4 <X> T_10_18.lc_trk_g2_4
 (5 11)  (497 299)  (497 299)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_v_t_43
 (15 11)  (507 299)  (507 299)  routing T_10_18.rgt_op_4 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (5 12)  (497 300)  (497 300)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_h_r_9
 (4 13)  (496 301)  (496 301)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_h_r_9
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (515 301)  (515 301)  routing T_10_18.sp4_h_l_15 <X> T_10_18.lc_trk_g3_2
 (24 13)  (516 301)  (516 301)  routing T_10_18.sp4_h_l_15 <X> T_10_18.lc_trk_g3_2
 (25 13)  (517 301)  (517 301)  routing T_10_18.sp4_h_l_15 <X> T_10_18.lc_trk_g3_2
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (503 302)  (503 302)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_v_t_46


LogicTile_11_18

 (5 0)  (551 288)  (551 288)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_0
 (8 0)  (554 288)  (554 288)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_r_1
 (9 0)  (555 288)  (555 288)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_r_1
 (15 0)  (561 288)  (561 288)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g0_1
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 288)  (564 288)  routing T_11_18.lft_op_1 <X> T_11_18.lc_trk_g0_1
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.bot_op_3 <X> T_11_18.lc_trk_g0_3
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (46 0)  (592 288)  (592 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (550 289)  (550 289)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_0
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 289)  (571 289)  routing T_11_18.sp4_r_v_b_33 <X> T_11_18.lc_trk_g0_2
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (41 1)  (587 289)  (587 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_5 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (40 2)  (586 290)  (586 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (42 2)  (588 290)  (588 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (0 3)  (546 291)  (546 291)  routing T_11_18.glb_netwk_5 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.bot_op_6 <X> T_11_18.lc_trk_g0_6
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.input_2_1
 (34 3)  (580 291)  (580 291)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.input_2_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (40 3)  (586 291)  (586 291)  LC_1 Logic Functioning bit
 (42 3)  (588 291)  (588 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (5 4)  (551 292)  (551 292)  routing T_11_18.sp4_v_b_9 <X> T_11_18.sp4_h_r_3
 (14 4)  (560 292)  (560 292)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g1_0
 (15 4)  (561 292)  (561 292)  routing T_11_18.bot_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 292)  (570 292)  routing T_11_18.bot_op_3 <X> T_11_18.lc_trk_g1_3
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (550 293)  (550 293)  routing T_11_18.sp4_v_b_9 <X> T_11_18.sp4_h_r_3
 (6 5)  (552 293)  (552 293)  routing T_11_18.sp4_v_b_9 <X> T_11_18.sp4_h_r_3
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (51 5)  (597 293)  (597 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (550 294)  (550 294)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_t_38
 (6 6)  (552 294)  (552 294)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_t_38
 (14 6)  (560 294)  (560 294)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g1_4
 (15 6)  (561 294)  (561 294)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (5 7)  (551 295)  (551 295)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_t_38
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (564 295)  (564 295)  routing T_11_18.top_op_5 <X> T_11_18.lc_trk_g1_5
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 295)  (570 295)  routing T_11_18.bot_op_6 <X> T_11_18.lc_trk_g1_6
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (38 7)  (584 295)  (584 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (40 7)  (586 295)  (586 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (3 8)  (549 296)  (549 296)  routing T_11_18.sp12_v_t_22 <X> T_11_18.sp12_v_b_1
 (4 8)  (550 296)  (550 296)  routing T_11_18.sp4_v_t_43 <X> T_11_18.sp4_v_b_6
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (40 8)  (586 296)  (586 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (46 8)  (592 296)  (592 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 296)  (596 296)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (41 9)  (587 297)  (587 297)  LC_4 Logic Functioning bit
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (48 9)  (594 297)  (594 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (560 298)  (560 298)  routing T_11_18.sp4_v_t_17 <X> T_11_18.lc_trk_g2_4
 (21 10)  (567 298)  (567 298)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g2_7
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 298)  (576 298)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (50 10)  (596 298)  (596 298)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (554 299)  (554 299)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_t_42
 (16 11)  (562 299)  (562 299)  routing T_11_18.sp4_v_t_17 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.tnr_op_6 <X> T_11_18.lc_trk_g2_6
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (47 11)  (593 299)  (593 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 12)  (554 300)  (554 300)  routing T_11_18.sp4_v_b_4 <X> T_11_18.sp4_h_r_10
 (9 12)  (555 300)  (555 300)  routing T_11_18.sp4_v_b_4 <X> T_11_18.sp4_h_r_10
 (10 12)  (556 300)  (556 300)  routing T_11_18.sp4_v_b_4 <X> T_11_18.sp4_h_r_10
 (26 12)  (572 300)  (572 300)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (8 13)  (554 301)  (554 301)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_b_10
 (9 13)  (555 301)  (555 301)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_b_10
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 301)  (570 301)  routing T_11_18.tnl_op_2 <X> T_11_18.lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.tnl_op_2 <X> T_11_18.lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (580 301)  (580 301)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.input_2_6
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (42 13)  (588 301)  (588 301)  LC_6 Logic Functioning bit
 (47 13)  (593 301)  (593 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (550 302)  (550 302)  routing T_11_18.sp4_v_b_9 <X> T_11_18.sp4_v_t_44
 (14 14)  (560 302)  (560 302)  routing T_11_18.rgt_op_4 <X> T_11_18.lc_trk_g3_4
 (15 14)  (561 302)  (561 302)  routing T_11_18.tnr_op_5 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 302)  (581 302)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_7
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (42 14)  (588 302)  (588 302)  LC_7 Logic Functioning bit
 (43 14)  (589 302)  (589 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (15 15)  (561 303)  (561 303)  routing T_11_18.rgt_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 303)  (573 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 303)  (578 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 303)  (579 303)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_7
 (35 15)  (581 303)  (581 303)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_7
 (42 15)  (588 303)  (588 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit
 (45 15)  (591 303)  (591 303)  LC_7 Logic Functioning bit
 (51 15)  (597 303)  (597 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (599 303)  (599 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_18

 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g0_1
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_0
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.sp4_r_v_b_33 <X> T_12_18.lc_trk_g0_2
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.input_2_0
 (51 1)  (651 289)  (651 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (615 290)  (615 290)  routing T_12_18.sp4_v_b_21 <X> T_12_18.lc_trk_g0_5
 (16 2)  (616 290)  (616 290)  routing T_12_18.sp4_v_b_21 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.top_op_7 <X> T_12_18.lc_trk_g0_7
 (25 2)  (625 290)  (625 290)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g0_6
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (48 2)  (648 290)  (648 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (10 3)  (610 291)  (610 291)  routing T_12_18.sp4_h_l_45 <X> T_12_18.sp4_v_t_36
 (21 3)  (621 291)  (621 291)  routing T_12_18.top_op_7 <X> T_12_18.lc_trk_g0_7
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g0_6
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (45 3)  (645 291)  (645 291)  LC_1 Logic Functioning bit
 (15 4)  (615 292)  (615 292)  routing T_12_18.bot_op_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (625 292)  (625 292)  routing T_12_18.sp4_v_b_10 <X> T_12_18.lc_trk_g1_2
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (48 4)  (648 292)  (648 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_v_b_10 <X> T_12_18.lc_trk_g1_2
 (25 5)  (625 293)  (625 293)  routing T_12_18.sp4_v_b_10 <X> T_12_18.lc_trk_g1_2
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (45 5)  (645 293)  (645 293)  LC_2 Logic Functioning bit
 (3 6)  (603 294)  (603 294)  routing T_12_18.sp12_h_r_0 <X> T_12_18.sp12_v_t_23
 (15 6)  (615 294)  (615 294)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (621 294)  (621 294)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 294)  (623 294)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g1_7
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (3 7)  (603 295)  (603 295)  routing T_12_18.sp12_h_r_0 <X> T_12_18.sp12_v_t_23
 (18 7)  (618 295)  (618 295)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g1_5
 (21 7)  (621 295)  (621 295)  routing T_12_18.sp4_h_l_10 <X> T_12_18.lc_trk_g1_7
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (14 8)  (614 296)  (614 296)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g2_0
 (15 8)  (615 296)  (615 296)  routing T_12_18.tnr_op_1 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (625 296)  (625 296)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g2_2
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (48 8)  (648 296)  (648 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (653 296)  (653 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (614 297)  (614 297)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g2_0
 (15 9)  (615 297)  (615 297)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g2_0
 (16 9)  (616 297)  (616 297)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (48 9)  (648 297)  (648 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (606 298)  (606 298)  routing T_12_18.sp4_h_l_36 <X> T_12_18.sp4_v_t_43
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g2_5
 (21 10)  (621 298)  (621 298)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 298)  (625 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 298)  (640 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (15 11)  (615 299)  (615 299)  routing T_12_18.tnr_op_4 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 299)  (626 299)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g3_1
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 300)  (635 300)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (51 12)  (651 300)  (651 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 301)  (633 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (45 13)  (645 301)  (645 301)  LC_6 Logic Functioning bit
 (48 13)  (648 301)  (648 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g3_7
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (46 14)  (646 302)  (646 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (8 15)  (608 303)  (608 303)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_v_t_47
 (9 15)  (609 303)  (609 303)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_v_t_47
 (21 15)  (621 303)  (621 303)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g3_7
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.tnr_op_6 <X> T_12_18.lc_trk_g3_6
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (45 15)  (645 303)  (645 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 288)  (689 288)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_0
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_0
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.bot_op_6 <X> T_13_18.lc_trk_g0_6
 (3 4)  (657 292)  (657 292)  routing T_13_18.sp12_v_t_23 <X> T_13_18.sp12_h_r_0
 (6 6)  (660 294)  (660 294)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_v_t_38
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 294)  (689 294)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 295)  (687 295)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_3
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (51 7)  (705 295)  (705 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (669 296)  (669 296)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g2_1
 (16 8)  (670 296)  (670 296)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (679 296)  (679 296)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g2_2
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (50 8)  (704 296)  (704 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (672 297)  (672 297)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g2_1
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g2_2
 (25 9)  (679 297)  (679 297)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g2_2
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 298)  (677 298)  routing T_13_18.sp4_v_b_47 <X> T_13_18.lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.sp4_v_b_47 <X> T_13_18.lc_trk_g2_7
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (40 10)  (694 298)  (694 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (50 10)  (704 298)  (704 298)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_r_v_b_37 <X> T_13_18.lc_trk_g2_5
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (11 12)  (665 300)  (665 300)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (6 13)  (660 301)  (660 301)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_9
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.tnl_op_2 <X> T_13_18.lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.tnl_op_2 <X> T_13_18.lc_trk_g3_2
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_v_t_17 <X> T_13_18.lc_trk_g3_4
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.tnl_op_7 <X> T_13_18.lc_trk_g3_7
 (5 15)  (659 303)  (659 303)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_t_44
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_t_17 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (675 303)  (675 303)  routing T_13_18.tnl_op_7 <X> T_13_18.lc_trk_g3_7


LogicTile_14_18

 (21 0)  (729 288)  (729 288)  routing T_14_18.sp4_v_b_3 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp4_v_b_3 <X> T_14_18.lc_trk_g0_3
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_5 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_5 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (0 4)  (708 292)  (708 292)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (4 4)  (712 292)  (712 292)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_b_3
 (6 4)  (714 292)  (714 292)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_b_3
 (0 5)  (708 293)  (708 293)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (4 5)  (712 293)  (712 293)  routing T_14_18.sp4_v_t_47 <X> T_14_18.sp4_h_r_3
 (5 5)  (713 293)  (713 293)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_b_3
 (3 10)  (711 298)  (711 298)  routing T_14_18.sp12_v_t_22 <X> T_14_18.sp12_h_l_22
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp12_v_b_21 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (19 10)  (727 298)  (727 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 299)  (726 299)  routing T_14_18.sp12_v_b_21 <X> T_14_18.lc_trk_g2_5
 (11 12)  (719 300)  (719 300)  routing T_14_18.sp4_h_l_40 <X> T_14_18.sp4_v_b_11
 (13 12)  (721 300)  (721 300)  routing T_14_18.sp4_h_l_40 <X> T_14_18.sp4_v_b_11
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (47 12)  (755 300)  (755 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (720 301)  (720 301)  routing T_14_18.sp4_h_l_40 <X> T_14_18.sp4_v_b_11
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (45 13)  (753 301)  (753 301)  LC_6 Logic Functioning bit
 (47 13)  (755 301)  (755 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 302)  (723 302)  routing T_14_18.sp12_v_t_2 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.sp12_v_t_2 <X> T_14_18.lc_trk_g3_5
 (0 15)  (708 303)  (708 303)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (713 303)  (713 303)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_t_44
 (18 15)  (726 303)  (726 303)  routing T_14_18.sp12_v_t_2 <X> T_14_18.lc_trk_g3_5


LogicTile_15_18

 (2 6)  (764 294)  (764 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 8)  (767 296)  (767 296)  routing T_15_18.sp4_v_t_43 <X> T_15_18.sp4_h_r_6
 (11 9)  (773 297)  (773 297)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_h_r_8
 (13 9)  (775 297)  (775 297)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_h_r_8
 (10 12)  (772 300)  (772 300)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_r_10
 (5 15)  (767 303)  (767 303)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_t_44


LogicTile_16_18

 (3 0)  (819 288)  (819 288)  routing T_16_18.sp12_v_t_23 <X> T_16_18.sp12_v_b_0
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_5 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_5 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 292)  (837 292)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 292)  (839 292)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g1_3
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (21 5)  (837 293)  (837 293)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g1_3
 (15 6)  (831 294)  (831 294)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g1_5
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.sp4_h_l_10 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 294)  (839 294)  routing T_16_18.sp4_h_l_10 <X> T_16_18.lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.sp4_h_l_10 <X> T_16_18.lc_trk_g1_7
 (18 7)  (834 295)  (834 295)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g1_5
 (21 7)  (837 295)  (837 295)  routing T_16_18.sp4_h_l_10 <X> T_16_18.lc_trk_g1_7
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g2_3
 (21 9)  (837 297)  (837 297)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g2_3
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (839 301)  (839 301)  routing T_16_18.sp12_v_t_9 <X> T_16_18.lc_trk_g3_2
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 302)  (824 302)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_47
 (9 14)  (825 302)  (825 302)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_47
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (40 14)  (856 302)  (856 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (47 14)  (863 302)  (863 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_7
 (34 15)  (850 303)  (850 303)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_7
 (35 15)  (851 303)  (851 303)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_7
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit
 (45 15)  (861 303)  (861 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (11 2)  (885 290)  (885 290)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_t_39


LogicTile_18_18

 (11 14)  (939 302)  (939 302)  routing T_18_18.sp4_h_l_43 <X> T_18_18.sp4_v_t_46


RAM_Tile_25_18

 (3 5)  (1309 293)  (1309 293)  routing T_25_18.sp12_h_l_23 <X> T_25_18.sp12_h_r_0
 (3 9)  (1309 297)  (1309 297)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_b_1


LogicTile_31_18

 (2 4)  (1620 292)  (1620 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_18

 (13 3)  (1739 291)  (1739 291)  routing T_33_18.span4_horz_31 <X> T_33_18.span4_vert_b_1


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (4 2)  (13 274)  (13 274)  routing T_0_17.span4_horz_10 <X> T_0_17.lc_trk_g0_2
 (4 3)  (13 275)  (13 275)  routing T_0_17.span4_horz_10 <X> T_0_17.lc_trk_g0_2
 (6 3)  (11 275)  (11 275)  routing T_0_17.span4_horz_10 <X> T_0_17.lc_trk_g0_2
 (7 3)  (10 275)  (10 275)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (12 5)  (5 277)  (5 277)  routing T_0_17.lc_trk_g0_2 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (4 8)  (13 280)  (13 280)  routing T_0_17.span4_horz_0 <X> T_0_17.lc_trk_g1_0
 (6 9)  (11 281)  (11 281)  routing T_0_17.span4_horz_0 <X> T_0_17.lc_trk_g1_0
 (7 9)  (10 281)  (10 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (12 10)  (5 282)  (5 282)  routing T_0_17.lc_trk_g1_0 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (4 14)  (13 286)  (13 286)  routing T_0_17.span4_horz_6 <X> T_0_17.lc_trk_g1_6
 (16 14)  (1 286)  (1 286)  IOB_1 IO Functioning bit
 (6 15)  (11 287)  (11 287)  routing T_0_17.span4_horz_6 <X> T_0_17.lc_trk_g1_6
 (7 15)  (10 287)  (10 287)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_6 lc_trk_g1_6


LogicTile_1_17

 (14 0)  (32 272)  (32 272)  routing T_1_17.wire_logic_cluster/lc_0/out <X> T_1_17.lc_trk_g0_0
 (31 0)  (49 272)  (49 272)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 272)  (50 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 272)  (52 272)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 272)  (54 272)  LC_0 Logic Functioning bit
 (37 0)  (55 272)  (55 272)  LC_0 Logic Functioning bit
 (38 0)  (56 272)  (56 272)  LC_0 Logic Functioning bit
 (39 0)  (57 272)  (57 272)  LC_0 Logic Functioning bit
 (45 0)  (63 272)  (63 272)  LC_0 Logic Functioning bit
 (17 1)  (35 273)  (35 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (36 1)  (54 273)  (54 273)  LC_0 Logic Functioning bit
 (37 1)  (55 273)  (55 273)  LC_0 Logic Functioning bit
 (38 1)  (56 273)  (56 273)  LC_0 Logic Functioning bit
 (39 1)  (57 273)  (57 273)  LC_0 Logic Functioning bit
 (1 2)  (19 274)  (19 274)  routing T_1_17.glb_netwk_5 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (2 2)  (20 274)  (20 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (18 275)  (18 275)  routing T_1_17.glb_netwk_5 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (26 4)  (44 276)  (44 276)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 276)  (46 276)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 276)  (47 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 276)  (48 276)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 276)  (49 276)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 276)  (50 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 276)  (51 276)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 276)  (52 276)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 276)  (55 276)  LC_2 Logic Functioning bit
 (27 5)  (45 277)  (45 277)  routing T_1_17.lc_trk_g1_5 <X> T_1_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 277)  (47 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 277)  (48 277)  routing T_1_17.lc_trk_g2_7 <X> T_1_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 277)  (49 277)  routing T_1_17.lc_trk_g3_6 <X> T_1_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 277)  (50 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (51 277)  (51 277)  routing T_1_17.lc_trk_g2_2 <X> T_1_17.input_2_2
 (35 5)  (53 277)  (53 277)  routing T_1_17.lc_trk_g2_2 <X> T_1_17.input_2_2
 (14 6)  (32 278)  (32 278)  routing T_1_17.wire_logic_cluster/lc_4/out <X> T_1_17.lc_trk_g1_4
 (17 6)  (35 278)  (35 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (46 278)  (46 278)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 278)  (47 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 278)  (48 278)  routing T_1_17.lc_trk_g2_4 <X> T_1_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 278)  (50 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 278)  (51 278)  routing T_1_17.lc_trk_g2_0 <X> T_1_17.wire_logic_cluster/lc_3/in_3
 (46 6)  (64 278)  (64 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (68 278)  (68 278)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (35 279)  (35 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (36 279)  (36 279)  routing T_1_17.sp4_r_v_b_29 <X> T_1_17.lc_trk_g1_5
 (26 7)  (44 279)  (44 279)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 279)  (45 279)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 279)  (46 279)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 279)  (47 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (55 279)  (55 279)  LC_3 Logic Functioning bit
 (14 8)  (32 280)  (32 280)  routing T_1_17.sp4_v_b_24 <X> T_1_17.lc_trk_g2_0
 (25 8)  (43 280)  (43 280)  routing T_1_17.sp4_h_r_34 <X> T_1_17.lc_trk_g2_2
 (26 8)  (44 280)  (44 280)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (36 8)  (54 280)  (54 280)  LC_4 Logic Functioning bit
 (38 8)  (56 280)  (56 280)  LC_4 Logic Functioning bit
 (41 8)  (59 280)  (59 280)  LC_4 Logic Functioning bit
 (43 8)  (61 280)  (61 280)  LC_4 Logic Functioning bit
 (45 8)  (63 280)  (63 280)  LC_4 Logic Functioning bit
 (16 9)  (34 281)  (34 281)  routing T_1_17.sp4_v_b_24 <X> T_1_17.lc_trk_g2_0
 (17 9)  (35 281)  (35 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (40 281)  (40 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (41 281)  (41 281)  routing T_1_17.sp4_h_r_34 <X> T_1_17.lc_trk_g2_2
 (24 9)  (42 281)  (42 281)  routing T_1_17.sp4_h_r_34 <X> T_1_17.lc_trk_g2_2
 (26 9)  (44 281)  (44 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 281)  (45 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 281)  (46 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 281)  (47 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (55 281)  (55 281)  LC_4 Logic Functioning bit
 (39 9)  (57 281)  (57 281)  LC_4 Logic Functioning bit
 (40 9)  (58 281)  (58 281)  LC_4 Logic Functioning bit
 (42 9)  (60 281)  (60 281)  LC_4 Logic Functioning bit
 (22 10)  (40 282)  (40 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (41 282)  (41 282)  routing T_1_17.sp12_v_t_12 <X> T_1_17.lc_trk_g2_7
 (29 10)  (47 282)  (47 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (54 282)  (54 282)  LC_5 Logic Functioning bit
 (38 10)  (56 282)  (56 282)  LC_5 Logic Functioning bit
 (41 10)  (59 282)  (59 282)  LC_5 Logic Functioning bit
 (43 10)  (61 282)  (61 282)  LC_5 Logic Functioning bit
 (45 10)  (63 282)  (63 282)  LC_5 Logic Functioning bit
 (46 10)  (64 282)  (64 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (65 282)  (65 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (32 283)  (32 283)  routing T_1_17.sp4_h_l_17 <X> T_1_17.lc_trk_g2_4
 (15 11)  (33 283)  (33 283)  routing T_1_17.sp4_h_l_17 <X> T_1_17.lc_trk_g2_4
 (16 11)  (34 283)  (34 283)  routing T_1_17.sp4_h_l_17 <X> T_1_17.lc_trk_g2_4
 (17 11)  (35 283)  (35 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (54 283)  (54 283)  LC_5 Logic Functioning bit
 (38 11)  (56 283)  (56 283)  LC_5 Logic Functioning bit
 (41 11)  (59 283)  (59 283)  LC_5 Logic Functioning bit
 (43 11)  (61 283)  (61 283)  LC_5 Logic Functioning bit
 (47 11)  (65 283)  (65 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (69 283)  (69 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 13)  (40 285)  (40 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (41 285)  (41 285)  routing T_1_17.sp4_v_b_42 <X> T_1_17.lc_trk_g3_2
 (24 13)  (42 285)  (42 285)  routing T_1_17.sp4_v_b_42 <X> T_1_17.lc_trk_g3_2
 (22 14)  (40 286)  (40 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (41 286)  (41 286)  routing T_1_17.sp12_v_b_23 <X> T_1_17.lc_trk_g3_7
 (21 15)  (39 287)  (39 287)  routing T_1_17.sp12_v_b_23 <X> T_1_17.lc_trk_g3_7
 (22 15)  (40 287)  (40 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (41 287)  (41 287)  routing T_1_17.sp4_v_b_46 <X> T_1_17.lc_trk_g3_6
 (24 15)  (42 287)  (42 287)  routing T_1_17.sp4_v_b_46 <X> T_1_17.lc_trk_g3_6


LogicTile_2_17

 (1 2)  (73 274)  (73 274)  routing T_2_17.glb_netwk_5 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (74 274)  (74 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (78 274)  (78 274)  routing T_2_17.sp4_h_l_42 <X> T_2_17.sp4_v_t_37
 (22 2)  (94 274)  (94 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 274)  (96 274)  routing T_2_17.bot_op_7 <X> T_2_17.lc_trk_g0_7
 (0 3)  (72 275)  (72 275)  routing T_2_17.glb_netwk_5 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (14 3)  (86 275)  (86 275)  routing T_2_17.top_op_4 <X> T_2_17.lc_trk_g0_4
 (15 3)  (87 275)  (87 275)  routing T_2_17.top_op_4 <X> T_2_17.lc_trk_g0_4
 (17 3)  (89 275)  (89 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (10 4)  (82 276)  (82 276)  routing T_2_17.sp4_v_t_46 <X> T_2_17.sp4_h_r_4
 (12 4)  (84 276)  (84 276)  routing T_2_17.sp4_v_t_40 <X> T_2_17.sp4_h_r_5
 (21 4)  (93 276)  (93 276)  routing T_2_17.wire_logic_cluster/lc_3/out <X> T_2_17.lc_trk_g1_3
 (22 4)  (94 276)  (94 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (101 276)  (101 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 276)  (102 276)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 276)  (104 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 276)  (105 276)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 276)  (107 276)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.input_2_2
 (8 5)  (80 277)  (80 277)  routing T_2_17.sp4_v_t_36 <X> T_2_17.sp4_v_b_4
 (10 5)  (82 277)  (82 277)  routing T_2_17.sp4_v_t_36 <X> T_2_17.sp4_v_b_4
 (22 5)  (94 277)  (94 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 277)  (95 277)  routing T_2_17.sp4_h_r_2 <X> T_2_17.lc_trk_g1_2
 (24 5)  (96 277)  (96 277)  routing T_2_17.sp4_h_r_2 <X> T_2_17.lc_trk_g1_2
 (25 5)  (97 277)  (97 277)  routing T_2_17.sp4_h_r_2 <X> T_2_17.lc_trk_g1_2
 (26 5)  (98 277)  (98 277)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 277)  (99 277)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 277)  (100 277)  routing T_2_17.lc_trk_g3_3 <X> T_2_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 277)  (101 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 277)  (102 277)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 277)  (103 277)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 277)  (104 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (105 277)  (105 277)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.input_2_2
 (34 5)  (106 277)  (106 277)  routing T_2_17.lc_trk_g3_5 <X> T_2_17.input_2_2
 (41 5)  (113 277)  (113 277)  LC_2 Logic Functioning bit
 (25 6)  (97 278)  (97 278)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (26 6)  (98 278)  (98 278)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 278)  (99 278)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 278)  (100 278)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 278)  (101 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 278)  (102 278)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 278)  (103 278)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 278)  (104 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 278)  (105 278)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 278)  (109 278)  LC_3 Logic Functioning bit
 (38 6)  (110 278)  (110 278)  LC_3 Logic Functioning bit
 (39 6)  (111 278)  (111 278)  LC_3 Logic Functioning bit
 (45 6)  (117 278)  (117 278)  LC_3 Logic Functioning bit
 (46 6)  (118 278)  (118 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (119 278)  (119 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (122 278)  (122 278)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (123 278)  (123 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (8 7)  (80 279)  (80 279)  routing T_2_17.sp4_h_r_10 <X> T_2_17.sp4_v_t_41
 (9 7)  (81 279)  (81 279)  routing T_2_17.sp4_h_r_10 <X> T_2_17.sp4_v_t_41
 (10 7)  (82 279)  (82 279)  routing T_2_17.sp4_h_r_10 <X> T_2_17.sp4_v_t_41
 (22 7)  (94 279)  (94 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 279)  (95 279)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (24 7)  (96 279)  (96 279)  routing T_2_17.sp4_h_r_14 <X> T_2_17.lc_trk_g1_6
 (26 7)  (98 279)  (98 279)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 279)  (99 279)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 279)  (101 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 279)  (102 279)  routing T_2_17.lc_trk_g3_7 <X> T_2_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 279)  (103 279)  routing T_2_17.lc_trk_g2_6 <X> T_2_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 279)  (108 279)  LC_3 Logic Functioning bit
 (37 7)  (109 279)  (109 279)  LC_3 Logic Functioning bit
 (38 7)  (110 279)  (110 279)  LC_3 Logic Functioning bit
 (39 7)  (111 279)  (111 279)  LC_3 Logic Functioning bit
 (44 7)  (116 279)  (116 279)  LC_3 Logic Functioning bit
 (45 7)  (117 279)  (117 279)  LC_3 Logic Functioning bit
 (22 8)  (94 280)  (94 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (32 8)  (104 280)  (104 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 280)  (106 280)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (112 280)  (112 280)  LC_4 Logic Functioning bit
 (42 8)  (114 280)  (114 280)  LC_4 Logic Functioning bit
 (17 9)  (89 281)  (89 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (100 281)  (100 281)  routing T_2_17.lc_trk_g2_0 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 281)  (101 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 281)  (103 281)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (41 9)  (113 281)  (113 281)  LC_4 Logic Functioning bit
 (43 9)  (115 281)  (115 281)  LC_4 Logic Functioning bit
 (22 10)  (94 282)  (94 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (95 282)  (95 282)  routing T_2_17.sp4_h_r_31 <X> T_2_17.lc_trk_g2_7
 (24 10)  (96 282)  (96 282)  routing T_2_17.sp4_h_r_31 <X> T_2_17.lc_trk_g2_7
 (25 10)  (97 282)  (97 282)  routing T_2_17.wire_logic_cluster/lc_6/out <X> T_2_17.lc_trk_g2_6
 (26 10)  (98 282)  (98 282)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 282)  (101 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 282)  (102 282)  routing T_2_17.lc_trk_g0_4 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 282)  (104 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 282)  (106 282)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (42 10)  (114 282)  (114 282)  LC_5 Logic Functioning bit
 (50 10)  (122 282)  (122 282)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (80 283)  (80 283)  routing T_2_17.sp4_h_r_1 <X> T_2_17.sp4_v_t_42
 (9 11)  (81 283)  (81 283)  routing T_2_17.sp4_h_r_1 <X> T_2_17.sp4_v_t_42
 (10 11)  (82 283)  (82 283)  routing T_2_17.sp4_h_r_1 <X> T_2_17.sp4_v_t_42
 (21 11)  (93 283)  (93 283)  routing T_2_17.sp4_h_r_31 <X> T_2_17.lc_trk_g2_7
 (22 11)  (94 283)  (94 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 283)  (98 283)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 283)  (100 283)  routing T_2_17.lc_trk_g2_7 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 283)  (101 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 283)  (103 283)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (22 12)  (94 284)  (94 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (98 284)  (98 284)  routing T_2_17.lc_trk_g0_4 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 284)  (99 284)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 284)  (100 284)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 284)  (101 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 284)  (102 284)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 284)  (104 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 284)  (105 284)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 284)  (106 284)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (110 284)  (110 284)  LC_6 Logic Functioning bit
 (39 12)  (111 284)  (111 284)  LC_6 Logic Functioning bit
 (50 12)  (122 284)  (122 284)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (93 285)  (93 285)  routing T_2_17.sp4_r_v_b_43 <X> T_2_17.lc_trk_g3_3
 (22 13)  (94 285)  (94 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (97 285)  (97 285)  routing T_2_17.sp4_r_v_b_42 <X> T_2_17.lc_trk_g3_2
 (29 13)  (101 285)  (101 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 285)  (103 285)  routing T_2_17.lc_trk_g3_2 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (38 13)  (110 285)  (110 285)  LC_6 Logic Functioning bit
 (39 13)  (111 285)  (111 285)  LC_6 Logic Functioning bit
 (41 13)  (113 285)  (113 285)  LC_6 Logic Functioning bit
 (0 14)  (72 286)  (72 286)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 286)  (73 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 286)  (86 286)  routing T_2_17.wire_logic_cluster/lc_4/out <X> T_2_17.lc_trk_g3_4
 (17 14)  (89 286)  (89 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (94 286)  (94 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (95 286)  (95 286)  routing T_2_17.sp12_v_b_23 <X> T_2_17.lc_trk_g3_7
 (0 15)  (72 287)  (72 287)  routing T_2_17.glb_netwk_6 <X> T_2_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 287)  (89 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (90 287)  (90 287)  routing T_2_17.sp4_r_v_b_45 <X> T_2_17.lc_trk_g3_5
 (21 15)  (93 287)  (93 287)  routing T_2_17.sp12_v_b_23 <X> T_2_17.lc_trk_g3_7


LogicTile_3_17

 (14 0)  (140 272)  (140 272)  routing T_3_17.wire_logic_cluster/lc_0/out <X> T_3_17.lc_trk_g0_0
 (28 0)  (154 272)  (154 272)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 272)  (155 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 272)  (156 272)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 272)  (158 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 272)  (160 272)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (166 272)  (166 272)  LC_0 Logic Functioning bit
 (42 0)  (168 272)  (168 272)  LC_0 Logic Functioning bit
 (48 0)  (174 272)  (174 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (143 273)  (143 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (148 273)  (148 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (150 273)  (150 273)  routing T_3_17.bot_op_2 <X> T_3_17.lc_trk_g0_2
 (30 1)  (156 273)  (156 273)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (40 1)  (166 273)  (166 273)  LC_0 Logic Functioning bit
 (42 1)  (168 273)  (168 273)  LC_0 Logic Functioning bit
 (17 2)  (143 274)  (143 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (151 274)  (151 274)  routing T_3_17.sp4_h_l_11 <X> T_3_17.lc_trk_g0_6
 (18 3)  (144 275)  (144 275)  routing T_3_17.sp4_r_v_b_29 <X> T_3_17.lc_trk_g0_5
 (22 3)  (148 275)  (148 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 275)  (149 275)  routing T_3_17.sp4_h_l_11 <X> T_3_17.lc_trk_g0_6
 (24 3)  (150 275)  (150 275)  routing T_3_17.sp4_h_l_11 <X> T_3_17.lc_trk_g0_6
 (25 3)  (151 275)  (151 275)  routing T_3_17.sp4_h_l_11 <X> T_3_17.lc_trk_g0_6
 (12 4)  (138 276)  (138 276)  routing T_3_17.sp4_h_l_39 <X> T_3_17.sp4_h_r_5
 (14 4)  (140 276)  (140 276)  routing T_3_17.sp4_v_b_8 <X> T_3_17.lc_trk_g1_0
 (13 5)  (139 277)  (139 277)  routing T_3_17.sp4_h_l_39 <X> T_3_17.sp4_h_r_5
 (14 5)  (140 277)  (140 277)  routing T_3_17.sp4_v_b_8 <X> T_3_17.lc_trk_g1_0
 (16 5)  (142 277)  (142 277)  routing T_3_17.sp4_v_b_8 <X> T_3_17.lc_trk_g1_0
 (17 5)  (143 277)  (143 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (8 6)  (134 278)  (134 278)  routing T_3_17.sp4_v_t_41 <X> T_3_17.sp4_h_l_41
 (9 6)  (135 278)  (135 278)  routing T_3_17.sp4_v_t_41 <X> T_3_17.sp4_h_l_41
 (25 6)  (151 278)  (151 278)  routing T_3_17.sp4_v_t_3 <X> T_3_17.lc_trk_g1_6
 (26 6)  (152 278)  (152 278)  routing T_3_17.lc_trk_g0_5 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 278)  (155 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 278)  (157 278)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 278)  (158 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (162 278)  (162 278)  LC_3 Logic Functioning bit
 (37 6)  (163 278)  (163 278)  LC_3 Logic Functioning bit
 (40 6)  (166 278)  (166 278)  LC_3 Logic Functioning bit
 (41 6)  (167 278)  (167 278)  LC_3 Logic Functioning bit
 (42 6)  (168 278)  (168 278)  LC_3 Logic Functioning bit
 (43 6)  (169 278)  (169 278)  LC_3 Logic Functioning bit
 (22 7)  (148 279)  (148 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (149 279)  (149 279)  routing T_3_17.sp4_v_t_3 <X> T_3_17.lc_trk_g1_6
 (25 7)  (151 279)  (151 279)  routing T_3_17.sp4_v_t_3 <X> T_3_17.lc_trk_g1_6
 (29 7)  (155 279)  (155 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 279)  (156 279)  routing T_3_17.lc_trk_g0_2 <X> T_3_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 279)  (157 279)  routing T_3_17.lc_trk_g0_6 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 279)  (158 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (160 279)  (160 279)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.input_2_3
 (37 7)  (163 279)  (163 279)  LC_3 Logic Functioning bit
 (40 7)  (166 279)  (166 279)  LC_3 Logic Functioning bit
 (41 7)  (167 279)  (167 279)  LC_3 Logic Functioning bit
 (42 7)  (168 279)  (168 279)  LC_3 Logic Functioning bit
 (17 8)  (143 280)  (143 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (148 280)  (148 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (154 280)  (154 280)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 280)  (155 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 280)  (157 280)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 280)  (158 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 280)  (160 280)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (39 8)  (165 280)  (165 280)  LC_4 Logic Functioning bit
 (50 8)  (176 280)  (176 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (177 280)  (177 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (144 281)  (144 281)  routing T_3_17.sp4_r_v_b_33 <X> T_3_17.lc_trk_g2_1
 (21 9)  (147 281)  (147 281)  routing T_3_17.sp4_r_v_b_35 <X> T_3_17.lc_trk_g2_3
 (29 9)  (155 281)  (155 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 281)  (157 281)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (13 10)  (139 282)  (139 282)  routing T_3_17.sp4_v_b_8 <X> T_3_17.sp4_v_t_45
 (22 10)  (148 282)  (148 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (149 282)  (149 282)  routing T_3_17.sp4_v_b_47 <X> T_3_17.lc_trk_g2_7
 (24 10)  (150 282)  (150 282)  routing T_3_17.sp4_v_b_47 <X> T_3_17.lc_trk_g2_7
 (26 10)  (152 282)  (152 282)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 282)  (154 282)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 282)  (155 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 282)  (156 282)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 282)  (157 282)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 282)  (158 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 282)  (159 282)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 282)  (160 282)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (164 282)  (164 282)  LC_5 Logic Functioning bit
 (40 10)  (166 282)  (166 282)  LC_5 Logic Functioning bit
 (41 10)  (167 282)  (167 282)  LC_5 Logic Functioning bit
 (22 11)  (148 283)  (148 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (153 283)  (153 283)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 283)  (154 283)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 283)  (155 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 283)  (156 283)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 283)  (157 283)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 283)  (158 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (159 283)  (159 283)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.input_2_5
 (35 11)  (161 283)  (161 283)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.input_2_5
 (40 11)  (166 283)  (166 283)  LC_5 Logic Functioning bit
 (41 11)  (167 283)  (167 283)  LC_5 Logic Functioning bit
 (12 12)  (138 284)  (138 284)  routing T_3_17.sp4_v_b_5 <X> T_3_17.sp4_h_r_11
 (11 13)  (137 285)  (137 285)  routing T_3_17.sp4_v_b_5 <X> T_3_17.sp4_h_r_11
 (13 13)  (139 285)  (139 285)  routing T_3_17.sp4_v_b_5 <X> T_3_17.sp4_h_r_11
 (9 14)  (135 286)  (135 286)  routing T_3_17.sp4_v_b_10 <X> T_3_17.sp4_h_l_47
 (21 14)  (147 286)  (147 286)  routing T_3_17.sp4_v_t_26 <X> T_3_17.lc_trk_g3_7
 (22 14)  (148 286)  (148 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (149 286)  (149 286)  routing T_3_17.sp4_v_t_26 <X> T_3_17.lc_trk_g3_7
 (17 15)  (143 287)  (143 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (147 287)  (147 287)  routing T_3_17.sp4_v_t_26 <X> T_3_17.lc_trk_g3_7


LogicTile_4_17

 (12 0)  (192 272)  (192 272)  routing T_4_17.sp4_v_b_8 <X> T_4_17.sp4_h_r_2
 (11 1)  (191 273)  (191 273)  routing T_4_17.sp4_v_b_8 <X> T_4_17.sp4_h_r_2
 (13 1)  (193 273)  (193 273)  routing T_4_17.sp4_v_b_8 <X> T_4_17.sp4_h_r_2
 (22 1)  (202 273)  (202 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (181 274)  (181 274)  routing T_4_17.glb_netwk_5 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (182 274)  (182 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (185 274)  (185 274)  routing T_4_17.sp4_v_t_43 <X> T_4_17.sp4_h_l_37
 (26 2)  (206 274)  (206 274)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 274)  (207 274)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 274)  (208 274)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 274)  (209 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 274)  (210 274)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 274)  (211 274)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 274)  (212 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 274)  (213 274)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (217 274)  (217 274)  LC_1 Logic Functioning bit
 (39 2)  (219 274)  (219 274)  LC_1 Logic Functioning bit
 (40 2)  (220 274)  (220 274)  LC_1 Logic Functioning bit
 (42 2)  (222 274)  (222 274)  LC_1 Logic Functioning bit
 (43 2)  (223 274)  (223 274)  LC_1 Logic Functioning bit
 (45 2)  (225 274)  (225 274)  LC_1 Logic Functioning bit
 (52 2)  (232 274)  (232 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (180 275)  (180 275)  routing T_4_17.glb_netwk_5 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (4 3)  (184 275)  (184 275)  routing T_4_17.sp4_v_t_43 <X> T_4_17.sp4_h_l_37
 (6 3)  (186 275)  (186 275)  routing T_4_17.sp4_v_t_43 <X> T_4_17.sp4_h_l_37
 (9 3)  (189 275)  (189 275)  routing T_4_17.sp4_v_b_1 <X> T_4_17.sp4_v_t_36
 (26 3)  (206 275)  (206 275)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 275)  (208 275)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 275)  (209 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 275)  (210 275)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 275)  (211 275)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 275)  (212 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (213 275)  (213 275)  routing T_4_17.lc_trk_g2_1 <X> T_4_17.input_2_1
 (37 3)  (217 275)  (217 275)  LC_1 Logic Functioning bit
 (39 3)  (219 275)  (219 275)  LC_1 Logic Functioning bit
 (40 3)  (220 275)  (220 275)  LC_1 Logic Functioning bit
 (42 3)  (222 275)  (222 275)  LC_1 Logic Functioning bit
 (45 3)  (225 275)  (225 275)  LC_1 Logic Functioning bit
 (47 3)  (227 275)  (227 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (192 276)  (192 276)  routing T_4_17.sp4_v_t_40 <X> T_4_17.sp4_h_r_5
 (22 4)  (202 276)  (202 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (203 276)  (203 276)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g1_3
 (24 4)  (204 276)  (204 276)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g1_3
 (27 4)  (207 276)  (207 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 276)  (208 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 276)  (209 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 276)  (210 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 276)  (211 276)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 276)  (212 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 276)  (213 276)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 276)  (216 276)  LC_2 Logic Functioning bit
 (37 4)  (217 276)  (217 276)  LC_2 Logic Functioning bit
 (38 4)  (218 276)  (218 276)  LC_2 Logic Functioning bit
 (39 4)  (219 276)  (219 276)  LC_2 Logic Functioning bit
 (40 4)  (220 276)  (220 276)  LC_2 Logic Functioning bit
 (41 4)  (221 276)  (221 276)  LC_2 Logic Functioning bit
 (43 4)  (223 276)  (223 276)  LC_2 Logic Functioning bit
 (21 5)  (201 277)  (201 277)  routing T_4_17.sp4_h_r_3 <X> T_4_17.lc_trk_g1_3
 (26 5)  (206 277)  (206 277)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 277)  (208 277)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 277)  (209 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 277)  (212 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (215 277)  (215 277)  routing T_4_17.lc_trk_g0_2 <X> T_4_17.input_2_2
 (36 5)  (216 277)  (216 277)  LC_2 Logic Functioning bit
 (37 5)  (217 277)  (217 277)  LC_2 Logic Functioning bit
 (38 5)  (218 277)  (218 277)  LC_2 Logic Functioning bit
 (39 5)  (219 277)  (219 277)  LC_2 Logic Functioning bit
 (40 5)  (220 277)  (220 277)  LC_2 Logic Functioning bit
 (41 5)  (221 277)  (221 277)  LC_2 Logic Functioning bit
 (42 5)  (222 277)  (222 277)  LC_2 Logic Functioning bit
 (43 5)  (223 277)  (223 277)  LC_2 Logic Functioning bit
 (51 5)  (231 277)  (231 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (205 278)  (205 278)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g1_6
 (10 7)  (190 279)  (190 279)  routing T_4_17.sp4_h_l_46 <X> T_4_17.sp4_v_t_41
 (22 7)  (202 279)  (202 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (203 279)  (203 279)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g1_6
 (25 7)  (205 279)  (205 279)  routing T_4_17.sp4_v_t_3 <X> T_4_17.lc_trk_g1_6
 (17 8)  (197 280)  (197 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (198 280)  (198 280)  routing T_4_17.wire_logic_cluster/lc_1/out <X> T_4_17.lc_trk_g2_1
 (22 9)  (202 281)  (202 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (203 281)  (203 281)  routing T_4_17.sp12_v_t_9 <X> T_4_17.lc_trk_g2_2
 (2 10)  (182 282)  (182 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (185 282)  (185 282)  routing T_4_17.sp4_v_t_37 <X> T_4_17.sp4_h_l_43
 (8 10)  (188 282)  (188 282)  routing T_4_17.sp4_v_t_36 <X> T_4_17.sp4_h_l_42
 (9 10)  (189 282)  (189 282)  routing T_4_17.sp4_v_t_36 <X> T_4_17.sp4_h_l_42
 (10 10)  (190 282)  (190 282)  routing T_4_17.sp4_v_t_36 <X> T_4_17.sp4_h_l_42
 (17 10)  (197 282)  (197 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (201 282)  (201 282)  routing T_4_17.sp4_v_t_26 <X> T_4_17.lc_trk_g2_7
 (22 10)  (202 282)  (202 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (203 282)  (203 282)  routing T_4_17.sp4_v_t_26 <X> T_4_17.lc_trk_g2_7
 (26 10)  (206 282)  (206 282)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 282)  (207 282)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 282)  (209 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 282)  (211 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 282)  (212 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 282)  (213 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 282)  (214 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 282)  (216 282)  LC_5 Logic Functioning bit
 (37 10)  (217 282)  (217 282)  LC_5 Logic Functioning bit
 (39 10)  (219 282)  (219 282)  LC_5 Logic Functioning bit
 (40 10)  (220 282)  (220 282)  LC_5 Logic Functioning bit
 (42 10)  (222 282)  (222 282)  LC_5 Logic Functioning bit
 (43 10)  (223 282)  (223 282)  LC_5 Logic Functioning bit
 (45 10)  (225 282)  (225 282)  LC_5 Logic Functioning bit
 (46 10)  (226 282)  (226 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (231 282)  (231 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (184 283)  (184 283)  routing T_4_17.sp4_v_t_37 <X> T_4_17.sp4_h_l_43
 (6 11)  (186 283)  (186 283)  routing T_4_17.sp4_v_t_37 <X> T_4_17.sp4_h_l_43
 (18 11)  (198 283)  (198 283)  routing T_4_17.sp4_r_v_b_37 <X> T_4_17.lc_trk_g2_5
 (21 11)  (201 283)  (201 283)  routing T_4_17.sp4_v_t_26 <X> T_4_17.lc_trk_g2_7
 (22 11)  (202 283)  (202 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (203 283)  (203 283)  routing T_4_17.sp4_v_b_46 <X> T_4_17.lc_trk_g2_6
 (24 11)  (204 283)  (204 283)  routing T_4_17.sp4_v_b_46 <X> T_4_17.lc_trk_g2_6
 (26 11)  (206 283)  (206 283)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 283)  (207 283)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 283)  (209 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 283)  (210 283)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 283)  (212 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (213 283)  (213 283)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.input_2_5
 (34 11)  (214 283)  (214 283)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.input_2_5
 (35 11)  (215 283)  (215 283)  routing T_4_17.lc_trk_g3_2 <X> T_4_17.input_2_5
 (37 11)  (217 283)  (217 283)  LC_5 Logic Functioning bit
 (39 11)  (219 283)  (219 283)  LC_5 Logic Functioning bit
 (40 11)  (220 283)  (220 283)  LC_5 Logic Functioning bit
 (42 11)  (222 283)  (222 283)  LC_5 Logic Functioning bit
 (43 11)  (223 283)  (223 283)  LC_5 Logic Functioning bit
 (45 11)  (225 283)  (225 283)  LC_5 Logic Functioning bit
 (51 11)  (231 283)  (231 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (232 283)  (232 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (192 284)  (192 284)  routing T_4_17.sp4_v_t_46 <X> T_4_17.sp4_h_r_11
 (25 12)  (205 284)  (205 284)  routing T_4_17.rgt_op_2 <X> T_4_17.lc_trk_g3_2
 (22 13)  (202 285)  (202 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (204 285)  (204 285)  routing T_4_17.rgt_op_2 <X> T_4_17.lc_trk_g3_2
 (0 14)  (180 286)  (180 286)  routing T_4_17.glb_netwk_6 <X> T_4_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 286)  (181 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (188 286)  (188 286)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_47
 (9 14)  (189 286)  (189 286)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_47
 (17 14)  (197 286)  (197 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (202 286)  (202 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (204 286)  (204 286)  routing T_4_17.tnr_op_7 <X> T_4_17.lc_trk_g3_7
 (0 15)  (180 287)  (180 287)  routing T_4_17.glb_netwk_6 <X> T_4_17.wire_logic_cluster/lc_7/s_r
 (14 15)  (194 287)  (194 287)  routing T_4_17.sp4_r_v_b_44 <X> T_4_17.lc_trk_g3_4
 (17 15)  (197 287)  (197 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_5_17

 (12 0)  (246 272)  (246 272)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_h_r_2
 (14 0)  (248 272)  (248 272)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g0_0
 (27 0)  (261 272)  (261 272)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 272)  (262 272)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 272)  (263 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 272)  (264 272)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 272)  (267 272)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 272)  (268 272)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 272)  (269 272)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.input_2_0
 (41 0)  (275 272)  (275 272)  LC_0 Logic Functioning bit
 (10 1)  (244 273)  (244 273)  routing T_5_17.sp4_h_r_8 <X> T_5_17.sp4_v_b_1
 (13 1)  (247 273)  (247 273)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_h_r_2
 (14 1)  (248 273)  (248 273)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g0_0
 (16 1)  (250 273)  (250 273)  routing T_5_17.sp4_v_b_8 <X> T_5_17.lc_trk_g0_0
 (17 1)  (251 273)  (251 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (256 273)  (256 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (257 273)  (257 273)  routing T_5_17.sp12_h_r_10 <X> T_5_17.lc_trk_g0_2
 (26 1)  (260 273)  (260 273)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 273)  (263 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 273)  (266 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (267 273)  (267 273)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.input_2_0
 (35 1)  (269 273)  (269 273)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.input_2_0
 (48 1)  (282 273)  (282 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (9 2)  (243 274)  (243 274)  routing T_5_17.sp4_h_r_10 <X> T_5_17.sp4_h_l_36
 (10 2)  (244 274)  (244 274)  routing T_5_17.sp4_h_r_10 <X> T_5_17.sp4_h_l_36
 (11 2)  (245 274)  (245 274)  routing T_5_17.sp4_h_r_8 <X> T_5_17.sp4_v_t_39
 (13 2)  (247 274)  (247 274)  routing T_5_17.sp4_h_r_8 <X> T_5_17.sp4_v_t_39
 (28 2)  (262 274)  (262 274)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 274)  (264 274)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (51 2)  (285 274)  (285 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (12 3)  (246 275)  (246 275)  routing T_5_17.sp4_h_r_8 <X> T_5_17.sp4_v_t_39
 (22 3)  (256 275)  (256 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 275)  (258 275)  routing T_5_17.bot_op_6 <X> T_5_17.lc_trk_g0_6
 (26 3)  (260 275)  (260 275)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 275)  (262 275)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 275)  (264 275)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 275)  (274 275)  LC_1 Logic Functioning bit
 (42 3)  (276 275)  (276 275)  LC_1 Logic Functioning bit
 (51 3)  (285 275)  (285 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (259 276)  (259 276)  routing T_5_17.lft_op_2 <X> T_5_17.lc_trk_g1_2
 (31 4)  (265 276)  (265 276)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 276)  (267 276)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (50 4)  (284 276)  (284 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.lft_op_2 <X> T_5_17.lc_trk_g1_2
 (36 5)  (270 277)  (270 277)  LC_2 Logic Functioning bit
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (22 6)  (256 278)  (256 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (257 278)  (257 278)  routing T_5_17.sp4_v_b_23 <X> T_5_17.lc_trk_g1_7
 (24 6)  (258 278)  (258 278)  routing T_5_17.sp4_v_b_23 <X> T_5_17.lc_trk_g1_7
 (26 6)  (260 278)  (260 278)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 278)  (261 278)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 278)  (264 278)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 278)  (265 278)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 278)  (267 278)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 278)  (274 278)  LC_3 Logic Functioning bit
 (42 6)  (276 278)  (276 278)  LC_3 Logic Functioning bit
 (4 7)  (238 279)  (238 279)  routing T_5_17.sp4_v_b_10 <X> T_5_17.sp4_h_l_38
 (26 7)  (260 279)  (260 279)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 279)  (261 279)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 279)  (262 279)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 279)  (264 279)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (15 8)  (249 280)  (249 280)  routing T_5_17.tnr_op_1 <X> T_5_17.lc_trk_g2_1
 (17 8)  (251 280)  (251 280)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (256 280)  (256 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (8 9)  (242 281)  (242 281)  routing T_5_17.sp4_h_l_36 <X> T_5_17.sp4_v_b_7
 (9 9)  (243 281)  (243 281)  routing T_5_17.sp4_h_l_36 <X> T_5_17.sp4_v_b_7
 (10 9)  (244 281)  (244 281)  routing T_5_17.sp4_h_l_36 <X> T_5_17.sp4_v_b_7
 (19 9)  (253 281)  (253 281)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (256 281)  (256 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (257 281)  (257 281)  routing T_5_17.sp4_v_b_42 <X> T_5_17.lc_trk_g2_2
 (24 9)  (258 281)  (258 281)  routing T_5_17.sp4_v_b_42 <X> T_5_17.lc_trk_g2_2
 (4 10)  (238 282)  (238 282)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (6 10)  (240 282)  (240 282)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (15 10)  (249 282)  (249 282)  routing T_5_17.sp4_h_r_45 <X> T_5_17.lc_trk_g2_5
 (16 10)  (250 282)  (250 282)  routing T_5_17.sp4_h_r_45 <X> T_5_17.lc_trk_g2_5
 (17 10)  (251 282)  (251 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (252 282)  (252 282)  routing T_5_17.sp4_h_r_45 <X> T_5_17.lc_trk_g2_5
 (25 10)  (259 282)  (259 282)  routing T_5_17.bnl_op_6 <X> T_5_17.lc_trk_g2_6
 (5 11)  (239 283)  (239 283)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (14 11)  (248 283)  (248 283)  routing T_5_17.sp4_r_v_b_36 <X> T_5_17.lc_trk_g2_4
 (17 11)  (251 283)  (251 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (252 283)  (252 283)  routing T_5_17.sp4_h_r_45 <X> T_5_17.lc_trk_g2_5
 (22 11)  (256 283)  (256 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (259 283)  (259 283)  routing T_5_17.bnl_op_6 <X> T_5_17.lc_trk_g2_6
 (4 12)  (238 284)  (238 284)  routing T_5_17.sp4_v_t_36 <X> T_5_17.sp4_v_b_9
 (6 12)  (240 284)  (240 284)  routing T_5_17.sp4_v_t_36 <X> T_5_17.sp4_v_b_9
 (15 12)  (249 284)  (249 284)  routing T_5_17.sp4_h_r_41 <X> T_5_17.lc_trk_g3_1
 (16 12)  (250 284)  (250 284)  routing T_5_17.sp4_h_r_41 <X> T_5_17.lc_trk_g3_1
 (17 12)  (251 284)  (251 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (252 284)  (252 284)  routing T_5_17.sp4_h_r_41 <X> T_5_17.lc_trk_g3_1
 (25 12)  (259 284)  (259 284)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g3_2
 (27 12)  (261 284)  (261 284)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (271 284)  (271 284)  LC_6 Logic Functioning bit
 (11 13)  (245 285)  (245 285)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_h_r_11
 (15 13)  (249 285)  (249 285)  routing T_5_17.sp4_v_t_29 <X> T_5_17.lc_trk_g3_0
 (16 13)  (250 285)  (250 285)  routing T_5_17.sp4_v_t_29 <X> T_5_17.lc_trk_g3_0
 (17 13)  (251 285)  (251 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (252 285)  (252 285)  routing T_5_17.sp4_h_r_41 <X> T_5_17.lc_trk_g3_1
 (22 13)  (256 285)  (256 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (260 285)  (260 285)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 285)  (262 285)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 285)  (264 285)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 285)  (266 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (4 14)  (238 286)  (238 286)  routing T_5_17.sp4_h_r_9 <X> T_5_17.sp4_v_t_44
 (14 14)  (248 286)  (248 286)  routing T_5_17.rgt_op_4 <X> T_5_17.lc_trk_g3_4
 (25 14)  (259 286)  (259 286)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g3_6
 (29 14)  (263 286)  (263 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 286)  (264 286)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 286)  (266 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 286)  (267 286)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 286)  (268 286)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (272 286)  (272 286)  LC_7 Logic Functioning bit
 (50 14)  (284 286)  (284 286)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (239 287)  (239 287)  routing T_5_17.sp4_h_r_9 <X> T_5_17.sp4_v_t_44
 (15 15)  (249 287)  (249 287)  routing T_5_17.rgt_op_4 <X> T_5_17.lc_trk_g3_4
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (256 287)  (256 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (257 287)  (257 287)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g3_6
 (25 15)  (259 287)  (259 287)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g3_6
 (26 15)  (260 287)  (260 287)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 287)  (261 287)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 287)  (262 287)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 287)  (263 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 287)  (264 287)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (38 15)  (272 287)  (272 287)  LC_7 Logic Functioning bit
 (41 15)  (275 287)  (275 287)  LC_7 Logic Functioning bit
 (46 15)  (280 287)  (280 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_17

 (14 0)  (302 272)  (302 272)  routing T_6_17.sp4_v_b_0 <X> T_6_17.lc_trk_g0_0
 (21 0)  (309 272)  (309 272)  routing T_6_17.lft_op_3 <X> T_6_17.lc_trk_g0_3
 (22 0)  (310 272)  (310 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (312 272)  (312 272)  routing T_6_17.lft_op_3 <X> T_6_17.lc_trk_g0_3
 (27 0)  (315 272)  (315 272)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 272)  (316 272)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 272)  (324 272)  LC_0 Logic Functioning bit
 (38 0)  (326 272)  (326 272)  LC_0 Logic Functioning bit
 (39 0)  (327 272)  (327 272)  LC_0 Logic Functioning bit
 (40 0)  (328 272)  (328 272)  LC_0 Logic Functioning bit
 (41 0)  (329 272)  (329 272)  LC_0 Logic Functioning bit
 (53 0)  (341 272)  (341 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (16 1)  (304 273)  (304 273)  routing T_6_17.sp4_v_b_0 <X> T_6_17.lc_trk_g0_0
 (17 1)  (305 273)  (305 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (314 273)  (314 273)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 273)  (316 273)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 273)  (318 273)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 273)  (319 273)  routing T_6_17.lc_trk_g0_3 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 273)  (320 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 273)  (321 273)  routing T_6_17.lc_trk_g2_0 <X> T_6_17.input_2_0
 (37 1)  (325 273)  (325 273)  LC_0 Logic Functioning bit
 (38 1)  (326 273)  (326 273)  LC_0 Logic Functioning bit
 (39 1)  (327 273)  (327 273)  LC_0 Logic Functioning bit
 (40 1)  (328 273)  (328 273)  LC_0 Logic Functioning bit
 (41 1)  (329 273)  (329 273)  LC_0 Logic Functioning bit
 (42 1)  (330 273)  (330 273)  LC_0 Logic Functioning bit
 (1 2)  (289 274)  (289 274)  routing T_6_17.glb_netwk_5 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (296 274)  (296 274)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_36
 (10 2)  (298 274)  (298 274)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_36
 (14 2)  (302 274)  (302 274)  routing T_6_17.wire_logic_cluster/lc_4/out <X> T_6_17.lc_trk_g0_4
 (15 2)  (303 274)  (303 274)  routing T_6_17.sp4_v_b_21 <X> T_6_17.lc_trk_g0_5
 (16 2)  (304 274)  (304 274)  routing T_6_17.sp4_v_b_21 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (288 275)  (288 275)  routing T_6_17.glb_netwk_5 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (13 6)  (301 278)  (301 278)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_v_t_40
 (26 6)  (314 278)  (314 278)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 278)  (315 278)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 278)  (316 278)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 278)  (318 278)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 278)  (319 278)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 278)  (321 278)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 278)  (323 278)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.input_2_3
 (38 6)  (326 278)  (326 278)  LC_3 Logic Functioning bit
 (12 7)  (300 279)  (300 279)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_v_t_40
 (22 7)  (310 279)  (310 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (312 279)  (312 279)  routing T_6_17.top_op_6 <X> T_6_17.lc_trk_g1_6
 (25 7)  (313 279)  (313 279)  routing T_6_17.top_op_6 <X> T_6_17.lc_trk_g1_6
 (26 7)  (314 279)  (314 279)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 279)  (315 279)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 279)  (320 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (321 279)  (321 279)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.input_2_3
 (35 7)  (323 279)  (323 279)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.input_2_3
 (48 7)  (336 279)  (336 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (314 280)  (314 280)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (316 280)  (316 280)  routing T_6_17.lc_trk_g2_5 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 280)  (318 280)  routing T_6_17.lc_trk_g2_5 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 280)  (319 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 280)  (321 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 280)  (322 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 280)  (325 280)  LC_4 Logic Functioning bit
 (38 8)  (326 280)  (326 280)  LC_4 Logic Functioning bit
 (39 8)  (327 280)  (327 280)  LC_4 Logic Functioning bit
 (41 8)  (329 280)  (329 280)  LC_4 Logic Functioning bit
 (45 8)  (333 280)  (333 280)  LC_4 Logic Functioning bit
 (53 8)  (341 280)  (341 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (9 9)  (297 281)  (297 281)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_v_b_7
 (15 9)  (303 281)  (303 281)  routing T_6_17.sp4_v_t_29 <X> T_6_17.lc_trk_g2_0
 (16 9)  (304 281)  (304 281)  routing T_6_17.sp4_v_t_29 <X> T_6_17.lc_trk_g2_0
 (17 9)  (305 281)  (305 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (310 281)  (310 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (311 281)  (311 281)  routing T_6_17.sp4_h_l_15 <X> T_6_17.lc_trk_g2_2
 (24 9)  (312 281)  (312 281)  routing T_6_17.sp4_h_l_15 <X> T_6_17.lc_trk_g2_2
 (25 9)  (313 281)  (313 281)  routing T_6_17.sp4_h_l_15 <X> T_6_17.lc_trk_g2_2
 (29 9)  (317 281)  (317 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 281)  (319 281)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 281)  (320 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 281)  (321 281)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.input_2_4
 (34 9)  (322 281)  (322 281)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.input_2_4
 (35 9)  (323 281)  (323 281)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.input_2_4
 (37 9)  (325 281)  (325 281)  LC_4 Logic Functioning bit
 (39 9)  (327 281)  (327 281)  LC_4 Logic Functioning bit
 (40 9)  (328 281)  (328 281)  LC_4 Logic Functioning bit
 (45 9)  (333 281)  (333 281)  LC_4 Logic Functioning bit
 (48 9)  (336 281)  (336 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (292 282)  (292 282)  routing T_6_17.sp4_h_r_6 <X> T_6_17.sp4_v_t_43
 (12 10)  (300 282)  (300 282)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_45
 (15 10)  (303 282)  (303 282)  routing T_6_17.tnl_op_5 <X> T_6_17.lc_trk_g2_5
 (17 10)  (305 282)  (305 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 282)  (319 282)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 282)  (323 282)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.input_2_5
 (41 10)  (329 282)  (329 282)  LC_5 Logic Functioning bit
 (5 11)  (293 283)  (293 283)  routing T_6_17.sp4_h_r_6 <X> T_6_17.sp4_v_t_43
 (13 11)  (301 283)  (301 283)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_45
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (306 283)  (306 283)  routing T_6_17.tnl_op_5 <X> T_6_17.lc_trk_g2_5
 (27 11)  (315 283)  (315 283)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 283)  (316 283)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 283)  (320 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (53 11)  (341 283)  (341 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (299 284)  (299 284)  routing T_6_17.sp4_h_l_40 <X> T_6_17.sp4_v_b_11
 (13 12)  (301 284)  (301 284)  routing T_6_17.sp4_h_l_40 <X> T_6_17.sp4_v_b_11
 (14 12)  (302 284)  (302 284)  routing T_6_17.sp4_v_t_21 <X> T_6_17.lc_trk_g3_0
 (21 12)  (309 284)  (309 284)  routing T_6_17.sp4_h_r_35 <X> T_6_17.lc_trk_g3_3
 (22 12)  (310 284)  (310 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 284)  (311 284)  routing T_6_17.sp4_h_r_35 <X> T_6_17.lc_trk_g3_3
 (24 12)  (312 284)  (312 284)  routing T_6_17.sp4_h_r_35 <X> T_6_17.lc_trk_g3_3
 (12 13)  (300 285)  (300 285)  routing T_6_17.sp4_h_l_40 <X> T_6_17.sp4_v_b_11
 (14 13)  (302 285)  (302 285)  routing T_6_17.sp4_v_t_21 <X> T_6_17.lc_trk_g3_0
 (16 13)  (304 285)  (304 285)  routing T_6_17.sp4_v_t_21 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (310 285)  (310 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 285)  (313 285)  routing T_6_17.sp4_r_v_b_42 <X> T_6_17.lc_trk_g3_2
 (0 14)  (288 286)  (288 286)  routing T_6_17.glb_netwk_6 <X> T_6_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 286)  (289 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (300 286)  (300 286)  routing T_6_17.sp4_v_t_46 <X> T_6_17.sp4_h_l_46
 (16 14)  (304 286)  (304 286)  routing T_6_17.sp4_v_t_16 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.sp4_v_t_16 <X> T_6_17.lc_trk_g3_5
 (0 15)  (288 287)  (288 287)  routing T_6_17.glb_netwk_6 <X> T_6_17.wire_logic_cluster/lc_7/s_r
 (10 15)  (298 287)  (298 287)  routing T_6_17.sp4_h_l_40 <X> T_6_17.sp4_v_t_47
 (11 15)  (299 287)  (299 287)  routing T_6_17.sp4_v_t_46 <X> T_6_17.sp4_h_l_46
 (22 15)  (310 287)  (310 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_17

 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 272)  (375 272)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (37 0)  (379 272)  (379 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (45 0)  (387 272)  (387 272)  LC_0 Logic Functioning bit
 (13 1)  (355 273)  (355 273)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_h_r_2
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 273)  (378 273)  LC_0 Logic Functioning bit
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (47 1)  (389 273)  (389 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (390 273)  (390 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (343 274)  (343 274)  routing T_7_17.glb_netwk_5 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (16 2)  (358 274)  (358 274)  routing T_7_17.sp4_v_b_13 <X> T_7_17.lc_trk_g0_5
 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 274)  (360 274)  routing T_7_17.sp4_v_b_13 <X> T_7_17.lc_trk_g0_5
 (31 2)  (373 274)  (373 274)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 274)  (376 274)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 274)  (378 274)  LC_1 Logic Functioning bit
 (37 2)  (379 274)  (379 274)  LC_1 Logic Functioning bit
 (38 2)  (380 274)  (380 274)  LC_1 Logic Functioning bit
 (39 2)  (381 274)  (381 274)  LC_1 Logic Functioning bit
 (45 2)  (387 274)  (387 274)  LC_1 Logic Functioning bit
 (0 3)  (342 275)  (342 275)  routing T_7_17.glb_netwk_5 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (18 3)  (360 275)  (360 275)  routing T_7_17.sp4_v_b_13 <X> T_7_17.lc_trk_g0_5
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (37 3)  (379 275)  (379 275)  LC_1 Logic Functioning bit
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (47 3)  (389 275)  (389 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 278)  (360 278)  routing T_7_17.wire_logic_cluster/lc_5/out <X> T_7_17.lc_trk_g1_5
 (36 6)  (378 278)  (378 278)  LC_3 Logic Functioning bit
 (38 6)  (380 278)  (380 278)  LC_3 Logic Functioning bit
 (41 6)  (383 278)  (383 278)  LC_3 Logic Functioning bit
 (43 6)  (385 278)  (385 278)  LC_3 Logic Functioning bit
 (45 6)  (387 278)  (387 278)  LC_3 Logic Functioning bit
 (26 7)  (368 279)  (368 279)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 279)  (370 279)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (379 279)  (379 279)  LC_3 Logic Functioning bit
 (39 7)  (381 279)  (381 279)  LC_3 Logic Functioning bit
 (40 7)  (382 279)  (382 279)  LC_3 Logic Functioning bit
 (42 7)  (384 279)  (384 279)  LC_3 Logic Functioning bit
 (21 8)  (363 280)  (363 280)  routing T_7_17.sp4_v_t_14 <X> T_7_17.lc_trk_g2_3
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (365 280)  (365 280)  routing T_7_17.sp4_v_t_14 <X> T_7_17.lc_trk_g2_3
 (26 8)  (368 280)  (368 280)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 280)  (373 280)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (43 8)  (385 280)  (385 280)  LC_4 Logic Functioning bit
 (46 8)  (388 280)  (388 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (357 281)  (357 281)  routing T_7_17.sp4_v_t_29 <X> T_7_17.lc_trk_g2_0
 (16 9)  (358 281)  (358 281)  routing T_7_17.sp4_v_t_29 <X> T_7_17.lc_trk_g2_0
 (17 9)  (359 281)  (359 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (369 281)  (369 281)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 281)  (370 281)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 281)  (374 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (377 281)  (377 281)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.input_2_4
 (37 9)  (379 281)  (379 281)  LC_4 Logic Functioning bit
 (43 9)  (385 281)  (385 281)  LC_4 Logic Functioning bit
 (19 10)  (361 282)  (361 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (363 282)  (363 282)  routing T_7_17.wire_logic_cluster/lc_7/out <X> T_7_17.lc_trk_g2_7
 (22 10)  (364 282)  (364 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 282)  (375 282)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 282)  (376 282)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 282)  (378 282)  LC_5 Logic Functioning bit
 (37 10)  (379 282)  (379 282)  LC_5 Logic Functioning bit
 (38 10)  (380 282)  (380 282)  LC_5 Logic Functioning bit
 (39 10)  (381 282)  (381 282)  LC_5 Logic Functioning bit
 (45 10)  (387 282)  (387 282)  LC_5 Logic Functioning bit
 (12 11)  (354 283)  (354 283)  routing T_7_17.sp4_h_l_45 <X> T_7_17.sp4_v_t_45
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 283)  (378 283)  LC_5 Logic Functioning bit
 (37 11)  (379 283)  (379 283)  LC_5 Logic Functioning bit
 (38 11)  (380 283)  (380 283)  LC_5 Logic Functioning bit
 (39 11)  (381 283)  (381 283)  LC_5 Logic Functioning bit
 (14 12)  (356 284)  (356 284)  routing T_7_17.sp4_h_r_40 <X> T_7_17.lc_trk_g3_0
 (21 12)  (363 284)  (363 284)  routing T_7_17.wire_logic_cluster/lc_3/out <X> T_7_17.lc_trk_g3_3
 (22 12)  (364 284)  (364 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (14 13)  (356 285)  (356 285)  routing T_7_17.sp4_h_r_40 <X> T_7_17.lc_trk_g3_0
 (15 13)  (357 285)  (357 285)  routing T_7_17.sp4_h_r_40 <X> T_7_17.lc_trk_g3_0
 (16 13)  (358 285)  (358 285)  routing T_7_17.sp4_h_r_40 <X> T_7_17.lc_trk_g3_0
 (17 13)  (359 285)  (359 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (16 14)  (358 286)  (358 286)  routing T_7_17.sp4_v_b_37 <X> T_7_17.lc_trk_g3_5
 (17 14)  (359 286)  (359 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 286)  (360 286)  routing T_7_17.sp4_v_b_37 <X> T_7_17.lc_trk_g3_5
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 286)  (375 286)  routing T_7_17.lc_trk_g2_0 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (37 14)  (379 286)  (379 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (39 14)  (381 286)  (381 286)  LC_7 Logic Functioning bit
 (45 14)  (387 286)  (387 286)  LC_7 Logic Functioning bit
 (3 15)  (345 287)  (345 287)  routing T_7_17.sp12_h_l_22 <X> T_7_17.sp12_v_t_22
 (10 15)  (352 287)  (352 287)  routing T_7_17.sp4_h_l_40 <X> T_7_17.sp4_v_t_47
 (12 15)  (354 287)  (354 287)  routing T_7_17.sp4_h_l_46 <X> T_7_17.sp4_v_t_46
 (18 15)  (360 287)  (360 287)  routing T_7_17.sp4_v_b_37 <X> T_7_17.lc_trk_g3_5
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit


RAM_Tile_8_17

 (14 0)  (410 272)  (410 272)  routing T_8_17.sp12_h_r_0 <X> T_8_17.lc_trk_g0_0
 (22 0)  (418 272)  (418 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (424 272)  (424 272)  routing T_8_17.lc_trk_g2_1 <X> T_8_17.wire_bram/ram/WDATA_15
 (29 0)  (425 272)  (425 272)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_15
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 273)  (410 273)  routing T_8_17.sp12_h_r_0 <X> T_8_17.lc_trk_g0_0
 (15 1)  (411 273)  (411 273)  routing T_8_17.sp12_h_r_0 <X> T_8_17.lc_trk_g0_0
 (17 1)  (413 273)  (413 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_5 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (11 2)  (407 274)  (407 274)  routing T_8_17.sp4_v_b_6 <X> T_8_17.sp4_v_t_39
 (13 2)  (409 274)  (409 274)  routing T_8_17.sp4_v_b_6 <X> T_8_17.sp4_v_t_39
 (14 2)  (410 274)  (410 274)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g0_4
 (27 2)  (423 274)  (423 274)  routing T_8_17.lc_trk_g3_1 <X> T_8_17.wire_bram/ram/WDATA_14
 (28 2)  (424 274)  (424 274)  routing T_8_17.lc_trk_g3_1 <X> T_8_17.wire_bram/ram/WDATA_14
 (29 2)  (425 274)  (425 274)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_14
 (38 2)  (434 274)  (434 274)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_14 sp4_v_b_34
 (0 3)  (396 275)  (396 275)  routing T_8_17.glb_netwk_5 <X> T_8_17.wire_bram/ram/RCLK
 (15 3)  (411 275)  (411 275)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g0_4
 (16 3)  (412 275)  (412 275)  routing T_8_17.sp4_h_l_1 <X> T_8_17.lc_trk_g0_4
 (17 3)  (413 275)  (413 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0
 (22 4)  (418 276)  (418 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (419 276)  (419 276)  routing T_8_17.sp12_h_l_16 <X> T_8_17.lc_trk_g1_3
 (28 4)  (424 276)  (424 276)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_bram/ram/WDATA_13
 (29 4)  (425 276)  (425 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (426 276)  (426 276)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_bram/ram/WDATA_13
 (38 4)  (434 276)  (434 276)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_13 sp4_v_t_25
 (21 5)  (417 277)  (417 277)  routing T_8_17.sp12_h_l_16 <X> T_8_17.lc_trk_g1_3
 (30 5)  (426 277)  (426 277)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_bram/ram/WDATA_13
 (27 6)  (423 278)  (423 278)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.wire_bram/ram/WDATA_12
 (29 6)  (425 278)  (425 278)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_12
 (8 7)  (404 279)  (404 279)  routing T_8_17.sp4_h_r_10 <X> T_8_17.sp4_v_t_41
 (9 7)  (405 279)  (405 279)  routing T_8_17.sp4_h_r_10 <X> T_8_17.sp4_v_t_41
 (10 7)  (406 279)  (406 279)  routing T_8_17.sp4_h_r_10 <X> T_8_17.sp4_v_t_41
 (12 7)  (408 279)  (408 279)  routing T_8_17.sp4_h_l_40 <X> T_8_17.sp4_v_t_40
 (30 7)  (426 279)  (426 279)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.wire_bram/ram/WDATA_12
 (38 7)  (434 279)  (434 279)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_12 sp4_v_b_6
 (15 8)  (411 280)  (411 280)  routing T_8_17.sp4_h_r_25 <X> T_8_17.lc_trk_g2_1
 (16 8)  (412 280)  (412 280)  routing T_8_17.sp4_h_r_25 <X> T_8_17.lc_trk_g2_1
 (17 8)  (413 280)  (413 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (39 8)  (435 280)  (435 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (18 9)  (414 281)  (414 281)  routing T_8_17.sp4_h_r_25 <X> T_8_17.lc_trk_g2_1
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g0_3 <X> T_8_17.wire_bram/ram/WDATA_11
 (37 9)  (433 281)  (433 281)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (14 10)  (410 282)  (410 282)  routing T_8_17.sp4_v_b_28 <X> T_8_17.lc_trk_g2_4
 (22 10)  (418 282)  (418 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (419 282)  (419 282)  routing T_8_17.sp4_h_r_31 <X> T_8_17.lc_trk_g2_7
 (24 10)  (420 282)  (420 282)  routing T_8_17.sp4_h_r_31 <X> T_8_17.lc_trk_g2_7
 (29 10)  (425 282)  (425 282)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_10
 (41 10)  (437 282)  (437 282)  Enable bit of Mux _out_links/OutMuxb_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_43
 (16 11)  (412 283)  (412 283)  routing T_8_17.sp4_v_b_28 <X> T_8_17.lc_trk_g2_4
 (17 11)  (413 283)  (413 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (417 283)  (417 283)  routing T_8_17.sp4_h_r_31 <X> T_8_17.lc_trk_g2_7
 (17 12)  (413 284)  (413 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (423 284)  (423 284)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.wire_bram/ram/WDATA_9
 (28 12)  (424 284)  (424 284)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.wire_bram/ram/WDATA_9
 (29 12)  (425 284)  (425 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_9
 (30 12)  (426 284)  (426 284)  routing T_8_17.lc_trk_g3_4 <X> T_8_17.wire_bram/ram/WDATA_9
 (38 13)  (434 285)  (434 285)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (410 286)  (410 286)  routing T_8_17.sp12_v_b_4 <X> T_8_17.lc_trk_g3_4
 (29 14)  (425 286)  (425 286)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_8
 (30 14)  (426 286)  (426 286)  routing T_8_17.lc_trk_g0_4 <X> T_8_17.wire_bram/ram/WDATA_8
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (14 15)  (410 287)  (410 287)  routing T_8_17.sp12_v_b_4 <X> T_8_17.lc_trk_g3_4
 (15 15)  (411 287)  (411 287)  routing T_8_17.sp12_v_b_4 <X> T_8_17.lc_trk_g3_4
 (17 15)  (413 287)  (413 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4


LogicTile_9_17

 (13 0)  (451 272)  (451 272)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_v_b_2
 (14 0)  (452 272)  (452 272)  routing T_9_17.lft_op_0 <X> T_9_17.lc_trk_g0_0
 (11 1)  (449 273)  (449 273)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_h_r_2
 (12 1)  (450 273)  (450 273)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_v_b_2
 (15 1)  (453 273)  (453 273)  routing T_9_17.lft_op_0 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp4_r_v_b_27 <X> T_9_17.lc_trk_g1_3
 (26 6)  (464 278)  (464 278)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 278)  (465 278)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (37 6)  (475 278)  (475 278)  LC_3 Logic Functioning bit
 (39 6)  (477 278)  (477 278)  LC_3 Logic Functioning bit
 (40 6)  (478 278)  (478 278)  LC_3 Logic Functioning bit
 (42 6)  (480 278)  (480 278)  LC_3 Logic Functioning bit
 (47 6)  (485 278)  (485 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 279)  (470 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (471 279)  (471 279)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.input_2_3
 (36 7)  (474 279)  (474 279)  LC_3 Logic Functioning bit
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (456 281)  (456 281)  routing T_9_17.sp4_r_v_b_33 <X> T_9_17.lc_trk_g2_1
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (25 9)  (463 281)  (463 281)  routing T_9_17.sp4_h_l_15 <X> T_9_17.lc_trk_g2_2
 (21 10)  (459 282)  (459 282)  routing T_9_17.sp4_h_l_34 <X> T_9_17.lc_trk_g2_7
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 282)  (461 282)  routing T_9_17.sp4_h_l_34 <X> T_9_17.lc_trk_g2_7
 (24 10)  (462 282)  (462 282)  routing T_9_17.sp4_h_l_34 <X> T_9_17.lc_trk_g2_7
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (51 10)  (489 282)  (489 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (459 283)  (459 283)  routing T_9_17.sp4_h_l_34 <X> T_9_17.lc_trk_g2_7
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (16 12)  (454 284)  (454 284)  routing T_9_17.sp12_v_t_14 <X> T_9_17.lc_trk_g3_1
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (456 285)  (456 285)  routing T_9_17.sp12_v_t_14 <X> T_9_17.lc_trk_g3_1
 (5 14)  (443 286)  (443 286)  routing T_9_17.sp4_v_b_9 <X> T_9_17.sp4_h_l_44
 (12 15)  (450 287)  (450 287)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_v_t_46


LogicTile_10_17

 (6 0)  (498 272)  (498 272)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_v_b_0
 (17 0)  (509 272)  (509 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 272)  (510 272)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g0_1
 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (41 0)  (533 272)  (533 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (5 1)  (497 273)  (497 273)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_v_b_0
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 273)  (516 273)  routing T_10_17.bot_op_2 <X> T_10_17.lc_trk_g0_2
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (40 1)  (532 273)  (532 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (42 1)  (534 273)  (534 273)  LC_0 Logic Functioning bit
 (43 1)  (535 273)  (535 273)  LC_0 Logic Functioning bit
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_5 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (500 274)  (500 274)  routing T_10_17.sp4_v_t_42 <X> T_10_17.sp4_h_l_36
 (9 2)  (501 274)  (501 274)  routing T_10_17.sp4_v_t_42 <X> T_10_17.sp4_h_l_36
 (10 2)  (502 274)  (502 274)  routing T_10_17.sp4_v_t_42 <X> T_10_17.sp4_h_l_36
 (25 2)  (517 274)  (517 274)  routing T_10_17.sp4_h_l_11 <X> T_10_17.lc_trk_g0_6
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 274)  (522 274)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 274)  (527 274)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_1
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (42 2)  (534 274)  (534 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_5 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (5 3)  (497 275)  (497 275)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_v_t_37
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 275)  (515 275)  routing T_10_17.sp4_h_l_11 <X> T_10_17.lc_trk_g0_6
 (24 3)  (516 275)  (516 275)  routing T_10_17.sp4_h_l_11 <X> T_10_17.lc_trk_g0_6
 (25 3)  (517 275)  (517 275)  routing T_10_17.sp4_h_l_11 <X> T_10_17.lc_trk_g0_6
 (26 3)  (518 275)  (518 275)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 275)  (524 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (525 275)  (525 275)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_1
 (34 3)  (526 275)  (526 275)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_1
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (40 3)  (532 275)  (532 275)  LC_1 Logic Functioning bit
 (41 3)  (533 275)  (533 275)  LC_1 Logic Functioning bit
 (42 3)  (534 275)  (534 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (6 4)  (498 276)  (498 276)  routing T_10_17.sp4_h_r_10 <X> T_10_17.sp4_v_b_3
 (15 4)  (507 276)  (507 276)  routing T_10_17.top_op_1 <X> T_10_17.lc_trk_g1_1
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (518 276)  (518 276)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (41 4)  (533 276)  (533 276)  LC_2 Logic Functioning bit
 (42 4)  (534 276)  (534 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (50 4)  (542 276)  (542 276)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (510 277)  (510 277)  routing T_10_17.top_op_1 <X> T_10_17.lc_trk_g1_1
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (12 6)  (504 278)  (504 278)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_l_40
 (13 6)  (505 278)  (505 278)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_v_t_40
 (14 6)  (506 278)  (506 278)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (21 6)  (513 278)  (513 278)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g1_7
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (3 7)  (495 279)  (495 279)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_v_t_23
 (9 7)  (501 279)  (501 279)  routing T_10_17.sp4_v_b_8 <X> T_10_17.sp4_v_t_41
 (10 7)  (502 279)  (502 279)  routing T_10_17.sp4_v_b_8 <X> T_10_17.sp4_v_t_41
 (15 7)  (507 279)  (507 279)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 279)  (515 279)  routing T_10_17.sp4_h_r_6 <X> T_10_17.lc_trk_g1_6
 (24 7)  (516 279)  (516 279)  routing T_10_17.sp4_h_r_6 <X> T_10_17.lc_trk_g1_6
 (25 7)  (517 279)  (517 279)  routing T_10_17.sp4_h_r_6 <X> T_10_17.lc_trk_g1_6
 (26 7)  (518 279)  (518 279)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (22 8)  (514 280)  (514 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 280)  (515 280)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g2_3
 (24 8)  (516 280)  (516 280)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g2_3
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (50 8)  (542 280)  (542 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (543 280)  (543 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (513 281)  (513 281)  routing T_10_17.sp4_h_r_27 <X> T_10_17.lc_trk_g2_3
 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 281)  (522 281)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (45 9)  (537 281)  (537 281)  LC_4 Logic Functioning bit
 (8 10)  (500 282)  (500 282)  routing T_10_17.sp4_v_t_36 <X> T_10_17.sp4_h_l_42
 (9 10)  (501 282)  (501 282)  routing T_10_17.sp4_v_t_36 <X> T_10_17.sp4_h_l_42
 (10 10)  (502 282)  (502 282)  routing T_10_17.sp4_v_t_36 <X> T_10_17.sp4_h_l_42
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (517 282)  (517 282)  routing T_10_17.sp4_v_b_30 <X> T_10_17.lc_trk_g2_6
 (4 11)  (496 283)  (496 283)  routing T_10_17.sp4_v_b_1 <X> T_10_17.sp4_h_l_43
 (21 11)  (513 283)  (513 283)  routing T_10_17.sp4_r_v_b_39 <X> T_10_17.lc_trk_g2_7
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_v_b_30 <X> T_10_17.lc_trk_g2_6
 (12 12)  (504 284)  (504 284)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (11 13)  (503 285)  (503 285)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (13 13)  (505 285)  (505 285)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (14 13)  (506 285)  (506 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (15 13)  (507 285)  (507 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (16 13)  (508 285)  (508 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (500 286)  (500 286)  routing T_10_17.sp4_v_t_47 <X> T_10_17.sp4_h_l_47
 (9 14)  (501 286)  (501 286)  routing T_10_17.sp4_v_t_47 <X> T_10_17.sp4_h_l_47
 (14 14)  (506 286)  (506 286)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g3_4
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp4_h_r_31 <X> T_10_17.lc_trk_g3_7
 (24 14)  (516 286)  (516 286)  routing T_10_17.sp4_h_r_31 <X> T_10_17.lc_trk_g3_7
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp4_h_r_31 <X> T_10_17.lc_trk_g3_7
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (45 15)  (537 287)  (537 287)  LC_7 Logic Functioning bit
 (46 15)  (538 287)  (538 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_17

 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 272)  (569 272)  routing T_11_17.sp4_v_b_19 <X> T_11_17.lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.sp4_v_b_19 <X> T_11_17.lc_trk_g0_3
 (25 0)  (571 272)  (571 272)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g0_2
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (46 0)  (592 272)  (592 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (564 273)  (564 273)  routing T_11_17.sp4_r_v_b_34 <X> T_11_17.lc_trk_g0_1
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 273)  (579 273)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.input_2_0
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_5 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (549 274)  (549 274)  routing T_11_17.sp12_v_t_23 <X> T_11_17.sp12_h_l_23
 (8 2)  (554 274)  (554 274)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_h_l_36
 (10 2)  (556 274)  (556 274)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_h_l_36
 (14 2)  (560 274)  (560 274)  routing T_11_17.lft_op_4 <X> T_11_17.lc_trk_g0_4
 (15 2)  (561 274)  (561 274)  routing T_11_17.bot_op_5 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (46 2)  (592 274)  (592 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (596 274)  (596 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_5 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (15 3)  (561 275)  (561 275)  routing T_11_17.lft_op_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (51 3)  (597 275)  (597 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (52 4)  (598 276)  (598 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (564 277)  (564 277)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (45 5)  (591 277)  (591 277)  LC_2 Logic Functioning bit
 (14 6)  (560 278)  (560 278)  routing T_11_17.bnr_op_4 <X> T_11_17.lc_trk_g1_4
 (21 6)  (567 278)  (567 278)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g1_7
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 278)  (581 278)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_3
 (40 6)  (586 278)  (586 278)  LC_3 Logic Functioning bit
 (14 7)  (560 279)  (560 279)  routing T_11_17.bnr_op_4 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_3
 (10 8)  (556 280)  (556 280)  routing T_11_17.sp4_v_t_39 <X> T_11_17.sp4_h_r_7
 (21 8)  (567 280)  (567 280)  routing T_11_17.rgt_op_3 <X> T_11_17.lc_trk_g2_3
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.rgt_op_3 <X> T_11_17.lc_trk_g2_3
 (25 8)  (571 280)  (571 280)  routing T_11_17.sp12_v_t_1 <X> T_11_17.lc_trk_g2_2
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (51 8)  (597 280)  (597 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (560 281)  (560 281)  routing T_11_17.tnl_op_0 <X> T_11_17.lc_trk_g2_0
 (15 9)  (561 281)  (561 281)  routing T_11_17.tnl_op_0 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.sp12_v_t_1 <X> T_11_17.lc_trk_g2_2
 (25 9)  (571 281)  (571 281)  routing T_11_17.sp12_v_t_1 <X> T_11_17.lc_trk_g2_2
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (45 9)  (591 281)  (591 281)  LC_4 Logic Functioning bit
 (53 9)  (599 281)  (599 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 282)  (581 282)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_5
 (40 10)  (586 282)  (586 282)  LC_5 Logic Functioning bit
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_r_v_b_36 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 283)  (579 283)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_5
 (34 11)  (580 283)  (580 283)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_5
 (12 12)  (558 284)  (558 284)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_h_r_11
 (14 12)  (560 284)  (560 284)  routing T_11_17.rgt_op_0 <X> T_11_17.lc_trk_g3_0
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (40 12)  (586 284)  (586 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (47 12)  (593 284)  (593 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (596 284)  (596 284)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (598 284)  (598 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (561 285)  (561 285)  routing T_11_17.rgt_op_0 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp4_v_b_42 <X> T_11_17.lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.sp4_v_b_42 <X> T_11_17.lc_trk_g3_2
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (48 13)  (594 285)  (594 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 286)  (560 286)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g3_4
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 286)  (581 286)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (40 14)  (586 286)  (586 286)  LC_7 Logic Functioning bit
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (564 287)  (564 287)  routing T_11_17.sp4_r_v_b_45 <X> T_11_17.lc_trk_g3_5
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.tnr_op_6 <X> T_11_17.lc_trk_g3_6
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 287)  (579 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (34 15)  (580 287)  (580 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.input_2_7


LogicTile_12_17

 (25 0)  (625 272)  (625 272)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g0_2
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 273)  (635 273)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.input_2_0
 (47 1)  (647 273)  (647 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_5 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (605 274)  (605 274)  routing T_12_17.sp4_v_t_43 <X> T_12_17.sp4_h_l_37
 (14 2)  (614 274)  (614 274)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g0_4
 (15 2)  (615 274)  (615 274)  routing T_12_17.sp4_h_r_21 <X> T_12_17.lc_trk_g0_5
 (16 2)  (616 274)  (616 274)  routing T_12_17.sp4_h_r_21 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 274)  (618 274)  routing T_12_17.sp4_h_r_21 <X> T_12_17.lc_trk_g0_5
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (0 3)  (600 275)  (600 275)  routing T_12_17.glb_netwk_5 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (4 3)  (604 275)  (604 275)  routing T_12_17.sp4_v_t_43 <X> T_12_17.sp4_h_l_37
 (6 3)  (606 275)  (606 275)  routing T_12_17.sp4_v_t_43 <X> T_12_17.sp4_h_l_37
 (8 3)  (608 275)  (608 275)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_36
 (9 3)  (609 275)  (609 275)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_36
 (10 3)  (610 275)  (610 275)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_36
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 275)  (618 275)  routing T_12_17.sp4_h_r_21 <X> T_12_17.lc_trk_g0_5
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (45 3)  (645 275)  (645 275)  LC_1 Logic Functioning bit
 (47 3)  (647 275)  (647 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (615 276)  (615 276)  routing T_12_17.sp4_v_b_17 <X> T_12_17.lc_trk_g1_1
 (16 4)  (616 276)  (616 276)  routing T_12_17.sp4_v_b_17 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.top_op_2 <X> T_12_17.lc_trk_g1_2
 (25 5)  (625 277)  (625 277)  routing T_12_17.top_op_2 <X> T_12_17.lc_trk_g1_2
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 277)  (635 277)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.input_2_2
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (45 5)  (645 277)  (645 277)  LC_2 Logic Functioning bit
 (47 5)  (647 277)  (647 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (653 277)  (653 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (605 278)  (605 278)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_38
 (14 6)  (614 278)  (614 278)  routing T_12_17.lft_op_4 <X> T_12_17.lc_trk_g1_4
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 278)  (640 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (4 7)  (604 279)  (604 279)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_38
 (6 7)  (606 279)  (606 279)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_38
 (15 7)  (615 279)  (615 279)  routing T_12_17.lft_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp4_v_b_22 <X> T_12_17.lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.sp4_v_b_22 <X> T_12_17.lc_trk_g1_6
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (3 8)  (603 280)  (603 280)  routing T_12_17.sp12_v_t_22 <X> T_12_17.sp12_v_b_1
 (14 8)  (614 280)  (614 280)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g2_0
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g2_1
 (21 8)  (621 280)  (621 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 280)  (635 280)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_4
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (14 9)  (614 281)  (614 281)  routing T_12_17.bnl_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (45 9)  (645 281)  (645 281)  LC_4 Logic Functioning bit
 (9 10)  (609 282)  (609 282)  routing T_12_17.sp4_v_b_7 <X> T_12_17.sp4_h_l_42
 (14 10)  (614 282)  (614 282)  routing T_12_17.bnl_op_4 <X> T_12_17.lc_trk_g2_4
 (16 10)  (616 282)  (616 282)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.tnl_op_7 <X> T_12_17.lc_trk_g2_7
 (25 10)  (625 282)  (625 282)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 282)  (640 282)  LC_5 Logic Functioning bit
 (42 10)  (642 282)  (642 282)  LC_5 Logic Functioning bit
 (14 11)  (614 283)  (614 283)  routing T_12_17.bnl_op_4 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (618 283)  (618 283)  routing T_12_17.sp4_v_b_37 <X> T_12_17.lc_trk_g2_5
 (21 11)  (621 283)  (621 283)  routing T_12_17.tnl_op_7 <X> T_12_17.lc_trk_g2_7
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 283)  (623 283)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp4_r_v_b_41 <X> T_12_17.lc_trk_g3_1
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 285)  (634 285)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.input_2_6
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (609 286)  (609 286)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_h_l_47
 (10 14)  (610 286)  (610 286)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_h_l_47
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 286)  (618 286)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g3_5
 (21 14)  (621 286)  (621 286)  routing T_12_17.bnl_op_7 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 286)  (636 286)  LC_7 Logic Functioning bit
 (46 14)  (646 286)  (646 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (650 286)  (650 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (651 286)  (651 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (653 286)  (653 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (621 287)  (621 287)  routing T_12_17.bnl_op_7 <X> T_12_17.lc_trk_g3_7
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0


LogicTile_13_17

 (25 0)  (679 272)  (679 272)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g0_2
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.input_2_0
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp12_h_r_8 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (51 1)  (705 273)  (705 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_5 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (675 274)  (675 274)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g0_7
 (0 3)  (654 275)  (654 275)  routing T_13_17.glb_netwk_5 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 276)  (689 276)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.input_2_2
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (47 4)  (701 276)  (701 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (14 5)  (668 277)  (668 277)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g1_0
 (15 5)  (669 277)  (669 277)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (45 5)  (699 277)  (699 277)  LC_2 Logic Functioning bit
 (15 6)  (669 278)  (669 278)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (18 7)  (672 279)  (672 279)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g1_5
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (10 8)  (664 280)  (664 280)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_r_7
 (14 8)  (668 280)  (668 280)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (21 8)  (675 280)  (675 280)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g2_3
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g2_3
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (14 9)  (668 281)  (668 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (15 9)  (669 281)  (669 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (10 11)  (664 283)  (664 283)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_v_t_42
 (14 11)  (668 283)  (668 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (15 11)  (669 283)  (669 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (21 12)  (675 284)  (675 284)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (40 12)  (694 284)  (694 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (14 13)  (668 285)  (668 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (15 13)  (669 285)  (669 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp12_v_t_9 <X> T_13_17.lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 286)  (666 286)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_h_l_46
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (50 14)  (704 286)  (704 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 286)  (705 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (665 287)  (665 287)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_h_l_46
 (13 15)  (667 287)  (667 287)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_h_l_46
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (51 15)  (705 287)  (705 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_0 wire_logic_cluster/lc_7/clk
 (6 2)  (714 274)  (714 274)  routing T_14_17.sp4_h_l_42 <X> T_14_17.sp4_v_t_37
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (25 4)  (733 276)  (733 276)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 277)  (731 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (14 8)  (722 280)  (722 280)  routing T_14_17.sp4_v_b_24 <X> T_14_17.lc_trk_g2_0
 (3 9)  (711 281)  (711 281)  routing T_14_17.sp12_h_l_22 <X> T_14_17.sp12_v_b_1
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_v_b_24 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (52 10)  (760 282)  (760 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (45 11)  (753 283)  (753 283)  LC_5 Logic Functioning bit
 (15 12)  (723 284)  (723 284)  routing T_14_17.sp4_v_t_28 <X> T_14_17.lc_trk_g3_1
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_v_t_28 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_17

 (12 6)  (774 278)  (774 278)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_h_l_40
 (11 7)  (773 279)  (773 279)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_h_l_40
 (13 7)  (775 279)  (775 279)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_h_l_40
 (12 10)  (774 282)  (774 282)  routing T_15_17.sp4_v_t_45 <X> T_15_17.sp4_h_l_45
 (11 11)  (773 283)  (773 283)  routing T_15_17.sp4_v_t_45 <X> T_15_17.sp4_h_l_45


LogicTile_16_17

 (9 10)  (825 282)  (825 282)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_h_l_42
 (10 10)  (826 282)  (826 282)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_h_l_42


LogicTile_18_17

 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_5 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_5 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 279)  (953 279)  routing T_18_17.sp4_r_v_b_30 <X> T_18_17.lc_trk_g1_6
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (39 12)  (967 284)  (967 284)  LC_6 Logic Functioning bit
 (45 12)  (973 284)  (973 284)  LC_6 Logic Functioning bit
 (46 12)  (974 284)  (974 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (38 13)  (966 285)  (966 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit


LogicTile_19_17

 (3 5)  (985 277)  (985 277)  routing T_19_17.sp12_h_l_23 <X> T_19_17.sp12_h_r_0


LogicTile_30_17

 (12 0)  (1576 272)  (1576 272)  routing T_30_17.sp4_v_t_39 <X> T_30_17.sp4_h_r_2


LogicTile_31_17

 (3 5)  (1621 277)  (1621 277)  routing T_31_17.sp12_h_l_23 <X> T_31_17.sp12_h_r_0


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g1_2 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1740 277)  (1740 277)  routing T_33_17.lc_trk_g1_2 <X> T_33_17.wire_gbuf/in
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 10)  (1731 282)  (1731 282)  routing T_33_17.span12_horz_3 <X> T_33_17.lc_trk_g1_3
 (7 10)  (1733 282)  (1733 282)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
 (8 10)  (1734 282)  (1734 282)  routing T_33_17.span12_horz_3 <X> T_33_17.lc_trk_g1_3
 (4 11)  (1730 283)  (1730 283)  routing T_33_17.span4_horz_26 <X> T_33_17.lc_trk_g1_2
 (5 11)  (1731 283)  (1731 283)  routing T_33_17.span4_horz_26 <X> T_33_17.lc_trk_g1_2
 (6 11)  (1732 283)  (1732 283)  routing T_33_17.span4_horz_26 <X> T_33_17.lc_trk_g1_2
 (7 11)  (1733 283)  (1733 283)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_26 lc_trk_g1_2
 (8 11)  (1734 283)  (1734 283)  routing T_33_17.span12_horz_3 <X> T_33_17.lc_trk_g1_3


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (6 4)  (11 260)  (11 260)  routing T_0_16.span4_horz_5 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_5 lc_trk_g0_5
 (8 4)  (9 260)  (9 260)  routing T_0_16.span4_horz_5 <X> T_0_16.lc_trk_g0_5
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_gbuf/in
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7


LogicTile_1_16

 (21 0)  (39 256)  (39 256)  routing T_1_16.wire_logic_cluster/lc_3/out <X> T_1_16.lc_trk_g0_3
 (22 0)  (40 256)  (40 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (1 2)  (19 258)  (19 258)  routing T_1_16.glb_netwk_5 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (2 2)  (20 258)  (20 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (32 258)  (32 258)  routing T_1_16.bnr_op_4 <X> T_1_16.lc_trk_g0_4
 (0 3)  (18 259)  (18 259)  routing T_1_16.glb_netwk_5 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (14 3)  (32 259)  (32 259)  routing T_1_16.bnr_op_4 <X> T_1_16.lc_trk_g0_4
 (17 3)  (35 259)  (35 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 6)  (44 262)  (44 262)  routing T_1_16.lc_trk_g2_5 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 262)  (45 262)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 262)  (46 262)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 262)  (47 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 262)  (49 262)  routing T_1_16.lc_trk_g0_4 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 262)  (50 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 262)  (54 262)  LC_3 Logic Functioning bit
 (37 6)  (55 262)  (55 262)  LC_3 Logic Functioning bit
 (38 6)  (56 262)  (56 262)  LC_3 Logic Functioning bit
 (39 6)  (57 262)  (57 262)  LC_3 Logic Functioning bit
 (45 6)  (63 262)  (63 262)  LC_3 Logic Functioning bit
 (28 7)  (46 263)  (46 263)  routing T_1_16.lc_trk_g2_5 <X> T_1_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 263)  (47 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 263)  (48 263)  routing T_1_16.lc_trk_g3_3 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 263)  (50 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (53 263)  (53 263)  routing T_1_16.lc_trk_g0_3 <X> T_1_16.input_2_3
 (36 7)  (54 263)  (54 263)  LC_3 Logic Functioning bit
 (37 7)  (55 263)  (55 263)  LC_3 Logic Functioning bit
 (38 7)  (56 263)  (56 263)  LC_3 Logic Functioning bit
 (45 7)  (63 263)  (63 263)  LC_3 Logic Functioning bit
 (48 7)  (66 263)  (66 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (71 263)  (71 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 10)  (35 266)  (35 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (36 267)  (36 267)  routing T_1_16.sp4_r_v_b_37 <X> T_1_16.lc_trk_g2_5
 (22 12)  (40 268)  (40 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 268)  (42 268)  routing T_1_16.tnr_op_3 <X> T_1_16.lc_trk_g3_3
 (0 14)  (18 270)  (18 270)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 270)  (19 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (21 270)  (21 270)  routing T_1_16.sp12_h_r_1 <X> T_1_16.sp12_v_t_22
 (0 15)  (18 271)  (18 271)  routing T_1_16.glb_netwk_6 <X> T_1_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (21 271)  (21 271)  routing T_1_16.sp12_h_r_1 <X> T_1_16.sp12_v_t_22


LogicTile_2_16

 (12 0)  (84 256)  (84 256)  routing T_2_16.sp4_v_b_8 <X> T_2_16.sp4_h_r_2
 (21 0)  (93 256)  (93 256)  routing T_2_16.bnr_op_3 <X> T_2_16.lc_trk_g0_3
 (22 0)  (94 256)  (94 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (98 256)  (98 256)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 256)  (99 256)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 256)  (101 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 256)  (104 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 256)  (105 256)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 256)  (106 256)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (11 1)  (83 257)  (83 257)  routing T_2_16.sp4_v_b_8 <X> T_2_16.sp4_h_r_2
 (13 1)  (85 257)  (85 257)  routing T_2_16.sp4_v_b_8 <X> T_2_16.sp4_h_r_2
 (21 1)  (93 257)  (93 257)  routing T_2_16.bnr_op_3 <X> T_2_16.lc_trk_g0_3
 (27 1)  (99 257)  (99 257)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 257)  (100 257)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 257)  (101 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 257)  (102 257)  routing T_2_16.lc_trk_g1_2 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 257)  (103 257)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 257)  (104 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 257)  (105 257)  routing T_2_16.lc_trk_g2_0 <X> T_2_16.input_2_0
 (43 1)  (115 257)  (115 257)  LC_0 Logic Functioning bit
 (46 1)  (118 257)  (118 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (14 2)  (86 258)  (86 258)  routing T_2_16.bnr_op_4 <X> T_2_16.lc_trk_g0_4
 (22 2)  (94 258)  (94 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (97 258)  (97 258)  routing T_2_16.sp4_v_b_6 <X> T_2_16.lc_trk_g0_6
 (29 2)  (101 258)  (101 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 258)  (102 258)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 258)  (103 258)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 258)  (104 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 258)  (106 258)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 258)  (108 258)  LC_1 Logic Functioning bit
 (38 2)  (110 258)  (110 258)  LC_1 Logic Functioning bit
 (14 3)  (86 259)  (86 259)  routing T_2_16.bnr_op_4 <X> T_2_16.lc_trk_g0_4
 (17 3)  (89 259)  (89 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (93 259)  (93 259)  routing T_2_16.sp4_r_v_b_31 <X> T_2_16.lc_trk_g0_7
 (22 3)  (94 259)  (94 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (95 259)  (95 259)  routing T_2_16.sp4_v_b_6 <X> T_2_16.lc_trk_g0_6
 (36 3)  (108 259)  (108 259)  LC_1 Logic Functioning bit
 (38 3)  (110 259)  (110 259)  LC_1 Logic Functioning bit
 (5 4)  (77 260)  (77 260)  routing T_2_16.sp4_v_t_38 <X> T_2_16.sp4_h_r_3
 (15 4)  (87 260)  (87 260)  routing T_2_16.sp4_v_b_17 <X> T_2_16.lc_trk_g1_1
 (16 4)  (88 260)  (88 260)  routing T_2_16.sp4_v_b_17 <X> T_2_16.lc_trk_g1_1
 (17 4)  (89 260)  (89 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (94 260)  (94 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 260)  (96 260)  routing T_2_16.top_op_3 <X> T_2_16.lc_trk_g1_3
 (25 4)  (97 260)  (97 260)  routing T_2_16.sp4_h_r_10 <X> T_2_16.lc_trk_g1_2
 (27 4)  (99 260)  (99 260)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 260)  (101 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 260)  (102 260)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 260)  (104 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (110 260)  (110 260)  LC_2 Logic Functioning bit
 (39 4)  (111 260)  (111 260)  LC_2 Logic Functioning bit
 (40 4)  (112 260)  (112 260)  LC_2 Logic Functioning bit
 (41 4)  (113 260)  (113 260)  LC_2 Logic Functioning bit
 (42 4)  (114 260)  (114 260)  LC_2 Logic Functioning bit
 (43 4)  (115 260)  (115 260)  LC_2 Logic Functioning bit
 (50 4)  (122 260)  (122 260)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (93 261)  (93 261)  routing T_2_16.top_op_3 <X> T_2_16.lc_trk_g1_3
 (22 5)  (94 261)  (94 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (95 261)  (95 261)  routing T_2_16.sp4_h_r_10 <X> T_2_16.lc_trk_g1_2
 (24 5)  (96 261)  (96 261)  routing T_2_16.sp4_h_r_10 <X> T_2_16.lc_trk_g1_2
 (26 5)  (98 261)  (98 261)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 261)  (99 261)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 261)  (100 261)  routing T_2_16.lc_trk_g3_3 <X> T_2_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 261)  (101 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 261)  (102 261)  routing T_2_16.lc_trk_g1_6 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 261)  (103 261)  routing T_2_16.lc_trk_g0_3 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (39 5)  (111 261)  (111 261)  LC_2 Logic Functioning bit
 (40 5)  (112 261)  (112 261)  LC_2 Logic Functioning bit
 (42 5)  (114 261)  (114 261)  LC_2 Logic Functioning bit
 (15 6)  (87 262)  (87 262)  routing T_2_16.bot_op_5 <X> T_2_16.lc_trk_g1_5
 (17 6)  (89 262)  (89 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (97 262)  (97 262)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (27 6)  (99 262)  (99 262)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 262)  (101 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 262)  (102 262)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 262)  (103 262)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 262)  (104 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (112 262)  (112 262)  LC_3 Logic Functioning bit
 (41 6)  (113 262)  (113 262)  LC_3 Logic Functioning bit
 (42 6)  (114 262)  (114 262)  LC_3 Logic Functioning bit
 (43 6)  (115 262)  (115 262)  LC_3 Logic Functioning bit
 (22 7)  (94 263)  (94 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (95 263)  (95 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (24 7)  (96 263)  (96 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (25 7)  (97 263)  (97 263)  routing T_2_16.sp4_h_l_11 <X> T_2_16.lc_trk_g1_6
 (26 7)  (98 263)  (98 263)  routing T_2_16.lc_trk_g0_3 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 263)  (101 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 263)  (103 263)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (112 263)  (112 263)  LC_3 Logic Functioning bit
 (42 7)  (114 263)  (114 263)  LC_3 Logic Functioning bit
 (6 8)  (78 264)  (78 264)  routing T_2_16.sp4_v_t_38 <X> T_2_16.sp4_v_b_6
 (5 9)  (77 265)  (77 265)  routing T_2_16.sp4_v_t_38 <X> T_2_16.sp4_v_b_6
 (14 9)  (86 265)  (86 265)  routing T_2_16.sp4_h_r_24 <X> T_2_16.lc_trk_g2_0
 (15 9)  (87 265)  (87 265)  routing T_2_16.sp4_h_r_24 <X> T_2_16.lc_trk_g2_0
 (16 9)  (88 265)  (88 265)  routing T_2_16.sp4_h_r_24 <X> T_2_16.lc_trk_g2_0
 (17 9)  (89 265)  (89 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 10)  (99 266)  (99 266)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 266)  (101 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 266)  (104 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 266)  (105 266)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 266)  (106 266)  routing T_2_16.lc_trk_g3_1 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (112 266)  (112 266)  LC_5 Logic Functioning bit
 (42 10)  (114 266)  (114 266)  LC_5 Logic Functioning bit
 (46 10)  (118 266)  (118 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (80 267)  (80 267)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_v_t_42
 (9 11)  (81 267)  (81 267)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_v_t_42
 (30 11)  (102 267)  (102 267)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (40 11)  (112 267)  (112 267)  LC_5 Logic Functioning bit
 (42 11)  (114 267)  (114 267)  LC_5 Logic Functioning bit
 (53 11)  (125 267)  (125 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (87 268)  (87 268)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g3_1
 (16 12)  (88 268)  (88 268)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g3_1
 (17 12)  (89 268)  (89 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (93 268)  (93 268)  routing T_2_16.wire_logic_cluster/lc_3/out <X> T_2_16.lc_trk_g3_3
 (22 12)  (94 268)  (94 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (15 13)  (87 269)  (87 269)  routing T_2_16.tnr_op_0 <X> T_2_16.lc_trk_g3_0
 (17 13)  (89 269)  (89 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (90 269)  (90 269)  routing T_2_16.sp4_h_r_25 <X> T_2_16.lc_trk_g3_1
 (22 13)  (94 269)  (94 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (95 269)  (95 269)  routing T_2_16.sp4_v_b_42 <X> T_2_16.lc_trk_g3_2
 (24 13)  (96 269)  (96 269)  routing T_2_16.sp4_v_b_42 <X> T_2_16.lc_trk_g3_2
 (3 14)  (75 270)  (75 270)  routing T_2_16.sp12_h_r_1 <X> T_2_16.sp12_v_t_22
 (15 14)  (87 270)  (87 270)  routing T_2_16.rgt_op_5 <X> T_2_16.lc_trk_g3_5
 (17 14)  (89 270)  (89 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (90 270)  (90 270)  routing T_2_16.rgt_op_5 <X> T_2_16.lc_trk_g3_5
 (27 14)  (99 270)  (99 270)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 270)  (101 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 270)  (104 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 270)  (106 270)  routing T_2_16.lc_trk_g1_1 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 270)  (107 270)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.input_2_7
 (38 14)  (110 270)  (110 270)  LC_7 Logic Functioning bit
 (3 15)  (75 271)  (75 271)  routing T_2_16.sp12_h_r_1 <X> T_2_16.sp12_v_t_22
 (8 15)  (80 271)  (80 271)  routing T_2_16.sp4_h_r_10 <X> T_2_16.sp4_v_t_47
 (9 15)  (81 271)  (81 271)  routing T_2_16.sp4_h_r_10 <X> T_2_16.sp4_v_t_47
 (27 15)  (99 271)  (99 271)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 271)  (100 271)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 271)  (101 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 271)  (102 271)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 271)  (104 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 271)  (107 271)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.input_2_7
 (39 15)  (111 271)  (111 271)  LC_7 Logic Functioning bit
 (40 15)  (112 271)  (112 271)  LC_7 Logic Functioning bit


LogicTile_3_16

 (15 0)  (141 256)  (141 256)  routing T_3_16.bot_op_1 <X> T_3_16.lc_trk_g0_1
 (17 0)  (143 256)  (143 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (147 256)  (147 256)  routing T_3_16.lft_op_3 <X> T_3_16.lc_trk_g0_3
 (22 0)  (148 256)  (148 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (150 256)  (150 256)  routing T_3_16.lft_op_3 <X> T_3_16.lc_trk_g0_3
 (6 4)  (132 260)  (132 260)  routing T_3_16.sp4_v_t_37 <X> T_3_16.sp4_v_b_3
 (22 4)  (148 260)  (148 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (150 260)  (150 260)  routing T_3_16.bot_op_3 <X> T_3_16.lc_trk_g1_3
 (29 4)  (155 260)  (155 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 260)  (157 260)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 260)  (158 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 260)  (160 260)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (166 260)  (166 260)  LC_2 Logic Functioning bit
 (42 4)  (168 260)  (168 260)  LC_2 Logic Functioning bit
 (5 5)  (131 261)  (131 261)  routing T_3_16.sp4_v_t_37 <X> T_3_16.sp4_v_b_3
 (40 5)  (166 261)  (166 261)  LC_2 Logic Functioning bit
 (42 5)  (168 261)  (168 261)  LC_2 Logic Functioning bit
 (48 5)  (174 261)  (174 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (148 262)  (148 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 262)  (149 262)  routing T_3_16.sp4_h_r_7 <X> T_3_16.lc_trk_g1_7
 (24 6)  (150 262)  (150 262)  routing T_3_16.sp4_h_r_7 <X> T_3_16.lc_trk_g1_7
 (27 6)  (153 262)  (153 262)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 262)  (154 262)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 262)  (155 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 262)  (157 262)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 262)  (158 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 262)  (159 262)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 262)  (160 262)  routing T_3_16.lc_trk_g3_5 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 262)  (162 262)  LC_3 Logic Functioning bit
 (38 6)  (164 262)  (164 262)  LC_3 Logic Functioning bit
 (41 6)  (167 262)  (167 262)  LC_3 Logic Functioning bit
 (43 6)  (169 262)  (169 262)  LC_3 Logic Functioning bit
 (50 6)  (176 262)  (176 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (141 263)  (141 263)  routing T_3_16.bot_op_4 <X> T_3_16.lc_trk_g1_4
 (17 7)  (143 263)  (143 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (147 263)  (147 263)  routing T_3_16.sp4_h_r_7 <X> T_3_16.lc_trk_g1_7
 (22 7)  (148 263)  (148 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (149 263)  (149 263)  routing T_3_16.sp4_v_b_22 <X> T_3_16.lc_trk_g1_6
 (24 7)  (150 263)  (150 263)  routing T_3_16.sp4_v_b_22 <X> T_3_16.lc_trk_g1_6
 (26 7)  (152 263)  (152 263)  routing T_3_16.lc_trk_g0_3 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 263)  (155 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 263)  (156 263)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 263)  (162 263)  LC_3 Logic Functioning bit
 (38 7)  (164 263)  (164 263)  LC_3 Logic Functioning bit
 (39 7)  (165 263)  (165 263)  LC_3 Logic Functioning bit
 (40 7)  (166 263)  (166 263)  LC_3 Logic Functioning bit
 (41 7)  (167 263)  (167 263)  LC_3 Logic Functioning bit
 (42 7)  (168 263)  (168 263)  LC_3 Logic Functioning bit
 (43 7)  (169 263)  (169 263)  LC_3 Logic Functioning bit
 (51 7)  (177 263)  (177 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (135 264)  (135 264)  routing T_3_16.sp4_v_t_42 <X> T_3_16.sp4_h_r_7
 (12 8)  (138 264)  (138 264)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_h_r_8
 (22 8)  (148 264)  (148 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (150 264)  (150 264)  routing T_3_16.tnl_op_3 <X> T_3_16.lc_trk_g2_3
 (25 8)  (151 264)  (151 264)  routing T_3_16.wire_logic_cluster/lc_2/out <X> T_3_16.lc_trk_g2_2
 (26 8)  (152 264)  (152 264)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (154 264)  (154 264)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 264)  (155 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 264)  (157 264)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 264)  (158 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 264)  (160 264)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (21 9)  (147 265)  (147 265)  routing T_3_16.tnl_op_3 <X> T_3_16.lc_trk_g2_3
 (22 9)  (148 265)  (148 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (154 265)  (154 265)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 265)  (155 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 265)  (156 265)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (157 265)  (157 265)  routing T_3_16.lc_trk_g1_6 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (166 265)  (166 265)  LC_4 Logic Functioning bit
 (42 9)  (168 265)  (168 265)  LC_4 Logic Functioning bit
 (53 9)  (179 265)  (179 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (130 266)  (130 266)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43
 (6 10)  (132 266)  (132 266)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43
 (26 10)  (152 266)  (152 266)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 266)  (154 266)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 266)  (155 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 266)  (158 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 266)  (160 266)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 266)  (162 266)  LC_5 Logic Functioning bit
 (38 10)  (164 266)  (164 266)  LC_5 Logic Functioning bit
 (40 10)  (166 266)  (166 266)  LC_5 Logic Functioning bit
 (41 10)  (167 266)  (167 266)  LC_5 Logic Functioning bit
 (42 10)  (168 266)  (168 266)  LC_5 Logic Functioning bit
 (43 10)  (169 266)  (169 266)  LC_5 Logic Functioning bit
 (46 10)  (172 266)  (172 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (174 266)  (174 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (178 266)  (178 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (131 267)  (131 267)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43
 (15 11)  (141 267)  (141 267)  routing T_3_16.sp4_v_t_33 <X> T_3_16.lc_trk_g2_4
 (16 11)  (142 267)  (142 267)  routing T_3_16.sp4_v_t_33 <X> T_3_16.lc_trk_g2_4
 (17 11)  (143 267)  (143 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (152 267)  (152 267)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 267)  (153 267)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 267)  (154 267)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 267)  (155 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 267)  (156 267)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 267)  (157 267)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 267)  (162 267)  LC_5 Logic Functioning bit
 (37 11)  (163 267)  (163 267)  LC_5 Logic Functioning bit
 (38 11)  (164 267)  (164 267)  LC_5 Logic Functioning bit
 (39 11)  (165 267)  (165 267)  LC_5 Logic Functioning bit
 (40 11)  (166 267)  (166 267)  LC_5 Logic Functioning bit
 (41 11)  (167 267)  (167 267)  LC_5 Logic Functioning bit
 (42 11)  (168 267)  (168 267)  LC_5 Logic Functioning bit
 (43 11)  (169 267)  (169 267)  LC_5 Logic Functioning bit
 (52 11)  (178 267)  (178 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (137 268)  (137 268)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_v_b_11
 (21 12)  (147 268)  (147 268)  routing T_3_16.sp4_h_r_35 <X> T_3_16.lc_trk_g3_3
 (22 12)  (148 268)  (148 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (149 268)  (149 268)  routing T_3_16.sp4_h_r_35 <X> T_3_16.lc_trk_g3_3
 (24 12)  (150 268)  (150 268)  routing T_3_16.sp4_h_r_35 <X> T_3_16.lc_trk_g3_3
 (12 13)  (138 269)  (138 269)  routing T_3_16.sp4_v_t_45 <X> T_3_16.sp4_v_b_11
 (14 13)  (140 269)  (140 269)  routing T_3_16.sp4_r_v_b_40 <X> T_3_16.lc_trk_g3_0
 (17 13)  (143 269)  (143 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (17 14)  (143 270)  (143 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (144 270)  (144 270)  routing T_3_16.bnl_op_5 <X> T_3_16.lc_trk_g3_5
 (25 14)  (151 270)  (151 270)  routing T_3_16.rgt_op_6 <X> T_3_16.lc_trk_g3_6
 (31 14)  (157 270)  (157 270)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 270)  (158 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 270)  (160 270)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (166 270)  (166 270)  LC_7 Logic Functioning bit
 (42 14)  (168 270)  (168 270)  LC_7 Logic Functioning bit
 (18 15)  (144 271)  (144 271)  routing T_3_16.bnl_op_5 <X> T_3_16.lc_trk_g3_5
 (22 15)  (148 271)  (148 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (150 271)  (150 271)  routing T_3_16.rgt_op_6 <X> T_3_16.lc_trk_g3_6
 (27 15)  (153 271)  (153 271)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 271)  (154 271)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 271)  (155 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 271)  (157 271)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (41 15)  (167 271)  (167 271)  LC_7 Logic Functioning bit
 (43 15)  (169 271)  (169 271)  LC_7 Logic Functioning bit
 (52 15)  (178 271)  (178 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_4_16

 (5 0)  (185 256)  (185 256)  routing T_4_16.sp4_v_t_37 <X> T_4_16.sp4_h_r_0
 (1 2)  (181 258)  (181 258)  routing T_4_16.glb_netwk_5 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (182 258)  (182 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (184 258)  (184 258)  routing T_4_16.sp4_v_b_4 <X> T_4_16.sp4_v_t_37
 (5 2)  (185 258)  (185 258)  routing T_4_16.sp4_v_t_37 <X> T_4_16.sp4_h_l_37
 (6 2)  (186 258)  (186 258)  routing T_4_16.sp4_v_b_4 <X> T_4_16.sp4_v_t_37
 (8 2)  (188 258)  (188 258)  routing T_4_16.sp4_v_t_42 <X> T_4_16.sp4_h_l_36
 (9 2)  (189 258)  (189 258)  routing T_4_16.sp4_v_t_42 <X> T_4_16.sp4_h_l_36
 (10 2)  (190 258)  (190 258)  routing T_4_16.sp4_v_t_42 <X> T_4_16.sp4_h_l_36
 (14 2)  (194 258)  (194 258)  routing T_4_16.wire_logic_cluster/lc_4/out <X> T_4_16.lc_trk_g0_4
 (17 2)  (197 258)  (197 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (198 258)  (198 258)  routing T_4_16.wire_logic_cluster/lc_5/out <X> T_4_16.lc_trk_g0_5
 (26 2)  (206 258)  (206 258)  routing T_4_16.lc_trk_g2_5 <X> T_4_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 258)  (207 258)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 258)  (209 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 258)  (210 258)  routing T_4_16.lc_trk_g1_5 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 258)  (211 258)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 258)  (212 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 258)  (213 258)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (215 258)  (215 258)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.input_2_1
 (0 3)  (180 259)  (180 259)  routing T_4_16.glb_netwk_5 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (6 3)  (186 259)  (186 259)  routing T_4_16.sp4_v_t_37 <X> T_4_16.sp4_h_l_37
 (12 3)  (192 259)  (192 259)  routing T_4_16.sp4_h_l_39 <X> T_4_16.sp4_v_t_39
 (17 3)  (197 259)  (197 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (208 259)  (208 259)  routing T_4_16.lc_trk_g2_5 <X> T_4_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 259)  (209 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (211 259)  (211 259)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (212 259)  (212 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (214 259)  (214 259)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.input_2_1
 (35 3)  (215 259)  (215 259)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.input_2_1
 (37 3)  (217 259)  (217 259)  LC_1 Logic Functioning bit
 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_t_23 <X> T_4_16.sp12_h_r_0
 (27 4)  (207 260)  (207 260)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 260)  (209 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 260)  (210 260)  routing T_4_16.lc_trk_g1_4 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 260)  (212 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 260)  (213 260)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 260)  (214 260)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 260)  (216 260)  LC_2 Logic Functioning bit
 (46 4)  (226 260)  (226 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (230 260)  (230 260)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (194 261)  (194 261)  routing T_4_16.sp4_h_r_0 <X> T_4_16.lc_trk_g1_0
 (15 5)  (195 261)  (195 261)  routing T_4_16.sp4_h_r_0 <X> T_4_16.lc_trk_g1_0
 (16 5)  (196 261)  (196 261)  routing T_4_16.sp4_h_r_0 <X> T_4_16.lc_trk_g1_0
 (17 5)  (197 261)  (197 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (202 261)  (202 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (204 261)  (204 261)  routing T_4_16.top_op_2 <X> T_4_16.lc_trk_g1_2
 (25 5)  (205 261)  (205 261)  routing T_4_16.top_op_2 <X> T_4_16.lc_trk_g1_2
 (28 5)  (208 261)  (208 261)  routing T_4_16.lc_trk_g2_0 <X> T_4_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 261)  (209 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (12 6)  (192 262)  (192 262)  routing T_4_16.sp4_v_t_40 <X> T_4_16.sp4_h_l_40
 (14 6)  (194 262)  (194 262)  routing T_4_16.bnr_op_4 <X> T_4_16.lc_trk_g1_4
 (15 6)  (195 262)  (195 262)  routing T_4_16.sp4_h_r_13 <X> T_4_16.lc_trk_g1_5
 (16 6)  (196 262)  (196 262)  routing T_4_16.sp4_h_r_13 <X> T_4_16.lc_trk_g1_5
 (17 6)  (197 262)  (197 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (198 262)  (198 262)  routing T_4_16.sp4_h_r_13 <X> T_4_16.lc_trk_g1_5
 (11 7)  (191 263)  (191 263)  routing T_4_16.sp4_v_t_40 <X> T_4_16.sp4_h_l_40
 (14 7)  (194 263)  (194 263)  routing T_4_16.bnr_op_4 <X> T_4_16.lc_trk_g1_4
 (17 7)  (197 263)  (197 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (202 263)  (202 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (203 263)  (203 263)  routing T_4_16.sp12_h_r_14 <X> T_4_16.lc_trk_g1_6
 (9 8)  (189 264)  (189 264)  routing T_4_16.sp4_v_t_42 <X> T_4_16.sp4_h_r_7
 (14 8)  (194 264)  (194 264)  routing T_4_16.sp4_h_l_21 <X> T_4_16.lc_trk_g2_0
 (19 8)  (199 264)  (199 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (205 264)  (205 264)  routing T_4_16.sp4_v_b_26 <X> T_4_16.lc_trk_g2_2
 (36 8)  (216 264)  (216 264)  LC_4 Logic Functioning bit
 (38 8)  (218 264)  (218 264)  LC_4 Logic Functioning bit
 (41 8)  (221 264)  (221 264)  LC_4 Logic Functioning bit
 (43 8)  (223 264)  (223 264)  LC_4 Logic Functioning bit
 (45 8)  (225 264)  (225 264)  LC_4 Logic Functioning bit
 (15 9)  (195 265)  (195 265)  routing T_4_16.sp4_h_l_21 <X> T_4_16.lc_trk_g2_0
 (16 9)  (196 265)  (196 265)  routing T_4_16.sp4_h_l_21 <X> T_4_16.lc_trk_g2_0
 (17 9)  (197 265)  (197 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (202 265)  (202 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (203 265)  (203 265)  routing T_4_16.sp4_v_b_26 <X> T_4_16.lc_trk_g2_2
 (26 9)  (206 265)  (206 265)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 265)  (207 265)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 265)  (208 265)  routing T_4_16.lc_trk_g3_3 <X> T_4_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 265)  (209 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (217 265)  (217 265)  LC_4 Logic Functioning bit
 (39 9)  (219 265)  (219 265)  LC_4 Logic Functioning bit
 (40 9)  (220 265)  (220 265)  LC_4 Logic Functioning bit
 (42 9)  (222 265)  (222 265)  LC_4 Logic Functioning bit
 (9 10)  (189 266)  (189 266)  routing T_4_16.sp4_v_b_7 <X> T_4_16.sp4_h_l_42
 (15 10)  (195 266)  (195 266)  routing T_4_16.sp4_v_t_32 <X> T_4_16.lc_trk_g2_5
 (16 10)  (196 266)  (196 266)  routing T_4_16.sp4_v_t_32 <X> T_4_16.lc_trk_g2_5
 (17 10)  (197 266)  (197 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (31 10)  (211 266)  (211 266)  routing T_4_16.lc_trk_g0_4 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 266)  (212 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 266)  (216 266)  LC_5 Logic Functioning bit
 (37 10)  (217 266)  (217 266)  LC_5 Logic Functioning bit
 (38 10)  (218 266)  (218 266)  LC_5 Logic Functioning bit
 (39 10)  (219 266)  (219 266)  LC_5 Logic Functioning bit
 (45 10)  (225 266)  (225 266)  LC_5 Logic Functioning bit
 (22 11)  (202 267)  (202 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (216 267)  (216 267)  LC_5 Logic Functioning bit
 (37 11)  (217 267)  (217 267)  LC_5 Logic Functioning bit
 (38 11)  (218 267)  (218 267)  LC_5 Logic Functioning bit
 (39 11)  (219 267)  (219 267)  LC_5 Logic Functioning bit
 (14 12)  (194 268)  (194 268)  routing T_4_16.sp4_v_t_21 <X> T_4_16.lc_trk_g3_0
 (16 12)  (196 268)  (196 268)  routing T_4_16.sp4_v_b_33 <X> T_4_16.lc_trk_g3_1
 (17 12)  (197 268)  (197 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (198 268)  (198 268)  routing T_4_16.sp4_v_b_33 <X> T_4_16.lc_trk_g3_1
 (22 12)  (202 268)  (202 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (211 268)  (211 268)  routing T_4_16.lc_trk_g0_5 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 268)  (212 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (216 268)  (216 268)  LC_6 Logic Functioning bit
 (37 12)  (217 268)  (217 268)  LC_6 Logic Functioning bit
 (38 12)  (218 268)  (218 268)  LC_6 Logic Functioning bit
 (39 12)  (219 268)  (219 268)  LC_6 Logic Functioning bit
 (45 12)  (225 268)  (225 268)  LC_6 Logic Functioning bit
 (51 12)  (231 268)  (231 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (194 269)  (194 269)  routing T_4_16.sp4_v_t_21 <X> T_4_16.lc_trk_g3_0
 (16 13)  (196 269)  (196 269)  routing T_4_16.sp4_v_t_21 <X> T_4_16.lc_trk_g3_0
 (17 13)  (197 269)  (197 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (198 269)  (198 269)  routing T_4_16.sp4_v_b_33 <X> T_4_16.lc_trk_g3_1
 (21 13)  (201 269)  (201 269)  routing T_4_16.sp4_r_v_b_43 <X> T_4_16.lc_trk_g3_3
 (36 13)  (216 269)  (216 269)  LC_6 Logic Functioning bit
 (37 13)  (217 269)  (217 269)  LC_6 Logic Functioning bit
 (38 13)  (218 269)  (218 269)  LC_6 Logic Functioning bit
 (39 13)  (219 269)  (219 269)  LC_6 Logic Functioning bit
 (48 13)  (228 269)  (228 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (233 269)  (233 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (28 14)  (208 270)  (208 270)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 270)  (209 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 270)  (212 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 270)  (213 270)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 270)  (214 270)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (218 270)  (218 270)  LC_7 Logic Functioning bit
 (27 15)  (207 271)  (207 271)  routing T_4_16.lc_trk_g1_0 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 271)  (209 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 271)  (210 271)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 271)  (212 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (214 271)  (214 271)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.input_2_7
 (35 15)  (215 271)  (215 271)  routing T_4_16.lc_trk_g1_2 <X> T_4_16.input_2_7
 (37 15)  (217 271)  (217 271)  LC_7 Logic Functioning bit
 (39 15)  (219 271)  (219 271)  LC_7 Logic Functioning bit
 (40 15)  (220 271)  (220 271)  LC_7 Logic Functioning bit
 (42 15)  (222 271)  (222 271)  LC_7 Logic Functioning bit
 (48 15)  (228 271)  (228 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_16

 (14 2)  (248 258)  (248 258)  routing T_5_16.sp4_v_t_1 <X> T_5_16.lc_trk_g0_4
 (25 2)  (259 258)  (259 258)  routing T_5_16.lft_op_6 <X> T_5_16.lc_trk_g0_6
 (14 3)  (248 259)  (248 259)  routing T_5_16.sp4_v_t_1 <X> T_5_16.lc_trk_g0_4
 (16 3)  (250 259)  (250 259)  routing T_5_16.sp4_v_t_1 <X> T_5_16.lc_trk_g0_4
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (256 259)  (256 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 259)  (258 259)  routing T_5_16.lft_op_6 <X> T_5_16.lc_trk_g0_6
 (11 4)  (245 260)  (245 260)  routing T_5_16.sp4_v_t_39 <X> T_5_16.sp4_v_b_5
 (17 4)  (251 260)  (251 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (19 4)  (253 260)  (253 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (260 260)  (260 260)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 260)  (261 260)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 260)  (263 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 260)  (265 260)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 260)  (266 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 260)  (268 260)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (48 4)  (282 260)  (282 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (246 261)  (246 261)  routing T_5_16.sp4_v_t_39 <X> T_5_16.sp4_v_b_5
 (18 5)  (252 261)  (252 261)  routing T_5_16.sp4_r_v_b_25 <X> T_5_16.lc_trk_g1_1
 (22 5)  (256 261)  (256 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (257 261)  (257 261)  routing T_5_16.sp4_v_b_18 <X> T_5_16.lc_trk_g1_2
 (24 5)  (258 261)  (258 261)  routing T_5_16.sp4_v_b_18 <X> T_5_16.lc_trk_g1_2
 (26 5)  (260 261)  (260 261)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 261)  (261 261)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 261)  (262 261)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 261)  (263 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 261)  (264 261)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (271 261)  (271 261)  LC_2 Logic Functioning bit
 (39 5)  (273 261)  (273 261)  LC_2 Logic Functioning bit
 (14 6)  (248 262)  (248 262)  routing T_5_16.wire_logic_cluster/lc_4/out <X> T_5_16.lc_trk_g1_4
 (17 7)  (251 263)  (251 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (260 264)  (260 264)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (31 8)  (265 264)  (265 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 264)  (266 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 264)  (267 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 264)  (268 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 264)  (270 264)  LC_4 Logic Functioning bit
 (38 8)  (272 264)  (272 264)  LC_4 Logic Functioning bit
 (29 9)  (263 265)  (263 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 265)  (265 265)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 265)  (271 265)  LC_4 Logic Functioning bit
 (39 9)  (273 265)  (273 265)  LC_4 Logic Functioning bit
 (4 10)  (238 266)  (238 266)  routing T_5_16.sp4_h_r_0 <X> T_5_16.sp4_v_t_43
 (6 10)  (240 266)  (240 266)  routing T_5_16.sp4_h_r_0 <X> T_5_16.sp4_v_t_43
 (15 10)  (249 266)  (249 266)  routing T_5_16.sp4_h_l_24 <X> T_5_16.lc_trk_g2_5
 (16 10)  (250 266)  (250 266)  routing T_5_16.sp4_h_l_24 <X> T_5_16.lc_trk_g2_5
 (17 10)  (251 266)  (251 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (252 266)  (252 266)  routing T_5_16.sp4_h_l_24 <X> T_5_16.lc_trk_g2_5
 (22 10)  (256 266)  (256 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (257 266)  (257 266)  routing T_5_16.sp4_h_r_31 <X> T_5_16.lc_trk_g2_7
 (24 10)  (258 266)  (258 266)  routing T_5_16.sp4_h_r_31 <X> T_5_16.lc_trk_g2_7
 (27 10)  (261 266)  (261 266)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 266)  (262 266)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 266)  (263 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 266)  (264 266)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 266)  (265 266)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 266)  (266 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (43 10)  (277 266)  (277 266)  LC_5 Logic Functioning bit
 (50 10)  (284 266)  (284 266)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (239 267)  (239 267)  routing T_5_16.sp4_h_r_0 <X> T_5_16.sp4_v_t_43
 (10 11)  (244 267)  (244 267)  routing T_5_16.sp4_h_l_39 <X> T_5_16.sp4_v_t_42
 (21 11)  (255 267)  (255 267)  routing T_5_16.sp4_h_r_31 <X> T_5_16.lc_trk_g2_7
 (26 11)  (260 267)  (260 267)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 267)  (261 267)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 267)  (263 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 267)  (264 267)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 267)  (265 267)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (26 12)  (260 268)  (260 268)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 268)  (262 268)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 268)  (263 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 268)  (264 268)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 268)  (265 268)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 268)  (266 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 268)  (267 268)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 268)  (274 268)  LC_6 Logic Functioning bit
 (41 12)  (275 268)  (275 268)  LC_6 Logic Functioning bit
 (50 12)  (284 268)  (284 268)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (261 269)  (261 269)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 269)  (262 269)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 269)  (263 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 269)  (264 269)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (41 13)  (275 269)  (275 269)  LC_6 Logic Functioning bit
 (12 14)  (246 270)  (246 270)  routing T_5_16.sp4_v_b_11 <X> T_5_16.sp4_h_l_46
 (13 14)  (247 270)  (247 270)  routing T_5_16.sp4_h_r_11 <X> T_5_16.sp4_v_t_46
 (15 14)  (249 270)  (249 270)  routing T_5_16.tnl_op_5 <X> T_5_16.lc_trk_g3_5
 (17 14)  (251 270)  (251 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (255 270)  (255 270)  routing T_5_16.sp4_h_r_39 <X> T_5_16.lc_trk_g3_7
 (22 14)  (256 270)  (256 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (257 270)  (257 270)  routing T_5_16.sp4_h_r_39 <X> T_5_16.lc_trk_g3_7
 (24 14)  (258 270)  (258 270)  routing T_5_16.sp4_h_r_39 <X> T_5_16.lc_trk_g3_7
 (26 14)  (260 270)  (260 270)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (32 14)  (266 270)  (266 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 270)  (268 270)  routing T_5_16.lc_trk_g1_1 <X> T_5_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 270)  (274 270)  LC_7 Logic Functioning bit
 (42 14)  (276 270)  (276 270)  LC_7 Logic Functioning bit
 (47 14)  (281 270)  (281 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (285 270)  (285 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (246 271)  (246 271)  routing T_5_16.sp4_h_r_11 <X> T_5_16.sp4_v_t_46
 (18 15)  (252 271)  (252 271)  routing T_5_16.tnl_op_5 <X> T_5_16.lc_trk_g3_5
 (22 15)  (256 271)  (256 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 271)  (259 271)  routing T_5_16.sp4_r_v_b_46 <X> T_5_16.lc_trk_g3_6
 (26 15)  (260 271)  (260 271)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 271)  (261 271)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 271)  (262 271)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 271)  (263 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (41 15)  (275 271)  (275 271)  LC_7 Logic Functioning bit
 (43 15)  (277 271)  (277 271)  LC_7 Logic Functioning bit


LogicTile_6_16

 (17 0)  (305 256)  (305 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 256)  (306 256)  routing T_6_16.wire_logic_cluster/lc_1/out <X> T_6_16.lc_trk_g0_1
 (1 2)  (289 258)  (289 258)  routing T_6_16.glb_netwk_5 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (314 258)  (314 258)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (316 258)  (316 258)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 258)  (317 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 258)  (318 258)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 258)  (319 258)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 258)  (320 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 258)  (321 258)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 258)  (322 258)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 258)  (324 258)  LC_1 Logic Functioning bit
 (37 2)  (325 258)  (325 258)  LC_1 Logic Functioning bit
 (38 2)  (326 258)  (326 258)  LC_1 Logic Functioning bit
 (42 2)  (330 258)  (330 258)  LC_1 Logic Functioning bit
 (45 2)  (333 258)  (333 258)  LC_1 Logic Functioning bit
 (47 2)  (335 258)  (335 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (288 259)  (288 259)  routing T_6_16.glb_netwk_5 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (26 3)  (314 259)  (314 259)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 259)  (315 259)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 259)  (316 259)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 259)  (317 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 259)  (319 259)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 259)  (320 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (325 259)  (325 259)  LC_1 Logic Functioning bit
 (42 3)  (330 259)  (330 259)  LC_1 Logic Functioning bit
 (45 3)  (333 259)  (333 259)  LC_1 Logic Functioning bit
 (9 4)  (297 260)  (297 260)  routing T_6_16.sp4_v_t_41 <X> T_6_16.sp4_h_r_4
 (15 4)  (303 260)  (303 260)  routing T_6_16.sp4_h_r_9 <X> T_6_16.lc_trk_g1_1
 (16 4)  (304 260)  (304 260)  routing T_6_16.sp4_h_r_9 <X> T_6_16.lc_trk_g1_1
 (17 4)  (305 260)  (305 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 260)  (306 260)  routing T_6_16.sp4_h_r_9 <X> T_6_16.lc_trk_g1_1
 (21 4)  (309 260)  (309 260)  routing T_6_16.sp4_h_r_11 <X> T_6_16.lc_trk_g1_3
 (22 4)  (310 260)  (310 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 260)  (311 260)  routing T_6_16.sp4_h_r_11 <X> T_6_16.lc_trk_g1_3
 (24 4)  (312 260)  (312 260)  routing T_6_16.sp4_h_r_11 <X> T_6_16.lc_trk_g1_3
 (26 6)  (314 262)  (314 262)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 262)  (315 262)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 262)  (317 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 262)  (319 262)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 262)  (320 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 262)  (321 262)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (328 262)  (328 262)  LC_3 Logic Functioning bit
 (42 6)  (330 262)  (330 262)  LC_3 Logic Functioning bit
 (46 6)  (334 262)  (334 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (314 263)  (314 263)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 263)  (316 263)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 263)  (317 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 263)  (318 263)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 263)  (319 263)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (28 8)  (316 264)  (316 264)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 264)  (317 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 264)  (318 264)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 264)  (320 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 264)  (321 264)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 264)  (322 264)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (42 8)  (330 264)  (330 264)  LC_4 Logic Functioning bit
 (50 8)  (338 264)  (338 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (302 265)  (302 265)  routing T_6_16.sp4_r_v_b_32 <X> T_6_16.lc_trk_g2_0
 (17 9)  (305 265)  (305 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (42 9)  (330 265)  (330 265)  LC_4 Logic Functioning bit
 (9 10)  (297 266)  (297 266)  routing T_6_16.sp4_h_r_4 <X> T_6_16.sp4_h_l_42
 (10 10)  (298 266)  (298 266)  routing T_6_16.sp4_h_r_4 <X> T_6_16.sp4_h_l_42
 (12 10)  (300 266)  (300 266)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_h_l_45
 (14 10)  (302 266)  (302 266)  routing T_6_16.sp4_h_r_44 <X> T_6_16.lc_trk_g2_4
 (15 10)  (303 266)  (303 266)  routing T_6_16.sp4_h_r_45 <X> T_6_16.lc_trk_g2_5
 (16 10)  (304 266)  (304 266)  routing T_6_16.sp4_h_r_45 <X> T_6_16.lc_trk_g2_5
 (17 10)  (305 266)  (305 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (306 266)  (306 266)  routing T_6_16.sp4_h_r_45 <X> T_6_16.lc_trk_g2_5
 (22 10)  (310 266)  (310 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (311 266)  (311 266)  routing T_6_16.sp4_v_b_47 <X> T_6_16.lc_trk_g2_7
 (24 10)  (312 266)  (312 266)  routing T_6_16.sp4_v_b_47 <X> T_6_16.lc_trk_g2_7
 (27 10)  (315 266)  (315 266)  routing T_6_16.lc_trk_g1_1 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 266)  (317 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 266)  (320 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 266)  (321 266)  routing T_6_16.lc_trk_g2_0 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 266)  (324 266)  LC_5 Logic Functioning bit
 (48 10)  (336 266)  (336 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (338 266)  (338 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (339 266)  (339 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (298 267)  (298 267)  routing T_6_16.sp4_h_l_39 <X> T_6_16.sp4_v_t_42
 (11 11)  (299 267)  (299 267)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_h_l_45
 (14 11)  (302 267)  (302 267)  routing T_6_16.sp4_h_r_44 <X> T_6_16.lc_trk_g2_4
 (15 11)  (303 267)  (303 267)  routing T_6_16.sp4_h_r_44 <X> T_6_16.lc_trk_g2_4
 (16 11)  (304 267)  (304 267)  routing T_6_16.sp4_h_r_44 <X> T_6_16.lc_trk_g2_4
 (17 11)  (305 267)  (305 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (306 267)  (306 267)  routing T_6_16.sp4_h_r_45 <X> T_6_16.lc_trk_g2_5
 (22 11)  (310 267)  (310 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (311 267)  (311 267)  routing T_6_16.sp4_v_b_46 <X> T_6_16.lc_trk_g2_6
 (24 11)  (312 267)  (312 267)  routing T_6_16.sp4_v_b_46 <X> T_6_16.lc_trk_g2_6
 (36 11)  (324 267)  (324 267)  LC_5 Logic Functioning bit
 (11 13)  (299 269)  (299 269)  routing T_6_16.sp4_h_l_38 <X> T_6_16.sp4_h_r_11
 (13 13)  (301 269)  (301 269)  routing T_6_16.sp4_h_l_38 <X> T_6_16.sp4_h_r_11
 (14 13)  (302 269)  (302 269)  routing T_6_16.sp4_h_r_24 <X> T_6_16.lc_trk_g3_0
 (15 13)  (303 269)  (303 269)  routing T_6_16.sp4_h_r_24 <X> T_6_16.lc_trk_g3_0
 (16 13)  (304 269)  (304 269)  routing T_6_16.sp4_h_r_24 <X> T_6_16.lc_trk_g3_0
 (17 13)  (305 269)  (305 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (288 270)  (288 270)  routing T_6_16.glb_netwk_6 <X> T_6_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 270)  (289 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (296 270)  (296 270)  routing T_6_16.sp4_v_t_47 <X> T_6_16.sp4_h_l_47
 (9 14)  (297 270)  (297 270)  routing T_6_16.sp4_v_t_47 <X> T_6_16.sp4_h_l_47
 (22 14)  (310 270)  (310 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (313 270)  (313 270)  routing T_6_16.sp4_v_b_38 <X> T_6_16.lc_trk_g3_6
 (0 15)  (288 271)  (288 271)  routing T_6_16.glb_netwk_6 <X> T_6_16.wire_logic_cluster/lc_7/s_r
 (3 15)  (291 271)  (291 271)  routing T_6_16.sp12_h_l_22 <X> T_6_16.sp12_v_t_22
 (22 15)  (310 271)  (310 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (311 271)  (311 271)  routing T_6_16.sp4_v_b_38 <X> T_6_16.lc_trk_g3_6
 (25 15)  (313 271)  (313 271)  routing T_6_16.sp4_v_b_38 <X> T_6_16.lc_trk_g3_6


LogicTile_7_16

 (13 1)  (355 257)  (355 257)  routing T_7_16.sp4_v_t_44 <X> T_7_16.sp4_h_r_2
 (1 2)  (343 258)  (343 258)  routing T_7_16.glb_netwk_5 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (342 259)  (342 259)  routing T_7_16.glb_netwk_5 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (4 3)  (346 259)  (346 259)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_h_l_37
 (6 3)  (348 259)  (348 259)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_h_l_37
 (0 4)  (342 260)  (342 260)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (1 4)  (343 260)  (343 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (346 260)  (346 260)  routing T_7_16.sp4_v_t_38 <X> T_7_16.sp4_v_b_3
 (11 4)  (353 260)  (353 260)  routing T_7_16.sp4_v_t_44 <X> T_7_16.sp4_v_b_5
 (13 4)  (355 260)  (355 260)  routing T_7_16.sp4_v_t_44 <X> T_7_16.sp4_v_b_5
 (26 4)  (368 260)  (368 260)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 260)  (369 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 260)  (370 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 260)  (371 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 260)  (372 260)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 260)  (373 260)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 260)  (375 260)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (383 260)  (383 260)  LC_2 Logic Functioning bit
 (43 4)  (385 260)  (385 260)  LC_2 Logic Functioning bit
 (45 4)  (387 260)  (387 260)  LC_2 Logic Functioning bit
 (51 4)  (393 260)  (393 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (343 261)  (343 261)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (9 5)  (351 261)  (351 261)  routing T_7_16.sp4_v_t_41 <X> T_7_16.sp4_v_b_4
 (26 5)  (368 261)  (368 261)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 261)  (369 261)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 261)  (370 261)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 261)  (372 261)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 261)  (378 261)  LC_2 Logic Functioning bit
 (38 5)  (380 261)  (380 261)  LC_2 Logic Functioning bit
 (40 5)  (382 261)  (382 261)  LC_2 Logic Functioning bit
 (41 5)  (383 261)  (383 261)  LC_2 Logic Functioning bit
 (42 5)  (384 261)  (384 261)  LC_2 Logic Functioning bit
 (43 5)  (385 261)  (385 261)  LC_2 Logic Functioning bit
 (45 5)  (387 261)  (387 261)  LC_2 Logic Functioning bit
 (10 8)  (352 264)  (352 264)  routing T_7_16.sp4_v_t_39 <X> T_7_16.sp4_h_r_7
 (12 8)  (354 264)  (354 264)  routing T_7_16.sp4_v_t_45 <X> T_7_16.sp4_h_r_8
 (25 8)  (367 264)  (367 264)  routing T_7_16.sp4_h_r_34 <X> T_7_16.lc_trk_g2_2
 (22 9)  (364 265)  (364 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (365 265)  (365 265)  routing T_7_16.sp4_h_r_34 <X> T_7_16.lc_trk_g2_2
 (24 9)  (366 265)  (366 265)  routing T_7_16.sp4_h_r_34 <X> T_7_16.lc_trk_g2_2
 (13 13)  (355 269)  (355 269)  routing T_7_16.sp4_v_t_43 <X> T_7_16.sp4_h_r_11
 (0 14)  (342 270)  (342 270)  routing T_7_16.glb_netwk_4 <X> T_7_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 270)  (343 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (365 270)  (365 270)  routing T_7_16.sp4_v_b_47 <X> T_7_16.lc_trk_g3_7
 (24 14)  (366 270)  (366 270)  routing T_7_16.sp4_v_b_47 <X> T_7_16.lc_trk_g3_7
 (14 15)  (356 271)  (356 271)  routing T_7_16.sp12_v_b_20 <X> T_7_16.lc_trk_g3_4
 (16 15)  (358 271)  (358 271)  routing T_7_16.sp12_v_b_20 <X> T_7_16.lc_trk_g3_4
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (364 271)  (364 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (365 271)  (365 271)  routing T_7_16.sp12_v_b_14 <X> T_7_16.lc_trk_g3_6


RAM_Tile_8_16

 (6 1)  (402 257)  (402 257)  routing T_8_16.sp4_h_l_37 <X> T_8_16.sp4_h_r_0
 (13 5)  (409 261)  (409 261)  routing T_8_16.sp4_v_t_37 <X> T_8_16.sp4_h_r_5
 (8 8)  (404 264)  (404 264)  routing T_8_16.sp4_h_l_42 <X> T_8_16.sp4_h_r_7
 (5 12)  (401 268)  (401 268)  routing T_8_16.sp4_v_t_44 <X> T_8_16.sp4_h_r_9


LogicTile_9_16

 (4 3)  (442 259)  (442 259)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_h_l_37
 (6 3)  (444 259)  (444 259)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_h_l_37
 (25 4)  (463 260)  (463 260)  routing T_9_16.sp4_h_l_7 <X> T_9_16.lc_trk_g1_2
 (26 4)  (464 260)  (464 260)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (47 4)  (485 260)  (485 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (491 260)  (491 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (460 261)  (460 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (461 261)  (461 261)  routing T_9_16.sp4_h_l_7 <X> T_9_16.lc_trk_g1_2
 (24 5)  (462 261)  (462 261)  routing T_9_16.sp4_h_l_7 <X> T_9_16.lc_trk_g1_2
 (25 5)  (463 261)  (463 261)  routing T_9_16.sp4_h_l_7 <X> T_9_16.lc_trk_g1_2
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 261)  (466 261)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (46 5)  (484 261)  (484 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (486 261)  (486 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (449 262)  (449 262)  routing T_9_16.sp4_v_b_9 <X> T_9_16.sp4_v_t_40
 (13 6)  (451 262)  (451 262)  routing T_9_16.sp4_v_b_9 <X> T_9_16.sp4_v_t_40
 (14 6)  (452 262)  (452 262)  routing T_9_16.sp4_h_l_9 <X> T_9_16.lc_trk_g1_4
 (14 7)  (452 263)  (452 263)  routing T_9_16.sp4_h_l_9 <X> T_9_16.lc_trk_g1_4
 (15 7)  (453 263)  (453 263)  routing T_9_16.sp4_h_l_9 <X> T_9_16.lc_trk_g1_4
 (16 7)  (454 263)  (454 263)  routing T_9_16.sp4_h_l_9 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (14 8)  (452 264)  (452 264)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (26 8)  (464 264)  (464 264)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 264)  (471 264)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 264)  (478 264)  LC_4 Logic Functioning bit
 (42 8)  (480 264)  (480 264)  LC_4 Logic Functioning bit
 (15 9)  (453 265)  (453 265)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (16 9)  (454 265)  (454 265)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (466 265)  (466 265)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (17 10)  (455 266)  (455 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 266)  (461 266)  routing T_9_16.sp4_h_r_31 <X> T_9_16.lc_trk_g2_7
 (24 10)  (462 266)  (462 266)  routing T_9_16.sp4_h_r_31 <X> T_9_16.lc_trk_g2_7
 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (459 267)  (459 267)  routing T_9_16.sp4_h_r_31 <X> T_9_16.lc_trk_g2_7
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (4 12)  (442 268)  (442 268)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_v_b_9
 (6 12)  (444 268)  (444 268)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_v_b_9
 (14 12)  (452 268)  (452 268)  routing T_9_16.rgt_op_0 <X> T_9_16.lc_trk_g3_0
 (15 12)  (453 268)  (453 268)  routing T_9_16.sp4_h_r_41 <X> T_9_16.lc_trk_g3_1
 (16 12)  (454 268)  (454 268)  routing T_9_16.sp4_h_r_41 <X> T_9_16.lc_trk_g3_1
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (456 268)  (456 268)  routing T_9_16.sp4_h_r_41 <X> T_9_16.lc_trk_g3_1
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 268)  (468 268)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (478 268)  (478 268)  LC_6 Logic Functioning bit
 (15 13)  (453 269)  (453 269)  routing T_9_16.rgt_op_0 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (456 269)  (456 269)  routing T_9_16.sp4_h_r_41 <X> T_9_16.lc_trk_g3_1
 (27 13)  (465 269)  (465 269)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 269)  (466 269)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.input_2_6
 (47 13)  (485 269)  (485 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (8 14)  (446 270)  (446 270)  routing T_9_16.sp4_v_t_47 <X> T_9_16.sp4_h_l_47
 (9 14)  (447 270)  (447 270)  routing T_9_16.sp4_v_t_47 <X> T_9_16.sp4_h_l_47
 (8 15)  (446 271)  (446 271)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_v_t_47
 (9 15)  (447 271)  (447 271)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_v_t_47
 (10 15)  (448 271)  (448 271)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_v_t_47


LogicTile_10_16

 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (37 0)  (529 256)  (529 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (18 1)  (510 257)  (510 257)  routing T_10_16.sp4_r_v_b_34 <X> T_10_16.lc_trk_g0_1
 (21 1)  (513 257)  (513 257)  routing T_10_16.sp4_r_v_b_32 <X> T_10_16.lc_trk_g0_3
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (48 1)  (540 257)  (540 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (545 257)  (545 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (506 258)  (506 258)  routing T_10_16.sp4_h_l_1 <X> T_10_16.lc_trk_g0_4
 (25 2)  (517 258)  (517 258)  routing T_10_16.sp4_h_l_11 <X> T_10_16.lc_trk_g0_6
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (47 2)  (539 258)  (539 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (542 258)  (542 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (507 259)  (507 259)  routing T_10_16.sp4_h_l_1 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp4_h_l_1 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (514 259)  (514 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 259)  (515 259)  routing T_10_16.sp4_h_l_11 <X> T_10_16.lc_trk_g0_6
 (24 3)  (516 259)  (516 259)  routing T_10_16.sp4_h_l_11 <X> T_10_16.lc_trk_g0_6
 (25 3)  (517 259)  (517 259)  routing T_10_16.sp4_h_l_11 <X> T_10_16.lc_trk_g0_6
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 259)  (522 259)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (12 4)  (504 260)  (504 260)  routing T_10_16.sp4_v_t_40 <X> T_10_16.sp4_h_r_5
 (21 4)  (513 260)  (513 260)  routing T_10_16.sp4_h_r_19 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 260)  (515 260)  routing T_10_16.sp4_h_r_19 <X> T_10_16.lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.sp4_h_r_19 <X> T_10_16.lc_trk_g1_3
 (26 4)  (518 260)  (518 260)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (38 4)  (530 260)  (530 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (40 4)  (532 260)  (532 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (42 4)  (534 260)  (534 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (14 5)  (506 261)  (506 261)  routing T_10_16.top_op_0 <X> T_10_16.lc_trk_g1_0
 (15 5)  (507 261)  (507 261)  routing T_10_16.top_op_0 <X> T_10_16.lc_trk_g1_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp4_h_r_19 <X> T_10_16.lc_trk_g1_3
 (22 5)  (514 261)  (514 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 261)  (516 261)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g1_2
 (25 5)  (517 261)  (517 261)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g1_2
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (14 6)  (506 262)  (506 262)  routing T_10_16.lft_op_4 <X> T_10_16.lc_trk_g1_4
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 262)  (520 262)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (40 6)  (532 262)  (532 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (46 6)  (538 262)  (538 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 262)  (542 262)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (500 263)  (500 263)  routing T_10_16.sp4_h_l_41 <X> T_10_16.sp4_v_t_41
 (15 7)  (507 263)  (507 263)  routing T_10_16.lft_op_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (519 263)  (519 263)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 263)  (522 263)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (53 7)  (545 263)  (545 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (507 264)  (507 264)  routing T_10_16.tnr_op_1 <X> T_10_16.lc_trk_g2_1
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (517 264)  (517 264)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g2_2
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (51 8)  (543 264)  (543 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (506 265)  (506 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 265)  (518 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (525 265)  (525 265)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.input_2_4
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (14 10)  (506 266)  (506 266)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g2_4
 (15 10)  (507 266)  (507 266)  routing T_10_16.sp4_h_l_16 <X> T_10_16.lc_trk_g2_5
 (16 10)  (508 266)  (508 266)  routing T_10_16.sp4_h_l_16 <X> T_10_16.lc_trk_g2_5
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (517 266)  (517 266)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g2_6
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 266)  (526 266)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (40 10)  (532 266)  (532 266)  LC_5 Logic Functioning bit
 (41 10)  (533 266)  (533 266)  LC_5 Logic Functioning bit
 (42 10)  (534 266)  (534 266)  LC_5 Logic Functioning bit
 (52 10)  (544 266)  (544 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (510 267)  (510 267)  routing T_10_16.sp4_h_l_16 <X> T_10_16.lc_trk_g2_5
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g2_6
 (25 11)  (517 267)  (517 267)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g2_6
 (26 11)  (518 267)  (518 267)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 267)  (522 267)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 267)  (524 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (525 267)  (525 267)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_5
 (34 11)  (526 267)  (526 267)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_5
 (35 11)  (527 267)  (527 267)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_5
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (21 12)  (513 268)  (513 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 268)  (515 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp4_h_r_35 <X> T_10_16.lc_trk_g3_3
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 269)  (515 269)  routing T_10_16.sp4_v_b_42 <X> T_10_16.lc_trk_g3_2
 (24 13)  (516 269)  (516 269)  routing T_10_16.sp4_v_b_42 <X> T_10_16.lc_trk_g3_2
 (21 14)  (513 270)  (513 270)  routing T_10_16.sp4_h_r_39 <X> T_10_16.lc_trk_g3_7
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 270)  (515 270)  routing T_10_16.sp4_h_r_39 <X> T_10_16.lc_trk_g3_7
 (24 14)  (516 270)  (516 270)  routing T_10_16.sp4_h_r_39 <X> T_10_16.lc_trk_g3_7
 (25 14)  (517 270)  (517 270)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g3_6
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 271)  (517 271)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g3_6


LogicTile_11_16

 (14 0)  (560 256)  (560 256)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g0_0
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 256)  (581 256)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.input_2_0
 (40 0)  (586 256)  (586 256)  LC_0 Logic Functioning bit
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (567 257)  (567 257)  routing T_11_16.sp4_r_v_b_32 <X> T_11_16.lc_trk_g0_3
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 257)  (581 257)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.input_2_0
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_5 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (563 258)  (563 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 258)  (564 258)  routing T_11_16.wire_logic_cluster/lc_5/out <X> T_11_16.lc_trk_g0_5
 (25 2)  (571 258)  (571 258)  routing T_11_16.wire_logic_cluster/lc_6/out <X> T_11_16.lc_trk_g0_6
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 258)  (581 258)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.input_2_1
 (40 2)  (586 258)  (586 258)  LC_1 Logic Functioning bit
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_5 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 259)  (573 259)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 259)  (578 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (53 3)  (599 259)  (599 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (560 260)  (560 260)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g1_0
 (21 4)  (567 260)  (567 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (50 4)  (596 260)  (596 260)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (561 261)  (561 261)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 261)  (570 261)  routing T_11_16.top_op_2 <X> T_11_16.lc_trk_g1_2
 (25 5)  (571 261)  (571 261)  routing T_11_16.top_op_2 <X> T_11_16.lc_trk_g1_2
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (10 6)  (556 262)  (556 262)  routing T_11_16.sp4_v_b_11 <X> T_11_16.sp4_h_l_41
 (14 6)  (560 262)  (560 262)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g1_4
 (21 6)  (567 262)  (567 262)  routing T_11_16.sp4_h_l_2 <X> T_11_16.lc_trk_g1_7
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (569 262)  (569 262)  routing T_11_16.sp4_h_l_2 <X> T_11_16.lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.sp4_h_l_2 <X> T_11_16.lc_trk_g1_7
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (40 6)  (586 262)  (586 262)  LC_3 Logic Functioning bit
 (42 6)  (588 262)  (588 262)  LC_3 Logic Functioning bit
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 263)  (572 263)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (40 7)  (586 263)  (586 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (53 7)  (599 263)  (599 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (561 264)  (561 264)  routing T_11_16.tnr_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 264)  (576 264)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (15 9)  (561 265)  (561 265)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g2_0
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (45 9)  (591 265)  (591 265)  LC_4 Logic Functioning bit
 (21 10)  (567 266)  (567 266)  routing T_11_16.wire_logic_cluster/lc_7/out <X> T_11_16.lc_trk_g2_7
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 266)  (576 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (45 10)  (591 266)  (591 266)  LC_5 Logic Functioning bit
 (51 10)  (597 266)  (597 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.tnr_op_6 <X> T_11_16.lc_trk_g2_6
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (45 11)  (591 267)  (591 267)  LC_5 Logic Functioning bit
 (15 12)  (561 268)  (561 268)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g3_1
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g3_1
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_v_t_30 <X> T_11_16.lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.sp4_v_t_30 <X> T_11_16.lc_trk_g3_3
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (13 13)  (559 269)  (559 269)  routing T_11_16.sp4_v_t_43 <X> T_11_16.sp4_h_r_11
 (14 13)  (560 269)  (560 269)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g3_0
 (15 13)  (561 269)  (561 269)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g3_0
 (16 13)  (562 269)  (562 269)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (45 13)  (591 269)  (591 269)  LC_6 Logic Functioning bit
 (51 13)  (597 269)  (597 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (599 269)  (599 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 270)  (549 270)  routing T_11_16.sp12_h_r_1 <X> T_11_16.sp12_v_t_22
 (15 14)  (561 270)  (561 270)  routing T_11_16.sp4_v_t_32 <X> T_11_16.lc_trk_g3_5
 (16 14)  (562 270)  (562 270)  routing T_11_16.sp4_v_t_32 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 270)  (581 270)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.input_2_7
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (42 14)  (588 270)  (588 270)  LC_7 Logic Functioning bit
 (45 14)  (591 270)  (591 270)  LC_7 Logic Functioning bit
 (52 14)  (598 270)  (598 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (3 15)  (549 271)  (549 271)  routing T_11_16.sp12_h_r_1 <X> T_11_16.sp12_v_t_22
 (14 15)  (560 271)  (560 271)  routing T_11_16.tnl_op_4 <X> T_11_16.lc_trk_g3_4
 (15 15)  (561 271)  (561 271)  routing T_11_16.tnl_op_4 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 271)  (579 271)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.input_2_7
 (35 15)  (581 271)  (581 271)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.input_2_7
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (43 15)  (589 271)  (589 271)  LC_7 Logic Functioning bit
 (45 15)  (591 271)  (591 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_5 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 258)  (614 258)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g0_4
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_5 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (45 3)  (645 259)  (645 259)  LC_1 Logic Functioning bit
 (48 3)  (648 259)  (648 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 259)  (651 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 8)  (603 264)  (603 264)  routing T_12_16.sp12_v_t_22 <X> T_12_16.sp12_v_b_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (51 8)  (651 264)  (651 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (45 9)  (645 265)  (645 265)  LC_4 Logic Functioning bit
 (15 10)  (615 266)  (615 266)  routing T_12_16.sp4_h_l_16 <X> T_12_16.lc_trk_g2_5
 (16 10)  (616 266)  (616 266)  routing T_12_16.sp4_h_l_16 <X> T_12_16.lc_trk_g2_5
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (618 267)  (618 267)  routing T_12_16.sp4_h_l_16 <X> T_12_16.lc_trk_g2_5
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (612 270)  (612 270)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_h_l_46
 (11 15)  (611 271)  (611 271)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_h_l_46


LogicTile_13_16

 (5 2)  (659 258)  (659 258)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (8 2)  (662 258)  (662 258)  routing T_13_16.sp4_v_t_36 <X> T_13_16.sp4_h_l_36
 (9 2)  (663 258)  (663 258)  routing T_13_16.sp4_v_t_36 <X> T_13_16.sp4_h_l_36
 (4 3)  (658 259)  (658 259)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (6 3)  (660 259)  (660 259)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (11 6)  (665 262)  (665 262)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_40
 (13 6)  (667 262)  (667 262)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_40
 (12 7)  (666 263)  (666 263)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_40
 (5 10)  (659 266)  (659 266)  routing T_13_16.sp4_v_t_37 <X> T_13_16.sp4_h_l_43
 (4 11)  (658 267)  (658 267)  routing T_13_16.sp4_v_t_37 <X> T_13_16.sp4_h_l_43
 (6 11)  (660 267)  (660 267)  routing T_13_16.sp4_v_t_37 <X> T_13_16.sp4_h_l_43


LogicTile_14_16

 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_5 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (720 258)  (720 258)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_l_39
 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_5 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (11 3)  (719 259)  (719 259)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_l_39
 (13 3)  (721 259)  (721 259)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_l_39
 (0 4)  (708 260)  (708 260)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (0 5)  (708 261)  (708 261)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp12_v_t_6 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (733 264)  (733 264)  routing T_14_16.sp12_v_t_1 <X> T_14_16.lc_trk_g2_2
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.sp12_v_t_1 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.sp12_v_t_1 <X> T_14_16.lc_trk_g2_2
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 266)  (731 266)  routing T_14_16.sp4_v_b_47 <X> T_14_16.lc_trk_g2_7
 (24 10)  (732 266)  (732 266)  routing T_14_16.sp4_v_b_47 <X> T_14_16.lc_trk_g2_7
 (2 12)  (710 268)  (710 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (729 268)  (729 268)  routing T_14_16.sp4_v_t_14 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_v_t_14 <X> T_14_16.lc_trk_g3_3
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 270)  (743 270)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (47 14)  (755 270)  (755 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (760 270)  (760 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 271)  (708 271)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 271)  (741 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (35 15)  (743 271)  (743 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.input_2_7
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit
 (45 15)  (753 271)  (753 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (3 7)  (765 263)  (765 263)  routing T_15_16.sp12_h_l_23 <X> T_15_16.sp12_v_t_23


LogicTile_17_16

 (3 13)  (877 269)  (877 269)  routing T_17_16.sp12_h_l_22 <X> T_17_16.sp12_h_r_1


LogicTile_29_16

 (3 13)  (1513 269)  (1513 269)  routing T_29_16.sp12_h_l_22 <X> T_29_16.sp12_h_r_1


IO_Tile_33_16

 (5 0)  (1731 256)  (1731 256)  routing T_33_16.span4_vert_b_9 <X> T_33_16.lc_trk_g0_1
 (7 0)  (1733 256)  (1733 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 256)  (1734 256)  routing T_33_16.span4_vert_b_9 <X> T_33_16.lc_trk_g0_1
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 261)  (1740 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (4 14)  (1730 270)  (1730 270)  routing T_33_16.span12_horz_6 <X> T_33_16.lc_trk_g1_6
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit
 (4 15)  (1730 271)  (1730 271)  routing T_33_16.span12_horz_6 <X> T_33_16.lc_trk_g1_6
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span12_horz_6 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


LogicTile_1_15

 (12 0)  (30 240)  (30 240)  routing T_1_15.sp4_v_t_39 <X> T_1_15.sp4_h_r_2
 (25 0)  (43 240)  (43 240)  routing T_1_15.sp4_h_r_10 <X> T_1_15.lc_trk_g0_2
 (14 1)  (32 241)  (32 241)  routing T_1_15.sp4_h_r_0 <X> T_1_15.lc_trk_g0_0
 (15 1)  (33 241)  (33 241)  routing T_1_15.sp4_h_r_0 <X> T_1_15.lc_trk_g0_0
 (16 1)  (34 241)  (34 241)  routing T_1_15.sp4_h_r_0 <X> T_1_15.lc_trk_g0_0
 (17 1)  (35 241)  (35 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (40 241)  (40 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (41 241)  (41 241)  routing T_1_15.sp4_h_r_10 <X> T_1_15.lc_trk_g0_2
 (24 1)  (42 241)  (42 241)  routing T_1_15.sp4_h_r_10 <X> T_1_15.lc_trk_g0_2
 (1 2)  (19 242)  (19 242)  routing T_1_15.glb_netwk_5 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (2 2)  (20 242)  (20 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (22 242)  (22 242)  routing T_1_15.sp4_h_r_0 <X> T_1_15.sp4_v_t_37
 (22 2)  (40 242)  (40 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (41 242)  (41 242)  routing T_1_15.sp4_h_r_7 <X> T_1_15.lc_trk_g0_7
 (24 2)  (42 242)  (42 242)  routing T_1_15.sp4_h_r_7 <X> T_1_15.lc_trk_g0_7
 (0 3)  (18 243)  (18 243)  routing T_1_15.glb_netwk_5 <X> T_1_15.wire_logic_cluster/lc_7/clk
 (5 3)  (23 243)  (23 243)  routing T_1_15.sp4_h_r_0 <X> T_1_15.sp4_v_t_37
 (21 3)  (39 243)  (39 243)  routing T_1_15.sp4_h_r_7 <X> T_1_15.lc_trk_g0_7
 (31 4)  (49 244)  (49 244)  routing T_1_15.lc_trk_g1_4 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 244)  (50 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 244)  (52 244)  routing T_1_15.lc_trk_g1_4 <X> T_1_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 244)  (54 244)  LC_2 Logic Functioning bit
 (37 4)  (55 244)  (55 244)  LC_2 Logic Functioning bit
 (38 4)  (56 244)  (56 244)  LC_2 Logic Functioning bit
 (39 4)  (57 244)  (57 244)  LC_2 Logic Functioning bit
 (45 4)  (63 244)  (63 244)  LC_2 Logic Functioning bit
 (53 4)  (71 244)  (71 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (36 5)  (54 245)  (54 245)  LC_2 Logic Functioning bit
 (37 5)  (55 245)  (55 245)  LC_2 Logic Functioning bit
 (38 5)  (56 245)  (56 245)  LC_2 Logic Functioning bit
 (39 5)  (57 245)  (57 245)  LC_2 Logic Functioning bit
 (14 6)  (32 246)  (32 246)  routing T_1_15.wire_logic_cluster/lc_4/out <X> T_1_15.lc_trk_g1_4
 (17 7)  (35 247)  (35 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (12 8)  (30 248)  (30 248)  routing T_1_15.sp4_v_t_45 <X> T_1_15.sp4_h_r_8
 (31 8)  (49 248)  (49 248)  routing T_1_15.lc_trk_g0_7 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 248)  (50 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 248)  (54 248)  LC_4 Logic Functioning bit
 (37 8)  (55 248)  (55 248)  LC_4 Logic Functioning bit
 (38 8)  (56 248)  (56 248)  LC_4 Logic Functioning bit
 (39 8)  (57 248)  (57 248)  LC_4 Logic Functioning bit
 (45 8)  (63 248)  (63 248)  LC_4 Logic Functioning bit
 (31 9)  (49 249)  (49 249)  routing T_1_15.lc_trk_g0_7 <X> T_1_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 249)  (54 249)  LC_4 Logic Functioning bit
 (37 9)  (55 249)  (55 249)  LC_4 Logic Functioning bit
 (38 9)  (56 249)  (56 249)  LC_4 Logic Functioning bit
 (39 9)  (57 249)  (57 249)  LC_4 Logic Functioning bit
 (15 10)  (33 250)  (33 250)  routing T_1_15.rgt_op_5 <X> T_1_15.lc_trk_g2_5
 (17 10)  (35 250)  (35 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 250)  (36 250)  routing T_1_15.rgt_op_5 <X> T_1_15.lc_trk_g2_5
 (21 10)  (39 250)  (39 250)  routing T_1_15.sp4_h_r_39 <X> T_1_15.lc_trk_g2_7
 (22 10)  (40 250)  (40 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (41 250)  (41 250)  routing T_1_15.sp4_h_r_39 <X> T_1_15.lc_trk_g2_7
 (24 10)  (42 250)  (42 250)  routing T_1_15.sp4_h_r_39 <X> T_1_15.lc_trk_g2_7
 (28 12)  (46 252)  (46 252)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 252)  (47 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 252)  (48 252)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 252)  (49 252)  routing T_1_15.lc_trk_g2_5 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 252)  (50 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 252)  (51 252)  routing T_1_15.lc_trk_g2_5 <X> T_1_15.wire_logic_cluster/lc_6/in_3
 (51 12)  (69 252)  (69 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (47 253)  (47 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 253)  (48 253)  routing T_1_15.lc_trk_g2_7 <X> T_1_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 253)  (50 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (53 253)  (53 253)  routing T_1_15.lc_trk_g0_2 <X> T_1_15.input_2_6
 (36 13)  (54 253)  (54 253)  LC_6 Logic Functioning bit


LogicTile_2_15

 (3 0)  (75 240)  (75 240)  routing T_2_15.sp12_v_t_23 <X> T_2_15.sp12_v_b_0
 (27 0)  (99 240)  (99 240)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 240)  (100 240)  routing T_2_15.lc_trk_g3_0 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 240)  (101 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 240)  (103 240)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 240)  (104 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 240)  (105 240)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (112 240)  (112 240)  LC_0 Logic Functioning bit
 (22 1)  (94 241)  (94 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (96 241)  (96 241)  routing T_2_15.top_op_2 <X> T_2_15.lc_trk_g0_2
 (25 1)  (97 241)  (97 241)  routing T_2_15.top_op_2 <X> T_2_15.lc_trk_g0_2
 (26 1)  (98 241)  (98 241)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 241)  (99 241)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 241)  (100 241)  routing T_2_15.lc_trk_g3_3 <X> T_2_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 241)  (101 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 241)  (104 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 241)  (105 241)  routing T_2_15.lc_trk_g2_0 <X> T_2_15.input_2_0
 (46 1)  (118 241)  (118 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (73 242)  (73 242)  routing T_2_15.glb_netwk_5 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (2 2)  (74 242)  (74 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (84 242)  (84 242)  routing T_2_15.sp4_h_r_11 <X> T_2_15.sp4_h_l_39
 (0 3)  (72 243)  (72 243)  routing T_2_15.glb_netwk_5 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (13 3)  (85 243)  (85 243)  routing T_2_15.sp4_h_r_11 <X> T_2_15.sp4_h_l_39
 (11 6)  (83 246)  (83 246)  routing T_2_15.sp4_h_r_11 <X> T_2_15.sp4_v_t_40
 (13 6)  (85 246)  (85 246)  routing T_2_15.sp4_h_r_11 <X> T_2_15.sp4_v_t_40
 (28 6)  (100 246)  (100 246)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 246)  (101 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 246)  (102 246)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 246)  (104 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 246)  (105 246)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 246)  (108 246)  LC_3 Logic Functioning bit
 (38 6)  (110 246)  (110 246)  LC_3 Logic Functioning bit
 (12 7)  (84 247)  (84 247)  routing T_2_15.sp4_h_r_11 <X> T_2_15.sp4_v_t_40
 (28 7)  (100 247)  (100 247)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 247)  (101 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 247)  (103 247)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 247)  (108 247)  LC_3 Logic Functioning bit
 (38 7)  (110 247)  (110 247)  LC_3 Logic Functioning bit
 (41 7)  (113 247)  (113 247)  LC_3 Logic Functioning bit
 (43 7)  (115 247)  (115 247)  LC_3 Logic Functioning bit
 (8 8)  (80 248)  (80 248)  routing T_2_15.sp4_v_b_1 <X> T_2_15.sp4_h_r_7
 (9 8)  (81 248)  (81 248)  routing T_2_15.sp4_v_b_1 <X> T_2_15.sp4_h_r_7
 (10 8)  (82 248)  (82 248)  routing T_2_15.sp4_v_b_1 <X> T_2_15.sp4_h_r_7
 (15 8)  (87 248)  (87 248)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g2_1
 (16 8)  (88 248)  (88 248)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g2_1
 (17 8)  (89 248)  (89 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (90 248)  (90 248)  routing T_2_15.sp4_h_r_33 <X> T_2_15.lc_trk_g2_1
 (22 8)  (94 248)  (94 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (96 248)  (96 248)  routing T_2_15.tnl_op_3 <X> T_2_15.lc_trk_g2_3
 (28 8)  (100 248)  (100 248)  routing T_2_15.lc_trk_g2_3 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 248)  (101 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 248)  (103 248)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 248)  (104 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 248)  (105 248)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 248)  (106 248)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 248)  (108 248)  LC_4 Logic Functioning bit
 (37 8)  (109 248)  (109 248)  LC_4 Logic Functioning bit
 (43 8)  (115 248)  (115 248)  LC_4 Logic Functioning bit
 (50 8)  (122 248)  (122 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (89 249)  (89 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (93 249)  (93 249)  routing T_2_15.tnl_op_3 <X> T_2_15.lc_trk_g2_3
 (22 9)  (94 249)  (94 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (95 249)  (95 249)  routing T_2_15.sp12_v_t_9 <X> T_2_15.lc_trk_g2_2
 (26 9)  (98 249)  (98 249)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 249)  (100 249)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 249)  (101 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 249)  (102 249)  routing T_2_15.lc_trk_g2_3 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 249)  (103 249)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 249)  (108 249)  LC_4 Logic Functioning bit
 (37 9)  (109 249)  (109 249)  LC_4 Logic Functioning bit
 (42 9)  (114 249)  (114 249)  LC_4 Logic Functioning bit
 (43 9)  (115 249)  (115 249)  LC_4 Logic Functioning bit
 (17 10)  (89 250)  (89 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 250)  (90 250)  routing T_2_15.wire_logic_cluster/lc_5/out <X> T_2_15.lc_trk_g2_5
 (29 10)  (101 250)  (101 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 250)  (104 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 250)  (105 250)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 250)  (106 250)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 250)  (107 250)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.input_2_5
 (37 10)  (109 250)  (109 250)  LC_5 Logic Functioning bit
 (39 10)  (111 250)  (111 250)  LC_5 Logic Functioning bit
 (40 10)  (112 250)  (112 250)  LC_5 Logic Functioning bit
 (42 10)  (114 250)  (114 250)  LC_5 Logic Functioning bit
 (43 10)  (115 250)  (115 250)  LC_5 Logic Functioning bit
 (45 10)  (117 250)  (117 250)  LC_5 Logic Functioning bit
 (14 11)  (86 251)  (86 251)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g2_4
 (15 11)  (87 251)  (87 251)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g2_4
 (16 11)  (88 251)  (88 251)  routing T_2_15.sp4_h_l_17 <X> T_2_15.lc_trk_g2_4
 (17 11)  (89 251)  (89 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (98 251)  (98 251)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 251)  (99 251)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 251)  (100 251)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 251)  (101 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 251)  (102 251)  routing T_2_15.lc_trk_g0_2 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 251)  (104 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 251)  (105 251)  routing T_2_15.lc_trk_g2_5 <X> T_2_15.input_2_5
 (37 11)  (109 251)  (109 251)  LC_5 Logic Functioning bit
 (39 11)  (111 251)  (111 251)  LC_5 Logic Functioning bit
 (40 11)  (112 251)  (112 251)  LC_5 Logic Functioning bit
 (42 11)  (114 251)  (114 251)  LC_5 Logic Functioning bit
 (45 11)  (117 251)  (117 251)  LC_5 Logic Functioning bit
 (46 11)  (118 251)  (118 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (86 252)  (86 252)  routing T_2_15.sp4_h_l_21 <X> T_2_15.lc_trk_g3_0
 (15 12)  (87 252)  (87 252)  routing T_2_15.rgt_op_1 <X> T_2_15.lc_trk_g3_1
 (17 12)  (89 252)  (89 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (90 252)  (90 252)  routing T_2_15.rgt_op_1 <X> T_2_15.lc_trk_g3_1
 (22 12)  (94 252)  (94 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (96 252)  (96 252)  routing T_2_15.tnl_op_3 <X> T_2_15.lc_trk_g3_3
 (27 12)  (99 252)  (99 252)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 252)  (100 252)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 252)  (101 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 252)  (104 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 252)  (105 252)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (45 12)  (117 252)  (117 252)  LC_6 Logic Functioning bit
 (47 12)  (119 252)  (119 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (120 252)  (120 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (123 252)  (123 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (125 252)  (125 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (87 253)  (87 253)  routing T_2_15.sp4_h_l_21 <X> T_2_15.lc_trk_g3_0
 (16 13)  (88 253)  (88 253)  routing T_2_15.sp4_h_l_21 <X> T_2_15.lc_trk_g3_0
 (17 13)  (89 253)  (89 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (93 253)  (93 253)  routing T_2_15.tnl_op_3 <X> T_2_15.lc_trk_g3_3
 (22 13)  (94 253)  (94 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (95 253)  (95 253)  routing T_2_15.sp4_h_l_15 <X> T_2_15.lc_trk_g3_2
 (24 13)  (96 253)  (96 253)  routing T_2_15.sp4_h_l_15 <X> T_2_15.lc_trk_g3_2
 (25 13)  (97 253)  (97 253)  routing T_2_15.sp4_h_l_15 <X> T_2_15.lc_trk_g3_2
 (28 13)  (100 253)  (100 253)  routing T_2_15.lc_trk_g2_0 <X> T_2_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 253)  (101 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 253)  (102 253)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 253)  (112 253)  LC_6 Logic Functioning bit
 (42 13)  (114 253)  (114 253)  LC_6 Logic Functioning bit
 (45 13)  (117 253)  (117 253)  LC_6 Logic Functioning bit
 (0 14)  (72 254)  (72 254)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 254)  (73 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 255)  (72 255)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 255)  (94 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_3_15

 (21 0)  (147 240)  (147 240)  routing T_3_15.wire_logic_cluster/lc_3/out <X> T_3_15.lc_trk_g0_3
 (22 0)  (148 240)  (148 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (1 2)  (127 242)  (127 242)  routing T_3_15.glb_netwk_5 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (2 2)  (128 242)  (128 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (140 242)  (140 242)  routing T_3_15.sp4_h_l_1 <X> T_3_15.lc_trk_g0_4
 (26 2)  (152 242)  (152 242)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 242)  (153 242)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 242)  (154 242)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 242)  (155 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 242)  (157 242)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 242)  (158 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 242)  (159 242)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 242)  (160 242)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 242)  (162 242)  LC_1 Logic Functioning bit
 (37 2)  (163 242)  (163 242)  LC_1 Logic Functioning bit
 (38 2)  (164 242)  (164 242)  LC_1 Logic Functioning bit
 (39 2)  (165 242)  (165 242)  LC_1 Logic Functioning bit
 (45 2)  (171 242)  (171 242)  LC_1 Logic Functioning bit
 (0 3)  (126 243)  (126 243)  routing T_3_15.glb_netwk_5 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (15 3)  (141 243)  (141 243)  routing T_3_15.sp4_h_l_1 <X> T_3_15.lc_trk_g0_4
 (16 3)  (142 243)  (142 243)  routing T_3_15.sp4_h_l_1 <X> T_3_15.lc_trk_g0_4
 (17 3)  (143 243)  (143 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (153 243)  (153 243)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 243)  (154 243)  routing T_3_15.lc_trk_g3_4 <X> T_3_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 243)  (155 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 243)  (157 243)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_1/in_3
 (45 3)  (171 243)  (171 243)  LC_1 Logic Functioning bit
 (47 3)  (173 243)  (173 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (177 243)  (177 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (153 244)  (153 244)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 244)  (155 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 244)  (156 244)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 244)  (158 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (163 244)  (163 244)  LC_2 Logic Functioning bit
 (39 4)  (165 244)  (165 244)  LC_2 Logic Functioning bit
 (27 5)  (153 245)  (153 245)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 245)  (154 245)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 245)  (155 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 245)  (157 245)  routing T_3_15.lc_trk_g0_3 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (51 5)  (177 245)  (177 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (140 246)  (140 246)  routing T_3_15.wire_logic_cluster/lc_4/out <X> T_3_15.lc_trk_g1_4
 (26 6)  (152 246)  (152 246)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 246)  (153 246)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 246)  (154 246)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 246)  (155 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 246)  (156 246)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 246)  (157 246)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 246)  (158 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 246)  (159 246)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 246)  (160 246)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (163 246)  (163 246)  LC_3 Logic Functioning bit
 (38 6)  (164 246)  (164 246)  LC_3 Logic Functioning bit
 (45 6)  (171 246)  (171 246)  LC_3 Logic Functioning bit
 (46 6)  (172 246)  (172 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (143 247)  (143 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (153 247)  (153 247)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 247)  (155 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 247)  (157 247)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 247)  (158 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 247)  (161 247)  routing T_3_15.lc_trk_g0_3 <X> T_3_15.input_2_3
 (36 7)  (162 247)  (162 247)  LC_3 Logic Functioning bit
 (37 7)  (163 247)  (163 247)  LC_3 Logic Functioning bit
 (45 7)  (171 247)  (171 247)  LC_3 Logic Functioning bit
 (51 7)  (177 247)  (177 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (131 248)  (131 248)  routing T_3_15.sp4_v_t_43 <X> T_3_15.sp4_h_r_6
 (12 8)  (138 248)  (138 248)  routing T_3_15.sp4_v_b_8 <X> T_3_15.sp4_h_r_8
 (26 8)  (152 248)  (152 248)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (154 248)  (154 248)  routing T_3_15.lc_trk_g2_5 <X> T_3_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 248)  (155 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 248)  (156 248)  routing T_3_15.lc_trk_g2_5 <X> T_3_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 248)  (157 248)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 248)  (158 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 248)  (160 248)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (167 248)  (167 248)  LC_4 Logic Functioning bit
 (43 8)  (169 248)  (169 248)  LC_4 Logic Functioning bit
 (45 8)  (171 248)  (171 248)  LC_4 Logic Functioning bit
 (46 8)  (172 248)  (172 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (137 249)  (137 249)  routing T_3_15.sp4_v_b_8 <X> T_3_15.sp4_h_r_8
 (26 9)  (152 249)  (152 249)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 249)  (153 249)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 249)  (154 249)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 249)  (155 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (163 249)  (163 249)  LC_4 Logic Functioning bit
 (39 9)  (165 249)  (165 249)  LC_4 Logic Functioning bit
 (45 9)  (171 249)  (171 249)  LC_4 Logic Functioning bit
 (15 10)  (141 250)  (141 250)  routing T_3_15.rgt_op_5 <X> T_3_15.lc_trk_g2_5
 (17 10)  (143 250)  (143 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (144 250)  (144 250)  routing T_3_15.rgt_op_5 <X> T_3_15.lc_trk_g2_5
 (9 12)  (135 252)  (135 252)  routing T_3_15.sp4_v_t_47 <X> T_3_15.sp4_h_r_10
 (17 12)  (143 252)  (143 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 252)  (144 252)  routing T_3_15.wire_logic_cluster/lc_1/out <X> T_3_15.lc_trk_g3_1
 (0 14)  (126 254)  (126 254)  routing T_3_15.glb_netwk_6 <X> T_3_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 254)  (127 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (140 254)  (140 254)  routing T_3_15.rgt_op_4 <X> T_3_15.lc_trk_g3_4
 (15 14)  (141 254)  (141 254)  routing T_3_15.rgt_op_5 <X> T_3_15.lc_trk_g3_5
 (17 14)  (143 254)  (143 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (144 254)  (144 254)  routing T_3_15.rgt_op_5 <X> T_3_15.lc_trk_g3_5
 (21 14)  (147 254)  (147 254)  routing T_3_15.rgt_op_7 <X> T_3_15.lc_trk_g3_7
 (22 14)  (148 254)  (148 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (150 254)  (150 254)  routing T_3_15.rgt_op_7 <X> T_3_15.lc_trk_g3_7
 (26 14)  (152 254)  (152 254)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 254)  (153 254)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 254)  (154 254)  routing T_3_15.lc_trk_g3_1 <X> T_3_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 254)  (155 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 254)  (157 254)  routing T_3_15.lc_trk_g0_4 <X> T_3_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 254)  (158 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (47 14)  (173 254)  (173 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (126 255)  (126 255)  routing T_3_15.glb_netwk_6 <X> T_3_15.wire_logic_cluster/lc_7/s_r
 (15 15)  (141 255)  (141 255)  routing T_3_15.rgt_op_4 <X> T_3_15.lc_trk_g3_4
 (17 15)  (143 255)  (143 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (153 255)  (153 255)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 255)  (155 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (158 255)  (158 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (161 255)  (161 255)  routing T_3_15.lc_trk_g0_3 <X> T_3_15.input_2_7
 (43 15)  (169 255)  (169 255)  LC_7 Logic Functioning bit


LogicTile_4_15

 (8 0)  (188 240)  (188 240)  routing T_4_15.sp4_v_b_1 <X> T_4_15.sp4_h_r_1
 (9 0)  (189 240)  (189 240)  routing T_4_15.sp4_v_b_1 <X> T_4_15.sp4_h_r_1
 (12 0)  (192 240)  (192 240)  routing T_4_15.sp4_v_b_8 <X> T_4_15.sp4_h_r_2
 (26 0)  (206 240)  (206 240)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 240)  (209 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 240)  (210 240)  routing T_4_15.lc_trk_g0_5 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 240)  (211 240)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 240)  (212 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 240)  (213 240)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 240)  (216 240)  LC_0 Logic Functioning bit
 (38 0)  (218 240)  (218 240)  LC_0 Logic Functioning bit
 (40 0)  (220 240)  (220 240)  LC_0 Logic Functioning bit
 (42 0)  (222 240)  (222 240)  LC_0 Logic Functioning bit
 (48 0)  (228 240)  (228 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (11 1)  (191 241)  (191 241)  routing T_4_15.sp4_v_b_8 <X> T_4_15.sp4_h_r_2
 (13 1)  (193 241)  (193 241)  routing T_4_15.sp4_v_b_8 <X> T_4_15.sp4_h_r_2
 (26 1)  (206 241)  (206 241)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 241)  (207 241)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 241)  (208 241)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 241)  (209 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 241)  (211 241)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 241)  (217 241)  LC_0 Logic Functioning bit
 (39 1)  (219 241)  (219 241)  LC_0 Logic Functioning bit
 (40 1)  (220 241)  (220 241)  LC_0 Logic Functioning bit
 (42 1)  (222 241)  (222 241)  LC_0 Logic Functioning bit
 (10 2)  (190 242)  (190 242)  routing T_4_15.sp4_v_b_8 <X> T_4_15.sp4_h_l_36
 (12 2)  (192 242)  (192 242)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_h_l_39
 (15 2)  (195 242)  (195 242)  routing T_4_15.sp4_h_r_21 <X> T_4_15.lc_trk_g0_5
 (16 2)  (196 242)  (196 242)  routing T_4_15.sp4_h_r_21 <X> T_4_15.lc_trk_g0_5
 (17 2)  (197 242)  (197 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (198 242)  (198 242)  routing T_4_15.sp4_h_r_21 <X> T_4_15.lc_trk_g0_5
 (8 3)  (188 243)  (188 243)  routing T_4_15.sp4_h_l_36 <X> T_4_15.sp4_v_t_36
 (13 3)  (193 243)  (193 243)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_h_l_39
 (14 3)  (194 243)  (194 243)  routing T_4_15.sp4_h_r_4 <X> T_4_15.lc_trk_g0_4
 (15 3)  (195 243)  (195 243)  routing T_4_15.sp4_h_r_4 <X> T_4_15.lc_trk_g0_4
 (16 3)  (196 243)  (196 243)  routing T_4_15.sp4_h_r_4 <X> T_4_15.lc_trk_g0_4
 (17 3)  (197 243)  (197 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (198 243)  (198 243)  routing T_4_15.sp4_h_r_21 <X> T_4_15.lc_trk_g0_5
 (11 4)  (191 244)  (191 244)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_v_b_5
 (13 4)  (193 244)  (193 244)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_v_b_5
 (15 4)  (195 244)  (195 244)  routing T_4_15.lft_op_1 <X> T_4_15.lc_trk_g1_1
 (17 4)  (197 244)  (197 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (198 244)  (198 244)  routing T_4_15.lft_op_1 <X> T_4_15.lc_trk_g1_1
 (21 4)  (201 244)  (201 244)  routing T_4_15.sp4_h_r_19 <X> T_4_15.lc_trk_g1_3
 (22 4)  (202 244)  (202 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (203 244)  (203 244)  routing T_4_15.sp4_h_r_19 <X> T_4_15.lc_trk_g1_3
 (24 4)  (204 244)  (204 244)  routing T_4_15.sp4_h_r_19 <X> T_4_15.lc_trk_g1_3
 (25 4)  (205 244)  (205 244)  routing T_4_15.lft_op_2 <X> T_4_15.lc_trk_g1_2
 (16 5)  (196 245)  (196 245)  routing T_4_15.sp12_h_r_8 <X> T_4_15.lc_trk_g1_0
 (17 5)  (197 245)  (197 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (201 245)  (201 245)  routing T_4_15.sp4_h_r_19 <X> T_4_15.lc_trk_g1_3
 (22 5)  (202 245)  (202 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (204 245)  (204 245)  routing T_4_15.lft_op_2 <X> T_4_15.lc_trk_g1_2
 (8 6)  (188 246)  (188 246)  routing T_4_15.sp4_v_t_47 <X> T_4_15.sp4_h_l_41
 (9 6)  (189 246)  (189 246)  routing T_4_15.sp4_v_t_47 <X> T_4_15.sp4_h_l_41
 (10 6)  (190 246)  (190 246)  routing T_4_15.sp4_v_t_47 <X> T_4_15.sp4_h_l_41
 (11 6)  (191 246)  (191 246)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_v_t_40
 (13 6)  (193 246)  (193 246)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_v_t_40
 (3 7)  (183 247)  (183 247)  routing T_4_15.sp12_h_l_23 <X> T_4_15.sp12_v_t_23
 (12 7)  (192 247)  (192 247)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_v_t_40
 (19 7)  (199 247)  (199 247)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (4 8)  (184 248)  (184 248)  routing T_4_15.sp4_v_t_47 <X> T_4_15.sp4_v_b_6
 (6 8)  (186 248)  (186 248)  routing T_4_15.sp4_v_t_47 <X> T_4_15.sp4_v_b_6
 (27 8)  (207 248)  (207 248)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 248)  (208 248)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 248)  (209 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 248)  (212 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 248)  (214 248)  routing T_4_15.lc_trk_g1_0 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 248)  (215 248)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (40 8)  (220 248)  (220 248)  LC_4 Logic Functioning bit
 (42 8)  (222 248)  (222 248)  LC_4 Logic Functioning bit
 (26 9)  (206 249)  (206 249)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 249)  (207 249)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 249)  (208 249)  routing T_4_15.lc_trk_g3_3 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 249)  (209 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 249)  (210 249)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 249)  (212 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (213 249)  (213 249)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (34 9)  (214 249)  (214 249)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.input_2_4
 (40 9)  (220 249)  (220 249)  LC_4 Logic Functioning bit
 (12 10)  (192 250)  (192 250)  routing T_4_15.sp4_v_t_39 <X> T_4_15.sp4_h_l_45
 (22 10)  (202 250)  (202 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 250)  (203 250)  routing T_4_15.sp4_h_r_31 <X> T_4_15.lc_trk_g2_7
 (24 10)  (204 250)  (204 250)  routing T_4_15.sp4_h_r_31 <X> T_4_15.lc_trk_g2_7
 (32 10)  (212 250)  (212 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 250)  (214 250)  routing T_4_15.lc_trk_g1_1 <X> T_4_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (218 250)  (218 250)  LC_5 Logic Functioning bit
 (39 10)  (219 250)  (219 250)  LC_5 Logic Functioning bit
 (50 10)  (230 250)  (230 250)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (191 251)  (191 251)  routing T_4_15.sp4_v_t_39 <X> T_4_15.sp4_h_l_45
 (13 11)  (193 251)  (193 251)  routing T_4_15.sp4_v_t_39 <X> T_4_15.sp4_h_l_45
 (21 11)  (201 251)  (201 251)  routing T_4_15.sp4_h_r_31 <X> T_4_15.lc_trk_g2_7
 (38 11)  (218 251)  (218 251)  LC_5 Logic Functioning bit
 (39 11)  (219 251)  (219 251)  LC_5 Logic Functioning bit
 (5 12)  (185 252)  (185 252)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_h_r_9
 (21 12)  (201 252)  (201 252)  routing T_4_15.rgt_op_3 <X> T_4_15.lc_trk_g3_3
 (22 12)  (202 252)  (202 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (204 252)  (204 252)  routing T_4_15.rgt_op_3 <X> T_4_15.lc_trk_g3_3
 (12 13)  (192 253)  (192 253)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_v_b_11
 (17 13)  (197 253)  (197 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (202 253)  (202 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (204 253)  (204 253)  routing T_4_15.tnr_op_2 <X> T_4_15.lc_trk_g3_2
 (5 14)  (185 254)  (185 254)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_h_l_44
 (15 14)  (195 254)  (195 254)  routing T_4_15.sp4_h_r_45 <X> T_4_15.lc_trk_g3_5
 (16 14)  (196 254)  (196 254)  routing T_4_15.sp4_h_r_45 <X> T_4_15.lc_trk_g3_5
 (17 14)  (197 254)  (197 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 254)  (198 254)  routing T_4_15.sp4_h_r_45 <X> T_4_15.lc_trk_g3_5
 (21 14)  (201 254)  (201 254)  routing T_4_15.sp4_h_r_39 <X> T_4_15.lc_trk_g3_7
 (22 14)  (202 254)  (202 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (203 254)  (203 254)  routing T_4_15.sp4_h_r_39 <X> T_4_15.lc_trk_g3_7
 (24 14)  (204 254)  (204 254)  routing T_4_15.sp4_h_r_39 <X> T_4_15.lc_trk_g3_7
 (29 14)  (209 254)  (209 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 254)  (210 254)  routing T_4_15.lc_trk_g0_4 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 254)  (212 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 254)  (214 254)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (217 254)  (217 254)  LC_7 Logic Functioning bit
 (39 14)  (219 254)  (219 254)  LC_7 Logic Functioning bit
 (6 15)  (186 255)  (186 255)  routing T_4_15.sp4_v_t_44 <X> T_4_15.sp4_h_l_44
 (18 15)  (198 255)  (198 255)  routing T_4_15.sp4_h_r_45 <X> T_4_15.lc_trk_g3_5
 (26 15)  (206 255)  (206 255)  routing T_4_15.lc_trk_g1_2 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 255)  (207 255)  routing T_4_15.lc_trk_g1_2 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 255)  (209 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 255)  (211 255)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 255)  (212 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (213 255)  (213 255)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.input_2_7
 (34 15)  (214 255)  (214 255)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.input_2_7
 (39 15)  (219 255)  (219 255)  LC_7 Logic Functioning bit


LogicTile_5_15

 (28 0)  (262 240)  (262 240)  routing T_5_15.lc_trk_g2_3 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 240)  (263 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 240)  (265 240)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 240)  (266 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (274 240)  (274 240)  LC_0 Logic Functioning bit
 (42 0)  (276 240)  (276 240)  LC_0 Logic Functioning bit
 (30 1)  (264 241)  (264 241)  routing T_5_15.lc_trk_g2_3 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (40 1)  (274 241)  (274 241)  LC_0 Logic Functioning bit
 (42 1)  (276 241)  (276 241)  LC_0 Logic Functioning bit
 (1 2)  (235 242)  (235 242)  routing T_5_15.glb_netwk_5 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (236 242)  (236 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (249 242)  (249 242)  routing T_5_15.sp4_h_r_21 <X> T_5_15.lc_trk_g0_5
 (16 2)  (250 242)  (250 242)  routing T_5_15.sp4_h_r_21 <X> T_5_15.lc_trk_g0_5
 (17 2)  (251 242)  (251 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (252 242)  (252 242)  routing T_5_15.sp4_h_r_21 <X> T_5_15.lc_trk_g0_5
 (28 2)  (262 242)  (262 242)  routing T_5_15.lc_trk_g2_0 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 242)  (263 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 242)  (265 242)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 242)  (266 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 242)  (267 242)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 242)  (268 242)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 242)  (271 242)  LC_1 Logic Functioning bit
 (50 2)  (284 242)  (284 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 243)  (234 243)  routing T_5_15.glb_netwk_5 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (18 3)  (252 243)  (252 243)  routing T_5_15.sp4_h_r_21 <X> T_5_15.lc_trk_g0_5
 (27 3)  (261 243)  (261 243)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 243)  (262 243)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 243)  (263 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (51 3)  (285 243)  (285 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 6)  (237 246)  (237 246)  routing T_5_15.sp12_h_r_0 <X> T_5_15.sp12_v_t_23
 (17 6)  (251 246)  (251 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 246)  (252 246)  routing T_5_15.wire_logic_cluster/lc_5/out <X> T_5_15.lc_trk_g1_5
 (31 6)  (265 246)  (265 246)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 246)  (266 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 246)  (268 246)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 246)  (270 246)  LC_3 Logic Functioning bit
 (37 6)  (271 246)  (271 246)  LC_3 Logic Functioning bit
 (38 6)  (272 246)  (272 246)  LC_3 Logic Functioning bit
 (39 6)  (273 246)  (273 246)  LC_3 Logic Functioning bit
 (45 6)  (279 246)  (279 246)  LC_3 Logic Functioning bit
 (46 6)  (280 246)  (280 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (237 247)  (237 247)  routing T_5_15.sp12_h_r_0 <X> T_5_15.sp12_v_t_23
 (36 7)  (270 247)  (270 247)  LC_3 Logic Functioning bit
 (37 7)  (271 247)  (271 247)  LC_3 Logic Functioning bit
 (38 7)  (272 247)  (272 247)  LC_3 Logic Functioning bit
 (39 7)  (273 247)  (273 247)  LC_3 Logic Functioning bit
 (48 7)  (282 247)  (282 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (285 247)  (285 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (255 248)  (255 248)  routing T_5_15.sp4_v_t_22 <X> T_5_15.lc_trk_g2_3
 (22 8)  (256 248)  (256 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (257 248)  (257 248)  routing T_5_15.sp4_v_t_22 <X> T_5_15.lc_trk_g2_3
 (28 8)  (262 248)  (262 248)  routing T_5_15.lc_trk_g2_3 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 248)  (263 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 248)  (266 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 248)  (267 248)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 248)  (268 248)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 248)  (269 248)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.input_2_4
 (40 8)  (274 248)  (274 248)  LC_4 Logic Functioning bit
 (14 9)  (248 249)  (248 249)  routing T_5_15.sp4_r_v_b_32 <X> T_5_15.lc_trk_g2_0
 (17 9)  (251 249)  (251 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (255 249)  (255 249)  routing T_5_15.sp4_v_t_22 <X> T_5_15.lc_trk_g2_3
 (28 9)  (262 249)  (262 249)  routing T_5_15.lc_trk_g2_0 <X> T_5_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 249)  (263 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 249)  (264 249)  routing T_5_15.lc_trk_g2_3 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 249)  (265 249)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 249)  (266 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (267 249)  (267 249)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.input_2_4
 (8 10)  (242 250)  (242 250)  routing T_5_15.sp4_v_t_36 <X> T_5_15.sp4_h_l_42
 (9 10)  (243 250)  (243 250)  routing T_5_15.sp4_v_t_36 <X> T_5_15.sp4_h_l_42
 (10 10)  (244 250)  (244 250)  routing T_5_15.sp4_v_t_36 <X> T_5_15.sp4_h_l_42
 (31 10)  (265 250)  (265 250)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 250)  (266 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 250)  (267 250)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 250)  (268 250)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 250)  (270 250)  LC_5 Logic Functioning bit
 (37 10)  (271 250)  (271 250)  LC_5 Logic Functioning bit
 (38 10)  (272 250)  (272 250)  LC_5 Logic Functioning bit
 (39 10)  (273 250)  (273 250)  LC_5 Logic Functioning bit
 (45 10)  (279 250)  (279 250)  LC_5 Logic Functioning bit
 (14 11)  (248 251)  (248 251)  routing T_5_15.sp12_v_b_20 <X> T_5_15.lc_trk_g2_4
 (16 11)  (250 251)  (250 251)  routing T_5_15.sp12_v_b_20 <X> T_5_15.lc_trk_g2_4
 (17 11)  (251 251)  (251 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (31 11)  (265 251)  (265 251)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 251)  (270 251)  LC_5 Logic Functioning bit
 (37 11)  (271 251)  (271 251)  LC_5 Logic Functioning bit
 (38 11)  (272 251)  (272 251)  LC_5 Logic Functioning bit
 (39 11)  (273 251)  (273 251)  LC_5 Logic Functioning bit
 (14 12)  (248 252)  (248 252)  routing T_5_15.sp4_h_l_21 <X> T_5_15.lc_trk_g3_0
 (25 12)  (259 252)  (259 252)  routing T_5_15.sp4_h_r_34 <X> T_5_15.lc_trk_g3_2
 (15 13)  (249 253)  (249 253)  routing T_5_15.sp4_h_l_21 <X> T_5_15.lc_trk_g3_0
 (16 13)  (250 253)  (250 253)  routing T_5_15.sp4_h_l_21 <X> T_5_15.lc_trk_g3_0
 (17 13)  (251 253)  (251 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (256 253)  (256 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (257 253)  (257 253)  routing T_5_15.sp4_h_r_34 <X> T_5_15.lc_trk_g3_2
 (24 13)  (258 253)  (258 253)  routing T_5_15.sp4_h_r_34 <X> T_5_15.lc_trk_g3_2
 (16 14)  (250 254)  (250 254)  routing T_5_15.sp4_v_b_37 <X> T_5_15.lc_trk_g3_5
 (17 14)  (251 254)  (251 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (252 254)  (252 254)  routing T_5_15.sp4_v_b_37 <X> T_5_15.lc_trk_g3_5
 (22 14)  (256 254)  (256 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (257 254)  (257 254)  routing T_5_15.sp12_v_t_12 <X> T_5_15.lc_trk_g3_7
 (18 15)  (252 255)  (252 255)  routing T_5_15.sp4_v_b_37 <X> T_5_15.lc_trk_g3_5


LogicTile_6_15

 (21 0)  (309 240)  (309 240)  routing T_6_15.sp4_h_r_11 <X> T_6_15.lc_trk_g0_3
 (22 0)  (310 240)  (310 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (311 240)  (311 240)  routing T_6_15.sp4_h_r_11 <X> T_6_15.lc_trk_g0_3
 (24 0)  (312 240)  (312 240)  routing T_6_15.sp4_h_r_11 <X> T_6_15.lc_trk_g0_3
 (6 2)  (294 242)  (294 242)  routing T_6_15.sp4_h_l_42 <X> T_6_15.sp4_v_t_37
 (8 2)  (296 242)  (296 242)  routing T_6_15.sp4_v_t_42 <X> T_6_15.sp4_h_l_36
 (9 2)  (297 242)  (297 242)  routing T_6_15.sp4_v_t_42 <X> T_6_15.sp4_h_l_36
 (10 2)  (298 242)  (298 242)  routing T_6_15.sp4_v_t_42 <X> T_6_15.sp4_h_l_36
 (14 2)  (302 242)  (302 242)  routing T_6_15.lft_op_4 <X> T_6_15.lc_trk_g0_4
 (16 2)  (304 242)  (304 242)  routing T_6_15.sp12_h_r_13 <X> T_6_15.lc_trk_g0_5
 (17 2)  (305 242)  (305 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (15 3)  (303 243)  (303 243)  routing T_6_15.lft_op_4 <X> T_6_15.lc_trk_g0_4
 (17 3)  (305 243)  (305 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (5 8)  (293 248)  (293 248)  routing T_6_15.sp4_v_t_43 <X> T_6_15.sp4_h_r_6
 (15 8)  (303 248)  (303 248)  routing T_6_15.sp4_h_r_25 <X> T_6_15.lc_trk_g2_1
 (16 8)  (304 248)  (304 248)  routing T_6_15.sp4_h_r_25 <X> T_6_15.lc_trk_g2_1
 (17 8)  (305 248)  (305 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (11 9)  (299 249)  (299 249)  routing T_6_15.sp4_h_l_37 <X> T_6_15.sp4_h_r_8
 (13 9)  (301 249)  (301 249)  routing T_6_15.sp4_h_l_37 <X> T_6_15.sp4_h_r_8
 (18 9)  (306 249)  (306 249)  routing T_6_15.sp4_h_r_25 <X> T_6_15.lc_trk_g2_1
 (13 10)  (301 250)  (301 250)  routing T_6_15.sp4_h_r_8 <X> T_6_15.sp4_v_t_45
 (28 10)  (316 250)  (316 250)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 250)  (317 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 250)  (318 250)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 250)  (319 250)  routing T_6_15.lc_trk_g0_4 <X> T_6_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 250)  (320 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (39 10)  (327 250)  (327 250)  LC_5 Logic Functioning bit
 (12 11)  (300 251)  (300 251)  routing T_6_15.sp4_h_r_8 <X> T_6_15.sp4_v_t_45
 (22 11)  (310 251)  (310 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (313 251)  (313 251)  routing T_6_15.sp4_r_v_b_38 <X> T_6_15.lc_trk_g2_6
 (27 11)  (315 251)  (315 251)  routing T_6_15.lc_trk_g3_0 <X> T_6_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 251)  (316 251)  routing T_6_15.lc_trk_g3_0 <X> T_6_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 251)  (317 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 251)  (318 251)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 251)  (320 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (321 251)  (321 251)  routing T_6_15.lc_trk_g2_1 <X> T_6_15.input_2_5
 (26 12)  (314 252)  (314 252)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 252)  (317 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 252)  (319 252)  routing T_6_15.lc_trk_g0_5 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 252)  (320 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (325 252)  (325 252)  LC_6 Logic Functioning bit
 (39 12)  (327 252)  (327 252)  LC_6 Logic Functioning bit
 (46 12)  (334 252)  (334 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (338 252)  (338 252)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (305 253)  (305 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (314 253)  (314 253)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 253)  (315 253)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 253)  (316 253)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 253)  (317 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 253)  (318 253)  routing T_6_15.lc_trk_g0_3 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (39 13)  (327 253)  (327 253)  LC_6 Logic Functioning bit
 (21 14)  (309 254)  (309 254)  routing T_6_15.sp4_v_t_18 <X> T_6_15.lc_trk_g3_7
 (22 14)  (310 254)  (310 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (311 254)  (311 254)  routing T_6_15.sp4_v_t_18 <X> T_6_15.lc_trk_g3_7
 (8 15)  (296 255)  (296 255)  routing T_6_15.sp4_h_l_47 <X> T_6_15.sp4_v_t_47


LogicTile_7_15

 (21 0)  (363 240)  (363 240)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g0_3
 (22 0)  (364 240)  (364 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (365 240)  (365 240)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g0_3
 (24 0)  (366 240)  (366 240)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g0_3
 (21 1)  (363 241)  (363 241)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g0_3
 (1 2)  (343 242)  (343 242)  routing T_7_15.glb_netwk_5 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (342 243)  (342 243)  routing T_7_15.glb_netwk_5 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (1 4)  (343 244)  (343 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (342 245)  (342 245)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (27 12)  (369 252)  (369 252)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 252)  (370 252)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 252)  (371 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 252)  (374 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 252)  (378 252)  LC_6 Logic Functioning bit
 (38 12)  (380 252)  (380 252)  LC_6 Logic Functioning bit
 (45 12)  (387 252)  (387 252)  LC_6 Logic Functioning bit
 (47 12)  (389 252)  (389 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (364 253)  (364 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (365 253)  (365 253)  routing T_7_15.sp4_v_b_42 <X> T_7_15.lc_trk_g3_2
 (24 13)  (366 253)  (366 253)  routing T_7_15.sp4_v_b_42 <X> T_7_15.lc_trk_g3_2
 (30 13)  (372 253)  (372 253)  routing T_7_15.lc_trk_g3_2 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 253)  (373 253)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 253)  (378 253)  LC_6 Logic Functioning bit
 (38 13)  (380 253)  (380 253)  LC_6 Logic Functioning bit
 (45 13)  (387 253)  (387 253)  LC_6 Logic Functioning bit
 (53 13)  (395 253)  (395 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (342 254)  (342 254)  routing T_7_15.glb_netwk_4 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_8_15

 (12 3)  (408 243)  (408 243)  routing T_8_15.sp4_h_l_39 <X> T_8_15.sp4_v_t_39
 (12 10)  (408 250)  (408 250)  routing T_8_15.sp4_v_t_45 <X> T_8_15.sp4_h_l_45
 (11 11)  (407 251)  (407 251)  routing T_8_15.sp4_v_t_45 <X> T_8_15.sp4_h_l_45
 (5 15)  (401 255)  (401 255)  routing T_8_15.sp4_h_l_44 <X> T_8_15.sp4_v_t_44


LogicTile_9_15

 (22 0)  (460 240)  (460 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (461 240)  (461 240)  routing T_9_15.sp12_h_l_16 <X> T_9_15.lc_trk_g0_3
 (21 1)  (459 241)  (459 241)  routing T_9_15.sp12_h_l_16 <X> T_9_15.lc_trk_g0_3
 (8 3)  (446 243)  (446 243)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_t_36
 (9 3)  (447 243)  (447 243)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_t_36
 (8 11)  (446 251)  (446 251)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_t_42
 (9 11)  (447 251)  (447 251)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_t_42
 (10 11)  (448 251)  (448 251)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_t_42
 (25 12)  (463 252)  (463 252)  routing T_9_15.sp4_v_b_26 <X> T_9_15.lc_trk_g3_2
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (478 252)  (478 252)  LC_6 Logic Functioning bit
 (42 12)  (480 252)  (480 252)  LC_6 Logic Functioning bit
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (461 253)  (461 253)  routing T_9_15.sp4_v_b_26 <X> T_9_15.lc_trk_g3_2
 (30 13)  (468 253)  (468 253)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 253)  (469 253)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (478 253)  (478 253)  LC_6 Logic Functioning bit
 (42 13)  (480 253)  (480 253)  LC_6 Logic Functioning bit


LogicTile_10_15

 (3 4)  (495 244)  (495 244)  routing T_10_15.sp12_v_t_23 <X> T_10_15.sp12_h_r_0
 (19 13)  (511 253)  (511 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (12 14)  (504 254)  (504 254)  routing T_10_15.sp4_v_t_40 <X> T_10_15.sp4_h_l_46
 (11 15)  (503 255)  (503 255)  routing T_10_15.sp4_v_t_40 <X> T_10_15.sp4_h_l_46
 (13 15)  (505 255)  (505 255)  routing T_10_15.sp4_v_t_40 <X> T_10_15.sp4_h_l_46


LogicTile_11_15

 (19 11)  (565 251)  (565 251)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_12_15

 (3 7)  (603 247)  (603 247)  routing T_12_15.sp12_h_l_23 <X> T_12_15.sp12_v_t_23


LogicTile_19_15

 (6 10)  (988 250)  (988 250)  routing T_19_15.sp4_v_b_3 <X> T_19_15.sp4_v_t_43
 (5 11)  (987 251)  (987 251)  routing T_19_15.sp4_v_b_3 <X> T_19_15.sp4_v_t_43


LogicTile_1_14

 (4 6)  (22 230)  (22 230)  routing T_1_14.sp4_h_r_9 <X> T_1_14.sp4_v_t_38
 (6 6)  (24 230)  (24 230)  routing T_1_14.sp4_h_r_9 <X> T_1_14.sp4_v_t_38
 (5 7)  (23 231)  (23 231)  routing T_1_14.sp4_h_r_9 <X> T_1_14.sp4_v_t_38


LogicTile_2_14

 (1 2)  (73 226)  (73 226)  routing T_2_14.glb_netwk_5 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (2 2)  (74 226)  (74 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (72 227)  (72 227)  routing T_2_14.glb_netwk_5 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (12 8)  (84 232)  (84 232)  routing T_2_14.sp4_v_t_45 <X> T_2_14.sp4_h_r_8
 (15 8)  (87 232)  (87 232)  routing T_2_14.rgt_op_1 <X> T_2_14.lc_trk_g2_1
 (17 8)  (89 232)  (89 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (90 232)  (90 232)  routing T_2_14.rgt_op_1 <X> T_2_14.lc_trk_g2_1
 (17 10)  (89 234)  (89 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (86 235)  (86 235)  routing T_2_14.sp12_v_b_20 <X> T_2_14.lc_trk_g2_4
 (16 11)  (88 235)  (88 235)  routing T_2_14.sp12_v_b_20 <X> T_2_14.lc_trk_g2_4
 (17 11)  (89 235)  (89 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (90 235)  (90 235)  routing T_2_14.sp4_r_v_b_37 <X> T_2_14.lc_trk_g2_5
 (21 12)  (93 236)  (93 236)  routing T_2_14.rgt_op_3 <X> T_2_14.lc_trk_g3_3
 (22 12)  (94 236)  (94 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (96 236)  (96 236)  routing T_2_14.rgt_op_3 <X> T_2_14.lc_trk_g3_3
 (28 12)  (100 236)  (100 236)  routing T_2_14.lc_trk_g2_1 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 236)  (101 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 236)  (103 236)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 236)  (104 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 236)  (105 236)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 236)  (107 236)  routing T_2_14.lc_trk_g2_4 <X> T_2_14.input_2_6
 (45 12)  (117 236)  (117 236)  LC_6 Logic Functioning bit
 (47 12)  (119 236)  (119 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (98 237)  (98 237)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 237)  (99 237)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 237)  (100 237)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 237)  (101 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 237)  (104 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (105 237)  (105 237)  routing T_2_14.lc_trk_g2_4 <X> T_2_14.input_2_6
 (37 13)  (109 237)  (109 237)  LC_6 Logic Functioning bit
 (40 13)  (112 237)  (112 237)  LC_6 Logic Functioning bit
 (42 13)  (114 237)  (114 237)  LC_6 Logic Functioning bit
 (45 13)  (117 237)  (117 237)  LC_6 Logic Functioning bit
 (48 13)  (120 237)  (120 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (125 237)  (125 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (72 238)  (72 238)  routing T_2_14.glb_netwk_6 <X> T_2_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 238)  (73 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 239)  (72 239)  routing T_2_14.glb_netwk_6 <X> T_2_14.wire_logic_cluster/lc_7/s_r


LogicTile_3_14

 (15 0)  (141 224)  (141 224)  routing T_3_14.sp4_h_r_1 <X> T_3_14.lc_trk_g0_1
 (16 0)  (142 224)  (142 224)  routing T_3_14.sp4_h_r_1 <X> T_3_14.lc_trk_g0_1
 (17 0)  (143 224)  (143 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (144 225)  (144 225)  routing T_3_14.sp4_h_r_1 <X> T_3_14.lc_trk_g0_1
 (1 2)  (127 226)  (127 226)  routing T_3_14.glb_netwk_5 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (2 2)  (128 226)  (128 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (151 226)  (151 226)  routing T_3_14.lft_op_6 <X> T_3_14.lc_trk_g0_6
 (26 2)  (152 226)  (152 226)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 226)  (155 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 226)  (156 226)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 226)  (158 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 226)  (160 226)  routing T_3_14.lc_trk_g1_3 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 226)  (161 226)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.input_2_1
 (36 2)  (162 226)  (162 226)  LC_1 Logic Functioning bit
 (38 2)  (164 226)  (164 226)  LC_1 Logic Functioning bit
 (0 3)  (126 227)  (126 227)  routing T_3_14.glb_netwk_5 <X> T_3_14.wire_logic_cluster/lc_7/clk
 (22 3)  (148 227)  (148 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (150 227)  (150 227)  routing T_3_14.lft_op_6 <X> T_3_14.lc_trk_g0_6
 (26 3)  (152 227)  (152 227)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 227)  (153 227)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 227)  (154 227)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 227)  (155 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 227)  (156 227)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 227)  (157 227)  routing T_3_14.lc_trk_g1_3 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (158 227)  (158 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (159 227)  (159 227)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.input_2_1
 (34 3)  (160 227)  (160 227)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.input_2_1
 (36 3)  (162 227)  (162 227)  LC_1 Logic Functioning bit
 (39 3)  (165 227)  (165 227)  LC_1 Logic Functioning bit
 (22 4)  (148 228)  (148 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 228)  (150 228)  routing T_3_14.top_op_3 <X> T_3_14.lc_trk_g1_3
 (21 5)  (147 229)  (147 229)  routing T_3_14.top_op_3 <X> T_3_14.lc_trk_g1_3
 (14 6)  (140 230)  (140 230)  routing T_3_14.sp4_h_l_1 <X> T_3_14.lc_trk_g1_4
 (15 6)  (141 230)  (141 230)  routing T_3_14.sp4_h_r_5 <X> T_3_14.lc_trk_g1_5
 (16 6)  (142 230)  (142 230)  routing T_3_14.sp4_h_r_5 <X> T_3_14.lc_trk_g1_5
 (17 6)  (143 230)  (143 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (152 230)  (152 230)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 230)  (154 230)  routing T_3_14.lc_trk_g2_4 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 230)  (155 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 230)  (156 230)  routing T_3_14.lc_trk_g2_4 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 230)  (157 230)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 230)  (158 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (161 230)  (161 230)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.input_2_3
 (38 6)  (164 230)  (164 230)  LC_3 Logic Functioning bit
 (40 6)  (166 230)  (166 230)  LC_3 Logic Functioning bit
 (41 6)  (167 230)  (167 230)  LC_3 Logic Functioning bit
 (42 6)  (168 230)  (168 230)  LC_3 Logic Functioning bit
 (15 7)  (141 231)  (141 231)  routing T_3_14.sp4_h_l_1 <X> T_3_14.lc_trk_g1_4
 (16 7)  (142 231)  (142 231)  routing T_3_14.sp4_h_l_1 <X> T_3_14.lc_trk_g1_4
 (17 7)  (143 231)  (143 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (144 231)  (144 231)  routing T_3_14.sp4_h_r_5 <X> T_3_14.lc_trk_g1_5
 (26 7)  (152 231)  (152 231)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 231)  (154 231)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 231)  (155 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 231)  (157 231)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 231)  (158 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (159 231)  (159 231)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.input_2_3
 (34 7)  (160 231)  (160 231)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.input_2_3
 (35 7)  (161 231)  (161 231)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.input_2_3
 (37 7)  (163 231)  (163 231)  LC_3 Logic Functioning bit
 (39 7)  (165 231)  (165 231)  LC_3 Logic Functioning bit
 (40 7)  (166 231)  (166 231)  LC_3 Logic Functioning bit
 (41 7)  (167 231)  (167 231)  LC_3 Logic Functioning bit
 (42 7)  (168 231)  (168 231)  LC_3 Logic Functioning bit
 (22 10)  (148 234)  (148 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (152 234)  (152 234)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 234)  (153 234)  routing T_3_14.lc_trk_g1_5 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 234)  (155 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 234)  (156 234)  routing T_3_14.lc_trk_g1_5 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 234)  (157 234)  routing T_3_14.lc_trk_g2_4 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 234)  (158 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 234)  (159 234)  routing T_3_14.lc_trk_g2_4 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (167 234)  (167 234)  LC_5 Logic Functioning bit
 (42 10)  (168 234)  (168 234)  LC_5 Logic Functioning bit
 (43 10)  (169 234)  (169 234)  LC_5 Logic Functioning bit
 (8 11)  (134 235)  (134 235)  routing T_3_14.sp4_h_r_1 <X> T_3_14.sp4_v_t_42
 (9 11)  (135 235)  (135 235)  routing T_3_14.sp4_h_r_1 <X> T_3_14.sp4_v_t_42
 (10 11)  (136 235)  (136 235)  routing T_3_14.sp4_h_r_1 <X> T_3_14.sp4_v_t_42
 (14 11)  (140 235)  (140 235)  routing T_3_14.sp4_r_v_b_36 <X> T_3_14.lc_trk_g2_4
 (17 11)  (143 235)  (143 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (147 235)  (147 235)  routing T_3_14.sp4_r_v_b_39 <X> T_3_14.lc_trk_g2_7
 (27 11)  (153 235)  (153 235)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 235)  (155 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (158 235)  (158 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (42 11)  (168 235)  (168 235)  LC_5 Logic Functioning bit
 (43 11)  (169 235)  (169 235)  LC_5 Logic Functioning bit
 (12 12)  (138 236)  (138 236)  routing T_3_14.sp4_v_b_5 <X> T_3_14.sp4_h_r_11
 (27 12)  (153 236)  (153 236)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 236)  (155 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 236)  (156 236)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 236)  (157 236)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 236)  (158 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 236)  (159 236)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 236)  (160 236)  routing T_3_14.lc_trk_g3_4 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 236)  (162 236)  LC_6 Logic Functioning bit
 (37 12)  (163 236)  (163 236)  LC_6 Logic Functioning bit
 (42 12)  (168 236)  (168 236)  LC_6 Logic Functioning bit
 (43 12)  (169 236)  (169 236)  LC_6 Logic Functioning bit
 (45 12)  (171 236)  (171 236)  LC_6 Logic Functioning bit
 (47 12)  (173 236)  (173 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (176 236)  (176 236)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (137 237)  (137 237)  routing T_3_14.sp4_v_b_5 <X> T_3_14.sp4_h_r_11
 (13 13)  (139 237)  (139 237)  routing T_3_14.sp4_v_b_5 <X> T_3_14.sp4_h_r_11
 (26 13)  (152 237)  (152 237)  routing T_3_14.lc_trk_g1_3 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 237)  (153 237)  routing T_3_14.lc_trk_g1_3 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 237)  (155 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 237)  (162 237)  LC_6 Logic Functioning bit
 (37 13)  (163 237)  (163 237)  LC_6 Logic Functioning bit
 (43 13)  (169 237)  (169 237)  LC_6 Logic Functioning bit
 (45 13)  (171 237)  (171 237)  LC_6 Logic Functioning bit
 (46 13)  (172 237)  (172 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (126 238)  (126 238)  routing T_3_14.glb_netwk_6 <X> T_3_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 238)  (127 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (126 239)  (126 239)  routing T_3_14.glb_netwk_6 <X> T_3_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (134 239)  (134 239)  routing T_3_14.sp4_h_r_4 <X> T_3_14.sp4_v_t_47
 (9 15)  (135 239)  (135 239)  routing T_3_14.sp4_h_r_4 <X> T_3_14.sp4_v_t_47
 (10 15)  (136 239)  (136 239)  routing T_3_14.sp4_h_r_4 <X> T_3_14.sp4_v_t_47
 (15 15)  (141 239)  (141 239)  routing T_3_14.sp4_v_t_33 <X> T_3_14.lc_trk_g3_4
 (16 15)  (142 239)  (142 239)  routing T_3_14.sp4_v_t_33 <X> T_3_14.lc_trk_g3_4
 (17 15)  (143 239)  (143 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (148 239)  (148 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (149 239)  (149 239)  routing T_3_14.sp12_v_t_21 <X> T_3_14.lc_trk_g3_6
 (25 15)  (151 239)  (151 239)  routing T_3_14.sp12_v_t_21 <X> T_3_14.lc_trk_g3_6


LogicTile_4_14

 (1 2)  (181 226)  (181 226)  routing T_4_14.glb_netwk_5 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (182 226)  (182 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (180 227)  (180 227)  routing T_4_14.glb_netwk_5 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (14 3)  (194 227)  (194 227)  routing T_4_14.sp4_r_v_b_28 <X> T_4_14.lc_trk_g0_4
 (17 3)  (197 227)  (197 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (2 8)  (182 232)  (182 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (201 232)  (201 232)  routing T_4_14.sp4_v_t_22 <X> T_4_14.lc_trk_g2_3
 (22 8)  (202 232)  (202 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (203 232)  (203 232)  routing T_4_14.sp4_v_t_22 <X> T_4_14.lc_trk_g2_3
 (21 9)  (201 233)  (201 233)  routing T_4_14.sp4_v_t_22 <X> T_4_14.lc_trk_g2_3
 (14 10)  (194 234)  (194 234)  routing T_4_14.sp4_v_b_36 <X> T_4_14.lc_trk_g2_4
 (14 11)  (194 235)  (194 235)  routing T_4_14.sp4_v_b_36 <X> T_4_14.lc_trk_g2_4
 (16 11)  (196 235)  (196 235)  routing T_4_14.sp4_v_b_36 <X> T_4_14.lc_trk_g2_4
 (17 11)  (197 235)  (197 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 12)  (206 236)  (206 236)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 236)  (208 236)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 236)  (209 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 236)  (211 236)  routing T_4_14.lc_trk_g3_6 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 236)  (212 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 236)  (213 236)  routing T_4_14.lc_trk_g3_6 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 236)  (214 236)  routing T_4_14.lc_trk_g3_6 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 236)  (215 236)  routing T_4_14.lc_trk_g2_4 <X> T_4_14.input_2_6
 (37 12)  (217 236)  (217 236)  LC_6 Logic Functioning bit
 (38 12)  (218 236)  (218 236)  LC_6 Logic Functioning bit
 (39 12)  (219 236)  (219 236)  LC_6 Logic Functioning bit
 (41 12)  (221 236)  (221 236)  LC_6 Logic Functioning bit
 (45 12)  (225 236)  (225 236)  LC_6 Logic Functioning bit
 (29 13)  (209 237)  (209 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 237)  (210 237)  routing T_4_14.lc_trk_g2_3 <X> T_4_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 237)  (211 237)  routing T_4_14.lc_trk_g3_6 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 237)  (212 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (213 237)  (213 237)  routing T_4_14.lc_trk_g2_4 <X> T_4_14.input_2_6
 (37 13)  (217 237)  (217 237)  LC_6 Logic Functioning bit
 (39 13)  (219 237)  (219 237)  LC_6 Logic Functioning bit
 (40 13)  (220 237)  (220 237)  LC_6 Logic Functioning bit
 (45 13)  (225 237)  (225 237)  LC_6 Logic Functioning bit
 (46 13)  (226 237)  (226 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (227 237)  (227 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (228 237)  (228 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (231 237)  (231 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (233 237)  (233 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (180 238)  (180 238)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 238)  (181 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (205 238)  (205 238)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g3_6
 (0 15)  (180 239)  (180 239)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (202 239)  (202 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (203 239)  (203 239)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g3_6
 (25 15)  (205 239)  (205 239)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g3_6


LogicTile_5_14

 (22 0)  (256 224)  (256 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (257 224)  (257 224)  routing T_5_14.sp12_h_r_11 <X> T_5_14.lc_trk_g0_3
 (27 4)  (261 228)  (261 228)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 228)  (262 228)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 228)  (263 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 228)  (264 228)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 228)  (266 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (274 228)  (274 228)  LC_2 Logic Functioning bit
 (42 4)  (276 228)  (276 228)  LC_2 Logic Functioning bit
 (31 5)  (265 229)  (265 229)  routing T_5_14.lc_trk_g0_3 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (40 5)  (274 229)  (274 229)  LC_2 Logic Functioning bit
 (42 5)  (276 229)  (276 229)  LC_2 Logic Functioning bit
 (53 5)  (287 229)  (287 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (259 230)  (259 230)  routing T_5_14.lft_op_6 <X> T_5_14.lc_trk_g1_6
 (26 6)  (260 230)  (260 230)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 230)  (262 230)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 230)  (263 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 230)  (264 230)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 230)  (266 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 230)  (267 230)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 230)  (268 230)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (42 6)  (276 230)  (276 230)  LC_3 Logic Functioning bit
 (50 6)  (284 230)  (284 230)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (256 231)  (256 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (258 231)  (258 231)  routing T_5_14.lft_op_6 <X> T_5_14.lc_trk_g1_6
 (26 7)  (260 231)  (260 231)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 231)  (261 231)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 231)  (263 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 231)  (265 231)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (51 7)  (285 231)  (285 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (248 232)  (248 232)  routing T_5_14.bnl_op_0 <X> T_5_14.lc_trk_g2_0
 (14 9)  (248 233)  (248 233)  routing T_5_14.bnl_op_0 <X> T_5_14.lc_trk_g2_0
 (17 9)  (251 233)  (251 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (14 10)  (248 234)  (248 234)  routing T_5_14.sp4_h_r_36 <X> T_5_14.lc_trk_g2_4
 (15 11)  (249 235)  (249 235)  routing T_5_14.sp4_h_r_36 <X> T_5_14.lc_trk_g2_4
 (16 11)  (250 235)  (250 235)  routing T_5_14.sp4_h_r_36 <X> T_5_14.lc_trk_g2_4
 (17 11)  (251 235)  (251 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 12)  (255 236)  (255 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (22 12)  (256 236)  (256 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (257 236)  (257 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (24 12)  (258 236)  (258 236)  routing T_5_14.sp4_h_r_35 <X> T_5_14.lc_trk_g3_3
 (27 12)  (261 236)  (261 236)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 236)  (262 236)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 236)  (263 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 236)  (264 236)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 236)  (265 236)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 236)  (266 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 236)  (268 236)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 236)  (269 236)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.input_2_6
 (40 12)  (274 236)  (274 236)  LC_6 Logic Functioning bit
 (46 12)  (280 236)  (280 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (28 13)  (262 237)  (262 237)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 237)  (263 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 237)  (265 237)  routing T_5_14.lc_trk_g1_6 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 237)  (266 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (267 237)  (267 237)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.input_2_6
 (34 13)  (268 237)  (268 237)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.input_2_6
 (15 14)  (249 238)  (249 238)  routing T_5_14.sp4_h_r_45 <X> T_5_14.lc_trk_g3_5
 (16 14)  (250 238)  (250 238)  routing T_5_14.sp4_h_r_45 <X> T_5_14.lc_trk_g3_5
 (17 14)  (251 238)  (251 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (252 238)  (252 238)  routing T_5_14.sp4_h_r_45 <X> T_5_14.lc_trk_g3_5
 (15 15)  (249 239)  (249 239)  routing T_5_14.sp4_v_t_33 <X> T_5_14.lc_trk_g3_4
 (16 15)  (250 239)  (250 239)  routing T_5_14.sp4_v_t_33 <X> T_5_14.lc_trk_g3_4
 (17 15)  (251 239)  (251 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (252 239)  (252 239)  routing T_5_14.sp4_h_r_45 <X> T_5_14.lc_trk_g3_5


LogicTile_6_14

 (8 3)  (296 227)  (296 227)  routing T_6_14.sp4_h_l_36 <X> T_6_14.sp4_v_t_36


LogicTile_7_14

 (11 2)  (353 226)  (353 226)  routing T_7_14.sp4_h_l_44 <X> T_7_14.sp4_v_t_39
 (11 4)  (353 228)  (353 228)  routing T_7_14.sp4_v_t_44 <X> T_7_14.sp4_v_b_5
 (13 4)  (355 228)  (355 228)  routing T_7_14.sp4_v_t_44 <X> T_7_14.sp4_v_b_5
 (12 6)  (354 230)  (354 230)  routing T_7_14.sp4_v_t_40 <X> T_7_14.sp4_h_l_40
 (19 6)  (361 230)  (361 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (11 7)  (353 231)  (353 231)  routing T_7_14.sp4_v_t_40 <X> T_7_14.sp4_h_l_40


RAM_Tile_8_14

 (3 2)  (399 226)  (399 226)  routing T_8_14.sp12_v_t_23 <X> T_8_14.sp12_h_l_23


LogicTile_13_14

 (3 7)  (657 231)  (657 231)  routing T_13_14.sp12_h_l_23 <X> T_13_14.sp12_v_t_23


LogicTile_16_14

 (3 8)  (819 232)  (819 232)  routing T_16_14.sp12_v_t_22 <X> T_16_14.sp12_v_b_1


LogicTile_1_13

 (12 12)  (30 220)  (30 220)  routing T_1_13.sp4_v_t_46 <X> T_1_13.sp4_h_r_11


LogicTile_3_13

 (28 0)  (154 208)  (154 208)  routing T_3_13.lc_trk_g2_3 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 208)  (155 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 208)  (157 208)  routing T_3_13.lc_trk_g0_5 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 208)  (158 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (45 0)  (171 208)  (171 208)  LC_0 Logic Functioning bit
 (17 1)  (143 209)  (143 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (155 209)  (155 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 209)  (156 209)  routing T_3_13.lc_trk_g2_3 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (41 1)  (167 209)  (167 209)  LC_0 Logic Functioning bit
 (43 1)  (169 209)  (169 209)  LC_0 Logic Functioning bit
 (45 1)  (171 209)  (171 209)  LC_0 Logic Functioning bit
 (48 1)  (174 209)  (174 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (177 209)  (177 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (127 210)  (127 210)  routing T_3_13.glb_netwk_5 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (2 2)  (128 210)  (128 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (143 210)  (143 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (126 211)  (126 211)  routing T_3_13.glb_netwk_5 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (18 3)  (144 211)  (144 211)  routing T_3_13.sp4_r_v_b_29 <X> T_3_13.lc_trk_g0_5
 (22 8)  (148 216)  (148 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (147 217)  (147 217)  routing T_3_13.sp4_r_v_b_35 <X> T_3_13.lc_trk_g2_3
 (0 14)  (126 222)  (126 222)  routing T_3_13.glb_netwk_6 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (127 222)  (127 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (137 222)  (137 222)  routing T_3_13.sp4_h_r_5 <X> T_3_13.sp4_v_t_46
 (13 14)  (139 222)  (139 222)  routing T_3_13.sp4_h_r_5 <X> T_3_13.sp4_v_t_46
 (0 15)  (126 223)  (126 223)  routing T_3_13.glb_netwk_6 <X> T_3_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (138 223)  (138 223)  routing T_3_13.sp4_h_r_5 <X> T_3_13.sp4_v_t_46


LogicTile_4_13

 (3 0)  (183 208)  (183 208)  routing T_4_13.sp12_h_r_0 <X> T_4_13.sp12_v_b_0
 (26 0)  (206 208)  (206 208)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (208 208)  (208 208)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 208)  (209 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 208)  (210 208)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 208)  (211 208)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 208)  (212 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 208)  (213 208)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 208)  (214 208)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 208)  (217 208)  LC_0 Logic Functioning bit
 (39 0)  (219 208)  (219 208)  LC_0 Logic Functioning bit
 (45 0)  (225 208)  (225 208)  LC_0 Logic Functioning bit
 (46 0)  (226 208)  (226 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (183 209)  (183 209)  routing T_4_13.sp12_h_r_0 <X> T_4_13.sp12_v_b_0
 (26 1)  (206 209)  (206 209)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 209)  (208 209)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 209)  (209 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 209)  (211 209)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (45 1)  (225 209)  (225 209)  LC_0 Logic Functioning bit
 (47 1)  (227 209)  (227 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (231 209)  (231 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (181 210)  (181 210)  routing T_4_13.glb_netwk_5 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (2 2)  (182 210)  (182 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (180 211)  (180 211)  routing T_4_13.glb_netwk_5 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (16 10)  (196 218)  (196 218)  routing T_4_13.sp4_v_t_16 <X> T_4_13.lc_trk_g2_5
 (17 10)  (197 218)  (197 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (198 218)  (198 218)  routing T_4_13.sp4_v_t_16 <X> T_4_13.lc_trk_g2_5
 (25 10)  (205 218)  (205 218)  routing T_4_13.sp4_v_b_30 <X> T_4_13.lc_trk_g2_6
 (22 11)  (202 219)  (202 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (203 219)  (203 219)  routing T_4_13.sp4_v_b_30 <X> T_4_13.lc_trk_g2_6
 (0 14)  (180 222)  (180 222)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 222)  (181 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (205 222)  (205 222)  routing T_4_13.sp4_h_r_46 <X> T_4_13.lc_trk_g3_6
 (0 15)  (180 223)  (180 223)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (202 223)  (202 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (203 223)  (203 223)  routing T_4_13.sp4_h_r_46 <X> T_4_13.lc_trk_g3_6
 (24 15)  (204 223)  (204 223)  routing T_4_13.sp4_h_r_46 <X> T_4_13.lc_trk_g3_6
 (25 15)  (205 223)  (205 223)  routing T_4_13.sp4_h_r_46 <X> T_4_13.lc_trk_g3_6


LogicTile_5_13

 (4 13)  (238 221)  (238 221)  routing T_5_13.sp4_v_t_41 <X> T_5_13.sp4_h_r_9


LogicTile_6_13

 (22 1)  (310 209)  (310 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (311 209)  (311 209)  routing T_6_13.sp4_h_r_2 <X> T_6_13.lc_trk_g0_2
 (24 1)  (312 209)  (312 209)  routing T_6_13.sp4_h_r_2 <X> T_6_13.lc_trk_g0_2
 (25 1)  (313 209)  (313 209)  routing T_6_13.sp4_h_r_2 <X> T_6_13.lc_trk_g0_2
 (1 2)  (289 210)  (289 210)  routing T_6_13.glb_netwk_5 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (290 210)  (290 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (288 211)  (288 211)  routing T_6_13.glb_netwk_5 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (1 4)  (289 212)  (289 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (289 213)  (289 213)  routing T_6_13.lc_trk_g0_2 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (14 6)  (302 214)  (302 214)  routing T_6_13.sp4_h_l_9 <X> T_6_13.lc_trk_g1_4
 (22 6)  (310 214)  (310 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (311 214)  (311 214)  routing T_6_13.sp12_h_r_23 <X> T_6_13.lc_trk_g1_7
 (14 7)  (302 215)  (302 215)  routing T_6_13.sp4_h_l_9 <X> T_6_13.lc_trk_g1_4
 (15 7)  (303 215)  (303 215)  routing T_6_13.sp4_h_l_9 <X> T_6_13.lc_trk_g1_4
 (16 7)  (304 215)  (304 215)  routing T_6_13.sp4_h_l_9 <X> T_6_13.lc_trk_g1_4
 (17 7)  (305 215)  (305 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (309 215)  (309 215)  routing T_6_13.sp12_h_r_23 <X> T_6_13.lc_trk_g1_7
 (22 7)  (310 215)  (310 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (313 215)  (313 215)  routing T_6_13.sp4_r_v_b_30 <X> T_6_13.lc_trk_g1_6
 (26 8)  (314 216)  (314 216)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 216)  (315 216)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 216)  (316 216)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 216)  (317 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 216)  (319 216)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 216)  (320 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 216)  (322 216)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 216)  (324 216)  LC_4 Logic Functioning bit
 (38 8)  (326 216)  (326 216)  LC_4 Logic Functioning bit
 (45 8)  (333 216)  (333 216)  LC_4 Logic Functioning bit
 (52 8)  (340 216)  (340 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (11 9)  (299 217)  (299 217)  routing T_6_13.sp4_h_l_45 <X> T_6_13.sp4_h_r_8
 (26 9)  (314 217)  (314 217)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 217)  (315 217)  routing T_6_13.lc_trk_g1_7 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 217)  (317 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 217)  (319 217)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 217)  (324 217)  LC_4 Logic Functioning bit
 (37 9)  (325 217)  (325 217)  LC_4 Logic Functioning bit
 (38 9)  (326 217)  (326 217)  LC_4 Logic Functioning bit
 (39 9)  (327 217)  (327 217)  LC_4 Logic Functioning bit
 (40 9)  (328 217)  (328 217)  LC_4 Logic Functioning bit
 (42 9)  (330 217)  (330 217)  LC_4 Logic Functioning bit
 (45 9)  (333 217)  (333 217)  LC_4 Logic Functioning bit
 (22 11)  (310 219)  (310 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (313 219)  (313 219)  routing T_6_13.sp4_r_v_b_38 <X> T_6_13.lc_trk_g2_6
 (17 12)  (305 220)  (305 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (314 220)  (314 220)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 220)  (315 220)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 220)  (317 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 220)  (318 220)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 220)  (320 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 220)  (321 220)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 220)  (322 220)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 220)  (324 220)  LC_6 Logic Functioning bit
 (38 12)  (326 220)  (326 220)  LC_6 Logic Functioning bit
 (40 12)  (328 220)  (328 220)  LC_6 Logic Functioning bit
 (42 12)  (330 220)  (330 220)  LC_6 Logic Functioning bit
 (45 12)  (333 220)  (333 220)  LC_6 Logic Functioning bit
 (47 12)  (335 220)  (335 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (305 221)  (305 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (306 221)  (306 221)  routing T_6_13.sp4_r_v_b_41 <X> T_6_13.lc_trk_g3_1
 (26 13)  (314 221)  (314 221)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 221)  (316 221)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 221)  (317 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 221)  (320 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (321 221)  (321 221)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.input_2_6
 (34 13)  (322 221)  (322 221)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.input_2_6
 (36 13)  (324 221)  (324 221)  LC_6 Logic Functioning bit
 (37 13)  (325 221)  (325 221)  LC_6 Logic Functioning bit
 (38 13)  (326 221)  (326 221)  LC_6 Logic Functioning bit
 (40 13)  (328 221)  (328 221)  LC_6 Logic Functioning bit
 (42 13)  (330 221)  (330 221)  LC_6 Logic Functioning bit
 (45 13)  (333 221)  (333 221)  LC_6 Logic Functioning bit
 (0 14)  (288 222)  (288 222)  routing T_6_13.glb_netwk_4 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 222)  (289 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_7_13

 (3 2)  (345 210)  (345 210)  routing T_7_13.sp12_v_t_23 <X> T_7_13.sp12_h_l_23
 (10 15)  (352 223)  (352 223)  routing T_7_13.sp4_h_l_40 <X> T_7_13.sp4_v_t_47


LogicTile_10_13

 (12 2)  (504 210)  (504 210)  routing T_10_13.sp4_v_t_45 <X> T_10_13.sp4_h_l_39
 (10 3)  (502 211)  (502 211)  routing T_10_13.sp4_h_l_45 <X> T_10_13.sp4_v_t_36
 (11 3)  (503 211)  (503 211)  routing T_10_13.sp4_v_t_45 <X> T_10_13.sp4_h_l_39
 (13 3)  (505 211)  (505 211)  routing T_10_13.sp4_v_t_45 <X> T_10_13.sp4_h_l_39


LogicTile_3_12

 (11 12)  (137 204)  (137 204)  routing T_3_12.sp4_v_t_38 <X> T_3_12.sp4_v_b_11
 (13 12)  (139 204)  (139 204)  routing T_3_12.sp4_v_t_38 <X> T_3_12.sp4_v_b_11


LogicTile_19_12

 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_5 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_5 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 196)  (1005 196)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g1_3
 (21 5)  (1003 197)  (1003 197)  routing T_19_12.sp4_h_r_19 <X> T_19_12.lc_trk_g1_3
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 198)  (1016 198)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (37 6)  (1019 198)  (1019 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (31 7)  (1013 199)  (1013 199)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 199)  (1018 199)  LC_3 Logic Functioning bit
 (37 7)  (1019 199)  (1019 199)  LC_3 Logic Functioning bit
 (38 7)  (1020 199)  (1020 199)  LC_3 Logic Functioning bit
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (51 7)  (1033 199)  (1033 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38


LogicTile_22_12

 (5 10)  (1149 202)  (1149 202)  routing T_22_12.sp4_v_b_6 <X> T_22_12.sp4_h_l_43


LogicTile_6_11

 (3 4)  (291 180)  (291 180)  routing T_6_11.sp12_v_t_23 <X> T_6_11.sp12_h_r_0


LogicTile_18_11

 (3 5)  (931 181)  (931 181)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_h_r_0


LogicTile_22_11

 (19 6)  (1163 182)  (1163 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_11

 (3 7)  (1567 183)  (1567 183)  routing T_30_11.sp12_h_l_23 <X> T_30_11.sp12_v_t_23


IO_Tile_0_9



LogicTile_1_9

 (7 12)  (25 156)  (25 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (25 159)  (25 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_9

 (7 12)  (79 156)  (79 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (79 159)  (79 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_3_9

 (7 12)  (133 156)  (133 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (133 159)  (133 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_4_9

 (7 12)  (187 156)  (187 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (187 159)  (187 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_9

 (7 12)  (241 156)  (241 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_6_9

 (7 12)  (295 156)  (295 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (295 157)  (295 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_9

 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (349 156)  (349 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (349 157)  (349 157)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 12)  (553 156)  (553 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_12_9

 (7 12)  (607 156)  (607 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_13_9



LogicTile_14_9

 (7 12)  (715 156)  (715 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 14)  (715 158)  (715 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9

 (7 12)  (989 156)  (989 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (13 13)  (4 141)  (4 141)  routing T_0_8.span4_horz_43 <X> T_0_8.span4_vert_b_3


LogicTile_1_8

 (5 10)  (23 138)  (23 138)  routing T_1_8.sp4_h_r_3 <X> T_1_8.sp4_h_l_43
 (4 11)  (22 139)  (22 139)  routing T_1_8.sp4_h_r_3 <X> T_1_8.sp4_h_l_43


LogicTile_2_8

 (3 12)  (75 140)  (75 140)  routing T_2_8.sp12_v_t_22 <X> T_2_8.sp12_h_r_1
 (19 15)  (91 143)  (91 143)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_3_8

 (9 9)  (135 137)  (135 137)  routing T_3_8.sp4_v_t_46 <X> T_3_8.sp4_v_b_7
 (10 9)  (136 137)  (136 137)  routing T_3_8.sp4_v_t_46 <X> T_3_8.sp4_v_b_7


LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (3 2)  (603 130)  (603 130)  routing T_12_8.sp12_v_t_23 <X> T_12_8.sp12_h_l_23
 (19 9)  (619 137)  (619 137)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (3 12)  (603 140)  (603 140)  routing T_12_8.sp12_v_t_22 <X> T_12_8.sp12_h_r_1


LogicTile_13_8



LogicTile_14_8

 (3 15)  (711 143)  (711 143)  routing T_14_8.sp12_h_l_22 <X> T_14_8.sp12_v_t_22


LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (2 14)  (1200 142)  (1200 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8

 (8 12)  (1356 140)  (1356 140)  routing T_26_8.sp4_h_l_47 <X> T_26_8.sp4_h_r_10


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (9 0)  (1573 128)  (1573 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1
 (10 0)  (1574 128)  (1574 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (13 1)  (1739 129)  (1739 129)  routing T_33_8.span4_horz_25 <X> T_33_8.span4_vert_b_0


IO_Tile_0_7

 (16 0)  (1 112)  (1 112)  IOB_0 IO Functioning bit
 (17 3)  (0 115)  (0 115)  IOB_0 IO Functioning bit
 (12 4)  (5 116)  (5 116)  routing T_0_7.lc_trk_g1_7 <X> T_0_7.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 116)  (4 116)  routing T_0_7.lc_trk_g1_7 <X> T_0_7.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 116)  (1 116)  IOB_0 IO Functioning bit
 (12 5)  (5 117)  (5 117)  routing T_0_7.lc_trk_g1_7 <X> T_0_7.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 117)  (4 117)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0

 (5 14)  (12 126)  (12 126)  routing T_0_7.span4_vert_b_7 <X> T_0_7.lc_trk_g1_7
 (7 14)  (10 126)  (10 126)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (9 127)  (9 127)  routing T_0_7.span4_vert_b_7 <X> T_0_7.lc_trk_g1_7


LogicTile_7_7

 (19 10)  (361 122)  (361 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_6

 (19 6)  (199 102)  (199 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_6_6

 (19 10)  (307 106)  (307 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_6

 (3 0)  (819 96)  (819 96)  routing T_16_6.sp12_v_t_23 <X> T_16_6.sp12_v_b_0


LogicTile_22_6

 (3 6)  (1147 102)  (1147 102)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23
 (3 7)  (1147 103)  (1147 103)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23


RAM_Tile_25_6

 (3 12)  (1309 108)  (1309 108)  routing T_25_6.sp12_v_t_22 <X> T_25_6.sp12_h_r_1


LogicTile_32_6

 (2 6)  (1674 102)  (1674 102)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_6

 (4 0)  (1730 96)  (1730 96)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g0_0
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 97)  (1731 97)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (5 0)  (12 80)  (12 80)  routing T_0_5.span12_horz_1 <X> T_0_5.lc_trk_g0_1
 (7 0)  (10 80)  (10 80)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
 (8 0)  (9 80)  (9 80)  routing T_0_5.span12_horz_1 <X> T_0_5.lc_trk_g0_1
 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 81)  (9 81)  routing T_0_5.span12_horz_1 <X> T_0_5.lc_trk_g0_1
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 84)  (4 84)  routing T_0_5.lc_trk_g1_5 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 92)  (11 92)  routing T_0_5.span4_horz_5 <X> T_0_5.lc_trk_g1_5
 (7 12)  (10 92)  (10 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_5 lc_trk_g1_5
 (8 12)  (9 92)  (9 92)  routing T_0_5.span4_horz_5 <X> T_0_5.lc_trk_g1_5
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (16 14)  (1 94)  (1 94)  IOB_1 IO Functioning bit


LogicTile_4_5

 (11 7)  (191 87)  (191 87)  routing T_4_5.sp4_h_r_9 <X> T_4_5.sp4_h_l_40
 (13 7)  (193 87)  (193 87)  routing T_4_5.sp4_h_r_9 <X> T_4_5.sp4_h_l_40


RAM_Tile_8_5

 (6 15)  (402 95)  (402 95)  routing T_8_5.sp4_h_r_9 <X> T_8_5.sp4_h_l_44


LogicTile_12_5

 (3 10)  (603 90)  (603 90)  routing T_12_5.sp12_v_t_22 <X> T_12_5.sp12_h_l_22
 (5 14)  (605 94)  (605 94)  routing T_12_5.sp4_v_t_44 <X> T_12_5.sp4_h_l_44
 (6 15)  (606 95)  (606 95)  routing T_12_5.sp4_v_t_44 <X> T_12_5.sp4_h_l_44


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0



LogicTile_3_4

 (6 12)  (132 76)  (132 76)  routing T_3_4.sp4_h_r_4 <X> T_3_4.sp4_v_b_9
 (8 13)  (134 77)  (134 77)  routing T_3_4.sp4_v_t_42 <X> T_3_4.sp4_v_b_10
 (10 13)  (136 77)  (136 77)  routing T_3_4.sp4_v_t_42 <X> T_3_4.sp4_v_b_10


LogicTile_7_4

 (8 6)  (350 70)  (350 70)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_h_l_41
 (9 6)  (351 70)  (351 70)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_h_l_41
 (10 6)  (352 70)  (352 70)  routing T_7_4.sp4_v_t_47 <X> T_7_4.sp4_h_l_41


IO_Tile_33_4

 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (4 0)  (13 48)  (13 48)  routing T_0_3.span4_horz_0 <X> T_0_3.lc_trk_g0_0
 (16 0)  (1 48)  (1 48)  IOB_0 IO Functioning bit
 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (6 1)  (11 49)  (11 49)  routing T_0_3.span4_horz_0 <X> T_0_3.lc_trk_g0_0
 (7 1)  (10 49)  (10 49)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_0 lc_trk_g0_0
 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (16 4)  (1 52)  (1 52)  IOB_0 IO Functioning bit
 (13 5)  (4 53)  (4 53)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (4 9)  (13 57)  (13 57)  routing T_0_3.span4_horz_24 <X> T_0_3.lc_trk_g1_0
 (5 9)  (12 57)  (12 57)  routing T_0_3.span4_horz_24 <X> T_0_3.lc_trk_g1_0
 (6 9)  (11 57)  (11 57)  routing T_0_3.span4_horz_24 <X> T_0_3.lc_trk_g1_0
 (7 9)  (10 57)  (10 57)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (12 10)  (5 58)  (5 58)  routing T_0_3.lc_trk_g1_0 <X> T_0_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 58)  (1 58)  IOB_1 IO Functioning bit
 (13 11)  (4 59)  (4 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit
 (16 14)  (1 62)  (1 62)  IOB_1 IO Functioning bit


LogicTile_2_3

 (4 3)  (76 51)  (76 51)  routing T_2_3.sp4_h_r_4 <X> T_2_3.sp4_h_l_37
 (6 3)  (78 51)  (78 51)  routing T_2_3.sp4_h_r_4 <X> T_2_3.sp4_h_l_37
 (3 4)  (75 52)  (75 52)  routing T_2_3.sp12_v_t_23 <X> T_2_3.sp12_h_r_0


LogicTile_4_3

 (5 2)  (185 50)  (185 50)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_h_l_37
 (4 3)  (184 51)  (184 51)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_h_l_37
 (6 3)  (186 51)  (186 51)  routing T_4_3.sp4_v_t_43 <X> T_4_3.sp4_h_l_37


LogicTile_6_3

 (8 6)  (296 54)  (296 54)  routing T_6_3.sp4_v_t_47 <X> T_6_3.sp4_h_l_41
 (9 6)  (297 54)  (297 54)  routing T_6_3.sp4_v_t_47 <X> T_6_3.sp4_h_l_41
 (10 6)  (298 54)  (298 54)  routing T_6_3.sp4_v_t_47 <X> T_6_3.sp4_h_l_41


LogicTile_10_3

 (2 8)  (494 56)  (494 56)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_3

 (6 13)  (660 61)  (660 61)  routing T_13_3.sp4_h_l_44 <X> T_13_3.sp4_h_r_9


LogicTile_17_3

 (4 4)  (878 52)  (878 52)  routing T_17_3.sp4_h_l_44 <X> T_17_3.sp4_v_b_3
 (6 4)  (880 52)  (880 52)  routing T_17_3.sp4_h_l_44 <X> T_17_3.sp4_v_b_3
 (5 5)  (879 53)  (879 53)  routing T_17_3.sp4_h_l_44 <X> T_17_3.sp4_v_b_3


LogicTile_16_2

 (3 12)  (819 44)  (819 44)  routing T_16_2.sp12_v_t_22 <X> T_16_2.sp12_h_r_1


LogicTile_28_2

 (3 13)  (1459 45)  (1459 45)  routing T_28_2.sp12_h_l_22 <X> T_28_2.sp12_h_r_1


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (6 8)  (1732 40)  (1732 40)  routing T_33_2.span12_horz_9 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1


IO_Tile_3_0

 (16 0)  (130 15)  (130 15)  IOB_0 IO Functioning bit
 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (4 4)  (142 11)  (142 11)  routing T_3_0.span4_vert_44 <X> T_3_0.lc_trk_g0_4
 (13 4)  (161 11)  (161 11)  routing T_3_0.lc_trk_g0_4 <X> T_3_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 11)  (130 11)  IOB_0 IO Functioning bit
 (4 5)  (142 10)  (142 10)  routing T_3_0.span4_vert_44 <X> T_3_0.lc_trk_g0_4
 (5 5)  (143 10)  (143 10)  routing T_3_0.span4_vert_44 <X> T_3_0.lc_trk_g0_4
 (6 5)  (144 10)  (144 10)  routing T_3_0.span4_vert_44 <X> T_3_0.lc_trk_g0_4
 (7 5)  (145 10)  (145 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (161 10)  (161 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0

 (5 6)  (143 8)  (143 8)  routing T_3_0.span4_vert_47 <X> T_3_0.lc_trk_g0_7
 (6 6)  (144 8)  (144 8)  routing T_3_0.span4_vert_47 <X> T_3_0.lc_trk_g0_7
 (7 6)  (145 8)  (145 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (146 8)  (146 8)  routing T_3_0.span4_vert_47 <X> T_3_0.lc_trk_g0_7
 (8 7)  (146 9)  (146 9)  routing T_3_0.span4_vert_47 <X> T_3_0.lc_trk_g0_7
 (13 10)  (161 4)  (161 4)  routing T_3_0.lc_trk_g0_7 <X> T_3_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 4)  (130 4)  IOB_1 IO Functioning bit
 (12 11)  (160 5)  (160 5)  routing T_3_0.lc_trk_g0_7 <X> T_3_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 5)  (161 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit
 (16 14)  (130 0)  (130 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (6 2)  (834 12)  (834 12)  routing T_16_0.span12_vert_11 <X> T_16_0.lc_trk_g0_3
 (7 2)  (835 12)  (835 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (14 4)  (852 11)  (852 11)  routing T_16_0.lc_trk_g0_3 <X> T_16_0.wire_gbuf/in
 (15 4)  (853 11)  (853 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in


IO_Tile_17_0

 (5 2)  (891 12)  (891 12)  routing T_17_0.span4_vert_27 <X> T_17_0.lc_trk_g0_3
 (6 2)  (892 12)  (892 12)  routing T_17_0.span4_vert_27 <X> T_17_0.lc_trk_g0_3
 (7 2)  (893 12)  (893 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (894 13)  (894 13)  routing T_17_0.span4_vert_27 <X> T_17_0.lc_trk_g0_3
 (14 4)  (910 11)  (910 11)  routing T_17_0.lc_trk_g0_3 <X> T_17_0.wire_gbuf/in
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in

