<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/storage/programming/gw68000/boards/tec0117/sdramcapture/impl/gwsynthesis/sdramcapture.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/storage/programming/gw68000/boards/tec0117/sdramcapture/src/sdramcapture.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/storage/programming/gw68000/boards/tec0117/sdramcapture/src/sdramcapture.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 23 00:37:55 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>954</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>871</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk12M</td>
<td>Base</td>
<td>84.000</td>
<td>11.905
<td>0.000</td>
<td>42.000</td>
<td></td>
<td></td>
<td>clk12M </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk12M</td>
<td>11.905(MHz)</td>
<td>95.546(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk12M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk12M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>73.534</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>10.423</td>
</tr>
<tr>
<td>2</td>
<td>73.587</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_11_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>10.013</td>
</tr>
<tr>
<td>3</td>
<td>73.896</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>10.061</td>
</tr>
<tr>
<td>4</td>
<td>74.048</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s4/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.909</td>
</tr>
<tr>
<td>5</td>
<td>74.108</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_8_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.492</td>
</tr>
<tr>
<td>6</td>
<td>74.108</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_9_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.492</td>
</tr>
<tr>
<td>7</td>
<td>74.184</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_10_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.416</td>
</tr>
<tr>
<td>8</td>
<td>74.463</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.137</td>
</tr>
<tr>
<td>9</td>
<td>74.509</td>
<td>wr_n_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.091</td>
</tr>
<tr>
<td>10</td>
<td>74.509</td>
<td>wr_n_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.091</td>
</tr>
<tr>
<td>11</td>
<td>74.509</td>
<td>wr_n_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.091</td>
</tr>
<tr>
<td>12</td>
<td>74.509</td>
<td>wr_n_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.091</td>
</tr>
<tr>
<td>13</td>
<td>74.509</td>
<td>wr_n_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.091</td>
</tr>
<tr>
<td>14</td>
<td>74.569</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_2_s1/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.031</td>
</tr>
<tr>
<td>15</td>
<td>74.580</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.020</td>
</tr>
<tr>
<td>16</td>
<td>74.598</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>9.359</td>
</tr>
<tr>
<td>17</td>
<td>74.621</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.979</td>
</tr>
<tr>
<td>18</td>
<td>74.621</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.979</td>
</tr>
<tr>
<td>19</td>
<td>74.763</td>
<td>wr_n_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.837</td>
</tr>
<tr>
<td>20</td>
<td>74.787</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.813</td>
</tr>
<tr>
<td>21</td>
<td>74.811</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_1_s1/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.789</td>
</tr>
<tr>
<td>22</td>
<td>74.832</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_rd_1_s2/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.768</td>
</tr>
<tr>
<td>23</td>
<td>74.900</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_0_s1/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.700</td>
</tr>
<tr>
<td>24</td>
<td>74.927</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.673</td>
</tr>
<tr>
<td>25</td>
<td>74.941</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>84.000</td>
<td>0.000</td>
<td>8.659</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.565</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_7_s0/Q</td>
<td>leds_7_s2/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.599</td>
<td>state_4_s0/Q</td>
<td>counter2_1_s0/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>3</td>
<td>0.599</td>
<td>state_4_s0/Q</td>
<td>counter2_2_s0/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>4</td>
<td>0.599</td>
<td>state_4_s0/Q</td>
<td>counter2_3_s0/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>5</td>
<td>0.599</td>
<td>state_4_s0/Q</td>
<td>counter2_4_s0/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>6</td>
<td>0.599</td>
<td>state_4_s0/Q</td>
<td>counter2_5_s0/CE</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3/Q</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3/Q</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3/Q</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3/Q</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3/Q</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3/Q</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0/Q</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>state_0_s0/Q</td>
<td>state_0_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>counter2_0_s0/Q</td>
<td>counter2_0_s0/D</td>
<td>clk12M:[R]</td>
<td>clk12M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td>2</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td>3</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td>4</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>state_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_s0</td>
</tr>
<tr>
<td>7</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT_s0</td>
</tr>
<tr>
<td>8</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>39.750</td>
<td>41.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk12M</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.981</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n99_s12/I2</td>
</tr>
<tr>
<td>7.803</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n99_s12/F</td>
</tr>
<tr>
<td>9.103</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s8/I0</td>
</tr>
<tr>
<td>10.202</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s8/F</td>
</tr>
<tr>
<td>10.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s6/I1</td>
</tr>
<tr>
<td>11.233</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s6/F</td>
</tr>
<tr>
<td>12.755</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4/CLK</td>
</tr>
<tr>
<td>86.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.133, 39.654%; route: 5.831, 55.949%; tC2Q: 0.458, 4.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
</tr>
<tr>
<td>4.112</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s9/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s9/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s5/I2</td>
</tr>
<tr>
<td>6.249</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s5/F</td>
</tr>
<tr>
<td>7.064</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n888_s6/I2</td>
</tr>
<tr>
<td>8.163</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n888_s6/F</td>
</tr>
<tr>
<td>10.266</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n888_s5/I1</td>
</tr>
<tr>
<td>10.892</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n888_s5/F</td>
</tr>
<tr>
<td>12.345</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT9[B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[B]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_11_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT9[B]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 38.509%; route: 5.699, 56.914%; tC2Q: 0.458, 4.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.981</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n99_s12/I2</td>
</tr>
<tr>
<td>7.803</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n99_s12/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s8/I0</td>
</tr>
<tr>
<td>9.673</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s8/F</td>
</tr>
<tr>
<td>9.684</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s7/I1</td>
</tr>
<tr>
<td>10.506</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s7/F</td>
</tr>
<tr>
<td>10.996</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s6/I0</td>
</tr>
<tr>
<td>12.057</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s6/F</td>
</tr>
<tr>
<td>12.393</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4/CLK</td>
</tr>
<tr>
<td>86.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.923, 48.932%; route: 4.680, 46.513%; tC2Q: 0.458, 4.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.981</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n99_s12/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n99_s12/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s7/I0</td>
</tr>
<tr>
<td>9.274</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s7/F</td>
</tr>
<tr>
<td>9.693</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s6/I1</td>
</tr>
<tr>
<td>10.719</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s6/F</td>
</tr>
<tr>
<td>12.241</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s4/CLK</td>
</tr>
<tr>
<td>86.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.075, 41.125%; route: 5.376, 54.250%; tC2Q: 0.458, 4.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
</tr>
<tr>
<td>4.112</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s9/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s9/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s5/I2</td>
</tr>
<tr>
<td>6.249</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s5/F</td>
</tr>
<tr>
<td>7.585</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n894_s6/I2</td>
</tr>
<tr>
<td>8.684</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n894_s6/F</td>
</tr>
<tr>
<td>8.689</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n894_s5/I1</td>
</tr>
<tr>
<td>9.721</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n894_s5/F</td>
</tr>
<tr>
<td>11.824</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_8_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 44.901%; route: 4.772, 50.271%; tC2Q: 0.458, 4.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
</tr>
<tr>
<td>4.112</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s9/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s9/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s5/I2</td>
</tr>
<tr>
<td>6.249</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s5/F</td>
</tr>
<tr>
<td>7.585</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n892_s6/I2</td>
</tr>
<tr>
<td>8.684</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n892_s6/F</td>
</tr>
<tr>
<td>8.689</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n892_s5/I1</td>
</tr>
<tr>
<td>9.721</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n892_s5/F</td>
</tr>
<tr>
<td>11.824</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_9_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 44.901%; route: 4.772, 50.271%; tC2Q: 0.458, 4.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
</tr>
<tr>
<td>4.112</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s9/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s9/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s5/I2</td>
</tr>
<tr>
<td>6.249</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s5/F</td>
</tr>
<tr>
<td>7.091</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n890_s6/I2</td>
</tr>
<tr>
<td>8.123</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n890_s6/F</td>
</tr>
<tr>
<td>9.262</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n890_s5/I1</td>
</tr>
<tr>
<td>10.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n890_s5/F</td>
</tr>
<tr>
<td>11.748</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT31[B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT31[B]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_10_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT31[B]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 44.552%; route: 4.763, 50.580%; tC2Q: 0.458, 4.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.972</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n597_s19/I3</td>
</tr>
<tr>
<td>7.598</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n597_s19/F</td>
</tr>
<tr>
<td>8.925</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n585_s16/I1</td>
</tr>
<tr>
<td>9.951</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n585_s16/F</td>
</tr>
<tr>
<td>10.370</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n585_s17/I2</td>
</tr>
<tr>
<td>11.469</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n585_s17/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.937, 43.089%; route: 4.742, 51.894%; tC2Q: 0.458, 5.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>wr_n_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">wr_n_s1/Q</td>
</tr>
<tr>
<td>4.117</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n852_s1/I2</td>
</tr>
<tr>
<td>5.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n852_s1/F</td>
</tr>
<tr>
<td>6.052</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s10/I0</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s10/F</td>
</tr>
<tr>
<td>7.488</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I2</td>
</tr>
<tr>
<td>8.520</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>8.525</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>9.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>10.391</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n854_s0/I2</td>
</tr>
<tr>
<td>11.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n854_s0/F</td>
</tr>
<tr>
<td>11.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 58.235%; route: 3.338, 36.724%; tC2Q: 0.458, 5.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>wr_n_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">wr_n_s1/Q</td>
</tr>
<tr>
<td>4.117</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n852_s1/I2</td>
</tr>
<tr>
<td>5.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n852_s1/F</td>
</tr>
<tr>
<td>6.052</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s10/I0</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s10/F</td>
</tr>
<tr>
<td>7.488</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I2</td>
</tr>
<tr>
<td>8.520</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>8.525</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>9.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>10.391</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n851_s0/I2</td>
</tr>
<tr>
<td>11.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n851_s0/F</td>
</tr>
<tr>
<td>11.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 58.235%; route: 3.338, 36.724%; tC2Q: 0.458, 5.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>wr_n_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">wr_n_s1/Q</td>
</tr>
<tr>
<td>4.117</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n852_s1/I2</td>
</tr>
<tr>
<td>5.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n852_s1/F</td>
</tr>
<tr>
<td>6.052</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s10/I0</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s10/F</td>
</tr>
<tr>
<td>7.488</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I2</td>
</tr>
<tr>
<td>8.520</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>8.525</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>9.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>10.391</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n850_s0/I2</td>
</tr>
<tr>
<td>11.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n850_s0/F</td>
</tr>
<tr>
<td>11.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 58.235%; route: 3.338, 36.724%; tC2Q: 0.458, 5.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>wr_n_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">wr_n_s1/Q</td>
</tr>
<tr>
<td>4.117</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n852_s1/I2</td>
</tr>
<tr>
<td>5.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n852_s1/F</td>
</tr>
<tr>
<td>6.052</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s10/I0</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s10/F</td>
</tr>
<tr>
<td>7.488</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I2</td>
</tr>
<tr>
<td>8.520</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>8.525</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>9.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>10.391</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n849_s0/I2</td>
</tr>
<tr>
<td>11.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n849_s0/F</td>
</tr>
<tr>
<td>11.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 58.235%; route: 3.338, 36.724%; tC2Q: 0.458, 5.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>wr_n_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">wr_n_s1/Q</td>
</tr>
<tr>
<td>4.117</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n852_s1/I2</td>
</tr>
<tr>
<td>5.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n852_s1/F</td>
</tr>
<tr>
<td>6.052</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s10/I0</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s10/F</td>
</tr>
<tr>
<td>7.488</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I2</td>
</tr>
<tr>
<td>8.520</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>8.525</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>9.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>10.391</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s0/I2</td>
</tr>
<tr>
<td>11.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s0/F</td>
</tr>
<tr>
<td>11.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 58.235%; route: 3.338, 36.724%; tC2Q: 0.458, 5.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
</tr>
<tr>
<td>4.112</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s9/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s9/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s5/I2</td>
</tr>
<tr>
<td>6.249</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s5/F</td>
</tr>
<tr>
<td>7.562</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n904_s5/I1</td>
</tr>
<tr>
<td>8.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n904_s5/F</td>
</tr>
<tr>
<td>11.363</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_2_s1/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT27[A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 35.025%; route: 5.409, 59.899%; tC2Q: 0.458, 5.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.981</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n591_s19/I2</td>
</tr>
<tr>
<td>7.803</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n591_s19/F</td>
</tr>
<tr>
<td>9.283</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n597_s18/I2</td>
</tr>
<tr>
<td>10.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n597_s18/F</td>
</tr>
<tr>
<td>10.320</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n597_s15/I3</td>
</tr>
<tr>
<td>11.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n597_s15/F</td>
</tr>
<tr>
<td>11.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.072, 45.142%; route: 4.490, 49.777%; tC2Q: 0.458, 5.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.981</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n99_s12/I2</td>
</tr>
<tr>
<td>7.803</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n99_s12/F</td>
</tr>
<tr>
<td>9.466</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s7/I1</td>
</tr>
<tr>
<td>10.288</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s7/F</td>
</tr>
<tr>
<td>10.293</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s6/I1</td>
</tr>
<tr>
<td>11.354</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s6/F</td>
</tr>
<tr>
<td>11.691</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4/CLK</td>
</tr>
<tr>
<td>86.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.891, 41.577%; route: 5.009, 53.526%; tC2Q: 0.458, 4.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n586_s21/I1</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C25[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n586_s21/F</td>
</tr>
<tr>
<td>6.008</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n592_s23/I3</td>
</tr>
<tr>
<td>7.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n592_s23/F</td>
</tr>
<tr>
<td>7.939</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n592_s19/I2</td>
</tr>
<tr>
<td>8.741</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C25[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n592_s19/F</td>
</tr>
<tr>
<td>9.164</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n596_s24/I3</td>
</tr>
<tr>
<td>9.789</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n596_s24/F</td>
</tr>
<tr>
<td>10.211</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n598_s19/I1</td>
</tr>
<tr>
<td>11.310</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n598_s19/F</td>
</tr>
<tr>
<td>11.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.724, 52.614%; route: 3.796, 42.281%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0/Q</td>
</tr>
<tr>
<td>3.610</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n586_s21/I1</td>
</tr>
<tr>
<td>4.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C25[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n586_s21/F</td>
</tr>
<tr>
<td>6.008</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n592_s23/I3</td>
</tr>
<tr>
<td>7.107</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n592_s23/F</td>
</tr>
<tr>
<td>7.939</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n592_s19/I2</td>
</tr>
<tr>
<td>8.741</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C25[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n592_s19/F</td>
</tr>
<tr>
<td>9.164</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[3][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n596_s24/I3</td>
</tr>
<tr>
<td>9.789</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C26[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n596_s24/F</td>
</tr>
<tr>
<td>10.211</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n596_s19/I1</td>
</tr>
<tr>
<td>11.310</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n596_s19/F</td>
</tr>
<tr>
<td>11.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.724, 52.614%; route: 3.796, 42.281%; tC2Q: 0.458, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>wr_n_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">wr_n_s1/Q</td>
</tr>
<tr>
<td>4.117</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n852_s1/I2</td>
</tr>
<tr>
<td>5.216</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n852_s1/F</td>
</tr>
<tr>
<td>6.052</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s10/I0</td>
</tr>
<tr>
<td>7.151</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s10/F</td>
</tr>
<tr>
<td>7.488</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s4/I2</td>
</tr>
<tr>
<td>8.520</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s4/F</td>
</tr>
<tr>
<td>8.525</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n848_s2/I0</td>
</tr>
<tr>
<td>9.557</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C14[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n848_s2/F</td>
</tr>
<tr>
<td>10.543</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n846_s18/I0</td>
</tr>
<tr>
<td>11.169</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n846_s18/F</td>
</tr>
<tr>
<td>11.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 55.314%; route: 3.490, 39.499%; tC2Q: 0.458, 5.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.972</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n597_s19/I3</td>
</tr>
<tr>
<td>7.598</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n597_s19/F</td>
</tr>
<tr>
<td>9.414</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n579_s16/I1</td>
</tr>
<tr>
<td>10.513</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n579_s16/F</td>
</tr>
<tr>
<td>10.518</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n579_s17/I2</td>
</tr>
<tr>
<td>11.144</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n579_s17/F</td>
</tr>
<tr>
<td>11.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.537, 40.136%; route: 4.817, 54.663%; tC2Q: 0.458, 5.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
</tr>
<tr>
<td>4.112</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s9/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s9/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s5/I2</td>
</tr>
<tr>
<td>6.249</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s5/F</td>
</tr>
<tr>
<td>7.585</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n906_s5/I1</td>
</tr>
<tr>
<td>8.684</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n906_s5/F</td>
</tr>
<tr>
<td>11.121</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT28[A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT28[A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_1_s1/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT28[A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 36.749%; route: 5.101, 58.037%; tC2Q: 0.458, 5.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_rd_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.981</td>
<td>1.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n591_s19/I2</td>
</tr>
<tr>
<td>7.803</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n591_s19/F</td>
</tr>
<tr>
<td>8.798</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n98_s11/I0</td>
</tr>
<tr>
<td>9.859</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n98_s11/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n98_s9/I1</td>
</tr>
<tr>
<td>11.100</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n98_s9/F</td>
</tr>
<tr>
<td>11.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_buffer_rd_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_rd_1_s2/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_rd_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.891, 44.376%; route: 4.419, 50.397%; tC2Q: 0.458, 5.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
</tr>
<tr>
<td>4.112</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s9/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s9/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n847_s5/I2</td>
</tr>
<tr>
<td>6.249</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n847_s5/F</td>
</tr>
<tr>
<td>7.562</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n908_s5/I1</td>
</tr>
<tr>
<td>8.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n908_s5/F</td>
</tr>
<tr>
<td>11.032</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT31[A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT31[A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_0_s1/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT31[A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 36.357%; route: 5.078, 58.374%; tC2Q: 0.458, 5.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0/Q</td>
</tr>
<tr>
<td>4.413</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s18/I0</td>
</tr>
<tr>
<td>5.371</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s18/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s19/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s19/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s20/CIN</td>
</tr>
<tr>
<td>5.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s20/COUT</td>
</tr>
<tr>
<td>5.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s21/CIN</td>
</tr>
<tr>
<td>5.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s21/COUT</td>
</tr>
<tr>
<td>5.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n244_s22/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n244_s22/COUT</td>
</tr>
<tr>
<td>6.972</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n597_s19/I3</td>
</tr>
<tr>
<td>7.598</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C16[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n597_s19/F</td>
</tr>
<tr>
<td>9.079</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n591_s18/I1</td>
</tr>
<tr>
<td>10.178</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n591_s18/F</td>
</tr>
<tr>
<td>10.183</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/n591_s15/I3</td>
</tr>
<tr>
<td>11.005</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n591_s15/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[2][B]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.733, 43.041%; route: 4.482, 51.675%; tC2Q: 0.458, 5.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0/Q</td>
</tr>
<tr>
<td>4.739</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n592_s22/I1</td>
</tr>
<tr>
<td>5.771</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n592_s22/F</td>
</tr>
<tr>
<td>6.592</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n579_s24/I0</td>
</tr>
<tr>
<td>7.218</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n579_s24/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n579_s20/I2</td>
</tr>
<tr>
<td>8.665</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n579_s20/F</td>
</tr>
<tr>
<td>9.959</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>u_sdram/sdrc_top_inst/U0/n579_s19/I0</td>
</tr>
<tr>
<td>10.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n579_s19/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>86.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>86.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0/CLK</td>
</tr>
<tr>
<td>85.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>84.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.316, 38.294%; route: 4.885, 56.413%; tC2Q: 0.458, 5.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leds_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/O_user_data_7_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT12[B]</td>
<td style=" font-weight:bold;">leds_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[B]</td>
<td>leds_7_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT12[B]</td>
<td>leds_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>state_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">state_4_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">counter2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>counter2_1_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>counter2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 45.504%; tC2Q: 0.333, 54.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>state_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">state_4_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" font-weight:bold;">counter2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>counter2_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>counter2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 45.504%; tC2Q: 0.333, 54.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>state_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">state_4_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" font-weight:bold;">counter2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>counter2_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>counter2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 45.504%; tC2Q: 0.333, 54.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>state_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">state_4_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" font-weight:bold;">counter2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td>counter2_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[2][A]</td>
<td>counter2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 45.504%; tC2Q: 0.333, 54.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>state_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">state_4_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" font-weight:bold;">counter2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>counter2_5_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12[2][B]</td>
<td>counter2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 45.504%; tC2Q: 0.333, 54.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/n46_s7/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U2/n46_s7/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n131_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n131_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n632_s8/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n632_s8/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n779_s3/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n779_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n612_s6/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n612_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n109_s10/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n109_s10/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/n51_s6/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U2/n51_s6/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/n50_s6/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U2/n50_s6/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/n45_s6/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U2/n45_s6/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/n44_s6/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U2/n44_s6/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/n11_s0/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U1/n11_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C27[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n614_s7/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n614_s7/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n608_s18/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n608_s18/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n604_s23/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n604_s23/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n602_s22/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n602_s22/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n600_s18/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n600_s18/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/n9_s0/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/sdrc_top_inst/U0/n9_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>state_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">state_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>n267_s14/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n267_s14/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>state_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk12M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk12M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>counter2_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">counter2_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>n215_s2/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">n215_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">counter2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>370</td>
<td>IOB29[A]</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>counter2_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>counter2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_17_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>state_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>state_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U1/O_user_data_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk12M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>42.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>44.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>44.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk12M</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk12M_ibuf/I</td>
</tr>
<tr>
<td>85.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk12M_ibuf/O</td>
</tr>
<tr>
<td>85.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>370</td>
<td>clk12M_d</td>
<td>73.534</td>
<td>0.661</td>
</tr>
<tr>
<td>57</td>
<td>User_model_state.STATE_IDLE</td>
<td>77.494</td>
<td>1.874</td>
</tr>
<tr>
<td>38</td>
<td>n1413</td>
<td>79.372</td>
<td>2.158</td>
</tr>
<tr>
<td>30</td>
<td>O_ctrl_fsm_addr_bk_1</td>
<td>78.060</td>
<td>2.312</td>
</tr>
<tr>
<td>30</td>
<td>O_ctrl_fsm_addr_col_7</td>
<td>76.534</td>
<td>1.982</td>
</tr>
<tr>
<td>29</td>
<td>User_model_state.STATE_WRITE</td>
<td>77.217</td>
<td>1.840</td>
</tr>
<tr>
<td>29</td>
<td>n229</td>
<td>78.361</td>
<td>2.197</td>
</tr>
<tr>
<td>24</td>
<td>Ctrl_wr_data_valid</td>
<td>81.035</td>
<td>3.149</td>
</tr>
<tr>
<td>22</td>
<td>n498_13</td>
<td>78.532</td>
<td>1.352</td>
</tr>
<tr>
<td>22</td>
<td>Cmd_fsm_state.SDRC_STATE_IDLE</td>
<td>74.504</td>
<td>1.356</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C11</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C14</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C14</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C13</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C18</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C18</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R17C22</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C12</td>
<td>76.39%</td>
</tr>
<tr>
<td>R17C23</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk12M -period 84 -waveform {0 42} [get_ports {clk12M}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
