# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb3_func_synth.vhd" \
"../../../../../../tests/Testbanch-moreImages.vhd" \

# Do not sort compile order
nosort
