Classic Timing Analyzer report for SAP_1
Sat Mar 13 01:42:30 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.232 ns                                       ; count         ; counter[3] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.529 ns                                       ; counter[2]    ; to_BUS[2]  ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.821 ns                                       ; enable_output ; to_BUS[0]  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.745 ns                                       ; clear         ; counter[3] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0]    ; counter[3] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                         ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0] ; counter[3] ; clock      ; clock    ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[1] ; counter[3] ; clock      ; clock    ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0] ; counter[2] ; clock      ; clock    ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[1] ; counter[2] ; clock      ; clock    ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0] ; counter[1] ; clock      ; clock    ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[2] ; counter[3] ; clock      ; clock    ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[1] ; counter[1] ; clock      ; clock    ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[3] ; counter[3] ; clock      ; clock    ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0] ; counter[0] ; clock      ; clock    ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[2] ; counter[2] ; clock      ; clock    ; None                        ; None                      ; 1.174 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+-------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To         ; To Clock ;
+-------+--------------+------------+-------+------------+----------+
; N/A   ; None         ; 0.232 ns   ; count ; counter[3] ; clock    ;
; N/A   ; None         ; 0.146 ns   ; count ; counter[2] ; clock    ;
; N/A   ; None         ; 0.060 ns   ; count ; counter[1] ; clock    ;
; N/A   ; None         ; -0.417 ns  ; count ; counter[0] ; clock    ;
; N/A   ; None         ; -0.479 ns  ; clear ; counter[0] ; clock    ;
; N/A   ; None         ; -0.479 ns  ; clear ; counter[1] ; clock    ;
; N/A   ; None         ; -0.479 ns  ; clear ; counter[2] ; clock    ;
; N/A   ; None         ; -0.479 ns  ; clear ; counter[3] ; clock    ;
+-------+--------------+------------+-------+------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To        ; From Clock ;
+-------+--------------+------------+------------+-----------+------------+
; N/A   ; None         ; 7.529 ns   ; counter[2] ; to_BUS[2] ; clock      ;
; N/A   ; None         ; 7.525 ns   ; counter[0] ; to_BUS[0] ; clock      ;
; N/A   ; None         ; 7.201 ns   ; counter[1] ; to_BUS[1] ; clock      ;
; N/A   ; None         ; 7.200 ns   ; counter[3] ; to_BUS[3] ; clock      ;
+-------+--------------+------------+------------+-----------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+---------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To        ;
+-------+-------------------+-----------------+---------------+-----------+
; N/A   ; None              ; 9.821 ns        ; enable_output ; to_BUS[2] ;
; N/A   ; None              ; 9.821 ns        ; enable_output ; to_BUS[0] ;
; N/A   ; None              ; 9.152 ns        ; enable_output ; to_BUS[3] ;
; N/A   ; None              ; 9.152 ns        ; enable_output ; to_BUS[1] ;
+-------+-------------------+-----------------+---------------+-----------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+-------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To         ; To Clock ;
+---------------+-------------+-----------+-------+------------+----------+
; N/A           ; None        ; 0.745 ns  ; clear ; counter[0] ; clock    ;
; N/A           ; None        ; 0.745 ns  ; clear ; counter[1] ; clock    ;
; N/A           ; None        ; 0.745 ns  ; clear ; counter[2] ; clock    ;
; N/A           ; None        ; 0.745 ns  ; clear ; counter[3] ; clock    ;
; N/A           ; None        ; 0.683 ns  ; count ; counter[0] ; clock    ;
; N/A           ; None        ; 0.206 ns  ; count ; counter[1] ; clock    ;
; N/A           ; None        ; 0.120 ns  ; count ; counter[2] ; clock    ;
; N/A           ; None        ; 0.034 ns  ; count ; counter[3] ; clock    ;
+---------------+-------------+-----------+-------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Mar 13 01:42:29 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 340.02 MHz between source register "counter[0]" and destination register "counter[3]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.825 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 3; REG Node = 'counter[0]'
            Info: 2: + IC(0.443 ns) + CELL(0.596 ns) = 1.039 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'counter[0]~13'
            Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.125 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'counter[1]~15'
            Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.211 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'counter[2]~17'
            Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 1.717 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 1; COMB Node = 'counter[3]~18'
            Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 1.825 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'counter[3]'
            Info: Total cell delay = 1.382 ns ( 75.73 % )
            Info: Total interconnect delay = 0.443 ns ( 24.27 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.721 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'counter[3]'
                Info: Total cell delay = 1.766 ns ( 64.90 % )
                Info: Total interconnect delay = 0.955 ns ( 35.10 % )
            Info: - Longest clock path from clock "clock" to source register is 2.721 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 3; REG Node = 'counter[0]'
                Info: Total cell delay = 1.766 ns ( 64.90 % )
                Info: Total interconnect delay = 0.955 ns ( 35.10 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "counter[3]" (data pin = "count", clock pin = "clock") is 0.232 ns
    Info: + Longest pin to register delay is 2.993 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 2; PIN Node = 'count'
        Info: 2: + IC(0.496 ns) + CELL(0.621 ns) = 2.207 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'counter[0]~13'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.293 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'counter[1]~15'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.379 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'counter[2]~17'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.885 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 1; COMB Node = 'counter[3]~18'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.993 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'counter[3]'
        Info: Total cell delay = 2.497 ns ( 83.43 % )
        Info: Total interconnect delay = 0.496 ns ( 16.57 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.721 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'counter[3]'
        Info: Total cell delay = 1.766 ns ( 64.90 % )
        Info: Total interconnect delay = 0.955 ns ( 35.10 % )
Info: tco from clock "clock" to destination pin "to_BUS[2]" through register "counter[2]" is 7.529 ns
    Info: + Longest clock path from clock "clock" to source register is 2.721 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 3; REG Node = 'counter[2]'
        Info: Total cell delay = 1.766 ns ( 64.90 % )
        Info: Total interconnect delay = 0.955 ns ( 35.10 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.504 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 3; REG Node = 'counter[2]'
        Info: 2: + IC(1.448 ns) + CELL(3.056 ns) = 4.504 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'to_BUS[2]'
        Info: Total cell delay = 3.056 ns ( 67.85 % )
        Info: Total interconnect delay = 1.448 ns ( 32.15 % )
Info: Longest tpd from source pin "enable_output" to destination pin "to_BUS[2]" is 9.821 ns
    Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 4; PIN Node = 'enable_output'
    Info: 2: + IC(5.771 ns) + CELL(3.095 ns) = 9.821 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'to_BUS[2]'
    Info: Total cell delay = 4.050 ns ( 41.24 % )
    Info: Total interconnect delay = 5.771 ns ( 58.76 % )
Info: th for register "counter[0]" (data pin = "clear", clock pin = "clock") is 0.745 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.721 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 3; REG Node = 'counter[0]'
        Info: Total cell delay = 1.766 ns ( 64.90 % )
        Info: Total interconnect delay = 0.955 ns ( 35.10 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.282 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 4; PIN Node = 'clear'
        Info: 2: + IC(0.522 ns) + CELL(0.660 ns) = 2.282 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 3; REG Node = 'counter[0]'
        Info: Total cell delay = 1.760 ns ( 77.13 % )
        Info: Total interconnect delay = 0.522 ns ( 22.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Sat Mar 13 01:42:30 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


