CP0,VAR_0
CP2,VAR_1
CP6,VAR_2
GPU_HDP_FLUSH_DONE,VAR_3
GPU_HDP_FLUSH_REQ,VAR_4
PACKET3,FUNC_0
PACKET3_WAIT_REG_MEM,VAR_5
WAIT_REG_MEM_ENGINE,FUNC_1
WAIT_REG_MEM_FUNCTION,FUNC_2
WAIT_REG_MEM_OPERATION,FUNC_3
radeon_ring_write,FUNC_4
cik_hdp_flush_cp_ring_emit,FUNC_5
rdev,VAR_6
ridx,VAR_7
ring,VAR_8
ref_and_mask,VAR_9
