--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PC.twx PC.ncd -o PC.twr PC.pcf

Design file:              PC.ncd
Physical constraint file: PC.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkFPGA
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
address<0>  |    0.238(R)|      FAST  |    1.684(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<1>  |   -0.025(R)|      FAST  |    2.026(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<2>  |    0.145(R)|      FAST  |    1.816(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<3>  |    0.167(R)|      FAST  |    1.806(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<4>  |   -0.033(R)|      FAST  |    2.035(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<5>  |    0.088(R)|      FAST  |    1.880(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<6>  |   -0.252(R)|      FAST  |    2.332(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<7>  |    0.031(R)|      FAST  |    1.958(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<8>  |   -0.009(R)|      FAST  |    2.011(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<9>  |    0.117(R)|      FAST  |    1.842(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<10> |   -1.073(R)|      FAST  |    3.169(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<11> |   -1.071(R)|      FAST  |    3.171(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<12> |   -1.076(R)|      FAST  |    3.177(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<13> |   -1.080(R)|      FAST  |    3.180(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<14> |   -1.080(R)|      FAST  |    3.180(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<15> |   -1.081(R)|      FAST  |    3.181(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<16> |   -1.084(R)|      FAST  |    3.184(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<17> |   -1.123(R)|      FAST  |    3.223(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<18> |   -1.097(R)|      FAST  |    3.199(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<19> |   -1.093(R)|      FAST  |    3.195(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<20> |   -1.071(R)|      FAST  |    3.175(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<21> |   -1.066(R)|      FAST  |    3.167(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<22> |   -1.071(R)|      FAST  |    3.175(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<23> |   -1.062(R)|      FAST  |    3.157(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<24> |   -1.065(R)|      FAST  |    3.169(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<25> |   -1.068(R)|      FAST  |    3.162(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<26> |   -1.070(R)|      FAST  |    3.170(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<27> |   -1.086(R)|      FAST  |    3.181(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<28> |   -1.063(R)|      FAST  |    3.162(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<29> |   -1.054(R)|      FAST  |    3.153(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<30> |   -1.064(R)|      FAST  |    3.163(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
address<31> |   -1.072(R)|      FAST  |    3.169(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
reset       |    1.756(R)|      SLOW  |    2.560(R)|      SLOW  |clkFPGA_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clkFPGA to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
nextInstruction<0> |         6.393(R)|      SLOW  |         2.809(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<1> |         6.396(R)|      SLOW  |         2.812(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<2> |         6.378(R)|      SLOW  |         2.794(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<3> |         6.399(R)|      SLOW  |         2.815(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<4> |         6.387(R)|      SLOW  |         2.803(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<5> |         6.384(R)|      SLOW  |         2.801(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<6> |         6.400(R)|      SLOW  |         2.816(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<7> |         6.396(R)|      SLOW  |         2.816(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<8> |         6.401(R)|      SLOW  |         2.817(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<9> |         6.384(R)|      SLOW  |         2.801(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<10>|         8.174(R)|      SLOW  |         3.408(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<11>|         8.337(R)|      SLOW  |         3.492(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<12>|         8.289(R)|      SLOW  |         3.453(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<13>|         8.262(R)|      SLOW  |         3.447(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<14>|         8.297(R)|      SLOW  |         3.465(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<15>|         8.230(R)|      SLOW  |         3.407(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<16>|         8.322(R)|      SLOW  |         3.474(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<17>|         8.257(R)|      SLOW  |         3.459(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<18>|         7.685(R)|      SLOW  |         3.125(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<19>|         9.248(R)|      SLOW  |         4.069(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<20>|         7.709(R)|      SLOW  |         3.149(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<21>|         7.802(R)|      SLOW  |         3.191(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<22>|         7.708(R)|      SLOW  |         3.147(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<23>|         7.672(R)|      SLOW  |         3.116(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<24>|         7.713(R)|      SLOW  |         3.152(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<25>|         7.674(R)|      SLOW  |         3.119(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<26>|         9.284(R)|      SLOW  |         4.138(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<27>|         7.665(R)|      SLOW  |         3.110(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<28>|         7.699(R)|      SLOW  |         3.140(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<29>|         7.689(R)|      SLOW  |         3.131(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<30>|         7.693(R)|      SLOW  |         3.136(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
nextInstruction<31>|         7.673(R)|      SLOW  |         3.117(R)|      FAST  |clkFPGA_BUFGP     |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Thu Mar 31 17:17:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 609 MB



