# pipeLiningAdder
a verilog project demo
