// Seed: 456856851
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  uwire id_3 = -1;
  wire  id_4;
  wire  id_5;
  wire id_6, id_7;
  tri1 id_8 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_23;
  wire id_24;
  supply0 id_25, id_26;
  always id_7 <= #(1) 1;
  assign id_9 = -1;
  for (id_27 = {id_25} - 1; 1'd0; id_7 = id_18) assign id_12 = id_22[1'b0 : 1][1];
  always
    if (-1'h0) begin : LABEL_0
      begin : LABEL_0
        id_6  = id_18;
        id_11 = 1;
      end
      @(id_4) deassign id_23;
    end
  parameter id_28 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_26
  );
  assign id_9 = id_20;
  initial @(posedge id_4) $display;
endmodule
