[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  24000       tick       3381069       1564933       1511724       3381069 
      2  24000       tick       4472017       2168581       2150406       4472017 
      3  24000       tick       4476288       2169626       2144456       4476288 
      4  24000       tick       4479336       2170403       2155671       4479336 
      5  24000       tick       4482042       2172946       2152896       4482042 
      6  24000       tick       4480054       2171905       2149294       4480054 
      7  24000       tick       4472031       2168572       2152630       4472031 
      8  24000       tick       4485165       2174722       2153872       4485165 
      9  24000       tick       4475262       2169257       2154232       4475262 
     10  24000       tick       4469437       2166560       2150336       4469437 
     11  24000       tick       4479836       2171835       2141696       4479836 
     12  24000       tick       4481709       2172631       2157678       4481709 
     13  24000       tick       4478405       2169175       2148911       4478405 
     14  24000       tick       4470951       2167682       2152588       4470951 
     15  24000       tick       4480584       2171186       2156121       4480584 
     16  24000       tick       4488585       2175410       2147593       4488585 
     17  24000       tick       4468827       2166065       2151018       4468827 
     18  24000       tick       4471383       2167409       2150027       4471383 
     19  24000       tick       4483102       2172494       2150474       4483102 
     20  24000       exit       2185836       1059107       1049346       2185836 
