{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363833257006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363833257007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 21:34:16 2013 " "Processing started: Wed Mar 20 21:34:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363833257007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363833257007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363833257008 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1363833257541 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessorV1 EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"ProcessorV1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1363833257619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363833257712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363833257712 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1363833258063 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1363833258087 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1363833259167 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 3656 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363833259181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 3657 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363833259181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ 127 " "Pin ~LVDS91p/nCEO~ is reserved at location 127" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 3658 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363833259181 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1363833259181 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[15\] " "Pin dataAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[14\] " "Pin dataAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[13\] " "Pin dataAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[12\] " "Pin dataAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[11\] " "Pin dataAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[10\] " "Pin dataAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[9\] " "Pin dataAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[8\] " "Pin dataAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[7\] " "Pin dataAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[6\] " "Pin dataAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[5\] " "Pin dataAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[4\] " "Pin dataAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[3\] " "Pin dataAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[2\] " "Pin dataAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[1\] " "Pin dataAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAOut\[0\] " "Pin dataAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataAOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 584 -192 -16 600 "dataAOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[19\] " "Pin instruction\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[19] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[18\] " "Pin instruction\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[18] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[17\] " "Pin instruction\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[17] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[16\] " "Pin instruction\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[16] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[15\] " "Pin dataBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 198 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[14\] " "Pin dataBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 199 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[13\] " "Pin dataBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 200 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[12\] " "Pin dataBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 201 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[11\] " "Pin dataBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 202 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[10\] " "Pin dataBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[9\] " "Pin dataBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[8\] " "Pin dataBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[7\] " "Pin dataBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 206 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[6\] " "Pin dataBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 207 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[5\] " "Pin dataBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 208 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[4\] " "Pin dataBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 209 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[3\] " "Pin dataBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 210 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[2\] " "Pin dataBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 211 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[1\] " "Pin dataBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBOut\[0\] " "Pin dataBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataBOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 544 -264 -88 560 "dataBOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 213 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[15\] " "Pin regYOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[14\] " "Pin regYOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 215 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[13\] " "Pin regYOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[12\] " "Pin regYOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 217 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[11\] " "Pin regYOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[10\] " "Pin regYOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 219 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[9\] " "Pin regYOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[8\] " "Pin regYOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 221 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[7\] " "Pin regYOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 222 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[6\] " "Pin regYOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 223 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[5\] " "Pin regYOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 224 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[4\] " "Pin regYOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 225 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[3\] " "Pin regYOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 226 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[2\] " "Pin regYOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 227 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[1\] " "Pin regYOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 228 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[0\] " "Pin regYOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { regYOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 229 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[3\] " "Pin IRA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRA[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[2\] " "Pin IRA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRA[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[1\] " "Pin IRA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRA[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[0\] " "Pin IRA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRA[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 265 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[3\] " "Pin IRB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRB[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 266 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[2\] " "Pin IRB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRB[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 267 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[1\] " "Pin IRB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRB[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 268 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[0\] " "Pin IRB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRB[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 269 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[7\] " "Pin RF1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF1[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 270 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[6\] " "Pin RF1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF1[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 271 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[5\] " "Pin RF1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF1[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 272 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[4\] " "Pin RF1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF1[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 273 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[3\] " "Pin RF1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF1[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 274 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[2\] " "Pin RF1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF1[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 275 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[1\] " "Pin RF1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF1[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 276 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[0\] " "Pin RF1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF1[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 277 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[7\] " "Pin RF2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF2[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 278 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[6\] " "Pin RF2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF2[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 279 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[5\] " "Pin RF2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF2[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 280 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[4\] " "Pin RF2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF2[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[3\] " "Pin RF2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF2[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 282 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[2\] " "Pin RF2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF2[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 283 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[1\] " "Pin RF2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF2[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[0\] " "Pin RF2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RF2[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WEnable1 " "Pin WEnable1 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { WEnable1 } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 440 -352 -184 456 "WEnable1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { WEnable1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[15\] " "Pin Reg2Input\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 246 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "reset" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[15\] " "Pin Reg1Input\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 230 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[12\] " "Pin instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[13\] " "Pin instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[15\] " "Pin instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[14\] " "Pin instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[14\] " "Pin Reg1Input\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 231 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[14\] " "Pin Reg2Input\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[13\] " "Pin Reg1Input\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 232 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[13\] " "Pin Reg2Input\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[12\] " "Pin Reg1Input\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 233 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[12\] " "Pin Reg2Input\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[11\] " "Pin Reg1Input\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 234 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[11\] " "Pin Reg2Input\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[10\] " "Pin Reg1Input\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 235 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[10\] " "Pin Reg2Input\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[9\] " "Pin Reg1Input\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 236 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[9\] " "Pin Reg2Input\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[8\] " "Pin Reg1Input\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 237 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[8\] " "Pin Reg2Input\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[7\] " "Pin Reg1Input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 238 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[7\] " "Pin Reg2Input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[6\] " "Pin Reg1Input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[6\] " "Pin Reg2Input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[5\] " "Pin Reg1Input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[5\] " "Pin Reg2Input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[4\] " "Pin Reg1Input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[4\] " "Pin Reg2Input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[3\] " "Pin Reg1Input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[3\] " "Pin Reg2Input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[2\] " "Pin Reg1Input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[2\] " "Pin Reg2Input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[1\] " "Pin Reg1Input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[1\] " "Pin Reg2Input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[0\] " "Pin Reg1Input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 245 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[0\] " "Pin Reg2Input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[9\] " "Pin instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[11\] " "Pin instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[10\] " "Pin instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[23\] " "Pin instruction\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[23] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[21\] " "Pin instruction\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[21] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[22\] " "Pin instruction\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[22] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[20\] " "Pin instruction\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[20] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363833259362 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1363833259362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessorV1.sdc " "Synopsys Design Constraints File file not found: 'ProcessorV1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1363833260013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1363833260014 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1363833260061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN 34 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN 34 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1363833260426 ""}  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1363833260426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 35 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN 35 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Destination node control_unit_230:inst10\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 2743 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~2 " "Destination node control_unit_230:inst10\|stage~2" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1081 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~3 " "Destination node control_unit_230:inst10\|stage~3" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1082 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~4 " "Destination node control_unit_230:inst10\|stage~4" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1083 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~5 " "Destination node control_unit_230:inst10\|stage~5" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1084 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~6 " "Destination node control_unit_230:inst10\|stage~6" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1085 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~7 " "Destination node control_unit_230:inst10\|stage~7" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1086 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~8 " "Destination node control_unit_230:inst10\|stage~8" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1087 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~9 " "Destination node control_unit_230:inst10\|stage~9" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1088 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~10 " "Destination node control_unit_230:inst10\|stage~10" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 1089 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1363833260427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1363833260427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1363833260427 ""}  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "reset" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1363833260427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1363833261029 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1363833261033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1363833261033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1363833261039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1363833261043 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1363833261047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1363833261190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1363833261195 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1363833261195 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "129 unused 3.3V 57 72 0 " "Number of I/O pins in group: 129 (unused VREF, 3.3V VCCIO, 57 input, 72 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1363833261198 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1363833261198 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1363833261198 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363833261201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363833261201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363833261201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363833261201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363833261201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363833261201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363833261201 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363833261201 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1363833261201 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1363833261201 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363833261341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1363833265191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363833267378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1363833267405 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1363833284604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363833284604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1363833285994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1363833290765 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1363833290765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363833305368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1363833305374 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1363833305374 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1363833305479 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[15\] 0 " "Pin \"dataAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[14\] 0 " "Pin \"dataAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[13\] 0 " "Pin \"dataAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[12\] 0 " "Pin \"dataAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[11\] 0 " "Pin \"dataAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[10\] 0 " "Pin \"dataAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[9\] 0 " "Pin \"dataAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[8\] 0 " "Pin \"dataAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[7\] 0 " "Pin \"dataAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[6\] 0 " "Pin \"dataAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[5\] 0 " "Pin \"dataAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[4\] 0 " "Pin \"dataAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[3\] 0 " "Pin \"dataAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[2\] 0 " "Pin \"dataAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[1\] 0 " "Pin \"dataAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAOut\[0\] 0 " "Pin \"dataAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[15\] 0 " "Pin \"dataBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[14\] 0 " "Pin \"dataBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[13\] 0 " "Pin \"dataBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[12\] 0 " "Pin \"dataBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[11\] 0 " "Pin \"dataBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[10\] 0 " "Pin \"dataBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[9\] 0 " "Pin \"dataBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[8\] 0 " "Pin \"dataBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[7\] 0 " "Pin \"dataBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[6\] 0 " "Pin \"dataBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[5\] 0 " "Pin \"dataBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[4\] 0 " "Pin \"dataBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[3\] 0 " "Pin \"dataBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[2\] 0 " "Pin \"dataBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[1\] 0 " "Pin \"dataBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBOut\[0\] 0 " "Pin \"dataBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[15\] 0 " "Pin \"regYOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[14\] 0 " "Pin \"regYOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[13\] 0 " "Pin \"regYOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[12\] 0 " "Pin \"regYOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[11\] 0 " "Pin \"regYOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[10\] 0 " "Pin \"regYOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[9\] 0 " "Pin \"regYOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[8\] 0 " "Pin \"regYOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[7\] 0 " "Pin \"regYOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[6\] 0 " "Pin \"regYOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[5\] 0 " "Pin \"regYOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[4\] 0 " "Pin \"regYOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[3\] 0 " "Pin \"regYOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[2\] 0 " "Pin \"regYOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[1\] 0 " "Pin \"regYOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[0\] 0 " "Pin \"regYOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[3\] 0 " "Pin \"IRA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[2\] 0 " "Pin \"IRA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[1\] 0 " "Pin \"IRA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[0\] 0 " "Pin \"IRA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[3\] 0 " "Pin \"IRB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[2\] 0 " "Pin \"IRB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[1\] 0 " "Pin \"IRB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[0\] 0 " "Pin \"IRB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[7\] 0 " "Pin \"RF1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[6\] 0 " "Pin \"RF1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[5\] 0 " "Pin \"RF1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[4\] 0 " "Pin \"RF1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[3\] 0 " "Pin \"RF1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[2\] 0 " "Pin \"RF1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[1\] 0 " "Pin \"RF1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[0\] 0 " "Pin \"RF1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[7\] 0 " "Pin \"RF2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[6\] 0 " "Pin \"RF2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[5\] 0 " "Pin \"RF2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[4\] 0 " "Pin \"RF2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[3\] 0 " "Pin \"RF2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[2\] 0 " "Pin \"RF2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[1\] 0 " "Pin \"RF2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[0\] 0 " "Pin \"RF2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1363833305668 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1363833305668 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1363833307204 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1363833307488 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1363833309256 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1363833310324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363833312067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 21:35:12 2013 " "Processing ended: Wed Mar 20 21:35:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363833312067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363833312067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363833312067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363833312067 ""}
