
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.614213                       # Number of seconds simulated
sim_ticks                                1614213188500                       # Number of ticks simulated
final_tick                               1614213188500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165466                       # Simulator instruction rate (inst/s)
host_op_rate                                   290000                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              534194517                       # Simulator tick rate (ticks/s)
host_mem_usage                                 821564                       # Number of bytes of host memory used
host_seconds                                  3021.77                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       416102016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          416145536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     71041856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71041856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6501594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6502274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1110029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1110029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          257773892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257800852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44010207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44010207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44010207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         257773892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301811059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6502274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1110029                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6502274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1110029                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              415480000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71040192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               416145536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71041856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10399                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5375197                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            419402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            400333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            402413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            414245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            392840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            396989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            396068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            399690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            397730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           399906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           404266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           415266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           418679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           412736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           417015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71613                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1614196206500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6502274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1110029                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6491875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5771442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.297857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.055064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.163436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5252172     91.00%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       379008      6.57%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31363      0.54%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15341      0.27%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10915      0.19%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10155      0.18%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12314      0.21%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8385      0.15%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51789      0.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5771442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.635720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.247567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.329007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         57490     88.23%     88.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6897     10.59%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          396      0.61%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          192      0.29%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           75      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           36      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           23      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           18      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65156                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.036083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.006769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30929     47.47%     47.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1339      2.06%     49.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32504     49.89%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              376      0.58%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65156                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 148498109500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            270220765750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32459375000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22874.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41624.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       257.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1332018                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  498418                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     212050.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21697593120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11838964500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25167378600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3604318560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         105432116400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         834790344480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         236251767000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1238782482660                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.424958                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 387981303500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   53901900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1172323475250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              21934508400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11968233750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25469246400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3588500880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105432116400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         835301584035                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         235803311250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1239497501115                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.867912                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 386889473500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   53901900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1173415305250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3228426377                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3228426377                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9634281                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.312950                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284141398                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9636329                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.486477                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262398500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.312950                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          612                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1184747237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1184747237                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211937464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211937464                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72203934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72203934                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     284141398                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284141398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    284141398                       # number of overall hits
system.cpu.dcache.overall_hits::total       284141398                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9361705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9361705                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       274624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       274624                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9636329                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9636329                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9636329                       # number of overall misses
system.cpu.dcache.overall_misses::total       9636329                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 634558363500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 634558363500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18147709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18147709000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 652706072500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 652706072500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 652706072500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 652706072500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.042303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042303                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003789                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.032801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.032801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032801                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67782.349850                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67782.349850                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66082.021236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66082.021236                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67733.892492                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67733.892492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67733.892492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67733.892492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2315090                       # number of writebacks
system.cpu.dcache.writebacks::total           2315090                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9361705                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9361705                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       274624                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       274624                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9636329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9636329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9636329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9636329                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 625196658500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 625196658500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17873085000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17873085000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 643069743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 643069743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 643069743500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 643069743500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.042303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.032801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.032801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032801                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66782.349850                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66782.349850                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65082.021236                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65082.021236                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66733.892492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66733.892492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66733.892492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66733.892492                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               179                       # number of replacements
system.cpu.icache.tags.tagsinuse           492.608058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317264                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               682                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          993133.818182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   492.608058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.962125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418544250                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418544250                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317264                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317264                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317264                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317264                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317264                       # number of overall hits
system.cpu.icache.overall_hits::total       677317264                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          682                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           682                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          682                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            682                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          682                       # number of overall misses
system.cpu.icache.overall_misses::total           682                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55520500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55520500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55520500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55520500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55520500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55520500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81408.357771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81408.357771                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81408.357771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81408.357771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81408.357771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81408.357771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          179                       # number of writebacks
system.cpu.icache.writebacks::total               179                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          682                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          682                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          682                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          682                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          682                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          682                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54838500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54838500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54838500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54838500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54838500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54838500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 80408.357771                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80408.357771                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 80408.357771                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80408.357771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 80408.357771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80408.357771                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6658060                       # number of replacements
system.l2.tags.tagsinuse                 16003.186818                       # Cycle average of tags in use
system.l2.tags.total_refs                    11626530                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6674416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.741955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330198184500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3339.759808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.646169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12661.780841                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.203843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.772814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976757                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2919                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26220510                       # Number of tag accesses
system.l2.tags.data_accesses                 26220510                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2315090                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2315090                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          179                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              179                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              66116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66116                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3068619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3068619                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3134735                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3134737                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              3134735                       # number of overall hits
system.l2.overall_hits::total                 3134737                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208508                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              680                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6293086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6293086                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 680                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6501594                       # number of demand (read+write) misses
system.l2.demand_misses::total                6502274                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                680                       # number of overall misses
system.l2.overall_misses::cpu.data            6501594                       # number of overall misses
system.l2.overall_misses::total               6502274                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16766929500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16766929500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53788500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53788500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 578933599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 578933599000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53788500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  595700528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     595754317000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53788500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 595700528500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    595754317000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2315090                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2315090                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          179                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          179                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         274624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            274624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9361705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9361705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               682                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9636329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9637011                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              682                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9636329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9637011                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.759249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759249                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997067                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.672216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672216                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997067                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.674696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.674719                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997067                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.674696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.674719                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80413.842634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80413.842634                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 79100.735294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79100.735294                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91995.183126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91995.183126                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79100.735294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91623.766187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91622.456544                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79100.735294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91623.766187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91622.456544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1110029                       # number of writebacks
system.l2.writebacks::total                   1110029                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       695843                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        695843                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208508                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          680                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6293086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6293086                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6501594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6502274                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6501594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6502274                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14681849500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14681849500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46988500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46988500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 516002739000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 516002739000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46988500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 530684588500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 530731577000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46988500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 530684588500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 530731577000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.759249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.672216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672216                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.674696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.674719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.674696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.674719                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70413.842634                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70413.842634                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69100.735294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69100.735294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81995.183126                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81995.183126                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 69100.735294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81623.766187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81622.456544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 69100.735294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81623.766187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81622.456544                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6293766                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1110029                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5375197                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208508                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208508                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6293766                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19489774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19489774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19489774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    487187392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    487187392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               487187392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          12987500                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12987500    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12987500                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17434683000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36277774250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19271471                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9634460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         868677                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       868677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9362387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3425119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12867221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           274624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          274624                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           682                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9361705                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28906938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28908481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    764890816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              764945920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6658060                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16295071                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053309                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224649                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15426393     94.67%     94.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 868678      5.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16295071                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11951004500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1023000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14454493500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
