# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../testing_neoTRNG_proj.srcs/sources_1/imports/rtl/neoTRNG.vhd" \
"../../../../testing_neoTRNG_proj.srcs/sim_1/imports/sim/neoTRNG_tb.vhd" \

# Do not sort compile order
nosort
