Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 14:17:01 2019
| Host         : DESKTOP-DFGCNJ0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+-----------------------------------------------+---------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                 Enable Signal                 |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+-----------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  iClock16x                                              |                                               | RS232_inst/RS232Rxd_inst/iRxd1_i_1_n_0                  |                1 |              1 |
|  iClock16x                                              | RS232_inst/RS232Txd_inst/iSend_i_1_n_0        |                                                         |                1 |              1 |
|  RS232_inst/RS232Rxd_inst/nextState_reg[1]_i_2_n_0      |                                               |                                                         |                1 |              2 |
|  RS232_inst/RS232Txd_inst/iClock1x_reg_n_0              |                                               | RS232_inst/RS232Txd_inst/p_0_in                         |                1 |              2 |
|  RS232_inst/RS232Txd_inst/nextState_reg[1]_i_2__0_n_0   |                                               |                                                         |                1 |              2 |
|  RS232_inst/RS232Txd_inst/iNoBitsSent_reg[3]_i_2_n_0    |                                               | RS232_inst/RS232Txd_inst/p_0_in                         |                1 |              4 |
|  iClock16x                                              | RS232_inst/RS232Rxd_inst/iClockDiv[3]_i_1_n_0 |                                                         |                1 |              4 |
|  iClock16x                                              | RS232_inst/RS232Txd_inst/iClock1xEnable       | RS232_inst/RS232Txd_inst/iClockDiv[3]_i_1__0_n_0        |                1 |              4 |
|  iClock16x                                              |                                               |                                                         |                2 |              5 |
|  RS232_inst/RS232Rxd_inst/iClock1x_reg_n_0              |                                               | RS232_inst/RS232Rxd_inst/iNoBitsReceived_reg[3]_i_2_n_0 |                2 |              6 |
|  RS232_inst/RS232Rxd_inst/iShiftRegister_reg[7]_i_1_n_0 |                                               |                                                         |                3 |              8 |
|  RS232_inst/RS232Txd_inst/iTxdBuffer                    |                                               |                                                         |                3 |              9 |
|  SystemClock_IBUF_BUFG                                  |                                               | iCount9[8]_i_1_n_0                                      |                2 |              9 |
|  RS232_inst/RS232Rxd_inst/iDataOut2_0                   |                                               |                                                         |                4 |             16 |
|  SystemClock_IBUF_BUFG                                  |                                               |                                                         |                4 |             16 |
+---------------------------------------------------------+-----------------------------------------------+---------------------------------------------------------+------------------+----------------+


