Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Sep 16 18:41:06 2019
| Host         : mcarr running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file base_zynq_design_wrapper_timing_summary_postroute_physopted.rpt -rpx base_zynq_design_wrapper_timing_summary_postroute_physopted.rpx
| Design       : base_zynq_design_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.989        0.000                      0                92281        0.046        0.000                      0                92281        3.000        0.000                       0                 25715  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
base_zynq_design_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_base_zynq_design_clk_wiz_1_0    {0.000 12.500}     25.000          40.000          
  clk_out2_base_zynq_design_clk_wiz_1_0    {0.000 6.250}      12.500          80.000          
  clk_out3_base_zynq_design_clk_wiz_1_0    {0.000 6.250}      12.500          80.000          
  clkfbout_base_zynq_design_clk_wiz_1_0    {0.000 25.000}     50.000          20.000          
clk_fpga_0                                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_zynq_design_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_base_zynq_design_clk_wiz_1_0          9.485        0.000                      0                37879        0.052        0.000                      0                37879       11.732        0.000                       0                 15556  
  clk_out2_base_zynq_design_clk_wiz_1_0          2.523        0.000                      0                19012        0.129        0.000                      0                19012        5.850        0.000                       0                  4930  
  clk_out3_base_zynq_design_clk_wiz_1_0          4.849        0.000                      0                10056        0.046        0.000                      0                10056        5.482        0.000                       0                  5224  
  clkfbout_base_zynq_design_clk_wiz_1_0                                                                                                                                                     48.592        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                                   8.592        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_base_zynq_design_clk_wiz_1_0  clk_out1_base_zynq_design_clk_wiz_1_0        7.787        0.000                      0                  101        0.103        0.000                      0                  101  
clk_out3_base_zynq_design_clk_wiz_1_0  clk_out1_base_zynq_design_clk_wiz_1_0        4.621        0.000                      0                 1123        0.163        0.000                      0                 1123  
clk_out1_base_zynq_design_clk_wiz_1_0  clk_out2_base_zynq_design_clk_wiz_1_0        0.989        0.000                      0                 6763        0.103        0.000                      0                 6763  
clk_out3_base_zynq_design_clk_wiz_1_0  clk_out2_base_zynq_design_clk_wiz_1_0        3.149        0.000                      0                 4912        0.164        0.000                      0                 4912  
clk_out1_base_zynq_design_clk_wiz_1_0  clk_out3_base_zynq_design_clk_wiz_1_0        6.089        0.000                      0                  502        0.153        0.000                      0                  502  
clk_out2_base_zynq_design_clk_wiz_1_0  clk_out3_base_zynq_design_clk_wiz_1_0        2.524        0.000                      0                  528        0.452        0.000                      0                  528  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      clk_out1_base_zynq_design_clk_wiz_1_0  clk_out1_base_zynq_design_clk_wiz_1_0       15.136        0.000                      0                11418        0.257        0.000                      0                11418  
**async_default**                      clk_out1_base_zynq_design_clk_wiz_1_0  clk_out2_base_zynq_design_clk_wiz_1_0        1.417        0.000                      0                 3218        1.929        0.000                      0                 3218  
**async_default**                      clk_out1_base_zynq_design_clk_wiz_1_0  clk_out3_base_zynq_design_clk_wiz_1_0        2.950        0.000                      0                 4508        1.122        0.000                      0                 4508  
**async_default**                      clk_out3_base_zynq_design_clk_wiz_1_0  clk_out3_base_zynq_design_clk_wiz_1_0       10.866        0.000                      0                  240        0.247        0.000                      0                  240  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_zynq_design_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_zynq_design_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_zynq_design_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_zynq_design_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out1_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        9.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.485ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.304ns  (logic 2.196ns (14.349%)  route 13.108ns (85.651%))
  Logic Levels:           39  (LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=28)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.444    13.004    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3][2]
    SLICE_X110Y331       LUT6 (Prop_lut6_I4_O)        0.043    13.047 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_7/O
                         net (fo=9, routed)           0.249    13.296    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_10
    SLICE_X111Y331       LUT6 (Prop_lut6_I2_O)        0.043    13.339 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_5/O
                         net (fo=1, routed)           0.232    13.571    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_5_n_0
    SLICE_X111Y331       LUT6 (Prop_lut6_I0_O)        0.043    13.614 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_2/O
                         net (fo=2, routed)           0.581    14.194    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_2
    SLICE_X94Y328        LUT6 (Prop_lut6_I0_O)        0.043    14.237 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_5/O
                         net (fo=1, routed)           0.316    14.554    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_5_n_0
    SLICE_X92Y328        LUT5 (Prop_lut5_I1_O)        0.043    14.597 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_2/O
                         net (fo=34, routed)          0.749    15.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o_reg[3]
    SLICE_X63Y330        LUT6 (Prop_lut6_I3_O)        0.043    15.389 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[3]_i_1/O
                         net (fo=2, routed)           0.653    16.042    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_alu_we_ex_o_reg[3]
    SLICE_X81Y333        LUT5 (Prop_lut5_I2_O)        0.043    16.085 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[3]_i_1/O
                         net (fo=3, routed)           0.494    16.579    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o_reg[31][3]
    SLICE_X90Y333        LUT6 (Prop_lut6_I0_O)        0.043    16.622 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[27]_i_2/O
                         net (fo=2, routed)           0.340    16.962    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[27]_i_2_n_0
    SLICE_X90Y333        LUT6 (Prop_lut6_I0_O)        0.043    17.005 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[11]_i_1/O
                         net (fo=1, routed)           0.000    17.005    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[11]
    SLICE_X90Y333        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X90Y333        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/C
                         clock pessimism              0.103    26.575    
                         clock uncertainty           -0.149    26.426    
    SLICE_X90Y333        FDCE (Setup_fdce_C_D)        0.064    26.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]
  -------------------------------------------------------------------
                         required time                         26.490    
                         arrival time                         -17.005    
  -------------------------------------------------------------------
                         slack                                  9.485    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.216ns  (logic 2.196ns (14.432%)  route 13.020ns (85.568%))
  Logic Levels:           39  (LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=28)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 26.469 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.444    13.004    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3][2]
    SLICE_X110Y331       LUT6 (Prop_lut6_I4_O)        0.043    13.047 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_7/O
                         net (fo=9, routed)           0.249    13.296    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_10
    SLICE_X111Y331       LUT6 (Prop_lut6_I2_O)        0.043    13.339 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_5/O
                         net (fo=1, routed)           0.232    13.571    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_5_n_0
    SLICE_X111Y331       LUT6 (Prop_lut6_I0_O)        0.043    13.614 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_2/O
                         net (fo=2, routed)           0.581    14.194    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_2
    SLICE_X94Y328        LUT6 (Prop_lut6_I0_O)        0.043    14.237 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_5/O
                         net (fo=1, routed)           0.316    14.554    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_5_n_0
    SLICE_X92Y328        LUT5 (Prop_lut5_I1_O)        0.043    14.597 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_2/O
                         net (fo=34, routed)          0.749    15.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o_reg[3]
    SLICE_X63Y330        LUT6 (Prop_lut6_I3_O)        0.043    15.389 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[3]_i_1/O
                         net (fo=2, routed)           0.653    16.042    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_alu_we_ex_o_reg[3]
    SLICE_X81Y333        LUT5 (Prop_lut5_I2_O)        0.043    16.085 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[3]_i_1/O
                         net (fo=3, routed)           0.494    16.579    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o_reg[31][3]
    SLICE_X90Y333        LUT6 (Prop_lut6_I0_O)        0.043    16.622 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[27]_i_2/O
                         net (fo=2, routed)           0.252    16.874    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[27]_i_2_n_0
    SLICE_X88Y334        LUT6 (Prop_lut6_I0_O)        0.043    16.917 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[27]_i_1/O
                         net (fo=1, routed)           0.000    16.917    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[27]
    SLICE_X88Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.467    26.469    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X88Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/C
                         clock pessimism              0.183    26.652    
                         clock uncertainty           -0.149    26.503    
    SLICE_X88Y334        FDCE (Setup_fdce_C_D)        0.033    26.536    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]
  -------------------------------------------------------------------
                         required time                         26.536    
                         arrival time                         -16.917    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.850ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.878ns  (logic 2.110ns (14.182%)  route 12.768ns (85.818%))
  Logic Levels:           37  (LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.444    13.004    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3][2]
    SLICE_X110Y331       LUT6 (Prop_lut6_I4_O)        0.043    13.047 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_7/O
                         net (fo=9, routed)           0.249    13.296    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_10
    SLICE_X111Y331       LUT6 (Prop_lut6_I2_O)        0.043    13.339 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_5/O
                         net (fo=1, routed)           0.232    13.571    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_5_n_0
    SLICE_X111Y331       LUT6 (Prop_lut6_I0_O)        0.043    13.614 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_2/O
                         net (fo=2, routed)           0.581    14.194    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_2
    SLICE_X94Y328        LUT6 (Prop_lut6_I0_O)        0.043    14.237 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_5/O
                         net (fo=1, routed)           0.316    14.554    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_5_n_0
    SLICE_X92Y328        LUT5 (Prop_lut5_I1_O)        0.043    14.597 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_2/O
                         net (fo=34, routed)          0.749    15.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o_reg[3]
    SLICE_X63Y330        LUT6 (Prop_lut6_I3_O)        0.043    15.389 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[3]_i_1/O
                         net (fo=2, routed)           0.653    16.042    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_alu_we_ex_o_reg[3]
    SLICE_X81Y333        LUT5 (Prop_lut5_I2_O)        0.043    16.085 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[3]_i_1/O
                         net (fo=3, routed)           0.494    16.579    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[3]
    SLICE_X90Y333        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X90Y333        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/C
                         clock pessimism              0.103    26.575    
                         clock uncertainty           -0.149    26.426    
    SLICE_X90Y333        FDCE (Setup_fdce_C_D)        0.004    26.430    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]
  -------------------------------------------------------------------
                         required time                         26.430    
                         arrival time                         -16.579    
  -------------------------------------------------------------------
                         slack                                  9.850    

Slack (MET) :             10.008ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.830ns  (logic 2.252ns (15.185%)  route 12.578ns (84.815%))
  Logic Levels:           38  (LUT2=5 LUT3=3 LUT4=3 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.559    13.119    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_i/ff1_result[3]
    SLICE_X110Y331       LUT3 (Prop_lut3_I2_O)        0.051    13.170 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_16/O
                         net (fo=2, routed)           0.445    13.616    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_16_n_0
    SLICE_X109Y331       LUT4 (Prop_lut4_I0_O)        0.134    13.750 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[4]_i_7/O
                         net (fo=1, routed)           0.387    14.137    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[4]_i_7_n_0
    SLICE_X99Y328        LUT6 (Prop_lut6_I1_O)        0.043    14.180 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[4]_i_3/O
                         net (fo=2, routed)           0.342    14.522    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[0]_11
    SLICE_X96Y329        LUT5 (Prop_lut5_I1_O)        0.043    14.565 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][4]_i_2/O
                         net (fo=34, routed)          0.822    15.388    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o_reg[4]
    SLICE_X68Y334        LUT6 (Prop_lut6_I3_O)        0.043    15.431 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[4]_i_1/O
                         net (fo=2, routed)           0.299    15.729    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_alu_we_ex_o_reg[4]
    SLICE_X79Y334        LUT5 (Prop_lut5_I2_O)        0.043    15.772 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[4]_i_1/O
                         net (fo=3, routed)           0.340    16.112    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o_reg[31][4]
    SLICE_X87Y334        LUT6 (Prop_lut6_I0_O)        0.043    16.155 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[28]_i_2/O
                         net (fo=2, routed)           0.333    16.488    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[28]_i_2_n_0
    SLICE_X87Y334        LUT6 (Prop_lut6_I0_O)        0.043    16.531 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[12]_i_1/O
                         net (fo=1, routed)           0.000    16.531    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[12]
    SLICE_X87Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X87Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/C
                         clock pessimism              0.183    26.655    
                         clock uncertainty           -0.149    26.506    
    SLICE_X87Y334        FDCE (Setup_fdce_C_D)        0.034    26.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]
  -------------------------------------------------------------------
                         required time                         26.540    
                         arrival time                         -16.531    
  -------------------------------------------------------------------
                         slack                                 10.008    

Slack (MET) :             10.142ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.696ns  (logic 2.252ns (15.324%)  route 12.444ns (84.676%))
  Logic Levels:           38  (LUT2=5 LUT3=3 LUT4=3 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.559    13.119    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_i/ff1_result[3]
    SLICE_X110Y331       LUT3 (Prop_lut3_I2_O)        0.051    13.170 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_16/O
                         net (fo=2, routed)           0.445    13.616    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_16_n_0
    SLICE_X109Y331       LUT4 (Prop_lut4_I0_O)        0.134    13.750 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[4]_i_7/O
                         net (fo=1, routed)           0.387    14.137    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[4]_i_7_n_0
    SLICE_X99Y328        LUT6 (Prop_lut6_I1_O)        0.043    14.180 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[4]_i_3/O
                         net (fo=2, routed)           0.342    14.522    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[0]_11
    SLICE_X96Y329        LUT5 (Prop_lut5_I1_O)        0.043    14.565 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][4]_i_2/O
                         net (fo=34, routed)          0.822    15.388    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o_reg[4]
    SLICE_X68Y334        LUT6 (Prop_lut6_I3_O)        0.043    15.431 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[4]_i_1/O
                         net (fo=2, routed)           0.299    15.729    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_alu_we_ex_o_reg[4]
    SLICE_X79Y334        LUT5 (Prop_lut5_I2_O)        0.043    15.772 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[4]_i_1/O
                         net (fo=3, routed)           0.340    16.112    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o_reg[31][4]
    SLICE_X87Y334        LUT6 (Prop_lut6_I0_O)        0.043    16.155 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[28]_i_2/O
                         net (fo=2, routed)           0.199    16.354    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[28]_i_2_n_0
    SLICE_X87Y334        LUT6 (Prop_lut6_I0_O)        0.043    16.397 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[28]_i_1/O
                         net (fo=1, routed)           0.000    16.397    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[28]
    SLICE_X87Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X87Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/C
                         clock pessimism              0.183    26.655    
                         clock uncertainty           -0.149    26.506    
    SLICE_X87Y334        FDCE (Setup_fdce_C_D)        0.034    26.540    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]
  -------------------------------------------------------------------
                         required time                         26.540    
                         arrival time                         -16.397    
  -------------------------------------------------------------------
                         slack                                 10.142    

Slack (MET) :             10.187ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.571ns  (logic 2.351ns (16.135%)  route 12.220ns (83.865%))
  Logic Levels:           38  (LUT2=5 LUT3=3 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 26.472 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.559    13.119    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_i/ff1_result[3]
    SLICE_X110Y331       LUT3 (Prop_lut3_I2_O)        0.051    13.170 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_16/O
                         net (fo=2, routed)           0.445    13.616    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_16_n_0
    SLICE_X109Y331       LUT5 (Prop_lut5_I1_O)        0.140    13.756 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_7/O
                         net (fo=1, routed)           0.437    14.192    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_7_n_0
    SLICE_X99Y330        LUT6 (Prop_lut6_I1_O)        0.136    14.328 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_3/O
                         net (fo=2, routed)           0.302    14.630    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[0]_10
    SLICE_X94Y330        LUT5 (Prop_lut5_I1_O)        0.043    14.673 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][5]_i_2/O
                         net (fo=34, routed)          0.534    15.207    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/mult_en_ex_o_reg[5]
    SLICE_X87Y329        LUT6 (Prop_lut6_I4_O)        0.043    15.250 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_rb_data_ex_o[5]_i_1/O
                         net (fo=2, routed)           0.272    15.522    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/D[5]
    SLICE_X87Y331        LUT6 (Prop_lut6_I1_O)        0.043    15.565 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[5]_i_1/O
                         net (fo=3, routed)           0.383    15.947    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o_reg[31][5]
    SLICE_X91Y333        LUT6 (Prop_lut6_I0_O)        0.043    15.990 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[29]_i_2/O
                         net (fo=2, routed)           0.239    16.229    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[29]_i_2_n_0
    SLICE_X91Y333        LUT6 (Prop_lut6_I0_O)        0.043    16.272 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[13]_i_1/O
                         net (fo=1, routed)           0.000    16.272    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[13]
    SLICE_X91Y333        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.470    26.472    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X91Y333        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/C
                         clock pessimism              0.103    26.575    
                         clock uncertainty           -0.149    26.426    
    SLICE_X91Y333        FDCE (Setup_fdce_C_D)        0.033    26.459    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]
  -------------------------------------------------------------------
                         required time                         26.459    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                 10.187    

Slack (MET) :             10.191ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 1.957ns (13.332%)  route 12.722ns (86.668%))
  Logic Levels:           24  (CARRY4=1 LUT2=2 LUT3=2 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 26.473 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.698     1.700    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X76Y329        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y329        FDCE (Prop_fdce_C_Q)         0.223     1.923 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/Q
                         net (fo=39, routed)          1.059     2.982    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex[21]
    SLICE_X95Y331        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.244 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.463     3.707    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_adder_lsu_int[22]
    SLICE_X96Y330        LUT3 (Prop_lut3_I0_O)        0.122     3.829 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/data_addr_q[22]_i_2/O
                         net (fo=1, routed)           0.445     4.274    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_ex[22]
    SLICE_X95Y321        LUT5 (Prop_lut5_I3_O)        0.043     4.317 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_addr_q[22]_i_1/O
                         net (fo=4, routed)           0.856     5.172    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/D[21]
    SLICE_X92Y312        LUT6 (Prop_lut6_I5_O)        0.043     5.215 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4/O
                         net (fo=1, routed)           0.264     5.479    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_4_n_0
    SLICE_X91Y312        LUT5 (Prop_lut5_I0_O)        0.043     5.522 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3/O
                         net (fo=4, routed)           0.252     5.774    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[0]_i_3_n_0
    SLICE_X89Y312        LUT2 (Prop_lut2_I1_O)        0.049     5.823 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3__0/O
                         net (fo=4, routed)           0.365     6.189    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]_0
    SLICE_X89Y312        LUT3 (Prop_lut3_I2_O)        0.147     6.336 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3/O
                         net (fo=4, routed)           0.408     6.744    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination[1]_i_3_n_0
    SLICE_X93Y312        LUT5 (Prop_lut5_I4_O)        0.137     6.881 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/CS[1]_i_6__2/O
                         net (fo=19, routed)          1.801     8.682    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/req
    SLICE_X104Y270       LUT6 (Prop_lut6_I5_O)        0.043     8.725 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/CS[1]_i_4__2/O
                         net (fo=28, routed)          0.564     9.289    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/s_ctrl_bus_req_to_mchan[0]
    SLICE_X106Y266       LUT5 (Prop_lut5_I1_O)        0.047     9.336 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt0_o_i_8/O
                         net (fo=3, routed)           0.210     9.546    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/add_mem_reg[1]
    SLICE_X105Y265       LUT6 (Prop_lut6_I4_O)        0.134     9.680 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/i___273_i_1/O
                         net (fo=5, routed)           0.365    10.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/twd_ext_trans_queue_i/twd_queue_arbiter_i/RR_REQ/s_twd_ext_alloc_req[1]
    SLICE_X107Y265       LUT2 (Prop_lut2_I1_O)        0.054    10.099 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/twd_ext_trans_queue_i/twd_queue_arbiter_i/RR_REQ/CS[2]_i_18/O
                         net (fo=3, routed)           0.458    10.556    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/gnt1_o1__0
    SLICE_X111Y265       LUT6 (Prop_lut6_I4_O)        0.137    10.693 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/CS[2]_i_19/O
                         net (fo=3, routed)           0.319    11.012    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/s_busy_reg[0]
    SLICE_X110Y267       LUT5 (Prop_lut5_I1_O)        0.043    11.055 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/FSM_sequential_CS[1]_i_14/O
                         net (fo=1, routed)           0.197    11.253    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[2]_0
    SLICE_X112Y266       LUT6 (Prop_lut6_I0_O)        0.043    11.296 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_8/O
                         net (fo=1, routed)           0.159    11.455    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_8_n_0
    SLICE_X112Y266       LUT6 (Prop_lut6_I3_O)        0.043    11.498 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FSM_sequential_CS[1]_i_3/O
                         net (fo=79, routed)          0.979    12.477    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/s_ctrl_bus_gnt_from_mchan[0]
    SLICE_X104Y280       LUT5 (Prop_lut5_I0_O)        0.043    12.520 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/gnt_load_cnt[3]_i_4/O
                         net (fo=4, routed)           0.782    13.302    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/gnt_from_load
    SLICE_X97Y277        LUT6 (Prop_lut6_I5_O)        0.043    13.345 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/FSM_sequential_CS[1]_i_4__1/O
                         net (fo=2, routed)           1.184    14.529    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/gnt
    SLICE_X90Y312        LUT5 (Prop_lut5_I4_O)        0.043    14.572 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/PCCR_inc_q[0]_i_16/O
                         net (fo=1, routed)           0.323    14.895    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/PCCR_inc_q[0]_i_16_n_0
    SLICE_X89Y312        LUT6 (Prop_lut6_I5_O)        0.043    14.938 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/PCCR_inc_q[0]_i_13/O
                         net (fo=1, routed)           0.215    15.154    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/PCCR_inc_q[0]_i_13_n_0
    SLICE_X88Y312        LUT6 (Prop_lut6_I1_O)        0.043    15.197 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/PCCR_inc_q[0]_i_8/O
                         net (fo=1, routed)           0.595    15.791    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/CS_reg[1]
    SLICE_X80Y320        LUT6 (Prop_lut6_I4_O)        0.043    15.834 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q[0]_i_4/O
                         net (fo=1, routed)           0.211    16.045    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q[0]_i_4_n_0
    SLICE_X81Y320        LUT6 (Prop_lut6_I0_O)        0.043    16.088 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q[0]_i_2/O
                         net (fo=1, routed)           0.248    16.336    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q[0]_i_2_n_0
    SLICE_X78Y320        LUT5 (Prop_lut5_I0_O)        0.043    16.379 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.379    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/p_0_out[0]
    SLICE_X78Y320        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.471    26.473    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/clk_soc_i_IBUF_BUFG
    SLICE_X78Y320        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q_reg[0]/C
                         clock pessimism              0.183    26.656    
                         clock uncertainty           -0.149    26.507    
    SLICE_X78Y320        FDCE (Setup_fdce_C_D)        0.064    26.571    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_inc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         26.571    
                         arrival time                         -16.379    
  -------------------------------------------------------------------
                         slack                                 10.191    

Slack (MET) :             10.218ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.623ns  (logic 2.153ns (14.723%)  route 12.470ns (85.277%))
  Logic Levels:           38  (LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=27)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 26.474 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.444    13.004    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3][2]
    SLICE_X110Y331       LUT6 (Prop_lut6_I4_O)        0.043    13.047 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_7/O
                         net (fo=9, routed)           0.249    13.296    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_10
    SLICE_X111Y331       LUT6 (Prop_lut6_I2_O)        0.043    13.339 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_5/O
                         net (fo=1, routed)           0.232    13.571    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_5_n_0
    SLICE_X111Y331       LUT6 (Prop_lut6_I0_O)        0.043    13.614 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_2/O
                         net (fo=2, routed)           0.581    14.194    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_2
    SLICE_X94Y328        LUT6 (Prop_lut6_I0_O)        0.043    14.237 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_5/O
                         net (fo=1, routed)           0.316    14.554    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_5_n_0
    SLICE_X92Y328        LUT5 (Prop_lut5_I1_O)        0.043    14.597 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][3]_i_2/O
                         net (fo=34, routed)          0.749    15.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o_reg[3]
    SLICE_X63Y330        LUT6 (Prop_lut6_I3_O)        0.043    15.389 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[3]_i_1/O
                         net (fo=2, routed)           0.653    16.042    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_alu_we_ex_o_reg[3]
    SLICE_X81Y333        LUT5 (Prop_lut5_I2_O)        0.043    16.085 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[3]_i_1/O
                         net (fo=3, routed)           0.196    16.281    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o_reg[31][3]
    SLICE_X83Y334        LUT6 (Prop_lut6_I0_O)        0.043    16.324 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[19]_i_1/O
                         net (fo=1, routed)           0.000    16.324    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[19]
    SLICE_X83Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.472    26.474    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X83Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/C
                         clock pessimism              0.183    26.657    
                         clock uncertainty           -0.149    26.508    
    SLICE_X83Y334        FDCE (Setup_fdce_C_D)        0.034    26.542    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]
  -------------------------------------------------------------------
                         required time                         26.542    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                 10.218    

Slack (MET) :             10.263ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.498ns  (logic 2.153ns (14.851%)  route 12.345ns (85.149%))
  Logic Levels:           38  (LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=27)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 26.474 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.444    13.004    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3][2]
    SLICE_X110Y331       LUT6 (Prop_lut6_I4_O)        0.043    13.047 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_7/O
                         net (fo=9, routed)           0.195    13.242    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_10
    SLICE_X110Y331       LUT6 (Prop_lut6_I3_O)        0.043    13.285 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_2/O
                         net (fo=2, routed)           0.436    13.720    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_8
    SLICE_X96Y329        LUT6 (Prop_lut6_I0_O)        0.043    13.763 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][2]_i_5/O
                         net (fo=1, routed)           0.332    14.096    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][2]_i_5_n_0
    SLICE_X92Y329        LUT5 (Prop_lut5_I1_O)        0.043    14.139 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][2]_i_2/O
                         net (fo=34, routed)          0.728    14.866    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o_reg[2]
    SLICE_X63Y330        LUT6 (Prop_lut6_I5_O)        0.043    14.909 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operand_c_ex_o[2]_i_1/O
                         net (fo=2, routed)           0.399    15.309    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_alu_we_ex_o_reg[2]
    SLICE_X75Y332        LUT5 (Prop_lut5_I1_O)        0.043    15.352 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[2]_i_1/O
                         net (fo=3, routed)           0.559    15.911    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o_reg[31][2]
    SLICE_X91Y333        LUT6 (Prop_lut6_I0_O)        0.043    15.954 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[26]_i_2/O
                         net (fo=2, routed)           0.202    16.156    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[26]_i_2_n_0
    SLICE_X91Y335        LUT6 (Prop_lut6_I0_O)        0.043    16.199 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[26]_i_1/O
                         net (fo=1, routed)           0.000    16.199    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[26]
    SLICE_X91Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.472    26.474    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X91Y335        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/C
                         clock pessimism              0.103    26.577    
                         clock uncertainty           -0.149    26.428    
    SLICE_X91Y335        FDCE (Setup_fdce_C_D)        0.034    26.462    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]
  -------------------------------------------------------------------
                         required time                         26.462    
                         arrival time                         -16.199    
  -------------------------------------------------------------------
                         slack                                 10.263    

Slack (MET) :             10.267ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.525ns  (logic 2.351ns (16.186%)  route 12.174ns (83.814%))
  Logic Levels:           38  (LUT2=5 LUT3=3 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 26.473 - 25.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.699     1.701    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X67Y324        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y324        FDPE (Prop_fdpe_C_Q)         0.223     1.924 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex_o_reg[2]/Q
                         net (fo=48, routed)          1.656     3.580    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operator_ex[2]
    SLICE_X113Y339       LUT2 (Prop_lut2_I0_O)        0.043     3.623 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/is_greater_vec_0_carry__0_i_4/O
                         net (fo=166, routed)         0.592     4.215    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[2]_3
    SLICE_X113Y335       LUT4 (Prop_lut4_I0_O)        0.043     4.258 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127/O
                         net (fo=1, routed)           0.232     4.490    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_127_n_0
    SLICE_X113Y335       LUT6 (Prop_lut6_I1_O)        0.043     4.533 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_124/O
                         net (fo=3, routed)           0.105     4.638    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/ex_stage_i/alu_i/ff1_result63__0
    SLICE_X113Y335       LUT6 (Prop_lut6_I0_O)        0.043     4.681 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120/O
                         net (fo=1, routed)           0.181     4.862    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_120_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     4.905 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114/O
                         net (fo=2, routed)           0.244     5.149    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_114_n_0
    SLICE_X113Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.192 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98/O
                         net (fo=1, routed)           0.179     5.371    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_98_n_0
    SLICE_X111Y336       LUT6 (Prop_lut6_I0_O)        0.043     5.414 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97/O
                         net (fo=1, routed)           0.098     5.512    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_97_n_0
    SLICE_X111Y336       LUT2 (Prop_lut2_I0_O)        0.043     5.555 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92/O
                         net (fo=3, routed)           0.185     5.740    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_92_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     5.783 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86/O
                         net (fo=2, routed)           0.238     6.021    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_86_n_0
    SLICE_X111Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.064 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108/O
                         net (fo=2, routed)           0.222     6.286    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_108_n_0
    SLICE_X110Y337       LUT6 (Prop_lut6_I0_O)        0.043     6.329 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96/O
                         net (fo=1, routed)           0.300     6.629    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_96_n_0
    SLICE_X110Y338       LUT6 (Prop_lut6_I0_O)        0.043     6.672 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89/O
                         net (fo=3, routed)           0.250     6.922    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_89_n_0
    SLICE_X111Y339       LUT2 (Prop_lut2_I0_O)        0.043     6.965 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81/O
                         net (fo=1, routed)           0.188     7.153    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_81_n_0
    SLICE_X109Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.196 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77/O
                         net (fo=3, routed)           0.246     7.442    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_77_n_0
    SLICE_X108Y339       LUT6 (Prop_lut6_I0_O)        0.043     7.485 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90/O
                         net (fo=3, routed)           0.334     7.819    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_90_n_0
    SLICE_X109Y337       LUT6 (Prop_lut6_I0_O)        0.043     7.862 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87/O
                         net (fo=3, routed)           0.274     8.136    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_87_n_0
    SLICE_X106Y338       LUT6 (Prop_lut6_I0_O)        0.043     8.179 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_81/O
                         net (fo=4, routed)           0.262     8.441    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_4
    SLICE_X106Y338       LUT3 (Prop_lut3_I1_O)        0.047     8.488 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84/O
                         net (fo=3, routed)           0.335     8.822    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_84_n_0
    SLICE_X106Y339       LUT6 (Prop_lut6_I0_O)        0.134     8.956 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77/O
                         net (fo=4, routed)           0.314     9.270    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_77_n_0
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.313 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_72/O
                         net (fo=3, routed)           0.105     9.419    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_3
    SLICE_X107Y337       LUT6 (Prop_lut6_I0_O)        0.043     9.462 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_66/O
                         net (fo=5, routed)           0.248     9.710    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_2
    SLICE_X108Y337       LUT3 (Prop_lut3_I1_O)        0.049     9.759 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91/O
                         net (fo=5, routed)           0.259    10.018    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_91_n_0
    SLICE_X108Y336       LUT6 (Prop_lut6_I0_O)        0.136    10.154 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62/O
                         net (fo=2, routed)           0.192    10.346    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_62_n_0
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.389 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_55/O
                         net (fo=2, routed)           0.247    10.636    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]_1
    SLICE_X108Y335       LUT6 (Prop_lut6_I0_O)        0.043    10.679 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55/O
                         net (fo=4, routed)           0.343    11.022    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_55_n_0
    SLICE_X108Y334       LUT2 (Prop_lut2_I0_O)        0.043    11.065 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35/O
                         net (fo=7, routed)           0.254    11.319    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[2]_i_35_n_0
    SLICE_X108Y334       LUT4 (Prop_lut4_I1_O)        0.052    11.371 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_26/O
                         net (fo=5, routed)           0.230    11.601    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[2]
    SLICE_X110Y335       LUT6 (Prop_lut6_I0_O)        0.136    11.737 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[5]_i_25/O
                         net (fo=3, routed)           0.374    12.111    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o_reg[3]_0
    SLICE_X110Y335       LUT2 (Prop_lut2_I0_O)        0.043    12.154 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17/O
                         net (fo=1, routed)           0.363    12.517    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_17_n_0
    SLICE_X110Y335       LUT6 (Prop_lut6_I4_O)        0.043    12.560 f  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/sp_addr_wb_o[3]_i_8/O
                         net (fo=5, routed)           0.559    13.119    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/ex_stage_i/alu_i/ff1_result[3]
    SLICE_X110Y331       LUT3 (Prop_lut3_I2_O)        0.051    13.170 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_16/O
                         net (fo=2, routed)           0.445    13.616    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_16_n_0
    SLICE_X109Y331       LUT5 (Prop_lut5_I1_O)        0.140    13.756 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_7/O
                         net (fo=1, routed)           0.437    14.192    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_7_n_0
    SLICE_X99Y330        LUT6 (Prop_lut6_I1_O)        0.136    14.328 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/sp_addr_wb_o[5]_i_3/O
                         net (fo=2, routed)           0.302    14.630    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/alu_operator_ex_o_reg[0]_10
    SLICE_X94Y330        LUT5 (Prop_lut5_I1_O)        0.043    14.673 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/registers_i/rf_gen[31].rf_reg[31][5]_i_2/O
                         net (fo=34, routed)          0.534    15.207    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/mult_en_ex_o_reg[5]
    SLICE_X87Y329        LUT6 (Prop_lut6_I4_O)        0.043    15.250 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/regfile_rb_data_ex_o[5]_i_1/O
                         net (fo=2, routed)           0.272    15.522    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/D[5]
    SLICE_X87Y331        LUT6 (Prop_lut6_I1_O)        0.043    15.565 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[5]_i_1/O
                         net (fo=3, routed)           0.383    15.947    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o_reg[31][5]
    SLICE_X91Y333        LUT6 (Prop_lut6_I0_O)        0.043    15.990 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[29]_i_2/O
                         net (fo=2, routed)           0.193    16.183    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[29]_i_2_n_0
    SLICE_X90Y334        LUT6 (Prop_lut6_I0_O)        0.043    16.226 r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/alu_operand_b_ex_o[29]_i_1/O
                         net (fo=1, routed)           0.000    16.226    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/instr_rdata_id_o_reg[30]_1[29]
    SLICE_X90Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.471    26.473    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/clk_soc_i_IBUF_BUFG
    SLICE_X90Y334        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/C
                         clock pessimism              0.103    26.576    
                         clock uncertainty           -0.149    26.427    
    SLICE_X90Y334        FDCE (Setup_fdce_C_D)        0.066    26.493    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]
  -------------------------------------------------------------------
                         required time                         26.493    
                         arrival time                         -16.226    
  -------------------------------------------------------------------
                         slack                                 10.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.270ns (64.069%)  route 0.151ns (35.931%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.690     0.692    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X92Y299        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y299        FDCE (Prop_fdce_C_Q)         0.100     0.792 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[0]/Q
                         net (fo=4, routed)           0.151     0.943    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[0]
    SLICE_X92Y299        LUT2 (Prop_lut2_I0_O)        0.029     0.972 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0[0]_i_4/O
                         net (fo=1, routed)           0.000     0.972    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0[0]_i_4_n_0
    SLICE_X92Y299        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.100     1.072 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.072    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[0]_i_2_n_0
    SLICE_X92Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.113 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.113    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[4]_i_1_n_7
    SLICE_X92Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.036     1.038    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/clk_soc_i_IBUF_BUFG
    SLICE_X92Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[4]/C
                         clock pessimism             -0.048     0.990    
    SLICE_X92Y300        FDCE (Hold_fdce_C_D)         0.071     1.061    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_count_t0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.160%)  route 0.094ns (50.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.730     0.732    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_1
    SLICE_X27Y290        FDRE                                         r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y290        FDRE (Prop_fdre_C_Q)         0.091     0.823 r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.094     0.917    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/m_payload_i_reg[64][7]
    SLICE_X26Y289        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.976     0.978    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/s_ready_i_reg
    SLICE_X26Y289        SRLC32E                                      r  base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32/CLK
                         clock pessimism             -0.233     0.745    
    SLICE_X26Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     0.863    base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.483%)  route 0.141ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.670     0.672    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y248        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y248        FDCE (Prop_fdce_C_Q)         0.118     0.790 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.141     0.931    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.897     0.899    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.213     0.686    
    SLICE_X18Y247        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.871    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.483%)  route 0.141ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.670     0.672    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y248        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y248        FDCE (Prop_fdce_C_Q)         0.118     0.790 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.141     0.931    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.897     0.899    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.213     0.686    
    SLICE_X18Y247        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.871    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.483%)  route 0.141ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.670     0.672    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y248        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y248        FDCE (Prop_fdce_C_Q)         0.118     0.790 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.141     0.931    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.897     0.899    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.213     0.686    
    SLICE_X18Y247        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.871    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.483%)  route 0.141ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.670     0.672    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y248        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y248        FDCE (Prop_fdce_C_Q)         0.118     0.790 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.141     0.931    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.897     0.899    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.213     0.686    
    SLICE_X18Y247        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.871    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.483%)  route 0.141ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.670     0.672    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y248        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y248        FDCE (Prop_fdce_C_Q)         0.118     0.790 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.141     0.931    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.897     0.899    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.213     0.686    
    SLICE_X18Y247        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.871    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.483%)  route 0.141ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.670     0.672    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y248        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y248        FDCE (Prop_fdce_C_Q)         0.118     0.790 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.141     0.931    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.897     0.899    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X18Y247        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.213     0.686    
    SLICE_X18Y247        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.871    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.483%)  route 0.141ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.670     0.672    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y248        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y248        FDCE (Prop_fdce_C_Q)         0.118     0.790 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.141     0.931    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X18Y247        RAMS32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.897     0.899    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X18Y247        RAMS32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.213     0.686    
    SLICE_X18Y247        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.185     0.871    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.483%)  route 0.141ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.670     0.672    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y248        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y248        FDCE (Prop_fdce_C_Q)         0.118     0.790 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.141     0.931    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X18Y247        RAMS32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.897     0.899    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X18Y247        RAMS32                                       r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism             -0.213     0.686    
    SLICE_X18Y247        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.185     0.871    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_zynq_design_clk_wiz_1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y59     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y59     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y60     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y60     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X5Y59     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X5Y59     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X5Y60     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X5Y60     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y58     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X4Y58     base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/mem_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X32Y330    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X32Y330    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X32Y330    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X32Y330    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X32Y330    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X32Y330    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X32Y330    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X32Y330    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y332    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y332    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X36Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X38Y324    base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out2_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 0.804ns (9.891%)  route 7.324ns (90.109%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 13.735 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.661     5.097    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[1].dsp_i/CO[0]
    SLICE_X67Y196        LUT3 (Prop_lut3_I1_O)        0.128     5.225 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg_i_17/O
                         net (fo=36, routed)          4.284     9.509    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[2].dsp_i/valid_x_in_pipe_reg[0][0]
    DSP48_X6Y48          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.233    13.735    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y48          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.735    
                         clock uncertainty           -0.135    13.600    
    DSP48_X6Y48          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    12.032    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 0.804ns (9.917%)  route 7.304ns (90.083%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.664     5.100    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/CO[0]
    SLICE_X67Y196        LUT3 (Prop_lut3_I1_O)        0.128     5.228 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg_i_34/O
                         net (fo=36, routed)          4.261     9.489    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/valid_x_in_pipe_reg[0][0]
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.743    
                         clock uncertainty           -0.135    13.608    
    DSP48_X6Y44          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    12.040    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 0.804ns (10.041%)  route 7.203ns (89.959%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 13.738 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.661     5.097    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[1].dsp_i/CO[0]
    SLICE_X67Y196        LUT3 (Prop_lut3_I1_O)        0.128     5.225 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg_i_17/O
                         net (fo=36, routed)          4.163     9.388    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/valid_x_in_pipe_reg[0][0]
    DSP48_X6Y47          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.236    13.738    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y47          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.738    
                         clock uncertainty           -0.135    13.603    
    DSP48_X6Y47          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    12.035    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.804ns (10.124%)  route 7.138ns (89.876%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.664     5.100    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/CO[0]
    SLICE_X67Y196        LUT3 (Prop_lut3_I1_O)        0.128     5.228 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg_i_34/O
                         net (fo=36, routed)          4.095     9.323    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/valid_x_in_pipe_reg[0][0]
    DSP48_X6Y45          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y45          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.743    
                         clock uncertainty           -0.135    13.608    
    DSP48_X6Y45          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    12.040    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 0.804ns (10.211%)  route 7.070ns (89.789%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 13.733 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.661     5.097    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[1].dsp_i/CO[0]
    SLICE_X67Y196        LUT3 (Prop_lut3_I1_O)        0.128     5.225 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[1].dsp_i/p_reg_reg_i_17/O
                         net (fo=36, routed)          4.030     9.255    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/valid_x_in_pipe_reg[0][0]
    DSP48_X6Y49          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.231    13.733    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y49          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.733    
                         clock uncertainty           -0.135    13.598    
    DSP48_X6Y49          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    12.030    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 0.804ns (10.213%)  route 7.068ns (89.787%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 13.740 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.664     5.100    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/CO[0]
    SLICE_X67Y196        LUT3 (Prop_lut3_I1_O)        0.128     5.228 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg_i_34/O
                         net (fo=36, routed)          4.026     9.253    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/valid_x_in_pipe_reg[0][0]
    DSP48_X6Y46          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.238    13.740    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y46          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.740    
                         clock uncertainty           -0.135    13.605    
    DSP48_X6Y46          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    12.037    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 1.140ns (14.563%)  route 6.688ns (85.437%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 13.735 - 12.500 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.391     1.393    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X78Y203        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y203        FDCE (Prop_fdce_C_Q)         0.259     1.652 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][25]/Q
                         net (fo=7, routed)           0.964     2.616    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41]__0[25]
    SLICE_X54Y203        LUT3 (Prop_lut3_I0_O)        0.050     2.666 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_w_m1[5]_i_4/O
                         net (fo=14, routed)          0.508     3.174    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_w_m1_reg[1]_0
    SLICE_X58Y203        LUT5 (Prop_lut5_I1_O)        0.140     3.314 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_37/O
                         net (fo=1, routed)           0.327     3.641    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_37_n_0
    SLICE_X56Y203        LUT6 (Prop_lut6_I5_O)        0.132     3.773 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_32/O
                         net (fo=1, routed)           0.000     3.773    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_32_n_0
    SLICE_X56Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.040 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_21/CO[3]
                         net (fo=1, routed)           0.000     4.040    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_21_n_0
    SLICE_X56Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.093 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_12/CO[3]
                         net (fo=1, routed)           0.000     4.093    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_12_n_0
    SLICE_X56Y205        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.203 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_7/CO[2]
                         net (fo=11, routed)          0.642     4.845    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SHIFT_ADDERS[3].shift_adder_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][30][0]
    SLICE_X63Y197        LUT3 (Prop_lut3_I2_O)        0.129     4.974 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SHIFT_ADDERS[3].shift_adder_i/i__i_5/O
                         net (fo=52, routed)          4.247     9.221    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[3].dsp_i/sop_valid_y_out
    DSP48_X6Y51          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.233    13.735    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y51          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.735    
                         clock uncertainty           -0.135    13.600    
    DSP48_X6Y51          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    12.032    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.804ns (10.282%)  route 7.015ns (89.718%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.574     5.010    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[1].SoP[1].hwce_sop_i/genblk1[3].dsp_i/CO[0]
    SLICE_X67Y197        LUT3 (Prop_lut3_I1_O)        0.128     5.138 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[1].SoP[1].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg_i_17__0/O
                         net (fo=36, routed)          4.062     9.200    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[3].dsp_i/OPMODE[0]
    DSP48_X6Y55          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y55          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.743    
                         clock uncertainty           -0.135    13.608    
    DSP48_X6Y55          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    12.040    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 0.804ns (10.415%)  route 6.916ns (89.585%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 13.683 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.585     5.021    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[1].SoP[3].hwce_sop_i/genblk1[3].dsp_i/CO[0]
    SLICE_X63Y197        LUT3 (Prop_lut3_I1_O)        0.128     5.149 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[1].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg_i_1__0/O
                         net (fo=12, routed)          3.952     9.101    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[3].dsp_i/valid_x_in_pipe_reg[0][0]
    DSP48_X5Y50          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.181    13.683    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y50          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.135    13.548    
    DSP48_X5Y50          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    11.980    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.804ns (10.417%)  route 6.914ns (89.583%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 13.685 - 12.500 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.379     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X86Y214        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDCE (Prop_fdce_C_Q)         0.259     1.640 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][18]/Q
                         net (fo=6, routed)           1.123     2.763    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/Q[2]
    SLICE_X58Y203        LUT3 (Prop_lut3_I0_O)        0.043     2.806 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2/O
                         net (fo=10, routed)          0.679     3.484    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[3]_i_2_n_0
    SLICE_X62Y201        LUT6 (Prop_lut6_I1_O)        0.043     3.527 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3/O
                         net (fo=37, routed)          0.578     4.105    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/fs_h_m1[7]_i_3_n_0
    SLICE_X62Y204        LUT3 (Prop_lut3_I1_O)        0.043     4.148 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10/O
                         net (fo=1, routed)           0.000     4.148    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_10_n_0
    SLICE_X62Y204        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.436 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/i__i_6/CO[2]
                         net (fo=11, routed)          0.585     5.021    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[1].SoP[3].hwce_sop_i/genblk1[3].dsp_i/CO[0]
    SLICE_X63Y197        LUT3 (Prop_lut3_I1_O)        0.128     5.149 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[1].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg_i_1__0/O
                         net (fo=12, routed)          3.950     9.099    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[3].hwce_sop_i/genblk1[3].dsp_i/valid_x_in_pipe_reg[0][0]
    DSP48_X5Y51          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.183    13.685    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[3].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X5Y51          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism              0.000    13.685    
                         clock uncertainty           -0.135    13.550    
    DSP48_X5Y51          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568    11.982    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[3].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  2.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.674%)  route 0.102ns (44.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.616     0.618    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X72Y207        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y207        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16][7]/Q
                         net (fo=2, routed)           0.102     0.820    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16]__0[7]
    SLICE_X74Y207        LUT5 (Prop_lut5_I3_O)        0.028     0.848 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/y_out_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.848    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i_n_719
    SLICE_X74Y207        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.842     0.844    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X74Y207        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[7]/C
                         clock pessimism             -0.212     0.632    
    SLICE_X74Y207        FDRE (Hold_fdre_C_D)         0.087     0.719    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[16].regfile_mem_reg[1][16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.532%)  route 0.102ns (44.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.616     0.618    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X72Y208        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[16].regfile_mem_reg[1][16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y208        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[16].regfile_mem_reg[1][16][0]/Q
                         net (fo=2, routed)           0.102     0.820    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[16].regfile_mem_reg[1][16]__0[0]
    SLICE_X74Y208        LUT5 (Prop_lut5_I2_O)        0.028     0.848 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/y_out_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.848    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i_n_726
    SLICE_X74Y208        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.842     0.844    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X74Y208        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[0]/C
                         clock pessimism             -0.212     0.632    
    SLICE_X74Y208        FDRE (Hold_fdre_C_D)         0.087     0.719    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.436%)  route 0.375ns (74.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.550     0.552    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y194        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y194        FDCE (Prop_fdce_C_Q)         0.100     0.652 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]_rep__1/Q
                         net (fo=96, routed)          0.375     1.027    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/cs_reg[0]_rep__1_2
    SLICE_X39Y201        LUT6 (Prop_lut6_I3_O)        0.028     1.055 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.055    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr[10]_i_1_n_0
    SLICE_X39Y201        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.859     0.861    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X39Y201        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[10]/C
                         clock pessimism             -0.008     0.853    
    SLICE_X39Y201        FDCE (Hold_fdce_C_D)         0.060     0.913    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[14].regfile_mem_reg[1][14][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_stride_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.802%)  route 0.086ns (40.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.615     0.617    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X68Y215        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[14].regfile_mem_reg[1][14][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y215        FDCE (Prop_fdce_C_Q)         0.100     0.717 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[14].regfile_mem_reg[1][14][30]/Q
                         net (fo=2, routed)           0.086     0.803    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[14].regfile_mem_reg[1][14]__0[30]
    SLICE_X69Y215        LUT3 (Prop_lut3_I0_O)        0.028     0.831 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/line_stride[14]_i_1/O
                         net (fo=1, routed)           0.000     0.831    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/genblk2[1].regfile_ff_gen[14].regfile_mem_reg[1][14][31][14]
    SLICE_X69Y215        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_stride_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.839     0.841    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X69Y215        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_stride_reg[14]/C
                         clock pessimism             -0.213     0.628    
    SLICE_X69Y215        FDCE (Hold_fdce_C_D)         0.060     0.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_stride_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.741%)  route 0.086ns (40.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.608     0.610    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X72Y220        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y220        FDCE (Prop_fdce_C_Q)         0.100     0.710 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16][16]/Q
                         net (fo=2, routed)           0.086     0.796    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16]__0[16]
    SLICE_X73Y220        LUT5 (Prop_lut5_I3_O)        0.028     0.824 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/y_out_addr[16]_i_1/O
                         net (fo=1, routed)           0.000     0.824    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i_n_710
    SLICE_X73Y220        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.832     0.834    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X73Y220        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[16]/C
                         clock pessimism             -0.213     0.621    
    SLICE_X73Y220        FDRE (Hold_fdre_C_D)         0.060     0.681    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_out_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[20].regfile_mem_reg[1][20][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_in_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.385%)  route 0.137ns (51.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.608     0.610    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X77Y218        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[20].regfile_mem_reg[1][20][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y218        FDCE (Prop_fdce_C_Q)         0.100     0.710 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[20].regfile_mem_reg[1][20][21]/Q
                         net (fo=2, routed)           0.137     0.847    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[20].regfile_mem_reg[1][20]__0[21]
    SLICE_X74Y217        LUT5 (Prop_lut5_I2_O)        0.028     0.875 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/y_in_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     0.875    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/p_2_in[21]
    SLICE_X74Y217        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_in_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.835     0.837    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X74Y217        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_in_addr_reg[21]/C
                         clock pessimism             -0.193     0.644    
    SLICE_X74Y217        FDRE (Hold_fdre_C_D)         0.087     0.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/y_in_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.128ns (25.308%)  route 0.378ns (74.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.550     0.552    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y194        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y194        FDCE (Prop_fdce_C_Q)         0.100     0.652 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]_rep__1/Q
                         net (fo=96, routed)          0.378     1.030    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/cs_reg[0]_rep__1_2
    SLICE_X39Y200        LUT6 (Prop_lut6_I3_O)        0.028     1.058 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.058    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr[7]_i_1_n_0
    SLICE_X39Y200        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.859     0.861    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X39Y200        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[7]/C
                         clock pessimism             -0.008     0.853    
    SLICE_X39Y200        FDCE (Hold_fdce_C_D)         0.061     0.914    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/ker_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[14].regfile_mem_reg[0][14][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_stride_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.560%)  route 0.087ns (40.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.615     0.617    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X68Y213        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[14].regfile_mem_reg[0][14][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y213        FDCE (Prop_fdce_C_Q)         0.100     0.717 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[14].regfile_mem_reg[0][14][16]/Q
                         net (fo=2, routed)           0.087     0.804    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[0].regfile_ff_gen[14].regfile_mem_reg[0][14]__0[16]
    SLICE_X69Y213        LUT3 (Prop_lut3_I1_O)        0.028     0.832 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/line_stride[0]_i_1/O
                         net (fo=1, routed)           0.000     0.832    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/genblk2[1].regfile_ff_gen[14].regfile_mem_reg[1][14][31][0]
    SLICE_X69Y213        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_stride_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.840     0.842    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X69Y213        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_stride_reg[0]/C
                         clock pessimism             -0.214     0.628    
    SLICE_X69Y213        FDCE (Hold_fdce_C_D)         0.060     0.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_stride_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.731%)  route 0.097ns (49.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.692     0.694    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y292        FDCE (Prop_fdce_C_Q)         0.100     0.794 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/Q
                         net (fo=1, routed)           0.097     0.891    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_o_reg[2]_0[1]
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.939     0.941    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                         clock pessimism             -0.232     0.709    
    SLICE_X80Y293        FDRE (Hold_fdre_C_D)         0.038     0.747    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_stride_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.440%)  route 0.087ns (40.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.614     0.616    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X64Y218        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y218        FDCE (Prop_fdce_C_Q)         0.100     0.716 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][21]/Q
                         net (fo=2, routed)           0.087     0.803    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18]__0[21]
    SLICE_X65Y218        LUT3 (Prop_lut3_I0_O)        0.028     0.831 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/line_stride[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.831    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][31][5]
    SLICE_X65Y218        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_stride_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.838     0.840    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X65Y218        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_stride_reg[5]/C
                         clock pessimism             -0.213     0.627    
    SLICE_X65Y218        FDCE (Hold_fdce_C_D)         0.060     0.687    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_stride_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_base_zynq_design_clk_wiz_1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X2Y79     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y82     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[10].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y77     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X2Y78     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y88     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y88     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y78     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X2Y81     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y85     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[17].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y86     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.250       5.850      SLICE_X59Y201    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/cnt_fs_w_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.250       5.850      SLICE_X56Y201    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/cnt_fs_w_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X56Y194    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/cnt_feat_height_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X56Y194    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/cnt_feat_height_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X56Y200    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/cnt_feat_height_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X56Y200    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/cnt_feat_height_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X56Y200    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/cnt_feat_height_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X56Y198    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/cnt_feat_height_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X56Y198    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/cnt_feat_height_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.250       5.850      SLICE_X56Y198    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/cnt_feat_height_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X59Y184    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/data_idle_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X60Y185    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/data_idle_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X57Y183    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/data_idle_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X57Y183    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/data_idle_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X58Y184    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/data_idle_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X58Y184    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/data_idle_reg[0][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X60Y185    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/data_idle_reg[0][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.250       5.900      SLICE_X84Y144    base_zynq_design_i/nuraghe_soc_1/inst/cluster_interconnect_wrap_i/hwce_p2p_tcdm_i/data_req_p2p_del_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         6.250       5.900      SLICE_X58Y127    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[11].index_del_reg[11][0][1]_rep__0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         6.250       5.900      SLICE_X38Y136    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[11].index_del_reg[11][0][2]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 0.851ns (11.718%)  route 6.412ns (88.282%))
  Logic Levels:           10  (LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 13.852 - 12.500 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.556     1.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y294        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y294        FDCE (Prop_fdce_C_Q)         0.223     1.781 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/Q
                         net (fo=54, routed)          1.422     3.203    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/CS_reg[0]
    SLICE_X47Y282        LUT6 (Prop_lut6_I5_O)        0.043     3.246 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/i___147_i_7/O
                         net (fo=4, routed)           1.112     4.358    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/buffer_reg[1][19][1]
    SLICE_X65Y268        LUT6 (Prop_lut6_I0_O)        0.043     4.401 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___147_i_5__0/O
                         net (fo=2, routed)           0.569     4.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/add_to_dma0[1]
    SLICE_X65Y264        LUT4 (Prop_lut4_I1_O)        0.043     5.013 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___138_i_8/O
                         net (fo=5, routed)           0.453     5.466    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/CS_0_reg[1]_0
    SLICE_X65Y262        LUT4 (Prop_lut4_I1_O)        0.049     5.515 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___144_i_4/O
                         net (fo=2, routed)           0.272     5.787    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_2
    SLICE_X65Y261        LUT6 (Prop_lut6_I5_O)        0.136     5.923 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___144_i_1/O
                         net (fo=5, routed)           0.448     6.371    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/CS_reg[1]
    SLICE_X58Y259        LUT5 (Prop_lut5_I3_O)        0.043     6.414 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/i___142_i_1/O
                         net (fo=5, routed)           0.435     6.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/CS_reg[2]
    SLICE_X65Y261        LUT5 (Prop_lut5_I1_O)        0.049     6.897 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/i___143/O
                         net (fo=3, routed)           0.503     7.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[3]_0
    SLICE_X71Y262        LUT4 (Prop_lut4_I3_O)        0.136     7.536 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6/O
                         net (fo=1, routed)           0.453     7.989    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6_n_0
    SLICE_X67Y263        LUT6 (Prop_lut6_I4_O)        0.043     8.032 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_2/O
                         net (fo=6, routed)           0.526     8.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_0
    SLICE_X59Y270        LUT4 (Prop_lut4_I0_O)        0.043     8.601 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt[3]_i_2/O
                         net (fo=4, routed)           0.220     8.821    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt0
    SLICE_X59Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.350    13.852    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X59Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[0]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.135    13.870    
    SLICE_X59Y270        FDRE (Setup_fdre_C_CE)      -0.201    13.669    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 0.851ns (11.718%)  route 6.412ns (88.282%))
  Logic Levels:           10  (LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 13.852 - 12.500 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.556     1.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y294        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y294        FDCE (Prop_fdce_C_Q)         0.223     1.781 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/Q
                         net (fo=54, routed)          1.422     3.203    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/CS_reg[0]
    SLICE_X47Y282        LUT6 (Prop_lut6_I5_O)        0.043     3.246 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/i___147_i_7/O
                         net (fo=4, routed)           1.112     4.358    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/buffer_reg[1][19][1]
    SLICE_X65Y268        LUT6 (Prop_lut6_I0_O)        0.043     4.401 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___147_i_5__0/O
                         net (fo=2, routed)           0.569     4.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/add_to_dma0[1]
    SLICE_X65Y264        LUT4 (Prop_lut4_I1_O)        0.043     5.013 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___138_i_8/O
                         net (fo=5, routed)           0.453     5.466    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/CS_0_reg[1]_0
    SLICE_X65Y262        LUT4 (Prop_lut4_I1_O)        0.049     5.515 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___144_i_4/O
                         net (fo=2, routed)           0.272     5.787    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_2
    SLICE_X65Y261        LUT6 (Prop_lut6_I5_O)        0.136     5.923 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___144_i_1/O
                         net (fo=5, routed)           0.448     6.371    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/CS_reg[1]
    SLICE_X58Y259        LUT5 (Prop_lut5_I3_O)        0.043     6.414 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/i___142_i_1/O
                         net (fo=5, routed)           0.435     6.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/CS_reg[2]
    SLICE_X65Y261        LUT5 (Prop_lut5_I1_O)        0.049     6.897 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/i___143/O
                         net (fo=3, routed)           0.503     7.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[3]_0
    SLICE_X71Y262        LUT4 (Prop_lut4_I3_O)        0.136     7.536 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6/O
                         net (fo=1, routed)           0.453     7.989    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6_n_0
    SLICE_X67Y263        LUT6 (Prop_lut6_I4_O)        0.043     8.032 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_2/O
                         net (fo=6, routed)           0.526     8.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_0
    SLICE_X59Y270        LUT4 (Prop_lut4_I0_O)        0.043     8.601 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt[3]_i_2/O
                         net (fo=4, routed)           0.220     8.821    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt0
    SLICE_X59Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.350    13.852    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X59Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[1]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.135    13.870    
    SLICE_X59Y270        FDRE (Setup_fdre_C_CE)      -0.201    13.669    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 0.851ns (11.718%)  route 6.412ns (88.282%))
  Logic Levels:           10  (LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 13.852 - 12.500 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.556     1.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y294        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y294        FDCE (Prop_fdce_C_Q)         0.223     1.781 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/Q
                         net (fo=54, routed)          1.422     3.203    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/CS_reg[0]
    SLICE_X47Y282        LUT6 (Prop_lut6_I5_O)        0.043     3.246 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/i___147_i_7/O
                         net (fo=4, routed)           1.112     4.358    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/buffer_reg[1][19][1]
    SLICE_X65Y268        LUT6 (Prop_lut6_I0_O)        0.043     4.401 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___147_i_5__0/O
                         net (fo=2, routed)           0.569     4.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/add_to_dma0[1]
    SLICE_X65Y264        LUT4 (Prop_lut4_I1_O)        0.043     5.013 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___138_i_8/O
                         net (fo=5, routed)           0.453     5.466    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/CS_0_reg[1]_0
    SLICE_X65Y262        LUT4 (Prop_lut4_I1_O)        0.049     5.515 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___144_i_4/O
                         net (fo=2, routed)           0.272     5.787    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_2
    SLICE_X65Y261        LUT6 (Prop_lut6_I5_O)        0.136     5.923 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___144_i_1/O
                         net (fo=5, routed)           0.448     6.371    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/CS_reg[1]
    SLICE_X58Y259        LUT5 (Prop_lut5_I3_O)        0.043     6.414 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/i___142_i_1/O
                         net (fo=5, routed)           0.435     6.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/CS_reg[2]
    SLICE_X65Y261        LUT5 (Prop_lut5_I1_O)        0.049     6.897 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/i___143/O
                         net (fo=3, routed)           0.503     7.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[3]_0
    SLICE_X71Y262        LUT4 (Prop_lut4_I3_O)        0.136     7.536 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6/O
                         net (fo=1, routed)           0.453     7.989    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6_n_0
    SLICE_X67Y263        LUT6 (Prop_lut6_I4_O)        0.043     8.032 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_2/O
                         net (fo=6, routed)           0.526     8.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_0
    SLICE_X59Y270        LUT4 (Prop_lut4_I0_O)        0.043     8.601 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt[3]_i_2/O
                         net (fo=4, routed)           0.220     8.821    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt0
    SLICE_X59Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.350    13.852    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X59Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[2]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.135    13.870    
    SLICE_X59Y270        FDRE (Setup_fdre_C_CE)      -0.201    13.669    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 0.851ns (11.718%)  route 6.412ns (88.282%))
  Logic Levels:           10  (LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 13.852 - 12.500 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.556     1.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y294        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y294        FDCE (Prop_fdce_C_Q)         0.223     1.781 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/Q
                         net (fo=54, routed)          1.422     3.203    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/CS_reg[0]
    SLICE_X47Y282        LUT6 (Prop_lut6_I5_O)        0.043     3.246 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/i___147_i_7/O
                         net (fo=4, routed)           1.112     4.358    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/buffer_reg[1][19][1]
    SLICE_X65Y268        LUT6 (Prop_lut6_I0_O)        0.043     4.401 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___147_i_5__0/O
                         net (fo=2, routed)           0.569     4.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/add_to_dma0[1]
    SLICE_X65Y264        LUT4 (Prop_lut4_I1_O)        0.043     5.013 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___138_i_8/O
                         net (fo=5, routed)           0.453     5.466    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/CS_0_reg[1]_0
    SLICE_X65Y262        LUT4 (Prop_lut4_I1_O)        0.049     5.515 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___144_i_4/O
                         net (fo=2, routed)           0.272     5.787    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_2
    SLICE_X65Y261        LUT6 (Prop_lut6_I5_O)        0.136     5.923 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___144_i_1/O
                         net (fo=5, routed)           0.448     6.371    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/CS_reg[1]
    SLICE_X58Y259        LUT5 (Prop_lut5_I3_O)        0.043     6.414 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/i___142_i_1/O
                         net (fo=5, routed)           0.435     6.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/CS_reg[2]
    SLICE_X65Y261        LUT5 (Prop_lut5_I1_O)        0.049     6.897 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/i___143/O
                         net (fo=3, routed)           0.503     7.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[3]_0
    SLICE_X71Y262        LUT4 (Prop_lut4_I3_O)        0.136     7.536 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6/O
                         net (fo=1, routed)           0.453     7.989    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6_n_0
    SLICE_X67Y263        LUT6 (Prop_lut6_I4_O)        0.043     8.032 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_2/O
                         net (fo=6, routed)           0.526     8.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_0
    SLICE_X59Y270        LUT4 (Prop_lut4_I0_O)        0.043     8.601 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt[3]_i_2/O
                         net (fo=4, routed)           0.220     8.821    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt0
    SLICE_X59Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.350    13.852    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X59Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[3]/C
                         clock pessimism              0.153    14.005    
                         clock uncertainty           -0.135    13.870    
    SLICE_X59Y270        FDRE (Setup_fdre_C_CE)      -0.201    13.669    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/CS_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.857ns (11.542%)  route 6.568ns (88.458%))
  Logic Levels:           10  (LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 13.849 - 12.500 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.556     1.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y294        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y294        FDCE (Prop_fdce_C_Q)         0.223     1.781 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/Q
                         net (fo=54, routed)          1.422     3.203    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/CS_reg[0]
    SLICE_X47Y282        LUT6 (Prop_lut6_I5_O)        0.043     3.246 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/i___147_i_7/O
                         net (fo=4, routed)           1.112     4.358    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/buffer_reg[1][19][1]
    SLICE_X65Y268        LUT6 (Prop_lut6_I0_O)        0.043     4.401 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___147_i_5__0/O
                         net (fo=2, routed)           0.569     4.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/add_to_dma0[1]
    SLICE_X65Y264        LUT4 (Prop_lut4_I1_O)        0.043     5.013 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___138_i_8/O
                         net (fo=5, routed)           0.453     5.466    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/CS_0_reg[1]_0
    SLICE_X65Y262        LUT4 (Prop_lut4_I1_O)        0.049     5.515 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___144_i_4/O
                         net (fo=2, routed)           0.272     5.787    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_2
    SLICE_X65Y261        LUT6 (Prop_lut6_I5_O)        0.136     5.923 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___144_i_1/O
                         net (fo=5, routed)           0.448     6.371    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/CS_reg[1]
    SLICE_X58Y259        LUT5 (Prop_lut5_I3_O)        0.043     6.414 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/i___142_i_1/O
                         net (fo=5, routed)           0.435     6.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/CS_reg[2]
    SLICE_X65Y261        LUT5 (Prop_lut5_I1_O)        0.049     6.897 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/i___143/O
                         net (fo=3, routed)           0.503     7.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[3]_0
    SLICE_X71Y262        LUT4 (Prop_lut4_I3_O)        0.136     7.536 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6/O
                         net (fo=1, routed)           0.453     7.989    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6_n_0
    SLICE_X67Y263        LUT6 (Prop_lut6_I4_O)        0.043     8.032 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_2/O
                         net (fo=6, routed)           0.902     8.934    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/gnt_0
    SLICE_X69Y282        LUT5 (Prop_lut5_I3_O)        0.049     8.983 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/CS_0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.983    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/CS_0[1]_i_1_n_0
    SLICE_X69Y282        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/CS_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.347    13.849    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/clk_wmem_i_IBUF_BUFG
    SLICE_X69Y282        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/CS_0_reg[1]/C
                         clock pessimism              0.176    14.025    
                         clock uncertainty           -0.135    13.890    
    SLICE_X69Y282        FDRE (Setup_fdre_C_D)        0.044    13.934    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/CS_0_reg[1]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 2.461ns (34.656%)  route 4.640ns (65.344%))
  Logic Levels:           21  (CARRY4=14 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 13.741 - 12.500 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.569     1.571    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/clk_wmem_i_IBUF_BUFG
    SLICE_X46Y252        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252        FDCE (Prop_fdce_C_Q)         0.259     1.830 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/Q
                         net (fo=5, routed)           0.828     2.658    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0]__0[58]
    SLICE_X43Y254        LUT5 (Prop_lut5_I3_O)        0.043     2.701 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_55/O
                         net (fo=1, routed)           0.000     2.701    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_55_n_0
    SLICE_X43Y254        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.894 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.894    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_41_n_0
    SLICE_X43Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.947 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.947    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_30_n_0
    SLICE_X43Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.000 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.000    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_25_n_0
    SLICE_X43Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.053 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_12_n_0
    SLICE_X43Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.106 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.106    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_7_n_0
    SLICE_X43Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.159 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.159    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_2_n_0
    SLICE_X43Y260        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.270 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_1/O[2]
                         net (fo=1, routed)           0.577     3.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/rx_trans_unpack_i/s_mchan_cmd_nb3[30]
    SLICE_X44Y259        LUT6 (Prop_lut6_I0_O)        0.122     3.970 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_3/O
                         net (fo=1, routed)           0.000     3.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_3_n_0
    SLICE_X44Y259        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.165 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_1/CO[3]
                         net (fo=62, routed)          0.832     4.996    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/CO[0]
    SLICE_X42Y253        LUT6 (Prop_lut6_I0_O)        0.043     5.039 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg[9]_i_27/O
                         net (fo=1, routed)           0.000     5.039    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg[9]_i_27_n_0
    SLICE_X42Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.219 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.219    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_12_n_0
    SLICE_X42Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.273 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.273    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_11_n_0
    SLICE_X42Y255        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.438 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_5/O[1]
                         net (fo=1, routed)           0.530     5.968    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/O[1]
    SLICE_X44Y253        LUT6 (Prop_lut6_I1_O)        0.125     6.093 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_cmd_nb_reg[9]_i_10/O
                         net (fo=2, routed)           0.272     6.365    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/FIFO_REGISTERS_reg[1][62]
    SLICE_X45Y253        LUT6 (Prop_lut6_I4_O)        0.043     6.408 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/i___96_i_2/O
                         net (fo=9, routed)           0.861     7.269    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[1][54]_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.051     7.320 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_tcdm_cmd_nb[7]_i_13/O
                         net (fo=10, routed)          0.740     8.060    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_ext_cmd_nb_reg[7]_2
    SLICE_X35Y247        LUT6 (Prop_lut6_I0_O)        0.134     8.194 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_ext_cmd_nb[7]_i_9/O
                         net (fo=1, routed)           0.000     8.194    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[5]_0[0]
    SLICE_X35Y247        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.453 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.453    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[7]_i_1_n_0
    SLICE_X35Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.506 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[11]_i_1_n_0
    SLICE_X35Y249        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.672 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.672    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb[13]
    SLICE_X35Y249        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.239    13.741    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/clk_wmem_i_IBUF_BUFG
    SLICE_X35Y249        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[13]/C
                         clock pessimism              0.043    13.784    
                         clock uncertainty           -0.135    13.649    
    SLICE_X35Y249        FDCE (Setup_fdce_C_D)        0.049    13.698    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[13]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/gnt_from_dma0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 0.851ns (11.643%)  route 6.458ns (88.357%))
  Logic Levels:           10  (LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 13.856 - 12.500 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.556     1.558    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/clk_wmem_i_IBUF_BUFG
    SLICE_X68Y294        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y294        FDCE (Prop_fdce_C_Q)         0.223     1.781 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/CS_reg[0]/Q
                         net (fo=54, routed)          1.422     3.203    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/CS_reg[0]
    SLICE_X47Y282        LUT6 (Prop_lut6_I5_O)        0.043     3.246 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/i___147_i_7/O
                         net (fo=4, routed)           1.112     4.358    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/buffer_reg[1][19][1]
    SLICE_X65Y268        LUT6 (Prop_lut6_I0_O)        0.043     4.401 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___147_i_5__0/O
                         net (fo=2, routed)           0.569     4.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/add_to_dma0[1]
    SLICE_X65Y264        LUT4 (Prop_lut4_I1_O)        0.043     5.013 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___138_i_8/O
                         net (fo=5, routed)           0.453     5.466    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/CS_0_reg[1]_0
    SLICE_X65Y262        LUT4 (Prop_lut4_I1_O)        0.049     5.515 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/i___144_i_4/O
                         net (fo=2, routed)           0.272     5.787    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[0]_2
    SLICE_X65Y261        LUT6 (Prop_lut6_I5_O)        0.136     5.923 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/i___144_i_1/O
                         net (fo=5, routed)           0.448     6.371    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/CS_reg[1]
    SLICE_X58Y259        LUT5 (Prop_lut5_I3_O)        0.043     6.414 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/twd_tcdm_trans_queue_i/i___142_i_1/O
                         net (fo=5, routed)           0.435     6.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/CS_reg[2]
    SLICE_X65Y261        LUT5 (Prop_lut5_I1_O)        0.049     6.897 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/i___143/O
                         net (fo=3, routed)           0.503     7.400    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_reg[3]_0
    SLICE_X71Y262        LUT4 (Prop_lut4_I3_O)        0.136     7.536 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6/O
                         net (fo=1, routed)           0.453     7.989    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_6_n_0
    SLICE_X67Y263        LUT6 (Prop_lut6_I4_O)        0.043     8.032 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/CS_0[1]_i_2/O
                         net (fo=6, routed)           0.792     8.824    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/gnt_0
    SLICE_X57Y284        LUT3 (Prop_lut3_I0_O)        0.043     8.867 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/gnt_from_dma0_reg_i_1/O
                         net (fo=1, routed)           0.000     8.867    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/gnt_from_dma0_reg_i_1_n_0
    SLICE_X57Y284        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/gnt_from_dma0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.354    13.856    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/clk_wmem_i_IBUF_BUFG
    SLICE_X57Y284        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/gnt_from_dma0_reg_reg/C
                         clock pessimism              0.153    14.009    
                         clock uncertainty           -0.135    13.874    
    SLICE_X57Y284        FDRE (Setup_fdre_C_D)        0.034    13.908    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/gnt_from_dma0_reg_reg
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 2.444ns (34.499%)  route 4.640ns (65.501%))
  Logic Levels:           21  (CARRY4=14 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 13.741 - 12.500 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.569     1.571    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/clk_wmem_i_IBUF_BUFG
    SLICE_X46Y252        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252        FDCE (Prop_fdce_C_Q)         0.259     1.830 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/Q
                         net (fo=5, routed)           0.828     2.658    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0]__0[58]
    SLICE_X43Y254        LUT5 (Prop_lut5_I3_O)        0.043     2.701 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_55/O
                         net (fo=1, routed)           0.000     2.701    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_55_n_0
    SLICE_X43Y254        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.894 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.894    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_41_n_0
    SLICE_X43Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.947 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.947    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_30_n_0
    SLICE_X43Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.000 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.000    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_25_n_0
    SLICE_X43Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.053 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_12_n_0
    SLICE_X43Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.106 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.106    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_7_n_0
    SLICE_X43Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.159 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.159    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_2_n_0
    SLICE_X43Y260        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.270 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_1/O[2]
                         net (fo=1, routed)           0.577     3.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/rx_trans_unpack_i/s_mchan_cmd_nb3[30]
    SLICE_X44Y259        LUT6 (Prop_lut6_I0_O)        0.122     3.970 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_3/O
                         net (fo=1, routed)           0.000     3.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_3_n_0
    SLICE_X44Y259        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.165 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_1/CO[3]
                         net (fo=62, routed)          0.832     4.996    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/CO[0]
    SLICE_X42Y253        LUT6 (Prop_lut6_I0_O)        0.043     5.039 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg[9]_i_27/O
                         net (fo=1, routed)           0.000     5.039    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg[9]_i_27_n_0
    SLICE_X42Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.219 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.219    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_12_n_0
    SLICE_X42Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.273 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.273    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_11_n_0
    SLICE_X42Y255        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.438 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_5/O[1]
                         net (fo=1, routed)           0.530     5.968    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/O[1]
    SLICE_X44Y253        LUT6 (Prop_lut6_I1_O)        0.125     6.093 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_cmd_nb_reg[9]_i_10/O
                         net (fo=2, routed)           0.272     6.365    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/FIFO_REGISTERS_reg[1][62]
    SLICE_X45Y253        LUT6 (Prop_lut6_I4_O)        0.043     6.408 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/i___96_i_2/O
                         net (fo=9, routed)           0.861     7.269    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[1][54]_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.051     7.320 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_tcdm_cmd_nb[7]_i_13/O
                         net (fo=10, routed)          0.740     8.060    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_ext_cmd_nb_reg[7]_2
    SLICE_X35Y247        LUT6 (Prop_lut6_I0_O)        0.134     8.194 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_ext_cmd_nb[7]_i_9/O
                         net (fo=1, routed)           0.000     8.194    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[5]_0[0]
    SLICE_X35Y247        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.453 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.453    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[7]_i_1_n_0
    SLICE_X35Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.506 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[11]_i_1_n_0
    SLICE_X35Y249        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.655 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.655    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb[15]
    SLICE_X35Y249        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.239    13.741    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/clk_wmem_i_IBUF_BUFG
    SLICE_X35Y249        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[15]/C
                         clock pessimism              0.043    13.784    
                         clock uncertainty           -0.135    13.649    
    SLICE_X35Y249        FDCE (Setup_fdce_C_D)        0.049    13.698    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[15]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.408ns (34.164%)  route 4.640ns (65.836%))
  Logic Levels:           20  (CARRY4=13 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 13.741 - 12.500 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.569     1.571    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/clk_wmem_i_IBUF_BUFG
    SLICE_X46Y252        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252        FDCE (Prop_fdce_C_Q)         0.259     1.830 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/Q
                         net (fo=5, routed)           0.828     2.658    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0]__0[58]
    SLICE_X43Y254        LUT5 (Prop_lut5_I3_O)        0.043     2.701 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_55/O
                         net (fo=1, routed)           0.000     2.701    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_55_n_0
    SLICE_X43Y254        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.894 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.894    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_41_n_0
    SLICE_X43Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.947 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.947    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_30_n_0
    SLICE_X43Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.000 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.000    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_25_n_0
    SLICE_X43Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.053 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_12_n_0
    SLICE_X43Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.106 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.106    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_7_n_0
    SLICE_X43Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.159 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.159    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_2_n_0
    SLICE_X43Y260        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.270 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_1/O[2]
                         net (fo=1, routed)           0.577     3.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/rx_trans_unpack_i/s_mchan_cmd_nb3[30]
    SLICE_X44Y259        LUT6 (Prop_lut6_I0_O)        0.122     3.970 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_3/O
                         net (fo=1, routed)           0.000     3.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_3_n_0
    SLICE_X44Y259        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.165 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_1/CO[3]
                         net (fo=62, routed)          0.832     4.996    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/CO[0]
    SLICE_X42Y253        LUT6 (Prop_lut6_I0_O)        0.043     5.039 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg[9]_i_27/O
                         net (fo=1, routed)           0.000     5.039    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg[9]_i_27_n_0
    SLICE_X42Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.219 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.219    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_12_n_0
    SLICE_X42Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.273 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.273    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_11_n_0
    SLICE_X42Y255        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.438 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_5/O[1]
                         net (fo=1, routed)           0.530     5.968    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/O[1]
    SLICE_X44Y253        LUT6 (Prop_lut6_I1_O)        0.125     6.093 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_cmd_nb_reg[9]_i_10/O
                         net (fo=2, routed)           0.272     6.365    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/FIFO_REGISTERS_reg[1][62]
    SLICE_X45Y253        LUT6 (Prop_lut6_I4_O)        0.043     6.408 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/i___96_i_2/O
                         net (fo=9, routed)           0.861     7.269    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[1][54]_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.051     7.320 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_tcdm_cmd_nb[7]_i_13/O
                         net (fo=10, routed)          0.740     8.060    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_ext_cmd_nb_reg[7]_2
    SLICE_X35Y247        LUT6 (Prop_lut6_I0_O)        0.134     8.194 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_ext_cmd_nb[7]_i_9/O
                         net (fo=1, routed)           0.000     8.194    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[5]_0[0]
    SLICE_X35Y247        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.453 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.453    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[7]_i_1_n_0
    SLICE_X35Y248        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.619 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.619    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb[9]
    SLICE_X35Y248        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.239    13.741    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/clk_wmem_i_IBUF_BUFG
    SLICE_X35Y248        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[9]/C
                         clock pessimism              0.043    13.784    
                         clock uncertainty           -0.135    13.649    
    SLICE_X35Y248        FDCE (Setup_fdce_C_D)        0.049    13.698    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[9]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 2.406ns (34.146%)  route 4.640ns (65.854%))
  Logic Levels:           21  (CARRY4=14 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 13.741 - 12.500 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.569     1.571    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/clk_wmem_i_IBUF_BUFG
    SLICE_X46Y252        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y252        FDCE (Prop_fdce_C_Q)         0.259     1.830 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][58]/Q
                         net (fo=5, routed)           0.828     2.658    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0]__0[58]
    SLICE_X43Y254        LUT5 (Prop_lut5_I3_O)        0.043     2.701 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_55/O
                         net (fo=1, routed)           0.000     2.701    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_55_n_0
    SLICE_X43Y254        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.894 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.894    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_41_n_0
    SLICE_X43Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.947 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.947    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_30_n_0
    SLICE_X43Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.000 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.000    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_25_n_0
    SLICE_X43Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.053 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_12_n_0
    SLICE_X43Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.106 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.106    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_7_n_0
    SLICE_X43Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.159 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.159    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_2_n_0
    SLICE_X43Y260        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.270 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___98_i_1/O[2]
                         net (fo=1, routed)           0.577     3.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/rx_trans_unpack_i/s_mchan_cmd_nb3[30]
    SLICE_X44Y259        LUT6 (Prop_lut6_I0_O)        0.122     3.970 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_3/O
                         net (fo=1, routed)           0.000     3.970    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_3_n_0
    SLICE_X44Y259        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.165 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/i___99_i_1/CO[3]
                         net (fo=62, routed)          0.832     4.996    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/CO[0]
    SLICE_X42Y253        LUT6 (Prop_lut6_I0_O)        0.043     5.039 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg[9]_i_27/O
                         net (fo=1, routed)           0.000     5.039    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg[9]_i_27_n_0
    SLICE_X42Y253        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.219 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.219    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_12_n_0
    SLICE_X42Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.273 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.273    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_11_n_0
    SLICE_X42Y255        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.438 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_cmd_nb_reg_reg[9]_i_5/O[1]
                         net (fo=1, routed)           0.530     5.968    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/O[1]
    SLICE_X44Y253        LUT6 (Prop_lut6_I1_O)        0.125     6.093 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_cmd_nb_reg[9]_i_10/O
                         net (fo=2, routed)           0.272     6.365    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/FIFO_REGISTERS_reg[1][62]
    SLICE_X45Y253        LUT6 (Prop_lut6_I4_O)        0.043     6.408 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/i___96_i_2/O
                         net (fo=9, routed)           0.861     7.269    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[1][54]_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.051     7.320 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_tcdm_cmd_nb[7]_i_13/O
                         net (fo=10, routed)          0.740     8.060    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_ext_cmd_nb_reg[7]_2
    SLICE_X35Y247        LUT6 (Prop_lut6_I0_O)        0.134     8.194 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_ext_cmd_nb[7]_i_9/O
                         net (fo=1, routed)           0.000     8.194    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[5]_0[0]
    SLICE_X35Y247        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.453 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.453    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[7]_i_1_n_0
    SLICE_X35Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.506 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.506    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[11]_i_1_n_0
    SLICE_X35Y249        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.617 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.617    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb[12]
    SLICE_X35Y249        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.239    13.741    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/clk_wmem_i_IBUF_BUFG
    SLICE_X35Y249        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[12]/C
                         clock pessimism              0.043    13.784    
                         clock uncertainty           -0.135    13.649    
    SLICE_X35Y249        FDCE (Setup_fdce_C_D)        0.049    13.698    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/synch_unit_bind[0].synch_unit_i/s_ext_cmd_nb_reg[12]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.356ns (81.423%)  route 0.081ns (18.577%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.631     0.633    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/clk_wmem_i_IBUF_BUFG
    SLICE_X43Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y246        FDCE (Prop_fdce_C_Q)         0.100     0.733 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/Q
                         net (fo=1, routed)           0.081     0.814    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0]__0[32]
    SLICE_X42Y246        LUT6 (Prop_lut6_I2_O)        0.028     0.842 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_tcdm_add[0]_i_9__1/O
                         net (fo=1, routed)           0.000     0.842    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/Pop_Pointer_CS_reg[0]_rep__0[0]
    SLICE_X42Y246        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     0.948 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.948    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[0]_i_1__1_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.975 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.975    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[4]_i_1__1_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.002 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.002    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[8]_i_1__1_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.029 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.029    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[12]_i_1__1_n_0
    SLICE_X42Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.070 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.070    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]_i_1__1_n_7
    SLICE_X42Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.958     0.960    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/clk_wmem_i_IBUF_BUFG
    SLICE_X42Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]/C
                         clock pessimism             -0.028     0.932    
    SLICE_X42Y250        FDCE (Hold_fdce_C_D)         0.092     1.024    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_stride_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.308ns (73.879%)  route 0.109ns (26.121%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.623     0.625    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/clk_wmem_i_IBUF_BUFG
    SLICE_X63Y248        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_stride_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y248        FDCE (Prop_fdce_C_Q)         0.091     0.716 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_stride_reg[2]/Q
                         net (fo=3, routed)           0.108     0.824    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_mchan_tcdm_stride_reg[16]_0[2]
    SLICE_X65Y248        LUT6 (Prop_lut6_I0_O)        0.066     0.890 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_mchan_tcdm_base_add[0]_i_4__1/O
                         net (fo=1, routed)           0.000     0.890    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/S[2]
    SLICE_X65Y248        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.975 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     0.975    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_i_2__1_n_0
    SLICE_X65Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.000 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.001    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[4]_i_1__1_n_0
    SLICE_X65Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.042 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.042    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[8]_i_1__1_n_7
    SLICE_X65Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.948     0.950    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/clk_wmem_i_IBUF_BUFG
    SLICE_X65Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[8]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X65Y250        FDCE (Hold_fdce_C_D)         0.071     0.993    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.402%)  route 0.136ns (53.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y260        FDCE (Prop_fdce_C_Q)         0.118     0.851 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.136     0.987    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X30Y259        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.979     0.981    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X30Y259        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.233     0.748    
    SLICE_X30Y259        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.933    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.402%)  route 0.136ns (53.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y260        FDCE (Prop_fdce_C_Q)         0.118     0.851 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.136     0.987    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X30Y259        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.979     0.981    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X30Y259        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.233     0.748    
    SLICE_X30Y259        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     0.933    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.118ns (39.825%)  route 0.178ns (60.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y260        FDCE (Prop_fdce_C_Q)         0.118     0.851 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.178     1.029    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X30Y259        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.979     0.981    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X30Y259        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.233     0.748    
    SLICE_X30Y259        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     0.973    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.118ns (39.825%)  route 0.178ns (60.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y260        FDCE (Prop_fdce_C_Q)         0.118     0.851 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.178     1.029    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X30Y259        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.979     0.981    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X30Y259        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.233     0.748    
    SLICE_X30Y259        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     0.973    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.368ns (81.919%)  route 0.081ns (18.081%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.631     0.633    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/clk_wmem_i_IBUF_BUFG
    SLICE_X43Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y246        FDCE (Prop_fdce_C_Q)         0.100     0.733 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/Q
                         net (fo=1, routed)           0.081     0.814    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0]__0[32]
    SLICE_X42Y246        LUT6 (Prop_lut6_I2_O)        0.028     0.842 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_tcdm_add[0]_i_9__1/O
                         net (fo=1, routed)           0.000     0.842    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/Pop_Pointer_CS_reg[0]_rep__0[0]
    SLICE_X42Y246        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     0.948 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.948    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[0]_i_1__1_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.975 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.975    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[4]_i_1__1_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.002 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.002    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[8]_i_1__1_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.029 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.029    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[12]_i_1__1_n_0
    SLICE_X42Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.082 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.082    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]_i_1__1_n_5
    SLICE_X42Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.958     0.960    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/clk_wmem_i_IBUF_BUFG
    SLICE_X42Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[18]/C
                         clock pessimism             -0.028     0.932    
    SLICE_X42Y250        FDCE (Hold_fdce_C_D)         0.092     1.024    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_stride_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.319ns (74.550%)  route 0.109ns (25.450%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.623     0.625    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/clk_wmem_i_IBUF_BUFG
    SLICE_X63Y248        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_stride_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y248        FDCE (Prop_fdce_C_Q)         0.091     0.716 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_stride_reg[2]/Q
                         net (fo=3, routed)           0.108     0.824    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_mchan_tcdm_stride_reg[16]_0[2]
    SLICE_X65Y248        LUT6 (Prop_lut6_I0_O)        0.066     0.890 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_mchan_tcdm_base_add[0]_i_4__1/O
                         net (fo=1, routed)           0.000     0.890    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/S[2]
    SLICE_X65Y248        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     0.975 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     0.975    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_i_2__1_n_0
    SLICE_X65Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.000 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.001    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[4]_i_1__1_n_0
    SLICE_X65Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.053 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.053    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[8]_i_1__1_n_5
    SLICE_X65Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.948     0.950    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/clk_wmem_i_IBUF_BUFG
    SLICE_X65Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[10]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X65Y250        FDCE (Hold_fdce_C_D)         0.071     0.993    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.375ns (82.197%)  route 0.081ns (17.803%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.631     0.633    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/clk_wmem_i_IBUF_BUFG
    SLICE_X43Y246        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y246        FDCE (Prop_fdce_C_Q)         0.100     0.733 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0][32]/Q
                         net (fo=1, routed)           0.081     0.814    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS_reg[0]__0[32]
    SLICE_X42Y246        LUT6 (Prop_lut6_I2_O)        0.028     0.842 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_tcdm_add[0]_i_9__1/O
                         net (fo=1, routed)           0.000     0.842    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/Pop_Pointer_CS_reg[0]_rep__0[0]
    SLICE_X42Y246        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     0.948 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.948    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[0]_i_1__1_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.975 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     0.975    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[4]_i_1__1_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.002 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.002    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[8]_i_1__1_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.029 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.029    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[12]_i_1__1_n_0
    SLICE_X42Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.089 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.089    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[16]_i_1__1_n_6
    SLICE_X42Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.958     0.960    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/clk_wmem_i_IBUF_BUFG
    SLICE_X42Y250        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[17]/C
                         clock pessimism             -0.028     0.932    
    SLICE_X42Y250        FDCE (Hold_fdce_C_D)         0.092     1.024    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_tcdm_add_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.055%)  route 0.136ns (59.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.727     0.729    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y265        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y265        FDCE (Prop_fdce_C_Q)         0.091     0.820 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.136     0.956    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/ADDRD4
    SLICE_X26Y266        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.971     0.973    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/WCLK
    SLICE_X26Y266        RAMD32                                       r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.233     0.740    
    SLICE_X26Y266        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.889    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_base_zynq_design_clk_wiz_1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X2Y79     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y82     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[10].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y77     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X2Y78     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y88     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y88     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X0Y78     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X2Y81     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y85     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[17].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         12.500      10.661     RAMB18_X1Y86     base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y259    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y259    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y268    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y268    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y268    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y268    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y268    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y268    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y268    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y268    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y259    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X30Y259    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y265    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y265    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y265    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y265    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y265    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y265    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y265    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X26Y265    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_zynq_design_clk_wiz_1_0
  To Clock:  clkfbout_base_zynq_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_zynq_design_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         50.000      48.592     BUFGCTRL_X0Y3    base_zynq_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out1_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/CS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        4.275ns  (logic 0.352ns (8.235%)  route 3.923ns (91.765%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 26.489 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.747    18.281    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X64Y305        LUT6 (Prop_lut6_I4_O)        0.043    18.324 r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/CS[0]_i_1__82/O
                         net (fo=1, routed)           0.000    18.324    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/CS[0]_i_1__82_n_0
    SLICE_X64Y305        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.487    26.489    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X64Y305        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/CS_reg[0]/C
                         clock pessimism             -0.143    26.346    
                         clock uncertainty           -0.269    26.077    
    SLICE_X64Y305        FDCE (Setup_fdce_C_D)        0.034    26.111    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/CS_reg[0]
  -------------------------------------------------------------------
                         required time                         26.111    
                         arrival time                         -18.324    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.904ns  (logic 0.309ns (7.914%)  route 3.595ns (92.086%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 26.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.420    17.953    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X84Y310        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.473    26.475    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X84Y310        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[22]/C
                         clock pessimism             -0.143    26.332    
                         clock uncertainty           -0.269    26.063    
    SLICE_X84Y310        FDCE (Setup_fdce_C_CE)      -0.201    25.862    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[22]
  -------------------------------------------------------------------
                         required time                         25.862    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.904ns  (logic 0.309ns (7.914%)  route 3.595ns (92.086%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 26.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.420    17.953    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X84Y310        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.473    26.475    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X84Y310        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[23]/C
                         clock pessimism             -0.143    26.332    
                         clock uncertainty           -0.269    26.063    
    SLICE_X84Y310        FDCE (Setup_fdce_C_CE)      -0.201    25.862    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[23]
  -------------------------------------------------------------------
                         required time                         25.862    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.807ns  (logic 0.309ns (8.117%)  route 3.498ns (91.883%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.323    17.856    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X83Y308        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.476    26.478    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X83Y308        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[26]/C
                         clock pessimism             -0.143    26.335    
                         clock uncertainty           -0.269    26.066    
    SLICE_X83Y308        FDCE (Setup_fdce_C_CE)      -0.201    25.865    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[26]
  -------------------------------------------------------------------
                         required time                         25.865    
                         arrival time                         -17.856    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.807ns  (logic 0.309ns (8.117%)  route 3.498ns (91.883%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.323    17.856    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X83Y308        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.476    26.478    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X83Y308        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]/C
                         clock pessimism             -0.143    26.335    
                         clock uncertainty           -0.269    26.066    
    SLICE_X83Y308        FDCE (Setup_fdce_C_CE)      -0.201    25.865    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[31]
  -------------------------------------------------------------------
                         required time                         25.865    
                         arrival time                         -17.856    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.785ns  (logic 0.309ns (8.165%)  route 3.476ns (91.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 26.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.300    17.834    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X85Y310        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.473    26.475    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y310        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[24]/C
                         clock pessimism             -0.143    26.332    
                         clock uncertainty           -0.269    26.063    
    SLICE_X85Y310        FDCE (Setup_fdce_C_CE)      -0.201    25.862    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[24]
  -------------------------------------------------------------------
                         required time                         25.862    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.785ns  (logic 0.309ns (8.165%)  route 3.476ns (91.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 26.475 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.300    17.834    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X85Y310        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.473    26.475    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y310        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[28]/C
                         clock pessimism             -0.143    26.332    
                         clock uncertainty           -0.269    26.063    
    SLICE_X85Y310        FDCE (Setup_fdce_C_CE)      -0.201    25.862    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[28]
  -------------------------------------------------------------------
                         required time                         25.862    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.790ns  (logic 0.309ns (8.153%)  route 3.481ns (91.847%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.306    17.839    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X82Y309        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.476    26.478    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X82Y309        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/C
                         clock pessimism             -0.143    26.335    
                         clock uncertainty           -0.269    26.066    
    SLICE_X82Y309        FDCE (Setup_fdce_C_CE)      -0.178    25.888    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]
  -------------------------------------------------------------------
                         required time                         25.888    
                         arrival time                         -17.839    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.765ns  (logic 0.309ns (8.207%)  route 3.456ns (91.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.281    17.814    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X84Y305        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.476    26.478    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X84Y305        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[18]/C
                         clock pessimism             -0.143    26.335    
                         clock uncertainty           -0.269    26.066    
    SLICE_X84Y305        FDCE (Setup_fdce_C_CE)      -0.201    25.865    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[18]
  -------------------------------------------------------------------
                         required time                         25.865    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        3.697ns  (logic 0.309ns (8.359%)  route 3.388ns (91.641%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 26.476 - 25.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 14.049 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.547    14.049    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y293        FDRE (Prop_fdre_C_Q)         0.223    14.272 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_ID_reg_reg[2]/Q
                         net (fo=2, routed)           0.967    15.239    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[31][1]
    SLICE_X81Y302        LUT6 (Prop_lut6_I1_O)        0.043    15.282 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data[31]_i_3/O
                         net (fo=33, routed)          1.209    16.490    base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/p_16_out_5
    SLICE_X85Y300        LUT6 (Prop_lut6_I0_O)        0.043    16.533 r  base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/timer_unit_i/s_per_master_r_data[31]_i_1/O
                         net (fo=33, routed)          1.212    17.746    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/id_reg[2][0]
    SLICE_X85Y309        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.474    26.476    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y309        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[20]/C
                         clock pessimism             -0.143    26.333    
                         clock uncertainty           -0.269    26.064    
    SLICE_X85Y309        FDCE (Setup_fdce_C_CE)      -0.201    25.863    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[20]
  -------------------------------------------------------------------
                         required time                         25.863    
                         arrival time                         -17.746    
  -------------------------------------------------------------------
                         slack                                  8.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.187ns (21.422%)  route 0.686ns (78.578%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.684     0.686    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X84Y267        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y267        FDRE (Prop_fdre_C_Q)         0.100     0.786 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[4]/Q
                         net (fo=2, routed)           0.686     1.472    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][4]
    SLICE_X87Y300        LUT6 (Prop_lut6_I2_O)        0.028     1.500 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_per_master_r_data[4]_i_3/O
                         net (fo=1, routed)           0.000     1.500    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[4]_1
    SLICE_X87Y300        MUXF7 (Prop_muxf7_I1_O)      0.059     1.559 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.559    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/cfg_r_ID_reg_reg[2][4]
    SLICE_X87Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.037     1.039    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X87Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[4]/C
                         clock pessimism              0.077     1.116    
                         clock uncertainty            0.269     1.385    
    SLICE_X87Y300        FDCE (Hold_fdce_C_D)         0.070     1.455    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.208ns (23.879%)  route 0.663ns (76.121%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.686     0.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X83Y268        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y268        FDRE (Prop_fdre_C_Q)         0.091     0.779 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/Q
                         net (fo=2, routed)           0.663     1.442    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][5]
    SLICE_X84Y300        LUT6 (Prop_lut6_I2_O)        0.066     1.508 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_per_master_r_data[5]_i_3/O
                         net (fo=1, routed)           0.000     1.508    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]_1
    SLICE_X84Y300        MUXF7 (Prop_muxf7_I1_O)      0.051     1.559 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.559    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/cfg_r_ID_reg_reg[2][5]
    SLICE_X84Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.037     1.039    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X84Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[5]/C
                         clock pessimism              0.077     1.116    
                         clock uncertainty            0.269     1.385    
    SLICE_X84Y300        FDCE (Hold_fdce_C_D)         0.070     1.455    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.171ns (18.934%)  route 0.732ns (81.066%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.683     0.685    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y271        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y271        FDRE (Prop_fdre_C_Q)         0.100     0.785 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[29]/Q
                         net (fo=2, routed)           0.732     1.517    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][29]
    SLICE_X82Y309        LUT6 (Prop_lut6_I2_O)        0.028     1.545 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_per_master_r_data[29]_i_3/O
                         net (fo=1, routed)           0.000     1.545    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[29]_1
    SLICE_X82Y309        MUXF7 (Prop_muxf7_I1_O)      0.043     1.588 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.588    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/cfg_r_ID_reg_reg[2][29]
    SLICE_X82Y309        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.038     1.040    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X82Y309        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]/C
                         clock pessimism              0.077     1.117    
                         clock uncertainty            0.269     1.386    
    SLICE_X82Y309        FDCE (Hold_fdce_C_D)         0.092     1.478    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.208ns (26.428%)  route 0.579ns (73.572%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.686     0.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X83Y268        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y268        FDRE (Prop_fdre_C_Q)         0.091     0.779 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]/Q
                         net (fo=2, routed)           0.579     1.358    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][5]
    SLICE_X85Y299        LUT6 (Prop_lut6_I2_O)        0.066     1.424 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_data_r_data_PE_0[5]_i_3/O
                         net (fo=1, routed)           0.000     1.424    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[5]_0
    SLICE_X85Y299        MUXF7 (Prop_muxf7_I1_O)      0.051     1.475 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_data_r_data_PE_0_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.475    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/cfg_r_ID_reg_reg[0][5]
    SLICE_X85Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.937     0.939    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y299        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[5]/C
                         clock pessimism              0.077     1.016    
                         clock uncertainty            0.269     1.285    
    SLICE_X85Y299        FDRE (Hold_fdre_C_D)         0.070     1.355    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.171ns (18.789%)  route 0.739ns (81.211%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.683     0.685    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y271        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y271        FDRE (Prop_fdre_C_Q)         0.100     0.785 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[23]/Q
                         net (fo=2, routed)           0.739     1.524    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][23]
    SLICE_X86Y310        LUT6 (Prop_lut6_I2_O)        0.028     1.552 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_data_r_data_PE_0[23]_i_3/O
                         net (fo=1, routed)           0.000     1.552    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[23]_0
    SLICE_X86Y310        MUXF7 (Prop_muxf7_I1_O)      0.043     1.595 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_data_r_data_PE_0_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.595    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/cfg_r_ID_reg_reg[0][23]
    SLICE_X86Y310        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.034     1.036    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X86Y310        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[23]/C
                         clock pessimism              0.077     1.113    
                         clock uncertainty            0.269     1.382    
    SLICE_X86Y310        FDRE (Hold_fdre_C_D)         0.092     1.474    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.179ns (20.007%)  route 0.716ns (79.993%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.684     0.686    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X84Y267        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y267        FDRE (Prop_fdre_C_Q)         0.100     0.786 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.716     1.502    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][1]
    SLICE_X87Y300        LUT6 (Prop_lut6_I2_O)        0.028     1.530 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_per_master_r_data[1]_i_3/O
                         net (fo=1, routed)           0.000     1.530    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[1]_1
    SLICE_X87Y300        MUXF7 (Prop_muxf7_I1_O)      0.051     1.581 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.581    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/cfg_r_ID_reg_reg[2][1]
    SLICE_X87Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.037     1.039    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X87Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[1]/C
                         clock pessimism              0.077     1.116    
                         clock uncertainty            0.269     1.385    
    SLICE_X87Y300        FDCE (Hold_fdce_C_D)         0.070     1.455    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.230ns (25.400%)  route 0.676ns (74.600%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.686     0.688    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X82Y268        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y268        FDRE (Prop_fdre_C_Q)         0.107     0.795 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[30]/Q
                         net (fo=2, routed)           0.676     1.471    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][30]
    SLICE_X83Y309        LUT6 (Prop_lut6_I2_O)        0.064     1.535 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_data_r_data_PE_0[30]_i_3/O
                         net (fo=1, routed)           0.000     1.535    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[30]_0
    SLICE_X83Y309        MUXF7 (Prop_muxf7_I1_O)      0.059     1.594 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_data_r_data_PE_0_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.594    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/cfg_r_ID_reg_reg[0][30]
    SLICE_X83Y309        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.038     1.040    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X83Y309        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[30]/C
                         clock pessimism              0.077     1.117    
                         clock uncertainty            0.269     1.386    
    SLICE_X83Y309        FDRE (Hold_fdre_C_D)         0.070     1.456    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.205ns (22.476%)  route 0.707ns (77.524%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.687     0.689    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X82Y267        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y267        FDRE (Prop_fdre_C_Q)         0.118     0.807 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.707     1.514    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][6]
    SLICE_X83Y300        LUT6 (Prop_lut6_I2_O)        0.028     1.542 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_per_master_r_data[6]_i_3/O
                         net (fo=1, routed)           0.000     1.542    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[6]_1
    SLICE_X83Y300        MUXF7 (Prop_muxf7_I1_O)      0.059     1.601 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.601    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/cfg_r_ID_reg_reg[2][6]
    SLICE_X83Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.040     1.042    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X83Y300        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[6]/C
                         clock pessimism              0.077     1.119    
                         clock uncertainty            0.269     1.388    
    SLICE_X83Y300        FDCE (Hold_fdce_C_D)         0.070     1.458    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.179ns (19.593%)  route 0.735ns (80.407%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.687     0.689    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X83Y267        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y267        FDRE (Prop_fdre_C_Q)         0.100     0.789 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[11]/Q
                         net (fo=2, routed)           0.735     1.524    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][11]
    SLICE_X83Y302        LUT6 (Prop_lut6_I2_O)        0.028     1.552 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_data_r_data_PE_0[11]_i_3/O
                         net (fo=1, routed)           0.000     1.552    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[11]_0
    SLICE_X83Y302        MUXF7 (Prop_muxf7_I1_O)      0.051     1.603 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_data_r_data_PE_0_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.603    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/cfg_r_ID_reg_reg[0][11]
    SLICE_X83Y302        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.040     1.042    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/clk_soc_i_IBUF_BUFG
    SLICE_X83Y302        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[11]/C
                         clock pessimism              0.077     1.119    
                         clock uncertainty            0.269     1.388    
    SLICE_X83Y302        FDRE (Hold_fdre_C_D)         0.070     1.458    base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/s_data_r_data_PE_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.205ns (22.478%)  route 0.707ns (77.522%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.687     0.689    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X82Y267        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y267        FDRE (Prop_fdre_C_Q)         0.118     0.807 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[17]/Q
                         net (fo=2, routed)           0.707     1.514    base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/cfg_r_data_reg_reg[31][17]
    SLICE_X85Y306        LUT6 (Prop_lut6_I2_O)        0.028     1.542 r  base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/s_per_master_r_data[17]_i_3/O
                         net (fo=1, routed)           0.000     1.542    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_r_data_reg_reg[17]_1
    SLICE_X85Y306        MUXF7 (Prop_muxf7_I1_O)      0.059     1.601 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/s_per_master_r_data_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.601    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/cfg_r_ID_reg_reg[2][17]
    SLICE_X85Y306        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.036     1.038    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/clk_soc_i_IBUF_BUFG
    SLICE_X85Y306        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[17]/C
                         clock pessimism              0.077     1.115    
                         clock uncertainty            0.269     1.384    
    SLICE_X85Y306        FDCE (Hold_fdce_C_D)         0.070     1.454    base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/res_channel_i/s_per_master_r_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out1_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        7.056ns  (logic 1.007ns (14.271%)  route 6.049ns (85.729%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 26.302 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/Q
                         net (fo=1, routed)           0.512    14.928    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[7][73]
    SLICE_X75Y313        LUT6 (Prop_lut6_I1_O)        0.124    15.052 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13/O
                         net (fo=1, routed)           0.000    15.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13_n_0
    SLICE_X75Y313        MUXF7 (Prop_muxf7_I1_O)      0.108    15.160 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state_reg[7]_i_4/O
                         net (fo=9, routed)           0.565    15.725    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]_5
    SLICE_X62Y316        LUT3 (Prop_lut3_I2_O)        0.124    15.849 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_4/O
                         net (fo=72, routed)          0.546    16.395    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X52Y314        LUT5 (Prop_lut5_I4_O)        0.043    16.438 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.447    16.885    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8_n_0
    SLICE_X52Y315        LUT6 (Prop_lut6_I0_O)        0.043    16.928 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.273    17.201    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/rready_int[0]_1[1]
    SLICE_X52Y314        LUT6 (Prop_lut6_I5_O)        0.043    17.244 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/to_ps_bus_r_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.235    19.478    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[2]_0
    SLICE_X24Y246        LUT2 (Prop_lut2_I0_O)        0.043    19.521 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.401    19.922    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X20Y246        LUT4 (Prop_lut4_I2_O)        0.051    19.973 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.505    20.478    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y241        LUT2 (Prop_lut2_I0_O)        0.138    20.616 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.191    20.807    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5_n_0
    SLICE_X15Y241        LUT6 (Prop_lut6_I1_O)        0.043    20.850 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.099    20.948    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3_n_0
    SLICE_X15Y241        LUT6 (Prop_lut6_I1_O)        0.043    20.991 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.277    21.268    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X14Y242        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.300    26.302    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X14Y242        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.143    26.159    
                         clock uncertainty           -0.269    25.890    
    SLICE_X14Y242        FDPE (Setup_fdpe_C_D)        0.000    25.890    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.890    
                         arrival time                         -21.268    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        7.056ns  (logic 1.007ns (14.271%)  route 6.049ns (85.729%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 26.302 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/Q
                         net (fo=1, routed)           0.512    14.928    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[7][73]
    SLICE_X75Y313        LUT6 (Prop_lut6_I1_O)        0.124    15.052 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13/O
                         net (fo=1, routed)           0.000    15.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13_n_0
    SLICE_X75Y313        MUXF7 (Prop_muxf7_I1_O)      0.108    15.160 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state_reg[7]_i_4/O
                         net (fo=9, routed)           0.565    15.725    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]_5
    SLICE_X62Y316        LUT3 (Prop_lut3_I2_O)        0.124    15.849 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_4/O
                         net (fo=72, routed)          0.546    16.395    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X52Y314        LUT5 (Prop_lut5_I4_O)        0.043    16.438 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.447    16.885    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8_n_0
    SLICE_X52Y315        LUT6 (Prop_lut6_I0_O)        0.043    16.928 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.273    17.201    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/rready_int[0]_1[1]
    SLICE_X52Y314        LUT6 (Prop_lut6_I5_O)        0.043    17.244 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/to_ps_bus_r_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.235    19.478    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[2]_0
    SLICE_X24Y246        LUT2 (Prop_lut2_I0_O)        0.043    19.521 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.401    19.922    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X20Y246        LUT4 (Prop_lut4_I2_O)        0.051    19.973 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.505    20.478    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y241        LUT2 (Prop_lut2_I0_O)        0.138    20.616 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.191    20.807    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5_n_0
    SLICE_X15Y241        LUT6 (Prop_lut6_I1_O)        0.043    20.850 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.099    20.948    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3_n_0
    SLICE_X15Y241        LUT6 (Prop_lut6_I1_O)        0.043    20.991 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.277    21.268    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X14Y242        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.300    26.302    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X14Y242        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.143    26.159    
                         clock uncertainty           -0.269    25.890    
    SLICE_X14Y242        FDPE (Setup_fdpe_C_D)        0.000    25.890    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         25.890    
                         arrival time                         -21.268    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.992ns  (logic 0.964ns (13.788%)  route 6.028ns (86.212%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 26.302 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/Q
                         net (fo=1, routed)           0.512    14.928    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[7][73]
    SLICE_X75Y313        LUT6 (Prop_lut6_I1_O)        0.124    15.052 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13/O
                         net (fo=1, routed)           0.000    15.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13_n_0
    SLICE_X75Y313        MUXF7 (Prop_muxf7_I1_O)      0.108    15.160 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state_reg[7]_i_4/O
                         net (fo=9, routed)           0.565    15.725    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]_5
    SLICE_X62Y316        LUT3 (Prop_lut3_I2_O)        0.124    15.849 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_4/O
                         net (fo=72, routed)          0.546    16.395    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X52Y314        LUT5 (Prop_lut5_I4_O)        0.043    16.438 f  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.447    16.885    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8_n_0
    SLICE_X52Y315        LUT6 (Prop_lut6_I0_O)        0.043    16.928 f  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.273    17.201    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/rready_int[0]_1[1]
    SLICE_X52Y314        LUT6 (Prop_lut6_I5_O)        0.043    17.244 f  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/to_ps_bus_r_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.235    19.478    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[2]_0
    SLICE_X24Y246        LUT2 (Prop_lut2_I0_O)        0.043    19.521 f  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.401    19.922    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X20Y246        LUT4 (Prop_lut4_I2_O)        0.051    19.973 f  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.545    20.518    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X14Y241        LUT4 (Prop_lut4_I2_O)        0.138    20.656 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.226    20.882    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X13Y241        LUT4 (Prop_lut4_I1_O)        0.043    20.925 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.279    21.204    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X13Y242        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.300    26.302    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y242        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.143    26.159    
                         clock uncertainty           -0.269    25.890    
    SLICE_X13Y242        FDCE (Setup_fdce_C_D)       -0.031    25.859    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         25.859    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_in_progress_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.723ns  (logic 0.946ns (14.071%)  route 5.777ns (85.929%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 26.301 - 25.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 14.202 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.700    14.202    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X92Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y314        FDCE (Prop_fdce_C_Q)         0.223    14.425 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/Q
                         net (fo=1, routed)           0.420    14.845    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/data_reg[4][8][6]
    SLICE_X93Y314        LUT6 (Prop_lut6_I1_O)        0.043    14.888 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/bvalid_o_i_7/O
                         net (fo=1, routed)           0.436    15.323    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/bvalid_o_i_7_n_0
    SLICE_X93Y313        LUT6 (Prop_lut6_I0_O)        0.043    15.366 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/bvalid_o_i_2/O
                         net (fo=9, routed)           0.761    16.127    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/state_reg[7]_1
    SLICE_X61Y307        LUT2 (Prop_lut2_I1_O)        0.049    16.176 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/from_ps_bus_b_resp_OBUF[1]_inst_i_12/O
                         net (fo=2, routed)           0.329    16.505    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/data_reg[0][8]
    SLICE_X60Y306        LUT6 (Prop_lut6_I4_O)        0.136    16.641 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.285    16.927    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_8_n_0
    SLICE_X58Y304        LUT6 (Prop_lut6_I0_O)        0.043    16.970 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.189    17.158    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/RR_FLAG_o_reg[1]
    SLICE_X58Y303        LUT6 (Prop_lut6_I2_O)        0.043    17.201 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/to_ps_bus_b_ready_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.836    19.038    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/to_ps_bus_b_ready_OBUF_inst_i_2_n_0
    SLICE_X26Y247        LUT2 (Prop_lut2_I0_O)        0.043    19.081 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/to_ps_bus_b_ready_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.586    19.667    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bready
    SLICE_X17Y247        LUT4 (Prop_lut4_I2_O)        0.049    19.716 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3/O
                         net (fo=12, routed)          0.370    20.085    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/wr_cmd_b_ready
    SLICE_X16Y246        LUT3 (Prop_lut3_I2_O)        0.140    20.225 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_i_3/O
                         net (fo=1, routed)           0.178    20.403    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_i_3_n_0
    SLICE_X19Y246        LUT5 (Prop_lut5_I3_O)        0.134    20.537 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_i_1__0/O
                         net (fo=1, routed)           0.387    20.925    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_i_1__0_n_0
    SLICE_X19Y246        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_in_progress_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.299    26.301    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X19Y246        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_in_progress_reg/C
                         clock pessimism             -0.143    26.158    
                         clock uncertainty           -0.269    25.889    
    SLICE_X19Y246        FDRE (Setup_fdre_C_R)       -0.304    25.585    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_in_progress_reg
  -------------------------------------------------------------------
                         required time                         25.585    
                         arrival time                         -20.925    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.663ns  (logic 0.921ns (13.823%)  route 5.742ns (86.177%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 26.299 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/Q
                         net (fo=1, routed)           0.512    14.928    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[7][73]
    SLICE_X75Y313        LUT6 (Prop_lut6_I1_O)        0.124    15.052 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13/O
                         net (fo=1, routed)           0.000    15.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13_n_0
    SLICE_X75Y313        MUXF7 (Prop_muxf7_I1_O)      0.108    15.160 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state_reg[7]_i_4/O
                         net (fo=9, routed)           0.565    15.725    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]_5
    SLICE_X62Y316        LUT3 (Prop_lut3_I2_O)        0.124    15.849 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_4/O
                         net (fo=72, routed)          0.546    16.395    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X52Y314        LUT5 (Prop_lut5_I4_O)        0.043    16.438 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.447    16.885    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8_n_0
    SLICE_X52Y315        LUT6 (Prop_lut6_I0_O)        0.043    16.928 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.273    17.201    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/rready_int[0]_1[1]
    SLICE_X52Y314        LUT6 (Prop_lut6_I5_O)        0.043    17.244 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/to_ps_bus_r_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.235    19.478    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[2]_0
    SLICE_X24Y246        LUT2 (Prop_lut2_I0_O)        0.043    19.521 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.401    19.922    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X20Y246        LUT4 (Prop_lut4_I2_O)        0.051    19.973 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.369    20.342    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/rd_en
    SLICE_X19Y245        LUT4 (Prop_lut4_I1_O)        0.138    20.480 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/multiple_id_non_split_i_1/O
                         net (fo=1, routed)           0.394    20.875    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress
    SLICE_X20Y243        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.297    26.299    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X20Y243        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg/C
                         clock pessimism             -0.143    26.156    
                         clock uncertainty           -0.269    25.887    
    SLICE_X20Y243        FDRE (Setup_fdre_C_R)       -0.281    25.606    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg
  -------------------------------------------------------------------
                         required time                         25.606    
                         arrival time                         -20.875    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0RREADY
                            (rising edge-triggered cell PS7 clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.353ns  (logic 0.775ns (12.198%)  route 5.578ns (87.802%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 26.483 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/Q
                         net (fo=1, routed)           0.512    14.928    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[7][73]
    SLICE_X75Y313        LUT6 (Prop_lut6_I1_O)        0.124    15.052 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13/O
                         net (fo=1, routed)           0.000    15.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13_n_0
    SLICE_X75Y313        MUXF7 (Prop_muxf7_I1_O)      0.108    15.160 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state_reg[7]_i_4/O
                         net (fo=9, routed)           0.565    15.725    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]_5
    SLICE_X62Y316        LUT3 (Prop_lut3_I2_O)        0.124    15.849 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_4/O
                         net (fo=72, routed)          0.546    16.395    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X52Y314        LUT5 (Prop_lut5_I4_O)        0.043    16.438 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.447    16.885    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8_n_0
    SLICE_X52Y315        LUT6 (Prop_lut6_I0_O)        0.043    16.928 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.273    17.201    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/rready_int[0]_1[1]
    SLICE_X52Y314        LUT6 (Prop_lut6_I5_O)        0.043    17.244 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/to_ps_bus_r_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.235    19.478    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[2]_0
    SLICE_X24Y246        LUT2 (Prop_lut2_I0_O)        0.043    19.521 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.401    19.922    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X20Y246        LUT3 (Prop_lut3_I1_O)        0.043    19.965 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=1, routed)           0.600    20.565    base_zynq_design_i/processing_system7_0/inst/S_AXI_HP0_RREADY
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0RREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.481    26.483    base_zynq_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.143    26.340    
                         clock uncertainty           -0.269    26.071    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0RREADY)
                                                     -0.772    25.299    base_zynq_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -20.565    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.952ns  (logic 0.894ns (12.859%)  route 6.058ns (87.141%))
  Logic Levels:           11  (LUT2=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 26.303 - 25.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 14.202 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.700    14.202    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X92Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y314        FDCE (Prop_fdce_C_Q)         0.223    14.425 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/Q
                         net (fo=1, routed)           0.420    14.845    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/data_reg[4][8][6]
    SLICE_X93Y314        LUT6 (Prop_lut6_I1_O)        0.043    14.888 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/bvalid_o_i_7/O
                         net (fo=1, routed)           0.436    15.323    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/bvalid_o_i_7_n_0
    SLICE_X93Y313        LUT6 (Prop_lut6_I0_O)        0.043    15.366 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/bvalid_o_i_2/O
                         net (fo=9, routed)           0.761    16.127    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/state_reg[7]_1
    SLICE_X61Y307        LUT2 (Prop_lut2_I1_O)        0.049    16.176 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/from_ps_bus_b_resp_OBUF[1]_inst_i_12/O
                         net (fo=2, routed)           0.329    16.505    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/data_reg[0][8]
    SLICE_X60Y306        LUT6 (Prop_lut6_I4_O)        0.136    16.641 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.285    16.927    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_8_n_0
    SLICE_X58Y304        LUT6 (Prop_lut6_I0_O)        0.043    16.970 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/to_ps_bus_b_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.189    17.158    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/RR_FLAG_o_reg[1]
    SLICE_X58Y303        LUT6 (Prop_lut6_I2_O)        0.043    17.201 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/to_ps_bus_b_ready_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.836    19.038    base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/to_ps_bus_b_ready_OBUF_inst_i_2_n_0
    SLICE_X26Y247        LUT2 (Prop_lut2_I0_O)        0.043    19.081 r  base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/to_ps_bus_b_ready_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.586    19.667    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bready
    SLICE_X17Y247        LUT4 (Prop_lut4_I2_O)        0.049    19.716 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3/O
                         net (fo=12, routed)          0.424    20.139    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X9Y245         LUT2 (Prop_lut2_I0_O)        0.136    20.275 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.232    20.507    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5_n_0
    SLICE_X9Y245         LUT6 (Prop_lut6_I1_O)        0.043    20.550 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.248    20.798    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3_n_0
    SLICE_X10Y245        LUT6 (Prop_lut6_I1_O)        0.043    20.841 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.313    21.154    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X10Y245        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.301    26.303    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y245        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.143    26.160    
                         clock uncertainty           -0.269    25.891    
    SLICE_X10Y245        FDPE (Setup_fdpe_C_D)        0.000    25.891    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         25.891    
                         arrival time                         -21.154    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.912ns  (logic 0.964ns (13.947%)  route 5.948ns (86.053%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 26.302 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/Q
                         net (fo=1, routed)           0.512    14.928    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[7][73]
    SLICE_X75Y313        LUT6 (Prop_lut6_I1_O)        0.124    15.052 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13/O
                         net (fo=1, routed)           0.000    15.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13_n_0
    SLICE_X75Y313        MUXF7 (Prop_muxf7_I1_O)      0.108    15.160 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state_reg[7]_i_4/O
                         net (fo=9, routed)           0.565    15.725    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]_5
    SLICE_X62Y316        LUT3 (Prop_lut3_I2_O)        0.124    15.849 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_4/O
                         net (fo=72, routed)          0.546    16.395    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X52Y314        LUT5 (Prop_lut5_I4_O)        0.043    16.438 f  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.447    16.885    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8_n_0
    SLICE_X52Y315        LUT6 (Prop_lut6_I0_O)        0.043    16.928 f  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.273    17.201    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/rready_int[0]_1[1]
    SLICE_X52Y314        LUT6 (Prop_lut6_I5_O)        0.043    17.244 f  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/to_ps_bus_r_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.235    19.478    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[2]_0
    SLICE_X24Y246        LUT2 (Prop_lut2_I0_O)        0.043    19.521 f  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.401    19.922    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X20Y246        LUT4 (Prop_lut4_I2_O)        0.051    19.973 f  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.545    20.518    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X14Y241        LUT4 (Prop_lut4_I2_O)        0.138    20.656 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.226    20.882    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X13Y241        LUT4 (Prop_lut4_I1_O)        0.043    20.925 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.199    21.124    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X13Y242        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.300    26.302    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y242        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.143    26.159    
                         clock uncertainty           -0.269    25.890    
    SLICE_X13Y242        FDCE (Setup_fdce_C_D)       -0.022    25.868    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.868    
                         arrival time                         -21.124    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.671ns  (logic 0.921ns (13.807%)  route 5.750ns (86.193%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 26.301 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/Q
                         net (fo=1, routed)           0.512    14.928    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[7][73]
    SLICE_X75Y313        LUT6 (Prop_lut6_I1_O)        0.124    15.052 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13/O
                         net (fo=1, routed)           0.000    15.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13_n_0
    SLICE_X75Y313        MUXF7 (Prop_muxf7_I1_O)      0.108    15.160 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state_reg[7]_i_4/O
                         net (fo=9, routed)           0.565    15.725    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]_5
    SLICE_X62Y316        LUT3 (Prop_lut3_I2_O)        0.124    15.849 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_4/O
                         net (fo=72, routed)          0.546    16.395    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X52Y314        LUT5 (Prop_lut5_I4_O)        0.043    16.438 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.447    16.885    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8_n_0
    SLICE_X52Y315        LUT6 (Prop_lut6_I0_O)        0.043    16.928 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.273    17.201    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/rready_int[0]_1[1]
    SLICE_X52Y314        LUT6 (Prop_lut6_I5_O)        0.043    17.244 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/to_ps_bus_r_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.235    19.478    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[2]_0
    SLICE_X24Y246        LUT2 (Prop_lut2_I0_O)        0.043    19.521 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.401    19.922    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X20Y246        LUT4 (Prop_lut4_I2_O)        0.051    19.973 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.454    20.427    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y242        LUT4 (Prop_lut4_I1_O)        0.138    20.565 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.318    20.883    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X15Y240        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.299    26.301    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y240        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.143    26.158    
                         clock uncertainty           -0.269    25.889    
    SLICE_X15Y240        FDCE (Setup_fdce_C_CE)      -0.201    25.688    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         25.688    
                         arrival time                         -20.883    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns)
  Data Path Delay:        6.671ns  (logic 0.921ns (13.807%)  route 5.750ns (86.193%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 26.301 - 25.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 14.212 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787    14.287    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    10.247 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    12.409    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.710    14.212    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X75Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y312        FDCE (Prop_fdce_C_Q)         0.204    14.416 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg[7][73]/Q
                         net (fo=1, routed)           0.512    14.928    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/data_reg_n_0_[7][73]
    SLICE_X75Y313        LUT6 (Prop_lut6_I1_O)        0.124    15.052 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13/O
                         net (fo=1, routed)           0.000    15.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state[7]_i_13_n_0
    SLICE_X75Y313        MUXF7 (Prop_muxf7_I1_O)      0.108    15.160 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/buffer/state_reg[7]_i_4/O
                         net (fo=9, routed)           0.565    15.725    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]_5
    SLICE_X62Y316        LUT3 (Prop_lut3_I2_O)        0.124    15.849 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/from_ps_bus_r_data_OBUF[63]_inst_i_4/O
                         net (fo=72, routed)          0.546    16.395    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/p_13_out
    SLICE_X52Y314        LUT5 (Prop_lut5_I4_O)        0.043    16.438 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.447    16.885    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_8_n_0
    SLICE_X52Y315        LUT6 (Prop_lut6_I0_O)        0.043    16.928 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.273    17.201    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/rready_int[0]_1[1]
    SLICE_X52Y314        LUT6 (Prop_lut6_I5_O)        0.043    17.244 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/to_ps_bus_r_ready_OBUF_inst_i_2/O
                         net (fo=3, routed)           2.235    19.478    base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[2]_0
    SLICE_X24Y246        LUT2 (Prop_lut2_I0_O)        0.043    19.521 r  base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/to_ps_bus_r_ready_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.401    19.922    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X20Y246        LUT4 (Prop_lut4_I2_O)        0.051    19.973 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__1/O
                         net (fo=13, routed)          0.454    20.427    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y242        LUT4 (Prop_lut4_I1_O)        0.138    20.565 r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.318    20.883    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X15Y240        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.299    26.301    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y240        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.143    26.158    
                         clock uncertainty           -0.269    25.889    
    SLICE_X15Y240        FDPE (Setup_fdpe_C_CE)      -0.201    25.688    base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         25.688    
                         arrival time                         -20.883    
  -------------------------------------------------------------------
                         slack                                  4.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.100ns (12.317%)  route 0.712ns (87.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.770     0.772    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X77Y316        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y316        FDCE (Prop_fdce_C_Q)         0.100     0.872 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[6]/Q
                         net (fo=13, routed)          0.712     1.584    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][6]
    SLICE_X76Y316        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.034     1.036    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X76Y316        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[6]/C
                         clock pessimism              0.077     1.113    
                         clock uncertainty            0.269     1.382    
    SLICE_X76Y316        FDCE (Hold_fdce_C_D)         0.038     1.420    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.327%)  route 0.711ns (87.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.770     0.772    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X77Y316        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y316        FDPE (Prop_fdpe_C_Q)         0.100     0.872 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[3]/Q
                         net (fo=15, routed)          0.711     1.583    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][3]
    SLICE_X78Y317        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.033     1.035    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X78Y317        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[3]/C
                         clock pessimism              0.077     1.112    
                         clock uncertainty            0.269     1.381    
    SLICE_X78Y317        FDPE (Hold_fdpe_C_D)         0.037     1.418    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.107ns (13.440%)  route 0.689ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.767ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.765     0.767    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X90Y313        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y313        FDCE (Prop_fdce_C_Q)         0.107     0.874 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[7]/Q
                         net (fo=17, routed)          0.689     1.563    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/state_reg[7][7]
    SLICE_X95Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.038     1.040    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X95Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[7]/C
                         clock pessimism              0.077     1.117    
                         clock uncertainty            0.269     1.386    
    SLICE_X95Y315        FDCE (Hold_fdce_C_D)         0.004     1.390    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.100ns (11.949%)  route 0.737ns (88.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.770     0.772    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X77Y316        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y316        FDPE (Prop_fdpe_C_Q)         0.100     0.872 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[2]/Q
                         net (fo=13, routed)          0.737     1.609    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][2]
    SLICE_X77Y317        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.033     1.035    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X77Y317        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[2]/C
                         clock pessimism              0.077     1.112    
                         clock uncertainty            0.269     1.381    
    SLICE_X77Y317        FDPE (Hold_fdpe_C_D)         0.040     1.421    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.118ns (13.993%)  route 0.725ns (86.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.771     0.773    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X78Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y315        FDCE (Prop_fdce_C_Q)         0.118     0.891 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[4]/Q
                         net (fo=14, routed)          0.725     1.616    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][4]
    SLICE_X77Y317        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.033     1.035    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X77Y317        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[4]/C
                         clock pessimism              0.077     1.112    
                         clock uncertainty            0.269     1.381    
    SLICE_X77Y317        FDCE (Hold_fdce_C_D)         0.038     1.419    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/read_tr/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/full/full_synch/d_middle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.174ns (20.511%)  route 0.674ns (79.489%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.701     0.703    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/read_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X42Y278        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/read_tr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y278        FDCE (Prop_fdce_C_Q)         0.118     0.821 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/read_tr/state_reg[3]/Q
                         net (fo=9, routed)           0.291     1.112    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/read_tr/state[3]
    SLICE_X41Y278        LUT6 (Prop_lut6_I3_O)        0.028     1.140 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/read_tr/d_middle[0]_i_3/O
                         net (fo=1, routed)           0.383     1.523    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[2]_0
    SLICE_X40Y278        LUT6 (Prop_lut6_I1_O)        0.028     1.551 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/d_middle[0]_i_1/O
                         net (fo=1, routed)           0.000     1.551    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/full/full_synch/full_dn
    SLICE_X40Y278        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/full/full_synch/d_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.945     0.947    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/full/full_synch/clk_soc_i_IBUF_BUFG
    SLICE_X40Y278        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/full/full_synch/d_middle_reg[0]/C
                         clock pessimism              0.077     1.024    
                         clock uncertainty            0.269     1.293    
    SLICE_X40Y278        FDCE (Hold_fdce_C_D)         0.060     1.353    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/full/full_synch/d_middle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.118ns (14.075%)  route 0.720ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.771     0.773    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X78Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y315        FDCE (Prop_fdce_C_Q)         0.118     0.891 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[5]/Q
                         net (fo=12, routed)          0.720     1.611    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][5]
    SLICE_X78Y317        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.033     1.035    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X78Y317        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[5]/C
                         clock pessimism              0.077     1.112    
                         clock uncertainty            0.269     1.381    
    SLICE_X78Y317        FDCE (Hold_fdce_C_D)         0.032     1.413    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.100ns (11.291%)  route 0.786ns (88.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.767ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.765     0.767    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X91Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y314        FDCE (Prop_fdce_C_Q)         0.100     0.867 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/state_reg[5]/Q
                         net (fo=20, routed)          0.786     1.653    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/state_reg[7][5]
    SLICE_X98Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.043     1.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X98Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[5]/C
                         clock pessimism              0.077     1.122    
                         clock uncertainty            0.269     1.391    
    SLICE_X98Y315        FDCE (Hold_fdce_C_D)         0.059     1.450    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/empty_synch/d_middle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/read_tr/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/full/full_synch/d_middle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.174ns (20.376%)  route 0.680ns (79.623%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.706     0.708    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/read_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X38Y282        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/read_tr/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y282        FDCE (Prop_fdce_C_Q)         0.118     0.826 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/read_tr/state_reg[7]/Q
                         net (fo=10, routed)          0.407     1.233    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/state_reg[7]_0[4]
    SLICE_X39Y282        LUT6 (Prop_lut6_I4_O)        0.028     1.261 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/d_middle[0]_i_7__0/O
                         net (fo=1, routed)           0.273     1.534    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/d_middle[0]_i_7__0_n_0
    SLICE_X39Y282        LUT6 (Prop_lut6_I5_O)        0.028     1.562 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/d_middle[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.562    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/full/full_synch/full_dn
    SLICE_X39Y282        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/full/full_synch/d_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.950     0.952    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/full/full_synch/clk_soc_i_IBUF_BUFG
    SLICE_X39Y282        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/full/full_synch/d_middle_reg[0]/C
                         clock pessimism              0.077     1.029    
                         clock uncertainty            0.269     1.298    
    SLICE_X39Y282        FDCE (Hold_fdce_C_D)         0.060     1.358    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/full/full_synch/d_middle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.118ns (13.781%)  route 0.738ns (86.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.771     0.773    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/clk_wmem_i_IBUF_BUFG
    SLICE_X78Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y315        FDCE (Prop_fdce_C_Q)         0.118     0.891 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[7]/Q
                         net (fo=13, routed)          0.738     1.629    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/state_reg[7][7]
    SLICE_X79Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.035     1.037    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/clk_soc_i_IBUF_BUFG
    SLICE_X79Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[7]/C
                         clock pessimism              0.077     1.114    
                         clock uncertainty            0.269     1.383    
    SLICE_X79Y315        FDCE (Hold_fdce_C_D)         0.038     1.421    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/empty_synch/d_middle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out2_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTD
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.161ns  (logic 0.266ns (2.618%)  route 9.895ns (97.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.834    11.922    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.600    
                         clock uncertainty           -0.269    13.330    
    DSP48_X6Y44          DSP48E1 (Setup_dsp48e1_CLK_RSTD)
                                                     -0.419    12.911    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 0.266ns (2.650%)  route 9.774ns (97.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 13.733 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.712    11.801    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y49          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.231    13.733    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y49          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.590    
                         clock uncertainty           -0.269    13.320    
    DSP48_X6Y49          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.388    12.932    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 0.266ns (2.648%)  route 9.781ns (97.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.720    11.808    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.600    
                         clock uncertainty           -0.269    13.330    
    DSP48_X6Y44          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.363    12.967    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.952ns  (logic 0.266ns (2.673%)  route 9.686ns (97.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.625    11.713    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.600    
                         clock uncertainty           -0.269    13.330    
    DSP48_X6Y44          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.388    12.942    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 0.266ns (2.676%)  route 9.674ns (97.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.613    11.701    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y45          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y45          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.600    
                         clock uncertainty           -0.269    13.330    
    DSP48_X6Y45          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.388    12.942    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.952ns  (logic 0.266ns (2.673%)  route 9.686ns (97.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.625    11.713    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y45          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y45          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.600    
                         clock uncertainty           -0.269    13.330    
    DSP48_X6Y45          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.363    12.967    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTD
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.885ns  (logic 0.266ns (2.691%)  route 9.619ns (97.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 13.733 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.558    11.646    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y49          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.231    13.733    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y49          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.590    
                         clock uncertainty           -0.269    13.320    
    DSP48_X6Y49          DSP48E1 (Setup_dsp48e1_CLK_RSTD)
                                                     -0.419    12.901    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/RSTD
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 0.266ns (2.697%)  route 9.597ns (97.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 13.733 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.536    11.624    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_0_in
    DSP48_X6Y50          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/RSTD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.231    13.733    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y50          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.590    
                         clock uncertainty           -0.269    13.320    
    DSP48_X6Y50          DSP48E1 (Setup_dsp48e1_CLK_RSTD)
                                                     -0.419    12.901    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[2].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 0.266ns (2.673%)  route 9.685ns (97.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 13.733 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.624    11.712    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y49          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.231    13.733    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y49          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.590    
                         clock uncertainty           -0.269    13.320    
    DSP48_X6Y49          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.256    13.064    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[2].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 0.266ns (2.671%)  route 9.692ns (97.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 13.743 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.631    11.719    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_0_in
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.241    13.743    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y44          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.600    
                         clock uncertainty           -0.269    13.330    
    DSP48_X6Y44          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.256    13.074    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[7].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  1.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.947%)  route 0.627ns (83.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.693     0.695    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X81Y295        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y295        FDRE (Prop_fdre_C_Q)         0.100     0.795 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[0]/Q
                         net (fo=6, routed)           0.627     1.422    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg_n_0_[0]
    SLICE_X81Y293        LUT4 (Prop_lut4_I1_O)        0.028     1.450 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast[1]_i_1/O
                         net (fo=1, routed)           0.000     1.450    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast[1]_i_1_n_0
    SLICE_X81Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.939     0.941    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X81Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[1]/C
                         clock pessimism              0.077     1.018    
                         clock uncertainty            0.269     1.287    
    SLICE_X81Y293        FDRE (Hold_fdre_C_D)         0.060     1.347    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.925%)  route 0.628ns (83.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.693     0.695    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X81Y295        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y295        FDRE (Prop_fdre_C_Q)         0.100     0.795 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg[0]/Q
                         net (fo=6, routed)           0.628     1.423    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow_reg_n_0_[0]
    SLICE_X81Y293        LUT6 (Prop_lut6_I5_O)        0.028     1.451 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast[0]_i_1/O
                         net (fo=1, routed)           0.000     1.451    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast[0]_i_1_n_0
    SLICE_X81Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.939     0.941    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X81Y293        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[0]/C
                         clock pessimism              0.077     1.018    
                         clock uncertainty            0.269     1.287    
    SLICE_X81Y293        FDRE (Hold_fdre_C_D)         0.060     1.347    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_fast_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.118ns (16.988%)  route 0.577ns (83.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.684     0.686    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X82Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y270        FDRE (Prop_fdre_C_Q)         0.118     0.804 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[11]/Q
                         net (fo=70, routed)          0.577     1.381    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][11]
    SLICE_X68Y233        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.838     0.840    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X68Y233        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][11]/C
                         clock pessimism              0.077     0.917    
                         clock uncertainty            0.269     1.186    
    SLICE_X68Y233        FDCE (Hold_fdce_C_D)         0.032     1.218    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][11]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.100ns (14.103%)  route 0.609ns (85.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.681     0.683    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X87Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_fdre_C_Q)         0.100     0.783 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/Q
                         net (fo=70, routed)          0.609     1.392    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][13]
    SLICE_X68Y233        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.838     0.840    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X68Y233        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][13]/C
                         clock pessimism              0.077     0.917    
                         clock uncertainty            0.269     1.186    
    SLICE_X68Y233        FDCE (Hold_fdce_C_D)         0.038     1.224    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][13]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.100ns (14.114%)  route 0.609ns (85.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.681     0.683    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X87Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_fdre_C_Q)         0.100     0.783 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/Q
                         net (fo=70, routed)          0.609     1.392    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][13]
    SLICE_X66Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.838     0.840    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X66Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][13]/C
                         clock pessimism              0.077     0.917    
                         clock uncertainty            0.269     1.186    
    SLICE_X66Y231        FDCE (Hold_fdce_C_D)         0.037     1.223    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][13]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.100ns (14.051%)  route 0.612ns (85.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.681     0.683    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X87Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_fdre_C_Q)         0.100     0.783 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/Q
                         net (fo=70, routed)          0.612     1.395    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][13]
    SLICE_X67Y233        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.840     0.842    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X67Y233        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][13]/C
                         clock pessimism              0.077     0.919    
                         clock uncertainty            0.269     1.188    
    SLICE_X67Y233        FDCE (Hold_fdce_C_D)         0.038     1.226    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][13]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.100ns (12.464%)  route 0.702ns (87.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.692     0.694    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X81Y292        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y292        FDRE (Prop_fdre_C_Q)         0.100     0.794 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[0]/Q
                         net (fo=2, routed)           0.702     1.496    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_ID_reg_reg[2][0]
    SLICE_X80Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.938     0.940    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/C
                         clock pessimism              0.077     1.017    
                         clock uncertainty            0.269     1.286    
    SLICE_X80Y292        FDCE (Hold_fdce_C_D)         0.040     1.326    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.100ns (12.139%)  route 0.724ns (87.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.692     0.694    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X80Y290        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y290        FDRE (Prop_fdre_C_Q)         0.100     0.794 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_ID_reg_reg[2]/Q
                         net (fo=3, routed)           0.724     1.518    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_ID_reg_reg[2][1]
    SLICE_X80Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.938     0.940    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/C
                         clock pessimism              0.077     1.017    
                         clock uncertainty            0.269     1.286    
    SLICE_X80Y292        FDCE (Hold_fdce_C_D)         0.038     1.324    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.118ns (15.942%)  route 0.622ns (84.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.684     0.686    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X82Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y270        FDRE (Prop_fdre_C_Q)         0.118     0.804 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[11]/Q
                         net (fo=70, routed)          0.622     1.426    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][11]
    SLICE_X67Y233        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.840     0.842    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X67Y233        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][11]/C
                         clock pessimism              0.077     0.919    
                         clock uncertainty            0.269     1.188    
    SLICE_X67Y233        FDCE (Hold_fdce_C_D)         0.040     1.228    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[10][11]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_mem_mandatory_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.100ns (13.377%)  route 0.648ns (86.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.681     0.683    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/clk_soc_i_IBUF_BUFG
    SLICE_X87Y270        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y270        FDRE (Prop_fdre_C_Q)         0.100     0.783 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_data_reg_reg[13]/Q
                         net (fo=70, routed)          0.648     1.431    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cfg_data_reg_reg[31][13]
    SLICE_X65Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_mem_mandatory_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.838     0.840    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X65Y231        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_mem_mandatory_reg[2][13]/C
                         clock pessimism              0.077     0.917    
                         clock uncertainty            0.269     1.186    
    SLICE_X65Y231        FDCE (Hold_fdce_C_D)         0.040     1.226    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_mem_mandatory_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out2_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.886ns (22.121%)  route 6.640ns (77.879%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 13.731 - 12.500 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.339     1.341    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y79         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     3.141 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           0.840     3.981    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i_n_8
    SLICE_X28Y194        LUT2 (Prop_lut2_I0_O)        0.043     4.024 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_41__37/O
                         net (fo=1, routed)           0.425     4.449    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[9]_122[7]
    SLICE_X32Y191        LUT3 (Prop_lut3_I2_O)        0.043     4.492 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_9__62/O
                         net (fo=4, routed)           5.374     9.867    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__7[7]
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.229    13.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.588    
                         clock uncertainty           -0.255    13.333    
    DSP48_X6Y60          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317    13.016    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.988ns (23.317%)  route 6.538ns (76.683%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 13.740 - 12.500 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.339     1.341    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y78         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y78         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.141 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.612     3.752    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[21].bank_1024_gen.tcdm_bank_i_n_7
    SLICE_X25Y195        LUT2 (Prop_lut2_I0_O)        0.053     3.805 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_24__73/O
                         net (fo=1, routed)           0.696     4.501    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[21]_110[8]
    SLICE_X32Y189        LUT3 (Prop_lut3_I2_O)        0.135     4.636 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_8__63/O
                         net (fo=4, routed)           5.230     9.866    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/data_req_p2p_del_reg[0]_rep__7[8]
    DSP48_X6Y46          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.238    13.740    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y46          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.597    
                         clock uncertainty           -0.255    13.342    
    DSP48_X6Y46          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.317    13.025    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[1].hwce_sop_i/genblk1[2].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 1.886ns (22.608%)  route 6.456ns (77.392%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 13.731 - 12.500 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.339     1.341    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y79         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     3.141 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.624     3.765    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i_n_14
    SLICE_X26Y197        LUT2 (Prop_lut2_I0_O)        0.043     3.808 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_47__37/O
                         net (fo=1, routed)           0.917     4.725    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[9]_122[1]
    SLICE_X30Y181        LUT3 (Prop_lut3_I2_O)        0.043     4.768 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_15__62/O
                         net (fo=4, routed)           4.915     9.683    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__7[1]
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.229    13.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.588    
                         clock uncertainty           -0.255    13.333    
    DSP48_X6Y60          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.317    13.016    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.886ns (22.733%)  route 6.410ns (77.267%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 13.731 - 12.500 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.339     1.341    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y79         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     3.141 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.848     3.988    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i_n_0
    SLICE_X28Y193        LUT2 (Prop_lut2_I0_O)        0.043     4.031 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_33__42/O
                         net (fo=1, routed)           1.555     5.586    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[9]_122[15]
    SLICE_X37Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.629 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_1__63/O
                         net (fo=12, routed)          4.008     9.637    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__7[15]
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.229    13.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.588    
                         clock uncertainty           -0.255    13.333    
    DSP48_X6Y60          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.317    13.016    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.886ns (22.733%)  route 6.410ns (77.267%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 13.731 - 12.500 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.339     1.341    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y79         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     3.141 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.848     3.988    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i_n_0
    SLICE_X28Y193        LUT2 (Prop_lut2_I0_O)        0.043     4.031 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_33__42/O
                         net (fo=1, routed)           1.555     5.586    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[9]_122[15]
    SLICE_X37Y154        LUT3 (Prop_lut3_I2_O)        0.043     5.629 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_1__63/O
                         net (fo=12, routed)          4.008     9.637    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__7[15]
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.229    13.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.588    
                         clock uncertainty           -0.255    13.333    
    DSP48_X6Y60          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.317    13.016    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.991ns (24.019%)  route 6.298ns (75.981%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 13.731 - 12.500 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.339     1.341    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y79         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     3.141 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.772     3.913    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i_n_3
    SLICE_X30Y196        LUT2 (Prop_lut2_I0_O)        0.053     3.966 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_36__38/O
                         net (fo=1, routed)           0.468     4.434    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[9]_122[12]
    SLICE_X32Y191        LUT3 (Prop_lut3_I2_O)        0.138     4.572 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_4__62/O
                         net (fo=4, routed)           5.058     9.630    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__7[12]
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.229    13.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.588    
                         clock uncertainty           -0.255    13.333    
    DSP48_X6Y60          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.317    13.016    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 1.985ns (23.754%)  route 6.372ns (76.246%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 13.747 - 12.500 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.278     1.280    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y77         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     3.080 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.751     3.831    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i_n_3
    SLICE_X34Y183        LUT2 (Prop_lut2_I0_O)        0.051     3.882 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_36__39/O
                         net (fo=1, routed)           0.379     4.261    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[8]_123[12]
    SLICE_X35Y177        LUT3 (Prop_lut3_I2_O)        0.134     4.395 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_4__55/O
                         net (fo=4, routed)           5.242     9.636    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__6[12]
    DSP48_X6Y59          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.245    13.747    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y59          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.604    
                         clock uncertainty           -0.255    13.349    
    DSP48_X6Y59          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.317    13.032    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 1.886ns (22.591%)  route 6.463ns (77.409%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 13.747 - 12.500 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.278     1.280    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y77         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.080 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.899     3.979    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i_n_12
    SLICE_X32Y179        LUT2 (Prop_lut2_I0_O)        0.043     4.022 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_45__38/O
                         net (fo=1, routed)           0.636     4.657    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[8]_123[3]
    SLICE_X35Y171        LUT3 (Prop_lut3_I2_O)        0.043     4.700 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_13__55/O
                         net (fo=4, routed)           4.928     9.628    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__6[3]
    DSP48_X6Y59          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.245    13.747    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y59          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.604    
                         clock uncertainty           -0.255    13.349    
    DSP48_X6Y59          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.317    13.032    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[8].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 1.992ns (24.094%)  route 6.276ns (75.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 13.731 - 12.500 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.339     1.341    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y79         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     3.141 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.735     3.875    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i_n_13
    SLICE_X29Y194        LUT2 (Prop_lut2_I0_O)        0.055     3.930 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_46__37/O
                         net (fo=1, routed)           0.477     4.407    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[9]_122[2]
    SLICE_X30Y187        LUT3 (Prop_lut3_I2_O)        0.137     4.544 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_14__62/O
                         net (fo=4, routed)           5.064     9.608    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__7[2]
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.229    13.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.588    
                         clock uncertainty           -0.255    13.333    
    DSP48_X6Y60          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.317    13.016    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 1.987ns (24.033%)  route 6.281ns (75.967%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 13.731 - 12.500 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.339     1.341    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y79         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     3.141 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.844     3.985    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_1024_gen.tcdm_bank_i_n_1
    SLICE_X28Y193        LUT2 (Prop_lut2_I0_O)        0.051     4.036 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/p_reg_reg_i_34__40/O
                         net (fo=1, routed)           0.514     4.550    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wei_mem_r_data[9]_122[14]
    SLICE_X33Y187        LUT3 (Prop_lut3_I2_O)        0.136     4.686 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_reg_reg_i_2__62/O
                         net (fo=4, routed)           4.923     9.608    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/data_req_p2p_del_reg[0]_rep__7[14]
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.229    13.731    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/clk_cluster_fast_i_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg/CLK
                         clock pessimism             -0.143    13.588    
                         clock uncertainty           -0.255    13.333    
    DSP48_X6Y60          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317    13.016    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SoP_col[9].SoP[0].hwce_sop_i/genblk1[3].dsp_i/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  3.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.131ns (13.030%)  route 0.874ns (86.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.669     0.671    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X17Y206        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y206        FDCE (Prop_fdce_C_Q)         0.100     0.771 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][5]/Q
                         net (fo=1, routed)           0.279     1.050    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1]_38[5]
    SLICE_X17Y205        LUT3 (Prop_lut3_I0_O)        0.031     1.081 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_24/O
                         net (fo=6, routed)           0.595     1.676    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X1Y80         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.924     0.926    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y80         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     1.003    
                         clock uncertainty            0.255     1.258    
    RAMB18_X1Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.255     1.513    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.145ns (14.253%)  route 0.872ns (85.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.659     0.661    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X16Y221        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y221        FDCE (Prop_fdce_C_Q)         0.118     0.779 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][7]/Q
                         net (fo=1, routed)           0.273     1.052    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1]_38[7]
    SLICE_X16Y221        LUT3 (Prop_lut3_I0_O)        0.027     1.079 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_22/O
                         net (fo=6, routed)           0.599     1.678    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X1Y80         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.924     0.926    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y80         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     1.003    
                         clock uncertainty            0.255     1.258    
    RAMB18_X1Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.256     1.514    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.155ns (14.676%)  route 0.901ns (85.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.657     0.659    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X15Y225        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y225        FDCE (Prop_fdce_C_Q)         0.091     0.750 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][31]/Q
                         net (fo=1, routed)           0.409     1.159    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0]_37[31]
    SLICE_X14Y225        LUT3 (Prop_lut3_I1_O)        0.064     1.223 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_3/O
                         net (fo=6, routed)           0.492     1.715    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.911     0.913    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.990    
                         clock uncertainty            0.255     1.245    
    RAMB18_X0Y89         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.541    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[42].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.146ns (13.643%)  route 0.924ns (86.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.621     0.623    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X54Y232        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y232        FDCE (Prop_fdce_C_Q)         0.118     0.741 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][5]/Q
                         net (fo=1, routed)           0.184     0.925    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[0][5]
    SLICE_X55Y232        LUT3 (Prop_lut3_I1_O)        0.028     0.953 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[26].bank_1024_gen.tcdm_bank_i_i_13/O
                         net (fo=6, routed)           0.741     1.693    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[42].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y83         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[42].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.887     0.889    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[42].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y83         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[42].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.966    
                         clock uncertainty            0.255     1.221    
    RAMB18_X2Y83         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.517    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[42].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.146ns (13.811%)  route 0.911ns (86.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.657     0.659    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X16Y223        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y223        FDCE (Prop_fdce_C_Q)         0.118     0.777 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][13]/Q
                         net (fo=1, routed)           0.351     1.128    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[0][13]
    SLICE_X16Y223        LUT3 (Prop_lut3_I1_O)        0.028     1.156 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[2].bank_1024_gen.tcdm_bank_i_i_5/O
                         net (fo=6, routed)           0.560     1.716    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.909     0.911    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.988    
                         clock uncertainty            0.255     1.243    
    RAMB18_X1Y89         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.539    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.146ns (19.272%)  route 0.612ns (80.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.668     0.670    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X18Y208        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y208        FDCE (Prop_fdce_C_Q)         0.118     0.788 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][34]/Q
                         net (fo=6, routed)           0.093     0.881    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[0][34]
    SLICE_X19Y208        LUT4 (Prop_lut4_I1_O)        0.028     0.909 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[15].bank_1024_gen.tcdm_bank_i_i_2/O
                         net (fo=2, routed)           0.518     1.428    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y78         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.827     0.829    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y78         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.906    
                         clock uncertainty            0.255     1.161    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.089     1.250    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.130ns (12.656%)  route 0.897ns (87.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.668     0.670    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X17Y209        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y209        FDCE (Prop_fdce_C_Q)         0.100     0.770 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][25]/Q
                         net (fo=1, routed)           0.265     1.035    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[0][25]
    SLICE_X17Y209        LUT3 (Prop_lut3_I1_O)        0.030     1.065 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[3].bank_1024_gen.tcdm_bank_i_i_9/O
                         net (fo=6, routed)           0.632     1.697    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y82         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.925     0.927    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y82         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     1.004    
                         clock uncertainty            0.255     1.259    
    RAMB18_X0Y82         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.255     1.514    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.130ns (12.645%)  route 0.898ns (87.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.657     0.659    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X17Y223        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y223        FDCE (Prop_fdce_C_Q)         0.100     0.759 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[0][10]/Q
                         net (fo=1, routed)           0.320     1.079    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[0][10]
    SLICE_X16Y222        LUT3 (Prop_lut3_I1_O)        0.030     1.109 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[2].bank_1024_gen.tcdm_bank_i_i_8/O
                         net (fo=6, routed)           0.578     1.687    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.909     0.911    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.988    
                         clock uncertainty            0.255     1.243    
    RAMB18_X1Y89         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.253     1.496    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.144ns (13.942%)  route 0.889ns (86.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.656     0.658    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X16Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y224        FDCE (Prop_fdce_C_Q)         0.118     0.776 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][4]/Q
                         net (fo=1, routed)           0.343     1.119    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[1][4]
    SLICE_X16Y224        LUT3 (Prop_lut3_I0_O)        0.026     1.145 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[2].bank_1024_gen.tcdm_bank_i_i_14/O
                         net (fo=6, routed)           0.546     1.691    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.909     0.911    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.988    
                         clock uncertainty            0.255     1.243    
    RAMB18_X1Y89         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.256     1.499    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.145ns (14.011%)  route 0.890ns (85.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.656     0.658    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X16Y224        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y224        FDCE (Prop_fdce_C_Q)         0.118     0.776 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][12]/Q
                         net (fo=1, routed)           0.291     1.067    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg_n_0_[1][12]
    SLICE_X16Y223        LUT3 (Prop_lut3_I0_O)        0.027     1.094 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/banks_gen[2].bank_1024_gen.tcdm_bank_i_i_6/O
                         net (fo=6, routed)           0.598     1.693    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.909     0.911    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.077     0.988    
                         clock uncertainty            0.255     1.243    
    RAMB18_X1Y89         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.256     1.499    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.266ns (5.015%)  route 5.038ns (94.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 13.848 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       2.977     7.065    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/SR[0]
    SLICE_X62Y272        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.346    13.848    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X62Y272        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[2]/C
                         clock pessimism             -0.143    13.705    
                         clock uncertainty           -0.269    13.436    
    SLICE_X62Y272        FDRE (Setup_fdre_C_R)       -0.281    13.155    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[2]
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.266ns (5.057%)  route 4.994ns (94.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 13.850 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         4.500     6.484    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i_IBUF
    SLICE_X72Y285        LUT4 (Prop_lut4_I3_O)        0.043     6.527 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.495     7.021    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0_n_0
    SLICE_X72Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.348    13.850    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[0]/C
                         clock pessimism             -0.143    13.707    
                         clock uncertainty           -0.269    13.438    
    SLICE_X72Y285        FDRE (Setup_fdre_C_R)       -0.304    13.134    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.266ns (5.057%)  route 4.994ns (94.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 13.850 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         4.500     6.484    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i_IBUF
    SLICE_X72Y285        LUT4 (Prop_lut4_I3_O)        0.043     6.527 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.495     7.021    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0_n_0
    SLICE_X72Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.348    13.850    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[1]/C
                         clock pessimism             -0.143    13.707    
                         clock uncertainty           -0.269    13.438    
    SLICE_X72Y285        FDRE (Setup_fdre_C_R)       -0.304    13.134    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.266ns (5.057%)  route 4.994ns (94.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 13.850 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         4.500     6.484    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i_IBUF
    SLICE_X72Y285        LUT4 (Prop_lut4_I3_O)        0.043     6.527 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.495     7.021    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0_n_0
    SLICE_X72Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.348    13.850    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[2]/C
                         clock pessimism             -0.143    13.707    
                         clock uncertainty           -0.269    13.438    
    SLICE_X72Y285        FDRE (Setup_fdre_C_R)       -0.304    13.134    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.266ns (5.057%)  route 4.994ns (94.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 13.850 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         4.500     6.484    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/rstn_sync_i_IBUF
    SLICE_X72Y285        LUT4 (Prop_lut4_I3_O)        0.043     6.527 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.495     7.021    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0_n_0
    SLICE_X72Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.348    13.850    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/clk_wmem_i_IBUF_BUFG
    SLICE_X72Y285        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[3]/C
                         clock pessimism             -0.143    13.707    
                         clock uncertainty           -0.269    13.438    
    SLICE_X72Y285        FDRE (Setup_fdre_C_R)       -0.304    13.134    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.134    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 0.266ns (5.058%)  route 4.993ns (94.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 13.849 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       2.932     7.020    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/SR[0]
    SLICE_X58Y272        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.347    13.849    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/clk_wmem_i_IBUF_BUFG
    SLICE_X58Y272        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[1]/C
                         clock pessimism             -0.143    13.706    
                         clock uncertainty           -0.269    13.437    
    SLICE_X58Y272        FDRE (Setup_fdre_C_R)       -0.281    13.156    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/FSM_sequential_CS_snd_reg[1]
  -------------------------------------------------------------------
                         required time                         13.156    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.266ns (5.212%)  route 4.838ns (94.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 13.895 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         3.727     5.711    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y254        LUT1 (Prop_lut1_I0_O)        0.043     5.754 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         1.110     6.865    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/SR[0]
    SLICE_X27Y266        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.393    13.895    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X27Y266        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]/C
                         clock pessimism             -0.143    13.752    
                         clock uncertainty           -0.269    13.483    
    SLICE_X27Y266        FDRE (Setup_fdre_C_R)       -0.304    13.179    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.266ns (5.212%)  route 4.838ns (94.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 13.895 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         3.727     5.711    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y254        LUT1 (Prop_lut1_I0_O)        0.043     5.754 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         1.110     6.865    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/SR[0]
    SLICE_X27Y266        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.393    13.895    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X27Y266        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/C
                         clock pessimism             -0.143    13.752    
                         clock uncertainty           -0.269    13.483    
    SLICE_X27Y266        FDRE (Setup_fdre_C_R)       -0.304    13.179    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.266ns (5.212%)  route 4.838ns (94.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 13.895 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         3.727     5.711    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y254        LUT1 (Prop_lut1_I0_O)        0.043     5.754 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         1.110     6.865    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/SR[0]
    SLICE_X27Y266        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.393    13.895    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X27Y266        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]/C
                         clock pessimism             -0.143    13.752    
                         clock uncertainty           -0.269    13.483    
    SLICE_X27Y266        FDRE (Setup_fdre_C_R)       -0.304    13.179    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.266ns (5.212%)  route 4.838ns (94.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 13.895 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 f  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         3.727     5.711    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y254        LUT1 (Prop_lut1_I0_O)        0.043     5.754 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         1.110     6.865    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/SR[0]
    SLICE_X27Y266        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.393    13.895    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X27Y266        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/C
                         clock pessimism             -0.143    13.752    
                         clock uncertainty           -0.269    13.483    
    SLICE_X27Y266        FDRE (Setup_fdre_C_R)       -0.304    13.179    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  6.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/d_middle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.100ns (12.807%)  route 0.681ns (87.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.705     0.707    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X35Y281        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y281        FDCE (Prop_fdce_C_Q)         0.100     0.807 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/state_reg[1]/Q
                         net (fo=11, routed)          0.681     1.488    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/state_reg[7][1]
    SLICE_X34Y281        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/d_middle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.949     0.951    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X34Y281        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/d_middle_reg[1]/C
                         clock pessimism              0.077     1.028    
                         clock uncertainty            0.269     1.297    
    SLICE_X34Y281        FDCE (Hold_fdce_C_D)         0.037     1.334    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_archan/empty_synch/d_middle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.118ns (14.774%)  route 0.681ns (85.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.698     0.700    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X70Y291        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDPE (Prop_fdpe_C_Q)         0.118     0.818 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/state_reg[2]/Q
                         net (fo=17, routed)          0.681     1.499    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/state_reg[7][2]
    SLICE_X70Y290        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.944     0.946    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X70Y290        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[2]/C
                         clock pessimism              0.077     1.023    
                         clock uncertainty            0.269     1.292    
    SLICE_X70Y290        FDPE (Hold_fdpe_C_D)         0.037     1.329    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_wchan/empty_synch/d_middle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/d_middle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.156ns (18.596%)  route 0.683ns (81.404%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.772     0.774    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/clk_soc_i_IBUF_BUFG
    SLICE_X75Y316        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y316        FDCE (Prop_fdce_C_Q)         0.100     0.874 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state_reg[3]/Q
                         net (fo=15, routed)          0.349     1.223    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/state_reg[7]_1[2]
    SLICE_X77Y316        LUT6 (Prop_lut6_I2_O)        0.028     1.251 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/d_middle[0]_i_5__1/O
                         net (fo=1, routed)           0.334     1.585    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/d_middle[0]_i_5__1_n_0
    SLICE_X76Y315        LUT6 (Prop_lut6_I3_O)        0.028     1.613 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/d_middle[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.613    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/full_dn
    SLICE_X76Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/d_middle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.035     1.037    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X76Y315        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/d_middle_reg[0]/C
                         clock pessimism              0.077     1.114    
                         clock uncertainty            0.269     1.383    
    SLICE_X76Y315        FDCE (Hold_fdce_C_D)         0.060     1.443    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/full/full_synch/d_middle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.100ns (12.496%)  route 0.700ns (87.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.702     0.704    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X41Y279        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y279        FDPE (Prop_fdpe_C_Q)         0.100     0.804 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[3]/Q
                         net (fo=13, routed)          0.700     1.504    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/state_reg[7][3]
    SLICE_X41Y277        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.944     0.946    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X41Y277        FDPE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[3]/C
                         clock pessimism              0.077     1.023    
                         clock uncertainty            0.269     1.292    
    SLICE_X41Y277        FDPE (Hold_fdpe_C_D)         0.040     1.332    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.100ns (12.497%)  route 0.700ns (87.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.705ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.703     0.705    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/clk_soc_i_IBUF_BUFG
    SLICE_X40Y280        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y280        FDCE (Prop_fdce_C_Q)         0.100     0.805 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/state_reg[5]/Q
                         net (fo=16, routed)          0.700     1.505    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/state_reg[7][5]
    SLICE_X42Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.944     0.946    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X42Y277        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[5]/C
                         clock pessimism              0.077     1.023    
                         clock uncertainty            0.269     1.292    
    SLICE_X42Y277        FDCE (Hold_fdce_C_D)         0.037     1.329    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_awchan/empty_synch/d_middle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[2][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[0][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.178ns (23.146%)  route 0.591ns (76.854%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.697     0.699    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/clk_soc_i_IBUF_BUFG
    SLICE_X68Y288        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDCE (Prop_fdce_C_Q)         0.100     0.799 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[2][26]/Q
                         net (fo=1, routed)           0.264     1.063    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg_n_0_[2][26]
    SLICE_X71Y288        LUT6 (Prop_lut6_I0_O)        0.028     1.091 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][26]_i_2/O
                         net (fo=1, routed)           0.000     1.091    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][26]_i_2_n_0
    SLICE_X71Y288        MUXF7 (Prop_muxf7_I0_O)      0.050     1.141 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer_reg[0][26]_i_1/O
                         net (fo=2, routed)           0.327     1.468    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/state_reg[4][25]
    SLICE_X73Y287        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.939     0.941    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X73Y287        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[0][26]/C
                         clock pessimism              0.077     1.018    
                         clock uncertainty            0.269     1.287    
    SLICE_X73Y287        FDCE (Hold_fdce_C_D)        -0.001     1.286    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/buffer/data_reg[0][34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/buffer_reg[0][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.181ns (23.278%)  route 0.597ns (76.722%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.707     0.709    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/buffer/clk_soc_i_IBUF_BUFG
    SLICE_X40Y284        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/buffer/data_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y284        FDCE (Prop_fdce_C_Q)         0.100     0.809 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/buffer/data_reg[0][34]/Q
                         net (fo=1, routed)           0.223     1.032    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/buffer/data_reg_n_0_[0][34]
    SLICE_X42Y284        LUT6 (Prop_lut6_I3_O)        0.028     1.060 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/buffer/buffer[0][20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.060    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/buffer/buffer[0][20]_i_2__0_n_0
    SLICE_X42Y284        MUXF7 (Prop_muxf7_I0_O)      0.053     1.113 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/buffer/buffer_reg[0][20]_i_1__0/O
                         net (fo=2, routed)           0.373     1.487    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/state_reg[1][11]
    SLICE_X47Y283        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/buffer_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.950     0.952    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X47Y283        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/buffer_reg[0][20]/C
                         clock pessimism              0.077     1.029    
                         clock uncertainty            0.269     1.298    
    SLICE_X47Y283        FDCE (Hold_fdce_C_D)         0.005     1.303    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/buffer_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.178ns (23.171%)  route 0.590ns (76.829%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.699     0.701    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/clk_soc_i_IBUF_BUFG
    SLICE_X71Y295        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y295        FDCE (Prop_fdce_C_Q)         0.100     0.801 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[3][1]/Q
                         net (fo=1, routed)           0.265     1.066    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg_n_0_[3][1]
    SLICE_X72Y295        LUT6 (Prop_lut6_I1_O)        0.028     1.094 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][1]_i_2__1/O
                         net (fo=1, routed)           0.000     1.094    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][1]_i_2__1_n_0
    SLICE_X72Y295        MUXF7 (Prop_muxf7_I0_O)      0.050     1.144 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer_reg[0][1]_i_1__1/O
                         net (fo=2, routed)           0.325     1.469    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/state_reg[4][0]
    SLICE_X73Y293        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.943     0.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X73Y293        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[0][1]/C
                         clock pessimism              0.077     1.022    
                         clock uncertainty            0.269     1.291    
    SLICE_X73Y293        FDCE (Hold_fdce_C_D)        -0.008     1.283    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.198ns (25.311%)  route 0.584ns (74.689%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.699     0.701    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/clk_soc_i_IBUF_BUFG
    SLICE_X61Y287        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y287        FDCE (Prop_fdce_C_Q)         0.091     0.792 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[1][7]/Q
                         net (fo=1, routed)           0.221     1.013    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg_n_0_[1][7]
    SLICE_X62Y287        LUT6 (Prop_lut6_I5_O)        0.064     1.077 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][7]_i_2/O
                         net (fo=1, routed)           0.000     1.077    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][7]_i_2_n_0
    SLICE_X62Y287        MUXF7 (Prop_muxf7_I0_O)      0.043     1.120 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer_reg[0][7]_i_1/O
                         net (fo=2, routed)           0.363     1.483    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/state_reg[4][6]
    SLICE_X65Y285        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.942     0.944    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X65Y285        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][7]/C
                         clock pessimism              0.077     1.021    
                         clock uncertainty            0.269     1.290    
    SLICE_X65Y285        FDCE (Hold_fdce_C_D)         0.007     1.297    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[2][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.178ns (22.350%)  route 0.618ns (77.650%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.698     0.700    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/clk_soc_i_IBUF_BUFG
    SLICE_X60Y286        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y286        FDCE (Prop_fdce_C_Q)         0.100     0.800 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg[2][18]/Q
                         net (fo=1, routed)           0.238     1.038    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/data_reg_n_0_[2][18]
    SLICE_X60Y285        LUT6 (Prop_lut6_I0_O)        0.028     1.066 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][18]_i_2__1/O
                         net (fo=1, routed)           0.000     1.066    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer[0][18]_i_2__1_n_0
    SLICE_X60Y285        MUXF7 (Prop_muxf7_I0_O)      0.050     1.116 r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/buffer/buffer_reg[0][18]_i_1__1/O
                         net (fo=2, routed)           0.380     1.496    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/state_reg[4][17]
    SLICE_X62Y285        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.943     0.945    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X62Y285        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][18]/C
                         clock pessimism              0.077     1.022    
                         clock uncertainty            0.269     1.291    
    SLICE_X62Y285        FDCE (Hold_fdce_C_D)         0.019     1.310    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.573ns (6.146%)  route 8.750ns (93.854%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 13.821 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.822    10.571    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X0Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.319    13.821    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.678    
                         clock uncertainty           -0.255    13.423    
    RAMB18_X0Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.095    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 0.573ns (6.146%)  route 8.750ns (93.854%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 13.821 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.822    10.571    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.319    13.821    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.678    
                         clock uncertainty           -0.255    13.423    
    RAMB18_X0Y89         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.095    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[2].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 0.573ns (6.225%)  route 8.631ns (93.775%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 13.826 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.703    10.452    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[2].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X0Y86         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[2].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.324    13.826    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[2].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y86         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[2].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.683    
                         clock uncertainty           -0.255    13.428    
    RAMB18_X0Y86         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.100    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[2].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.573ns (6.351%)  route 8.449ns (93.649%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 13.822 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.521    10.270    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X1Y86         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.320    13.822    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y86         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.679    
                         clock uncertainty           -0.255    13.424    
    RAMB18_X1Y86         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.096    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[18].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[5].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.573ns (6.351%)  route 8.449ns (93.649%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 13.822 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.521    10.270    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[5].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X1Y87         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[5].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.320    13.822    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[5].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y87         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[5].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.679    
                         clock uncertainty           -0.255    13.424    
    RAMB18_X1Y87         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.096    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[5].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 0.573ns (6.369%)  route 8.423ns (93.631%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 13.817 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.495    10.244    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X1Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.315    13.817    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.674    
                         clock uncertainty           -0.255    13.419    
    RAMB18_X1Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.091    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.091    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 0.573ns (6.369%)  route 8.423ns (93.631%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 13.817 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.495    10.244    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.315    13.817    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.674    
                         clock uncertainty           -0.255    13.419    
    RAMB18_X1Y89         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.091    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.091    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 0.573ns (6.419%)  route 8.354ns (93.581%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 13.759 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.426    10.175    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X2Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.257    13.759    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y89         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.616    
                         clock uncertainty           -0.255    13.361    
    RAMB18_X2Y89         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.033    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[37].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 0.573ns (6.419%)  route 8.354ns (93.581%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 13.759 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.426    10.175    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X2Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.257    13.759    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y88         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.616    
                         clock uncertainty           -0.255    13.361    
    RAMB18_X2Y88         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.033    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[45].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 0.573ns (6.399%)  route 8.381ns (93.601%))
  Logic Levels:           5  (LUT2=3 LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 13.832 - 12.500 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.246     1.248    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X54Y197        FDRE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.259     1.507 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]/Q
                         net (fo=183, routed)         0.563     2.070    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/fsm_state_reg[0]_0
    SLICE_X50Y194        LUT2 (Prop_lut2_I0_O)        0.051     2.121 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/p_reg_reg_i_37/O
                         net (fo=5, routed)           0.818     2.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fsm_state_reg[0]_1[0]
    SLICE_X65Y195        LUT4 (Prop_lut4_I1_O)        0.134     3.073 f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/fs_counter[15]_i_7/O
                         net (fo=1, routed)           0.205     3.278    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fsm_state_reg[0]
    SLICE_X62Y196        LUT4 (Prop_lut4_I3_O)        0.043     3.321 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/fs_counter[15]_i_4/O
                         net (fo=20, routed)          0.751     4.072    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/axi_x_in_TREADY[0]
    SLICE_X41Y200        LUT2 (Prop_lut2_I1_O)        0.043     4.115 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req[8][0]_i_1/O
                         net (fo=124, routed)         2.591     6.706    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/ex_all_req_reg[8][0]
    SLICE_X84Y134        LUT2 (Prop_lut2_I0_O)        0.043     6.749 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[1].bank_1024_gen.tcdm_bank_i_i_19/O
                         net (fo=44, routed)          3.453    10.202    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X0Y82         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.330    13.832    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y82         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.143    13.689    
                         clock uncertainty           -0.255    13.434    
    RAMB18_X0Y82         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.106    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  2.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[7].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.128ns (10.602%)  route 1.079ns (89.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.499     1.147    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I0_O)        0.028     1.175 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          0.581     1.755    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[7].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X2Y76         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[7].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.787     0.789    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[7].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y76         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[7].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.866    
                         clock uncertainty            0.255     1.121    
    RAMB18_X2Y76         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.304    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[7].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.128ns (10.602%)  route 1.079ns (89.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.499     1.147    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I0_O)        0.028     1.175 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          0.581     1.755    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X2Y77         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.787     0.789    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y77         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.866    
                         clock uncertainty            0.255     1.121    
    RAMB18_X2Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.304    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.128ns (9.746%)  route 1.185ns (90.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.499     1.147    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I0_O)        0.028     1.175 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          0.687     1.861    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X2Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.788     0.790    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y79         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.867    
                         clock uncertainty            0.255     1.122    
    RAMB18_X2Y79         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.305    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.128ns (9.746%)  route 1.185ns (90.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.499     1.147    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I0_O)        0.028     1.175 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          0.687     1.861    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X2Y78         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.788     0.790    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y78         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.867    
                         clock uncertainty            0.255     1.122    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.305    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.128ns (9.018%)  route 1.291ns (90.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.499     1.147    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I0_O)        0.028     1.175 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          0.793     1.967    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X2Y81         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.889     0.891    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y81         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.968    
                         clock uncertainty            0.255     1.223    
    RAMB18_X2Y81         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.406    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[16].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[34].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.128ns (9.018%)  route 1.291ns (90.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.499     1.147    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I0_O)        0.028     1.175 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_31/O
                         net (fo=48, routed)          0.793     1.967    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[34].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X2Y80         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[34].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.889     0.891    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[34].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y80         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[34].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.968    
                         clock uncertainty            0.255     1.223    
    RAMB18_X2Y80         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.406    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[34].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.128ns (9.175%)  route 1.267ns (90.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.613     1.261    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X35Y157        LUT4 (Prop_lut4_I0_O)        0.028     1.289 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_36/O
                         net (fo=48, routed)          0.654     1.943    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y74         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.819     0.821    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y74         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.898    
                         clock uncertainty            0.255     1.153    
    RAMB18_X1Y74         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.336    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.128ns (9.175%)  route 1.267ns (90.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.613     1.261    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X35Y157        LUT4 (Prop_lut4_I0_O)        0.028     1.289 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_36/O
                         net (fo=48, routed)          0.654     1.943    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X1Y75         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.819     0.821    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y75         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.898    
                         clock uncertainty            0.255     1.153    
    RAMB18_X1Y75         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.336    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.128ns (8.853%)  route 1.318ns (91.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.487     1.135    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X33Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.163 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_35/O
                         net (fo=48, routed)          0.831     1.994    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y74         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.819     0.821    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y74         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.898    
                         clock uncertainty            0.255     1.153    
    RAMB18_X1Y74         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.336    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[19].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_base_zynq_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.128ns (8.853%)  route 1.318ns (91.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.546     0.548    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X47Y164        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y164        FDCE (Prop_fdce_C_Q)         0.100     0.648 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg[0]/Q
                         net (fo=158, routed)         0.487     1.135    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/cs_reg_n_0_[0]
    SLICE_X33Y163        LUT4 (Prop_lut4_I0_O)        0.028     1.163 r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/banks_gen[0].bank_1024_gen.tcdm_bank_i_i_35/O
                         net (fo=48, routed)          0.831     1.994    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y75         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.819     0.821    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y75         RAMB18E1                                     r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.077     0.898    
                         clock uncertainty            0.255     1.153    
    RAMB18_X1Y75         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.336    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[23].bank_1024_gen.tcdm_bank_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.658    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out1_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       15.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.136ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][20]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.266ns (2.981%)  route 8.657ns (97.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 26.110 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.595    10.684    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X46Y155        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.108    26.110    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X46Y155        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][20]/C
                         clock pessimism              0.013    26.123    
                         clock uncertainty           -0.149    25.974    
    SLICE_X46Y155        FDCE (Recov_fdce_C_CLR)     -0.154    25.820    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][20]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 15.136    

Slack (MET) :             15.136ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.266ns (2.981%)  route 8.657ns (97.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 26.110 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.595    10.684    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X46Y155        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.108    26.110    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X46Y155        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/C
                         clock pessimism              0.013    26.123    
                         clock uncertainty           -0.149    25.974    
    SLICE_X46Y155        FDCE (Recov_fdce_C_CLR)     -0.154    25.820    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][2]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 15.136    

Slack (MET) :             15.161ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][23]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 0.266ns (3.010%)  route 8.572ns (96.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 26.109 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.511    10.599    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X47Y156        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.107    26.109    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X47Y156        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][23]/C
                         clock pessimism              0.013    26.122    
                         clock uncertainty           -0.149    25.973    
    SLICE_X47Y156        FDCE (Recov_fdce_C_CLR)     -0.212    25.761    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][23]
  -------------------------------------------------------------------
                         required time                         25.761    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                 15.161    

Slack (MET) :             15.219ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][28]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 0.266ns (3.010%)  route 8.572ns (96.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 26.109 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.511    10.599    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X46Y156        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.107    26.109    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X46Y156        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][28]/C
                         clock pessimism              0.013    26.122    
                         clock uncertainty           -0.149    25.973    
    SLICE_X46Y156        FDCE (Recov_fdce_C_CLR)     -0.154    25.819    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][28]
  -------------------------------------------------------------------
                         required time                         25.819    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                 15.219    

Slack (MET) :             15.252ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 0.266ns (3.041%)  route 8.482ns (96.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 26.109 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.421    10.509    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X44Y157        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.107    26.109    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X44Y157        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][11]/C
                         clock pessimism              0.013    26.122    
                         clock uncertainty           -0.149    25.973    
    SLICE_X44Y157        FDCE (Recov_fdce_C_CLR)     -0.212    25.761    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][11]
  -------------------------------------------------------------------
                         required time                         25.761    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 15.252    

Slack (MET) :             15.252ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][30]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 0.266ns (3.041%)  route 8.482ns (96.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 26.109 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.421    10.509    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X44Y157        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.107    26.109    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X44Y157        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][30]/C
                         clock pessimism              0.013    26.122    
                         clock uncertainty           -0.149    25.973    
    SLICE_X44Y157        FDCE (Recov_fdce_C_CLR)     -0.212    25.761    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][30]
  -------------------------------------------------------------------
                         required time                         25.761    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 15.252    

Slack (MET) :             15.254ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 0.266ns (3.021%)  route 8.539ns (96.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 26.110 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.478    10.566    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X42Y152        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.108    26.110    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X42Y152        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][0]/C
                         clock pessimism              0.013    26.123    
                         clock uncertainty           -0.149    25.974    
    SLICE_X42Y152        FDCE (Recov_fdce_C_CLR)     -0.154    25.820    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][0]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                 15.254    

Slack (MET) :             15.254ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][11]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 0.266ns (3.021%)  route 8.539ns (96.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 26.110 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.478    10.566    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X42Y152        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.108    26.110    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X42Y152        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][11]/C
                         clock pessimism              0.013    26.123    
                         clock uncertainty           -0.149    25.974    
    SLICE_X42Y152        FDCE (Recov_fdce_C_CLR)     -0.154    25.820    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][11]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                 15.254    

Slack (MET) :             15.254ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][19]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 0.266ns (3.021%)  route 8.539ns (96.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 26.110 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.478    10.566    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/p_0_in
    SLICE_X42Y152        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.108    26.110    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X42Y152        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][19]/C
                         clock pessimism              0.013    26.123    
                         clock uncertainty           -0.149    25.974    
    SLICE_X42Y152        FDCE (Recov_fdce_C_CLR)     -0.154    25.820    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS_reg[1][19]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                 15.254    

Slack (MET) :             15.254ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@25.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 0.266ns (3.041%)  route 8.480ns (96.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 26.109 - 25.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.419    10.507    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/p_0_in
    SLICE_X45Y157        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    26.627    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    22.890 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    24.919    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.107    26.109    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_soc_i_IBUF_BUFG
    SLICE_X45Y157        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][30]/C
                         clock pessimism              0.013    26.122    
                         clock uncertainty           -0.149    25.973    
    SLICE_X45Y157        FDCE (Recov_fdce_C_CLR)     -0.212    25.761    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][30]
  -------------------------------------------------------------------
                         required time                         25.761    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                 15.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.118ns (49.569%)  route 0.120ns (50.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.120     0.941    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y272        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.945     0.947    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y272        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X34Y272        FDCE (Remov_fdce_C_CLR)     -0.050     0.684    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.118ns (49.569%)  route 0.120ns (50.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.120     0.941    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y272        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.945     0.947    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y272        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X34Y272        FDCE (Remov_fdce_C_CLR)     -0.050     0.684    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.118ns (49.569%)  route 0.120ns (50.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.120     0.941    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y272        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.945     0.947    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y272        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X34Y272        FDCE (Remov_fdce_C_CLR)     -0.050     0.684    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.118ns (49.569%)  route 0.120ns (50.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.120     0.941    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y272        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.945     0.947    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y272        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X34Y272        FDCE (Remov_fdce_C_CLR)     -0.050     0.684    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.118ns (49.569%)  route 0.120ns (50.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.120     0.941    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y272        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.945     0.947    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.213     0.734    
    SLICE_X34Y272        FDPE (Remov_fdpe_C_PRE)     -0.052     0.682    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.396%)  route 0.107ns (47.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.107     0.928    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X32Y271        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.946     0.948    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y271        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.232     0.716    
    SLICE_X32Y271        FDCE (Remov_fdce_C_CLR)     -0.050     0.666    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.396%)  route 0.107ns (47.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.107     0.928    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X32Y271        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.946     0.948    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y271        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.232     0.716    
    SLICE_X32Y271        FDCE (Remov_fdce_C_CLR)     -0.050     0.666    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.396%)  route 0.107ns (47.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.107     0.928    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X32Y271        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.946     0.948    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y271        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.232     0.716    
    SLICE_X32Y271        FDPE (Remov_fdpe_C_PRE)     -0.052     0.664    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.396%)  route 0.107ns (47.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.107     0.928    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X32Y271        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.946     0.948    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y271        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.232     0.716    
    SLICE_X32Y271        FDPE (Remov_fdpe_C_PRE)     -0.052     0.664    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.396%)  route 0.107ns (47.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.701     0.703    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y272        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDPE (Prop_fdpe_C_Q)         0.118     0.821 f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.107     0.928    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X32Y271        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.946     0.948    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X32Y271        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.232     0.716    
    SLICE_X32Y271        FDPE (Remov_fdpe_C_PRE)     -0.052     0.664    base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out2_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 0.266ns (2.693%)  route 9.610ns (97.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 13.621 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.549    11.637    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X32Y115        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.119    13.621    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X32Y115        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][2]/C
                         clock pessimism             -0.143    13.478    
                         clock uncertainty           -0.269    13.209    
    SLICE_X32Y115        FDCE (Recov_fdce_C_CLR)     -0.154    13.055    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][2]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.266ns (2.716%)  route 9.526ns (97.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 13.620 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.465    11.553    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X33Y116        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.118    13.620    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X33Y116        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][1]/C
                         clock pessimism             -0.143    13.477    
                         clock uncertainty           -0.269    13.208    
    SLICE_X33Y116        FDCE (Recov_fdce_C_CLR)     -0.212    12.996    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][1]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.266ns (2.716%)  route 9.526ns (97.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 13.620 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.465    11.553    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X33Y116        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.118    13.620    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X33Y116        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][1]/C
                         clock pessimism             -0.143    13.477    
                         clock uncertainty           -0.269    13.208    
    SLICE_X33Y116        FDCE (Recov_fdce_C_CLR)     -0.212    12.996    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.266ns (2.716%)  route 9.526ns (97.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 13.620 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.465    11.553    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X33Y116        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.118    13.620    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X33Y116        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][2]/C
                         clock pessimism             -0.143    13.477    
                         clock uncertainty           -0.269    13.208    
    SLICE_X33Y116        FDCE (Recov_fdce_C_CLR)     -0.212    12.996    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][2][2]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][0]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.266ns (2.716%)  route 9.526ns (97.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 13.620 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.465    11.553    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X32Y116        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.118    13.620    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X32Y116        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][0]/C
                         clock pessimism             -0.143    13.477    
                         clock uncertainty           -0.269    13.208    
    SLICE_X32Y116        FDCE (Recov_fdce_C_CLR)     -0.154    13.054    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.266ns (2.716%)  route 9.526ns (97.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 13.620 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.465    11.553    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X32Y116        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.118    13.620    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X32Y116        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][2]/C
                         clock pessimism             -0.143    13.477    
                         clock uncertainty           -0.269    13.208    
    SLICE_X32Y116        FDCE (Recov_fdce_C_CLR)     -0.154    13.054    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][0]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.266ns (2.716%)  route 9.526ns (97.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 13.620 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.465    11.553    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X32Y116        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.118    13.620    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X32Y116        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][0]/C
                         clock pessimism             -0.143    13.477    
                         clock uncertainty           -0.269    13.208    
    SLICE_X32Y116        FDCE (Recov_fdce_C_CLR)     -0.154    13.054    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][0]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.266ns (2.716%)  route 9.526ns (97.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 13.620 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.465    11.553    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X32Y116        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.118    13.620    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X32Y116        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][1]/C
                         clock pessimism             -0.143    13.477    
                         clock uncertainty           -0.269    13.208    
    SLICE_X32Y116        FDCE (Recov_fdce_C_CLR)     -0.154    13.054    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[1].index_del_reg[1][3][1]
  -------------------------------------------------------------------
                         required time                         13.054    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[0].index_del_reg[0][2][1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.266ns (2.766%)  route 9.352ns (97.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 13.613 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.291    11.379    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X48Y121        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[0].index_del_reg[0][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.111    13.613    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X48Y121        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[0].index_del_reg[0][2][1]/C
                         clock pessimism             -0.143    13.470    
                         clock uncertainty           -0.269    13.201    
    SLICE_X48Y121        FDCE (Recov_fdce_C_CLR)     -0.154    13.047    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[0].index_del_reg[0][2][1]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[0].index_del_reg[0][2][2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.266ns (2.766%)  route 9.352ns (97.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 13.613 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       7.291    11.379    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/p_0_in
    SLICE_X48Y121        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[0].index_del_reg[0][2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        1.111    13.613    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X48Y121        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[0].index_del_reg[0][2][2]/C
                         clock pessimism             -0.143    13.470    
                         clock uncertainty           -0.269    13.201    
    SLICE_X48Y121        FDCE (Recov_fdce_C_CLR)     -0.154    13.047    base_zynq_design_i/nuraghe_soc_1/inst/tcdm_sram_island/bram_bank_gen[0].index_del_reg[0][2][2]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.128ns (5.481%)  route 2.207ns (94.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.042     3.146    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_0_in
    SLICE_X80Y292        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.938     0.940    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]/C
                         clock pessimism              0.077     1.017    
                         clock uncertainty            0.269     1.286    
    SLICE_X80Y292        FDCE (Remov_fdce_C_CLR)     -0.069     1.217    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.128ns (5.481%)  route 2.207ns (94.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.042     3.146    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_0_in
    SLICE_X80Y292        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.938     0.940    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X80Y292        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]/C
                         clock pessimism              0.077     1.017    
                         clock uncertainty            0.269     1.286    
    SLICE_X80Y292        FDCE (Remov_fdce_C_CLR)     -0.069     1.217    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_ID_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.968ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_valid_o_reg/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.128ns (5.394%)  route 2.245ns (94.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.080     3.184    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/p_0_in
    SLICE_X81Y288        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.937     0.939    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X81Y288        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_valid_o_reg/C
                         clock pessimism              0.077     1.016    
                         clock uncertainty            0.269     1.285    
    SLICE_X81Y288        FDCE (Remov_fdce_C_CLR)     -0.069     1.216    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/cfg_r_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.725ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][30]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.128ns (4.198%)  route 2.921ns (95.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.756     3.860    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X70Y232        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.837     0.839    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y232        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][30]/C
                         clock pessimism              0.077     0.916    
                         clock uncertainty            0.269     1.185    
    SLICE_X70Y232        FDCE (Remov_fdce_C_CLR)     -0.050     1.135    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[11][30]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.735ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][12]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.128ns (4.176%)  route 2.937ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.772     3.876    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X70Y239        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.843     0.845    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y239        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][12]/C
                         clock pessimism              0.077     0.922    
                         clock uncertainty            0.269     1.191    
    SLICE_X70Y239        FDCE (Remov_fdce_C_CLR)     -0.050     1.141    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][12]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][15]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.128ns (4.176%)  route 2.937ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.772     3.876    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X70Y239        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.843     0.845    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y239        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][15]/C
                         clock pessimism              0.077     0.922    
                         clock uncertainty            0.269     1.191    
    SLICE_X70Y239        FDCE (Remov_fdce_C_CLR)     -0.050     1.141    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][15]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][16]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.128ns (4.176%)  route 2.937ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.772     3.876    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X70Y239        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.843     0.845    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y239        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][16]/C
                         clock pessimism              0.077     0.922    
                         clock uncertainty            0.269     1.191    
    SLICE_X70Y239        FDCE (Remov_fdce_C_CLR)     -0.050     1.141    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][16]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][23]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.128ns (4.176%)  route 2.937ns (95.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.772     3.876    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X70Y239        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.843     0.845    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X70Y239        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][23]/C
                         clock pessimism              0.077     0.922    
                         clock uncertainty            0.269     1.191    
    SLICE_X70Y239        FDCE (Remov_fdce_C_CLR)     -0.050     1.141    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_out_reg[rdata][23]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.739ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][12]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.128ns (4.184%)  route 2.931ns (95.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.766     3.870    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X74Y230        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.833     0.835    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X74Y230        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][12]/C
                         clock pessimism              0.077     0.912    
                         clock uncertainty            0.269     1.181    
    SLICE_X74Y230        FDCE (Remov_fdce_C_CLR)     -0.050     1.131    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][12]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.739ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][20]/CLR
                            (removal check against rising-edge clock clk_out2_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.128ns (4.184%)  route 2.931ns (95.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       1.766     3.870    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/p_0_in
    SLICE_X74Y230        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG_inst/O
                         net (fo=4928, routed)        0.833     0.835    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/clk_cluster_fast_i_IBUF_BUFG
    SLICE_X74Y230        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][20]/C
                         clock pessimism              0.077     0.912    
                         clock uncertainty            0.269     1.181    
    SLICE_X74Y230        FDCE (Remov_fdce_C_CLR)     -0.050     1.131    base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/regfile_generic_ff_gen.regfile_mem_generic_reg[9][20]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  2.739    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X23Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X23Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][10]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X23Y205        FDCE (Recov_fdce_C_CLR)     -0.212    13.175    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X23Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X23Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][14]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X23Y205        FDCE (Recov_fdce_C_CLR)     -0.212    13.175    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][14]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X23Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X23Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][1]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X23Y205        FDCE (Recov_fdce_C_CLR)     -0.212    13.175    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X23Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X23Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][2]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X23Y205        FDCE (Recov_fdce_C_CLR)     -0.212    13.175    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X23Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X23Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][9]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X23Y205        FDCE (Recov_fdce_C_CLR)     -0.212    13.175    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X22Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X22Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][9]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X22Y205        FDCE (Recov_fdce_C_CLR)     -0.187    13.200    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][9]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X22Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X22Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][10]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X22Y205        FDCE (Recov_fdce_C_CLR)     -0.154    13.233    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][10]
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X22Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X22Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][14]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X22Y205        FDCE (Recov_fdce_C_CLR)     -0.154    13.233    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][14]
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X22Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X22Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][1]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X22Y205        FDCE (Recov_fdce_C_CLR)     -0.154    13.233    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][1]
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 0.266ns (3.143%)  route 8.197ns (96.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 13.799 - 12.500 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       1.759     1.761    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.223     1.984 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         2.061     4.045    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.043     4.088 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       6.136    10.224    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/SR[0]
    SLICE_X22Y205        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.297    13.799    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/clk_wmem_i_IBUF_BUFG
    SLICE_X22Y205        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][2]/C
                         clock pessimism             -0.143    13.656    
                         clock uncertainty           -0.269    13.387    
    SLICE_X22Y205        FDCE (Recov_fdce_C_CLR)     -0.154    13.233    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS_reg[1][2]
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  3.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.131ns (8.530%)  route 1.405ns (91.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.158     2.069    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y280        LUT1 (Prop_lut1_I0_O)        0.031     2.100 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.247     2.347    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y281        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.969     0.971    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y281        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.077     1.048    
                         clock uncertainty            0.269     1.317    
    SLICE_X26Y281        FDPE (Remov_fdpe_C_PRE)     -0.093     1.224    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.131ns (8.530%)  route 1.405ns (91.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.158     2.069    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y280        LUT1 (Prop_lut1_I0_O)        0.031     2.100 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.247     2.347    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y281        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.969     0.971    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y281        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.077     1.048    
                         clock uncertainty            0.269     1.317    
    SLICE_X26Y281        FDPE (Remov_fdpe_C_PRE)     -0.093     1.224    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.131ns (8.530%)  route 1.405ns (91.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.158     2.069    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y280        LUT1 (Prop_lut1_I0_O)        0.031     2.100 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.247     2.347    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y281        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.969     0.971    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y281        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.077     1.048    
                         clock uncertainty            0.269     1.317    
    SLICE_X26Y281        FDPE (Remov_fdpe_C_PRE)     -0.093     1.224    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.131ns (8.530%)  route 1.405ns (91.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.158     2.069    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y280        LUT1 (Prop_lut1_I0_O)        0.031     2.100 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.247     2.347    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y281        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.969     0.971    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y281        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.077     1.048    
                         clock uncertainty            0.269     1.317    
    SLICE_X26Y281        FDPE (Remov_fdpe_C_PRE)     -0.093     1.224    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/d_middle_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.128ns (7.297%)  route 1.626ns (92.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       0.461     2.565    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/SR[0]
    SLICE_X95Y312        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/d_middle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.040     1.042    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/clk_wmem_i_IBUF_BUFG
    SLICE_X95Y312        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/d_middle_reg[0]/C
                         clock pessimism              0.077     1.119    
                         clock uncertainty            0.269     1.388    
    SLICE_X95Y312        FDCE (Remov_fdce_C_CLR)     -0.069     1.319    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/full/full_synch/d_middle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[5][3]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.128ns (7.054%)  route 1.687ns (92.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       0.521     2.626    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/SR[0]
    SLICE_X93Y314        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.030     1.032    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X93Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[5][3]/C
                         clock pessimism              0.077     1.109    
                         clock uncertainty            0.269     1.378    
    SLICE_X93Y314        FDCE (Remov_fdce_C_CLR)     -0.069     1.309    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[5][8]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.128ns (7.054%)  route 1.687ns (92.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       0.521     2.626    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/SR[0]
    SLICE_X93Y314        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.030     1.032    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X93Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[5][8]/C
                         clock pessimism              0.077     1.109    
                         clock uncertainty            0.269     1.378    
    SLICE_X93Y314        FDCE (Remov_fdce_C_CLR)     -0.069     1.309    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][3]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.128ns (7.045%)  route 1.689ns (92.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       0.524     2.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/SR[0]
    SLICE_X92Y314        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.030     1.032    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X92Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][3]/C
                         clock pessimism              0.077     1.109    
                         clock uncertainty            0.269     1.378    
    SLICE_X92Y314        FDCE (Remov_fdce_C_CLR)     -0.069     1.309    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.128ns (7.045%)  route 1.689ns (92.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.165     2.076    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/rstn_sync_i_IBUF
    SLICE_X100Y321       LUT1 (Prop_lut1_I0_O)        0.028     2.104 f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_twd_tcdm_i_3/O
                         net (fo=20549, routed)       0.524     2.628    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/SR[0]
    SLICE_X92Y314        FDCE                                         f  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.030     1.032    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/clk_wmem_i_IBUF_BUFG
    SLICE_X92Y314        FDCE                                         r  base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]/C
                         clock pessimism              0.077     1.109    
                         clock uncertainty            0.269     1.378    
    SLICE_X92Y314        FDCE (Remov_fdce_C_CLR)     -0.069     1.309    base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/buffer/data_reg[4][8]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out1_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.131ns (7.529%)  route 1.609ns (92.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15558, routed)       0.809     0.811    base_zynq_design_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y313        FDRE                                         r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y313        FDRE (Prop_fdre_C_Q)         0.100     0.911 r  base_zynq_design_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=150, routed)         1.158     2.069    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X29Y280        LUT1 (Prop_lut1_I0_O)        0.031     2.100 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=127, routed)         0.451     2.551    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y275        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.962     0.964    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y275        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.077     1.041    
                         clock uncertainty            0.269     1.310    
    SLICE_X26Y275        FDPE (Remov_fdpe_C_PRE)     -0.093     1.217    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  1.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_base_zynq_design_clk_wiz_1_0
  To Clock:  clk_out3_base_zynq_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.866ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.327ns (25.273%)  route 0.967ns (74.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 13.898 - 12.500 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.599     1.601    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X29Y263        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y263        FDRE (Prop_fdre_C_Q)         0.204     1.805 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.538     2.343    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X29Y266        LUT2 (Prop_lut2_I1_O)        0.123     2.466 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.429     2.895    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X29Y266        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.396    13.898    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y266        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.176    14.074    
                         clock uncertainty           -0.135    13.939    
    SLICE_X29Y266        FDPE (Recov_fdpe_C_PRE)     -0.178    13.761    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                 10.866    

Slack (MET) :             10.866ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.327ns (25.273%)  route 0.967ns (74.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 13.898 - 12.500 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.599     1.601    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X29Y263        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y263        FDRE (Prop_fdre_C_Q)         0.204     1.805 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.538     2.343    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X29Y266        LUT2 (Prop_lut2_I1_O)        0.123     2.466 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.429     2.895    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X29Y266        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.396    13.898    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y266        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.176    14.074    
                         clock uncertainty           -0.135    13.939    
    SLICE_X29Y266        FDPE (Recov_fdpe_C_PRE)     -0.178    13.761    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                 10.866    

Slack (MET) :             10.866ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.327ns (25.273%)  route 0.967ns (74.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 13.898 - 12.500 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.599     1.601    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X29Y263        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y263        FDRE (Prop_fdre_C_Q)         0.204     1.805 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.538     2.343    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X29Y266        LUT2 (Prop_lut2_I1_O)        0.123     2.466 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.429     2.895    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X29Y266        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.396    13.898    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y266        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.176    14.074    
                         clock uncertainty           -0.135    13.939    
    SLICE_X29Y266        FDPE (Recov_fdpe_C_PRE)     -0.178    13.761    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                 10.866    

Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.330ns (27.416%)  route 0.874ns (72.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 13.899 - 12.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.593     1.595    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X27Y284        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y284        FDRE (Prop_fdre_C_Q)         0.204     1.799 r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.485     2.284    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y284        LUT2 (Prop_lut2_I1_O)        0.126     2.410 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.388     2.799    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X28Y284        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.397    13.899    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y284        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.153    14.052    
                         clock uncertainty           -0.135    13.917    
    SLICE_X28Y284        FDPE (Recov_fdpe_C_PRE)     -0.178    13.739    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 10.940    

Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.330ns (27.416%)  route 0.874ns (72.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 13.899 - 12.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.593     1.595    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X27Y284        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y284        FDRE (Prop_fdre_C_Q)         0.204     1.799 r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.485     2.284    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y284        LUT2 (Prop_lut2_I1_O)        0.126     2.410 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.388     2.799    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X28Y284        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.397    13.899    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y284        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.153    14.052    
                         clock uncertainty           -0.135    13.917    
    SLICE_X28Y284        FDPE (Recov_fdpe_C_PRE)     -0.178    13.739    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 10.940    

Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.330ns (27.416%)  route 0.874ns (72.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 13.899 - 12.500 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.593     1.595    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X27Y284        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y284        FDRE (Prop_fdre_C_Q)         0.204     1.799 r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.485     2.284    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y284        LUT2 (Prop_lut2_I1_O)        0.126     2.410 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.388     2.799    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X28Y284        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.397    13.899    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y284        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.153    14.052    
                         clock uncertainty           -0.135    13.917    
    SLICE_X28Y284        FDPE (Recov_fdpe_C_PRE)     -0.178    13.739    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 10.940    

Slack (MET) :             10.950ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.359ns (29.565%)  route 0.855ns (70.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 13.902 - 12.500 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.599     1.601    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X30Y263        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y263        FDRE (Prop_fdre_C_Q)         0.236     1.837 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.472     2.309    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y263        LUT2 (Prop_lut2_I1_O)        0.123     2.432 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383     2.815    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X28Y260        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.400    13.902    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y260        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.176    14.078    
                         clock uncertainty           -0.135    13.943    
    SLICE_X28Y260        FDPE (Recov_fdpe_C_PRE)     -0.178    13.765    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                 10.950    

Slack (MET) :             10.950ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.359ns (29.565%)  route 0.855ns (70.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 13.902 - 12.500 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.599     1.601    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X30Y263        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y263        FDRE (Prop_fdre_C_Q)         0.236     1.837 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.472     2.309    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y263        LUT2 (Prop_lut2_I1_O)        0.123     2.432 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383     2.815    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X28Y260        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.400    13.902    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y260        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.176    14.078    
                         clock uncertainty           -0.135    13.943    
    SLICE_X28Y260        FDPE (Recov_fdpe_C_PRE)     -0.178    13.765    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                 10.950    

Slack (MET) :             10.950ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.359ns (29.565%)  route 0.855ns (70.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 13.902 - 12.500 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.599     1.601    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X30Y263        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y263        FDRE (Prop_fdre_C_Q)         0.236     1.837 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.472     2.309    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y263        LUT2 (Prop_lut2_I1_O)        0.123     2.432 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383     2.815    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X28Y260        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.400    13.902    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y260        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.176    14.078    
                         clock uncertainty           -0.135    13.943    
    SLICE_X28Y260        FDPE (Recov_fdpe_C_PRE)     -0.178    13.765    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -2.815    
  -------------------------------------------------------------------
                         slack                                 10.950    

Slack (MET) :             10.970ns  (required time - arrival time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@12.500ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.330ns (27.882%)  route 0.854ns (72.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 13.901 - 12.500 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.599     1.601    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X29Y263        FDRE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y263        FDRE (Prop_fdre_C_Q)         0.204     1.805 r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.480     2.285    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X28Y263        LUT2 (Prop_lut2_I1_O)        0.126     2.411 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     2.785    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1
    SLICE_X30Y261        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    14.127    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    10.390 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    12.419    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.502 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        1.399    13.901    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y261        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.176    14.077    
                         clock uncertainty           -0.135    13.942    
    SLICE_X30Y261        FDPE (Recov_fdpe_C_PRE)     -0.187    13.755    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -2.785    
  -------------------------------------------------------------------
                         slack                                 10.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.159%)  route 0.108ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.724     0.726    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y279        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y279        FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     0.934    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X27Y279        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.967     0.969    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y279        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.213     0.756    
    SLICE_X27Y279        FDCE (Remov_fdce_C_CLR)     -0.069     0.687    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.159%)  route 0.108ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.724     0.726    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y279        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y279        FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     0.934    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X27Y279        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.967     0.969    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y279        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.213     0.756    
    SLICE_X27Y279        FDCE (Remov_fdce_C_CLR)     -0.069     0.687    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.159%)  route 0.108ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.724     0.726    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y279        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y279        FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     0.934    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X27Y279        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.967     0.969    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y279        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.213     0.756    
    SLICE_X27Y279        FDCE (Remov_fdce_C_CLR)     -0.069     0.687    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.159%)  route 0.108ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.724     0.726    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y279        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y279        FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     0.934    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X27Y279        FDPE                                         f  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.967     0.969    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y279        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.213     0.756    
    SLICE_X27Y279        FDPE (Remov_fdpe_C_PRE)     -0.072     0.684    base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.034%)  route 0.096ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y261        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y261        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.096     0.947    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y260        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.978     0.980    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233     0.747    
    SLICE_X30Y260        FDCE (Remov_fdce_C_CLR)     -0.050     0.697    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.034%)  route 0.096ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y261        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y261        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.096     0.947    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y260        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.978     0.980    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.233     0.747    
    SLICE_X30Y260        FDCE (Remov_fdce_C_CLR)     -0.050     0.697    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.034%)  route 0.096ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y261        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y261        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.096     0.947    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y260        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.978     0.980    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.233     0.747    
    SLICE_X30Y260        FDCE (Remov_fdce_C_CLR)     -0.050     0.697    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.034%)  route 0.096ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y261        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y261        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.096     0.947    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y260        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.978     0.980    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.233     0.747    
    SLICE_X30Y260        FDCE (Remov_fdce_C_CLR)     -0.050     0.697    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.034%)  route 0.096ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.731     0.733    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y261        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y261        FDPE (Prop_fdpe_C_Q)         0.118     0.851 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.096     0.947    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X30Y260        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.978     0.980    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y260        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.233     0.747    
    SLICE_X30Y260        FDCE (Remov_fdce_C_CLR)     -0.050     0.697    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_base_zynq_design_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns - clk_out3_base_zynq_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.233%)  route 0.103ns (50.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.726     0.728    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y268        FDPE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y268        FDPE (Prop_fdpe_C_Q)         0.100     0.828 f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.103     0.931    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X28Y269        FDCE                                         f  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_zynq_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    base_zynq_design_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  base_zynq_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_zynq_design_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=5224, routed)        0.970     0.972    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y269        FDCE                                         r  base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.233     0.739    
    SLICE_X28Y269        FDCE (Remov_fdce_C_CLR)     -0.069     0.670    base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.261    





