Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Mon Nov 23 20:57:42 2015
| Host         : J309-A2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb
| Design       : toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 1172 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.989        0.000                      0                 3287        0.016        0.000                      0                 3287        3.000        0.000                       0                  1457  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  clk_out1_microblazer_clk_wiz_1_0                 {0.000 50.000}       100.000         10.000          
  clkfbout_microblazer_clk_wiz_1_0                 {0.000 25.000}       50.000          20.000          
sys_clk_pin                                        {0.000 5.000}        10.000          100.000         
  clk_out1_microblazer_clk_wiz_1_0_1               {0.000 50.000}       100.000         10.000          
  clkfbout_microblazer_clk_wiz_1_0_1               {0.000 25.000}       50.000          20.000          
u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                  3.000        0.000                       0                     3  
  clk_out1_microblazer_clk_wiz_1_0                      90.645        0.000                      0                 3024        0.252        0.000                      0                 3024       48.750        0.000                       0                  1174  
  clkfbout_microblazer_clk_wiz_1_0                                                                                                                                                                  47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                          3.000        0.000                       0                     3  
  clk_out1_microblazer_clk_wiz_1_0_1                    90.662        0.000                      0                 3024        0.252        0.000                      0                 3024       48.750        0.000                       0                  1174  
  clkfbout_microblazer_clk_wiz_1_0_1                                                                                                                                                                47.845        0.000                       0                     3  
u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         14.123        0.000                      0                  211        0.134        0.000                      0                  211       15.686        0.000                       0                   237  
u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       11.989        0.000                      0                   48        0.263        0.000                      0                   48       16.166        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_microblazer_clk_wiz_1_0_1  clk_out1_microblazer_clk_wiz_1_0         90.645        0.000                      0                 3024        0.016        0.000                      0                 3024  
clk_out1_microblazer_clk_wiz_1_0    clk_out1_microblazer_clk_wiz_1_0_1       90.645        0.000                      0                 3024        0.016        0.000                      0                 3024  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                         From Clock                                         To Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                         ----------                                         --------                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                  clk_out1_microblazer_clk_wiz_1_0                   clk_out1_microblazer_clk_wiz_1_0                        98.123        0.000                      0                    2        0.362        0.000                      0                    2  
**async_default**                                  clk_out1_microblazer_clk_wiz_1_0_1                 clk_out1_microblazer_clk_wiz_1_0                        98.123        0.000                      0                    2        0.126        0.000                      0                    2  
**async_default**                                  clk_out1_microblazer_clk_wiz_1_0                   clk_out1_microblazer_clk_wiz_1_0_1                      98.123        0.000                      0                    2        0.126        0.000                      0                    2  
**async_default**                                  clk_out1_microblazer_clk_wiz_1_0_1                 clk_out1_microblazer_clk_wiz_1_0_1                      98.140        0.000                      0                    2        0.362        0.000                      0                    2  
**async_default**                                  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       14.381        0.000                      0                    2        0.670        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblazer_clk_wiz_1_0
  To Clock:  clk_out1_microblazer_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       90.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.645ns  (required time - arrival time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 0.952ns (10.394%)  route 8.207ns (89.606%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.624    -0.916    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X53Y57                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/Q
                         net (fo=63, routed)          2.261     1.801    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.124     1.925 r  u1/microblazer_i/microblaze_0/U0/Data_Shift_Mux_i_3__30/O
                         net (fo=32, routed)          3.724     5.649    u1/microblazer_i/microblaze_0/U0/n_0_Data_Shift_Mux_i_3__30
    SLICE_X61Y63         LUT5 (Prop_lut5_I1_O)        0.124     5.773 r  u1/microblazer_i/microblaze_0/U0/Data_Shift_Mux_i_1/O
                         net (fo=1, routed)           0.856     6.629    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Result[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux/O
                         net (fo=8, routed)           1.367     8.119    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/I1
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.243 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6/O
                         net (fo=1, routed)           0.000     8.243    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/D
    SLICE_X58Y58         FDRE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.508    98.488    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X58Y58                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/C
                         clock pessimism              0.559    99.047    
                         clock uncertainty           -0.236    98.811    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)        0.077    98.888    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 90.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.597    -0.567    u1/microblazer_i/axi_gpio_SW/U0/s_axi_aclk
    SLICE_X77Y56                                                      r  u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.176    -0.250    u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1[24]
    SLICE_X76Y56         FDRE                                         r  u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.870    -0.803    u1/microblazer_i/axi_gpio_SW/U0/s_axi_aclk
    SLICE_X76Y56                                                      r  u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X76Y56         FDRE (Hold_fdre_C_D)         0.052    -0.502    u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblazer_clk_wiz_1_0
Waveform:           { 0 50 }
Period:             100.000
Sources:            { u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     100.000  97.424   RAMB36_X1Y11     u1/microblazer_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     50.000   48.750   SLICE_X62Y59     u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     50.000   48.750   SLICE_X66Y59     u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblazer_clk_wiz_1_0
  To Clock:  clkfbout_microblazer_clk_wiz_1_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblazer_clk_wiz_1_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y17   u1/microblazer_i/clk_wiz_1/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblazer_clk_wiz_1_0_1
  To Clock:  clk_out1_microblazer_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.662ns  (required time - arrival time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 0.952ns (10.394%)  route 8.207ns (89.606%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.624    -0.916    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X53Y57                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/Q
                         net (fo=63, routed)          2.261     1.801    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.124     1.925 r  u1/microblazer_i/microblaze_0/U0/Data_Shift_Mux_i_3__30/O
                         net (fo=32, routed)          3.724     5.649    u1/microblazer_i/microblaze_0/U0/n_0_Data_Shift_Mux_i_3__30
    SLICE_X61Y63         LUT5 (Prop_lut5_I1_O)        0.124     5.773 r  u1/microblazer_i/microblaze_0/U0/Data_Shift_Mux_i_1/O
                         net (fo=1, routed)           0.856     6.629    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Result[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux/O
                         net (fo=8, routed)           1.367     8.119    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/I1
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.243 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6/O
                         net (fo=1, routed)           0.000     8.243    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/D
    SLICE_X58Y58         FDRE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.508    98.488    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X58Y58                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/C
                         clock pessimism              0.559    99.047    
                         clock uncertainty           -0.219    98.828    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)        0.077    98.905    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 90.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.597    -0.567    u1/microblazer_i/axi_gpio_SW/U0/s_axi_aclk
    SLICE_X77Y56                                                      r  u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.176    -0.250    u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1[24]
    SLICE_X76Y56         FDRE                                         r  u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.870    -0.803    u1/microblazer_i/axi_gpio_SW/U0/s_axi_aclk
    SLICE_X76Y56                                                      r  u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X76Y56         FDRE (Hold_fdre_C_D)         0.052    -0.502    u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblazer_clk_wiz_1_0_1
Waveform:           { 0 50 }
Period:             100.000
Sources:            { u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     100.000  97.424   RAMB36_X1Y11     u1/microblazer_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     50.000   48.750   SLICE_X62Y59     u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     50.000   48.750   SLICE_X66Y59     u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblazer_clk_wiz_1_0_1
  To Clock:  clkfbout_microblazer_clk_wiz_1_0_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblazer_clk_wiz_1_0_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y17   u1/microblazer_i/clk_wiz_1/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X1Y2  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.123ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.766ns (33.806%)  route 1.500ns (66.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 19.911 - 16.667 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    u1/microblazer_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.612     3.644    u1/microblazer_i/mdm_1/U0/Ext_JTAG_DRCK
    SLICE_X62Y76                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.518     4.162 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.690     4.851    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.975 r  u1/microblazer_i/mdm_1/U0/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.303     5.278    u1/microblazer_i/mdm_1/U0/n_0_SYNC_FDRE_i_2
    SLICE_X62Y75         LUT5 (Prop_lut5_I2_O)        0.124     5.402 r  u1/microblazer_i/mdm_1/U0/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.507     5.909    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X64Y74         FDRE                                         r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    u1/microblazer_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         1.492    19.911    u1/microblazer_i/mdm_1/U0/Ext_JTAG_DRCK
    SLICE_X64Y74                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.359    20.270    
                         clock uncertainty           -0.035    20.235    
    SLICE_X64Y74         FDRE (Setup_fdre_C_CE)      -0.202    20.033    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.033    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                 14.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    u1/microblazer_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.562     1.364    u1/microblazer_i/microblaze_0/U0/Dbg_Clk
    SLICE_X49Y61                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141     1.505 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.068     1.573    u1/microblazer_i/microblaze_0/U0/New_Dbg_Instr_TCK
    SLICE_X49Y61         FDCE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    u1/microblazer_i/mdm_1/U0/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=236, routed)         0.833     1.759    u1/microblazer_i/microblaze_0/U0/Dbg_Clk
    SLICE_X49Y61                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.395     1.364    
    SLICE_X49Y61         FDCE (Hold_fdce_C_D)         0.075     1.439    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     33.333  31.178  BUFGCTRL_X0Y0  u1/microblazer_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980     16.666  15.686  SLICE_X54Y66   u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980     16.666  15.686  SLICE_X66Y68   u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.989ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.339ns  (logic 1.002ns (23.093%)  route 3.337ns (76.907%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 36.841 - 33.333 ) 
    Source Clock Delay      (SCD):    3.940ns = ( 20.607 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          1.613    20.607    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X66Y76                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDRE (Prop_fdre_C_Q)         0.524    21.131 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=15, routed)          1.211    22.341    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X64Y72         LUT3 (Prop_lut3_I0_O)        0.152    22.493 f  u1/microblazer_i/mdm_1/U0/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=5, routed)           1.162    23.655    u1/microblazer_i/microblaze_0/U0/Dbg_Reg_En[4]
    SLICE_X60Y68         LUT5 (Prop_lut5_I2_O)        0.326    23.981 r  u1/microblazer_i/microblaze_0/U0/control_reg[0]_i_1/O
                         net (fo=8, routed)           0.964    24.945    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X51Y57         FDCE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          1.507    36.841    u1/microblazer_i/microblaze_0/U0/Dbg_Update
    SLICE_X51Y57                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk_reg/C
                         clock pessimism              0.334    37.175    
                         clock uncertainty           -0.035    37.140    
    SLICE_X51Y57         FDCE (Setup_fdce_C_CE)      -0.205    36.935    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -24.945    
  -------------------------------------------------------------------
                         slack                                 11.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          0.553     1.472    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X62Y75                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.174     1.810    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X62Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.855 r  u1/microblazer_i/mdm_1/U0/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u1/microblazer_i/mdm_1/U0/n_0_completion_ctrl[0]_i_1
    SLICE_X62Y75         FDRE                                         r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          0.821     1.885    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X62Y75                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.413     1.472    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.120     1.592    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     33.333  31.178  BUFGCTRL_X0Y1  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X67Y73   u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500     16.666  16.166  SLICE_X64Y76   u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblazer_clk_wiz_1_0_1
  To Clock:  clk_out1_microblazer_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       90.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.645ns  (required time - arrival time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 0.952ns (10.394%)  route 8.207ns (89.606%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.624    -0.916    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X53Y57                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/Q
                         net (fo=63, routed)          2.261     1.801    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.124     1.925 r  u1/microblazer_i/microblaze_0/U0/Data_Shift_Mux_i_3__30/O
                         net (fo=32, routed)          3.724     5.649    u1/microblazer_i/microblaze_0/U0/n_0_Data_Shift_Mux_i_3__30
    SLICE_X61Y63         LUT5 (Prop_lut5_I1_O)        0.124     5.773 r  u1/microblazer_i/microblaze_0/U0/Data_Shift_Mux_i_1/O
                         net (fo=1, routed)           0.856     6.629    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Result[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux/O
                         net (fo=8, routed)           1.367     8.119    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/I1
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.243 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6/O
                         net (fo=1, routed)           0.000     8.243    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/D
    SLICE_X58Y58         FDRE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.508    98.488    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X58Y58                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/C
                         clock pessimism              0.559    99.047    
                         clock uncertainty           -0.236    98.811    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)        0.077    98.888    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 90.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.597    -0.567    u1/microblazer_i/axi_gpio_SW/U0/s_axi_aclk
    SLICE_X77Y56                                                      r  u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.176    -0.250    u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1[24]
    SLICE_X76Y56         FDRE                                         r  u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.870    -0.803    u1/microblazer_i/axi_gpio_SW/U0/s_axi_aclk
    SLICE_X76Y56                                                      r  u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.236    -0.318    
    SLICE_X76Y56         FDRE (Hold_fdre_C_D)         0.052    -0.266    u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.016    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblazer_clk_wiz_1_0
  To Clock:  clk_out1_microblazer_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.645ns  (required time - arrival time)
  Source:                 u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 0.952ns (10.394%)  route 8.207ns (89.606%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 98.488 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.624    -0.916    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X53Y57                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE/Q
                         net (fo=63, routed)          2.261     1.801    u1/microblazer_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.124     1.925 r  u1/microblazer_i/microblaze_0/U0/Data_Shift_Mux_i_3__30/O
                         net (fo=32, routed)          3.724     5.649    u1/microblazer_i/microblaze_0/U0/n_0_Data_Shift_Mux_i_3__30
    SLICE_X61Y63         LUT5 (Prop_lut5_I1_O)        0.124     5.773 r  u1/microblazer_i/microblaze_0/U0/Data_Shift_Mux_i_1/O
                         net (fo=1, routed)           0.856     6.629    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Result[0]
    SLICE_X64Y62         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/Data_Shift_Mux/O
                         net (fo=8, routed)           1.367     8.119    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/I1
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.243 r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Using_LUT6_1.Both_PC_and_MSR.Op1_LUT6/LUT6/O
                         net (fo=1, routed)           0.000     8.243    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/D
    SLICE_X58Y58         FDRE                                         r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.508    98.488    u1/microblazer_i/microblaze_0/U0/Clk
    SLICE_X58Y58                                                      r  u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF/C
                         clock pessimism              0.559    99.047    
                         clock uncertainty           -0.236    98.811    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)        0.077    98.888    u1/microblazer_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 90.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_microblazer_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.597    -0.567    u1/microblazer_i/axi_gpio_SW/U0/s_axi_aclk
    SLICE_X77Y56                                                      r  u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.176    -0.250    u1/microblazer_i/axi_gpio_SW/U0/ip2bus_data_i_D1[24]
    SLICE_X76Y56         FDRE                                         r  u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.870    -0.803    u1/microblazer_i/axi_gpio_SW/U0/s_axi_aclk
    SLICE_X76Y56                                                      r  u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.236    -0.318    
    SLICE_X76Y56         FDRE (Hold_fdre_C_D)         0.052    -0.266    u1/microblazer_i/axi_gpio_SW/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.016    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblazer_clk_wiz_1_0
  To Clock:  clk_out1_microblazer_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       98.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.123ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.710    -0.830    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDSE (Prop_fdse_C_Q)         0.456    -0.374 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.755     0.381    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X73Y64         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.590    98.570    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y64                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.236    98.909    
    SLICE_X73Y64         FDCE (Recov_fdce_C_CLR)     -0.405    98.504    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         98.504    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                 98.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.107%)  route 0.194ns (57.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.591    -0.573    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.432 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.194    -0.238    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X76Y63         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.865    -0.808    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X76Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.275    -0.533    
    SLICE_X76Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblazer_clk_wiz_1_0_1
  To Clock:  clk_out1_microblazer_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       98.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.123ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.710    -0.830    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDSE (Prop_fdse_C_Q)         0.456    -0.374 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.755     0.381    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X73Y64         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.590    98.570    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y64                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.236    98.909    
    SLICE_X73Y64         FDCE (Recov_fdce_C_CLR)     -0.405    98.504    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         98.504    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                 98.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.107%)  route 0.194ns (57.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.591    -0.573    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.432 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.194    -0.238    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X76Y63         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.865    -0.808    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X76Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.236    -0.297    
    SLICE_X76Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.364    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblazer_clk_wiz_1_0
  To Clock:  clk_out1_microblazer_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       98.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.123ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.710    -0.830    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDSE (Prop_fdse_C_Q)         0.456    -0.374 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.755     0.381    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X73Y64         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.590    98.570    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y64                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.236    98.909    
    SLICE_X73Y64         FDCE (Recov_fdce_C_CLR)     -0.405    98.504    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         98.504    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                 98.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.107%)  route 0.194ns (57.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.591    -0.573    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.432 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.194    -0.238    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X76Y63         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.865    -0.808    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X76Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.236    -0.297    
    SLICE_X76Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.364    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_microblazer_clk_wiz_1_0_1
  To Clock:  clk_out1_microblazer_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       98.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.140ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
                            (recovery check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@100.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.668%)  route 0.755ns (62.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 98.570 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.432ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.710    -0.830    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDSE (Prop_fdse_C_Q)         0.456    -0.374 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg/Q
                         net (fo=5, routed)           0.755     0.381    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg
    SLICE_X73Y64         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk
                         net (fo=0)                   0.000   100.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    95.486 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    96.888    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        1.590    98.570    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y64                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.575    99.145    
                         clock uncertainty           -0.219    98.926    
    SLICE_X73Y64         FDCE (Recov_fdce_C_CLR)     -0.405    98.521    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                         98.521    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                 98.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_microblazer_clk_wiz_1_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblazer_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.107%)  route 0.194ns (57.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.591    -0.573    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X73Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.432 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg/Q
                         net (fo=5, routed)           0.194    -0.238    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg
    SLICE_X76Y63         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblazer_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u1/microblazer_i/clk_wiz_1/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/microblazer_i/clk_wiz_1/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/microblazer_i/clk_wiz_1/U0/clk_in1_microblazer_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  u1/microblazer_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    u1/microblazer_i/clk_wiz_1/U0/clk_out1_microblazer_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/microblazer_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=1172, routed)        0.865    -0.808    u1/microblazer_i/mdm_1/U0/S_AXI_ACLK
    SLICE_X76Y63                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg/C
                         clock pessimism              0.275    -0.533    
    SLICE_X76Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.381ns  (required time - arrival time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.806ns  (logic 0.583ns (32.283%)  route 1.223ns (67.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 36.828 - 33.333 ) 
    Source Clock Delay      (SCD):    3.940ns = ( 20.607 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          1.613    20.607    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X64Y76                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDCE (Prop_fdce_C_Q)         0.459    21.066 r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=25, routed)          0.694    21.759    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.124    21.883 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.529    22.412    u1/microblazer_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2
    SLICE_X67Y73         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          1.494    36.828    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X67Y73                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.406    37.234    
                         clock uncertainty           -0.035    37.199    
    SLICE_X67Y73         FDCE (Recov_fdce_C_CLR)     -0.405    36.794    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -22.412    
  -------------------------------------------------------------------
                         slack                                 14.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 u1/microblazer_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.618ns  (logic 0.191ns (30.888%)  route 0.427ns (69.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 18.554 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          0.556    18.142    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X63Y78                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.481    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/PORT_Selector[3]
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.045    18.526 f  u1/microblazer_i/mdm_1/U0/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.234    18.760    u1/microblazer_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X64Y76         FDCE                                         f  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  u1/microblazer_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=41, routed)          0.823    18.554    u1/microblazer_i/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X64Y76                                                      r  u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.175    
    SLICE_X64Y76         FDCE (Remov_fdce_C_CLR)     -0.085    18.090    u1/microblazer_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.090    
                         arrival time                          18.760    
  -------------------------------------------------------------------
                         slack                                  0.670    





