#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb64830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb649c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb572d0 .functor NOT 1, L_0xbb3a80, C4<0>, C4<0>, C4<0>;
L_0xbb3260 .functor XOR 2, L_0xbb3790, L_0xbb3830, C4<00>, C4<00>;
L_0xbb3970 .functor XOR 2, L_0xbb3260, L_0xbb38d0, C4<00>, C4<00>;
v0xbaf250_0 .net *"_ivl_10", 1 0, L_0xbb38d0;  1 drivers
v0xbaf350_0 .net *"_ivl_12", 1 0, L_0xbb3970;  1 drivers
v0xbaf430_0 .net *"_ivl_2", 1 0, L_0xbb36f0;  1 drivers
v0xbaf4f0_0 .net *"_ivl_4", 1 0, L_0xbb3790;  1 drivers
v0xbaf5d0_0 .net *"_ivl_6", 1 0, L_0xbb3830;  1 drivers
v0xbaf700_0 .net *"_ivl_8", 1 0, L_0xbb3260;  1 drivers
v0xbaf7e0_0 .net "a", 0 0, v0xbac0e0_0;  1 drivers
v0xbaf880_0 .net "b", 0 0, v0xbac180_0;  1 drivers
v0xbaf920_0 .net "c", 0 0, v0xbac220_0;  1 drivers
v0xbaf9c0_0 .var "clk", 0 0;
v0xbafa60_0 .net "d", 0 0, v0xbac360_0;  1 drivers
v0xbafb00_0 .net "out_pos_dut", 0 0, L_0xbb35b0;  1 drivers
v0xbafba0_0 .net "out_pos_ref", 0 0, L_0xbb10d0;  1 drivers
v0xbafc40_0 .net "out_sop_dut", 0 0, L_0xbb2660;  1 drivers
v0xbafce0_0 .net "out_sop_ref", 0 0, L_0xb86890;  1 drivers
v0xbafd80_0 .var/2u "stats1", 223 0;
v0xbafe20_0 .var/2u "strobe", 0 0;
v0xbafec0_0 .net "tb_match", 0 0, L_0xbb3a80;  1 drivers
v0xbaff90_0 .net "tb_mismatch", 0 0, L_0xb572d0;  1 drivers
v0xbb0030_0 .net "wavedrom_enable", 0 0, v0xbac630_0;  1 drivers
v0xbb0100_0 .net "wavedrom_title", 511 0, v0xbac6d0_0;  1 drivers
L_0xbb36f0 .concat [ 1 1 0 0], L_0xbb10d0, L_0xb86890;
L_0xbb3790 .concat [ 1 1 0 0], L_0xbb10d0, L_0xb86890;
L_0xbb3830 .concat [ 1 1 0 0], L_0xbb35b0, L_0xbb2660;
L_0xbb38d0 .concat [ 1 1 0 0], L_0xbb10d0, L_0xb86890;
L_0xbb3a80 .cmp/eeq 2, L_0xbb36f0, L_0xbb3970;
S_0xb64b50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb649c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb576b0 .functor AND 1, v0xbac220_0, v0xbac360_0, C4<1>, C4<1>;
L_0xb57a90 .functor NOT 1, v0xbac0e0_0, C4<0>, C4<0>, C4<0>;
L_0xb57e70 .functor NOT 1, v0xbac180_0, C4<0>, C4<0>, C4<0>;
L_0xb580f0 .functor AND 1, L_0xb57a90, L_0xb57e70, C4<1>, C4<1>;
L_0xb6f450 .functor AND 1, L_0xb580f0, v0xbac220_0, C4<1>, C4<1>;
L_0xb86890 .functor OR 1, L_0xb576b0, L_0xb6f450, C4<0>, C4<0>;
L_0xbb0550 .functor NOT 1, v0xbac180_0, C4<0>, C4<0>, C4<0>;
L_0xbb05c0 .functor OR 1, L_0xbb0550, v0xbac360_0, C4<0>, C4<0>;
L_0xbb06d0 .functor AND 1, v0xbac220_0, L_0xbb05c0, C4<1>, C4<1>;
L_0xbb0790 .functor NOT 1, v0xbac0e0_0, C4<0>, C4<0>, C4<0>;
L_0xbb0860 .functor OR 1, L_0xbb0790, v0xbac180_0, C4<0>, C4<0>;
L_0xbb08d0 .functor AND 1, L_0xbb06d0, L_0xbb0860, C4<1>, C4<1>;
L_0xbb0a50 .functor NOT 1, v0xbac180_0, C4<0>, C4<0>, C4<0>;
L_0xbb0ac0 .functor OR 1, L_0xbb0a50, v0xbac360_0, C4<0>, C4<0>;
L_0xbb09e0 .functor AND 1, v0xbac220_0, L_0xbb0ac0, C4<1>, C4<1>;
L_0xbb0c50 .functor NOT 1, v0xbac0e0_0, C4<0>, C4<0>, C4<0>;
L_0xbb0d50 .functor OR 1, L_0xbb0c50, v0xbac360_0, C4<0>, C4<0>;
L_0xbb0e10 .functor AND 1, L_0xbb09e0, L_0xbb0d50, C4<1>, C4<1>;
L_0xbb0fc0 .functor XNOR 1, L_0xbb08d0, L_0xbb0e10, C4<0>, C4<0>;
v0xb56c00_0 .net *"_ivl_0", 0 0, L_0xb576b0;  1 drivers
v0xb57000_0 .net *"_ivl_12", 0 0, L_0xbb0550;  1 drivers
v0xb573e0_0 .net *"_ivl_14", 0 0, L_0xbb05c0;  1 drivers
v0xb577c0_0 .net *"_ivl_16", 0 0, L_0xbb06d0;  1 drivers
v0xb57ba0_0 .net *"_ivl_18", 0 0, L_0xbb0790;  1 drivers
v0xb57f80_0 .net *"_ivl_2", 0 0, L_0xb57a90;  1 drivers
v0xb58200_0 .net *"_ivl_20", 0 0, L_0xbb0860;  1 drivers
v0xbaa650_0 .net *"_ivl_24", 0 0, L_0xbb0a50;  1 drivers
v0xbaa730_0 .net *"_ivl_26", 0 0, L_0xbb0ac0;  1 drivers
v0xbaa810_0 .net *"_ivl_28", 0 0, L_0xbb09e0;  1 drivers
v0xbaa8f0_0 .net *"_ivl_30", 0 0, L_0xbb0c50;  1 drivers
v0xbaa9d0_0 .net *"_ivl_32", 0 0, L_0xbb0d50;  1 drivers
v0xbaaab0_0 .net *"_ivl_36", 0 0, L_0xbb0fc0;  1 drivers
L_0x7fef09bb8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xbaab70_0 .net *"_ivl_38", 0 0, L_0x7fef09bb8018;  1 drivers
v0xbaac50_0 .net *"_ivl_4", 0 0, L_0xb57e70;  1 drivers
v0xbaad30_0 .net *"_ivl_6", 0 0, L_0xb580f0;  1 drivers
v0xbaae10_0 .net *"_ivl_8", 0 0, L_0xb6f450;  1 drivers
v0xbaaef0_0 .net "a", 0 0, v0xbac0e0_0;  alias, 1 drivers
v0xbaafb0_0 .net "b", 0 0, v0xbac180_0;  alias, 1 drivers
v0xbab070_0 .net "c", 0 0, v0xbac220_0;  alias, 1 drivers
v0xbab130_0 .net "d", 0 0, v0xbac360_0;  alias, 1 drivers
v0xbab1f0_0 .net "out_pos", 0 0, L_0xbb10d0;  alias, 1 drivers
v0xbab2b0_0 .net "out_sop", 0 0, L_0xb86890;  alias, 1 drivers
v0xbab370_0 .net "pos0", 0 0, L_0xbb08d0;  1 drivers
v0xbab430_0 .net "pos1", 0 0, L_0xbb0e10;  1 drivers
L_0xbb10d0 .functor MUXZ 1, L_0x7fef09bb8018, L_0xbb08d0, L_0xbb0fc0, C4<>;
S_0xbab5b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb649c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xbac0e0_0 .var "a", 0 0;
v0xbac180_0 .var "b", 0 0;
v0xbac220_0 .var "c", 0 0;
v0xbac2c0_0 .net "clk", 0 0, v0xbaf9c0_0;  1 drivers
v0xbac360_0 .var "d", 0 0;
v0xbac450_0 .var/2u "fail", 0 0;
v0xbac4f0_0 .var/2u "fail1", 0 0;
v0xbac590_0 .net "tb_match", 0 0, L_0xbb3a80;  alias, 1 drivers
v0xbac630_0 .var "wavedrom_enable", 0 0;
v0xbac6d0_0 .var "wavedrom_title", 511 0;
E_0xb631a0/0 .event negedge, v0xbac2c0_0;
E_0xb631a0/1 .event posedge, v0xbac2c0_0;
E_0xb631a0 .event/or E_0xb631a0/0, E_0xb631a0/1;
S_0xbab8e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xbab5b0;
 .timescale -12 -12;
v0xbabb20_0 .var/2s "i", 31 0;
E_0xb63040 .event posedge, v0xbac2c0_0;
S_0xbabc20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xbab5b0;
 .timescale -12 -12;
v0xbabe20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbabf00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xbab5b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbac8b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb649c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbb1280 .functor NOT 1, v0xbac0e0_0, C4<0>, C4<0>, C4<0>;
L_0xbb1310 .functor NOT 1, v0xbac180_0, C4<0>, C4<0>, C4<0>;
L_0xbb14b0 .functor AND 1, L_0xbb1280, L_0xbb1310, C4<1>, C4<1>;
L_0xbb15c0 .functor NOT 1, v0xbac220_0, C4<0>, C4<0>, C4<0>;
L_0xbb1770 .functor AND 1, L_0xbb14b0, L_0xbb15c0, C4<1>, C4<1>;
L_0xbb1880 .functor AND 1, L_0xbb1770, v0xbac360_0, C4<1>, C4<1>;
L_0xbb1a90 .functor NOT 1, v0xbac0e0_0, C4<0>, C4<0>, C4<0>;
L_0xbb1c10 .functor AND 1, L_0xbb1a90, v0xbac180_0, C4<1>, C4<1>;
L_0xbb1d20 .functor AND 1, L_0xbb1c10, v0xbac220_0, C4<1>, C4<1>;
L_0xbb1de0 .functor NOT 1, v0xbac360_0, C4<0>, C4<0>, C4<0>;
L_0xbb1eb0 .functor AND 1, L_0xbb1d20, L_0xbb1de0, C4<1>, C4<1>;
L_0xbb1f70 .functor OR 1, L_0xbb1880, L_0xbb1eb0, C4<0>, C4<0>;
L_0xbb20f0 .functor NOT 1, v0xbac180_0, C4<0>, C4<0>, C4<0>;
L_0xbb2160 .functor AND 1, v0xbac0e0_0, L_0xbb20f0, C4<1>, C4<1>;
L_0xbb2080 .functor NOT 1, v0xbac220_0, C4<0>, C4<0>, C4<0>;
L_0xbb22a0 .functor AND 1, L_0xbb2160, L_0xbb2080, C4<1>, C4<1>;
L_0xbb2440 .functor NOT 1, v0xbac360_0, C4<0>, C4<0>, C4<0>;
L_0xbb24b0 .functor AND 1, L_0xbb22a0, L_0xbb2440, C4<1>, C4<1>;
L_0xbb2660 .functor OR 1, L_0xbb1f70, L_0xbb24b0, C4<0>, C4<0>;
L_0xbb2860 .functor NOT 1, v0xbac360_0, C4<0>, C4<0>, C4<0>;
L_0xbb2a70 .functor NOT 1, v0xbac180_0, C4<0>, C4<0>, C4<0>;
L_0xbb2c20 .functor NOT 1, v0xbac220_0, C4<0>, C4<0>, C4<0>;
L_0xbb2e40 .functor NOT 1, v0xbac0e0_0, C4<0>, C4<0>, C4<0>;
v0xbaca70_0 .net *"_ivl_0", 0 0, L_0xbb1280;  1 drivers
v0xbacb50_0 .net *"_ivl_10", 0 0, L_0xbb1880;  1 drivers
v0xbacc30_0 .net *"_ivl_12", 0 0, L_0xbb1a90;  1 drivers
v0xbacd20_0 .net *"_ivl_14", 0 0, L_0xbb1c10;  1 drivers
v0xbace00_0 .net *"_ivl_16", 0 0, L_0xbb1d20;  1 drivers
v0xbacf30_0 .net *"_ivl_18", 0 0, L_0xbb1de0;  1 drivers
v0xbad010_0 .net *"_ivl_2", 0 0, L_0xbb1310;  1 drivers
v0xbad0f0_0 .net *"_ivl_20", 0 0, L_0xbb1eb0;  1 drivers
v0xbad1d0_0 .net *"_ivl_22", 0 0, L_0xbb1f70;  1 drivers
v0xbad340_0 .net *"_ivl_24", 0 0, L_0xbb20f0;  1 drivers
v0xbad420_0 .net *"_ivl_26", 0 0, L_0xbb2160;  1 drivers
v0xbad500_0 .net *"_ivl_28", 0 0, L_0xbb2080;  1 drivers
v0xbad5e0_0 .net *"_ivl_30", 0 0, L_0xbb22a0;  1 drivers
v0xbad6c0_0 .net *"_ivl_32", 0 0, L_0xbb2440;  1 drivers
v0xbad7a0_0 .net *"_ivl_34", 0 0, L_0xbb24b0;  1 drivers
v0xbad880_0 .net *"_ivl_38", 0 0, L_0xbb27c0;  1 drivers
v0xbad960_0 .net *"_ivl_4", 0 0, L_0xbb14b0;  1 drivers
v0xbadb50_0 .net *"_ivl_40", 0 0, L_0xbb28d0;  1 drivers
v0xbadc30_0 .net *"_ivl_42", 0 0, L_0xbb2860;  1 drivers
v0xbadd10_0 .net *"_ivl_44", 0 0, L_0xbb25c0;  1 drivers
v0xbaddf0_0 .net *"_ivl_46", 0 0, L_0xbb2a70;  1 drivers
v0xbaded0_0 .net *"_ivl_48", 0 0, L_0xbb2b80;  1 drivers
v0xbadfb0_0 .net *"_ivl_50", 0 0, L_0xbb2c20;  1 drivers
v0xbae090_0 .net *"_ivl_52", 0 0, L_0xbb2da0;  1 drivers
v0xbae170_0 .net *"_ivl_54", 0 0, L_0xbb2f50;  1 drivers
v0xbae250_0 .net *"_ivl_57", 0 0, L_0xbb3080;  1 drivers
v0xbae330_0 .net *"_ivl_58", 0 0, L_0xbb2e40;  1 drivers
v0xbae410_0 .net *"_ivl_6", 0 0, L_0xbb15c0;  1 drivers
v0xbae4f0_0 .net *"_ivl_60", 0 0, L_0xbb31c0;  1 drivers
v0xbae5d0_0 .net *"_ivl_62", 0 0, L_0xbb3370;  1 drivers
v0xbae6b0_0 .net *"_ivl_64", 0 0, L_0xbb3460;  1 drivers
v0xbae790_0 .net *"_ivl_8", 0 0, L_0xbb1770;  1 drivers
v0xbae870_0 .net "a", 0 0, v0xbac0e0_0;  alias, 1 drivers
v0xbaeb20_0 .net "b", 0 0, v0xbac180_0;  alias, 1 drivers
v0xbaec10_0 .net "c", 0 0, v0xbac220_0;  alias, 1 drivers
v0xbaed00_0 .net "d", 0 0, v0xbac360_0;  alias, 1 drivers
v0xbaedf0_0 .net "out_pos", 0 0, L_0xbb35b0;  alias, 1 drivers
v0xbaeeb0_0 .net "out_sop", 0 0, L_0xbb2660;  alias, 1 drivers
L_0xbb27c0 .arith/sum 1, v0xbac0e0_0, v0xbac180_0;
L_0xbb28d0 .arith/sum 1, L_0xbb27c0, v0xbac220_0;
L_0xbb25c0 .arith/sum 1, L_0xbb28d0, L_0xbb2860;
L_0xbb2b80 .arith/sum 1, v0xbac0e0_0, L_0xbb2a70;
L_0xbb2da0 .arith/sum 1, L_0xbb2b80, L_0xbb2c20;
L_0xbb2f50 .arith/sum 1, L_0xbb2da0, v0xbac360_0;
L_0xbb3080 .arith/mult 1, L_0xbb25c0, L_0xbb2f50;
L_0xbb31c0 .arith/sum 1, L_0xbb2e40, v0xbac180_0;
L_0xbb3370 .arith/sum 1, L_0xbb31c0, v0xbac220_0;
L_0xbb3460 .arith/sum 1, L_0xbb3370, v0xbac360_0;
L_0xbb35b0 .arith/mult 1, L_0xbb3080, L_0xbb3460;
S_0xbaf030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb649c0;
 .timescale -12 -12;
E_0xb4c9f0 .event anyedge, v0xbafe20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbafe20_0;
    %nor/r;
    %assign/vec4 v0xbafe20_0, 0;
    %wait E_0xb4c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbab5b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbac450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbac4f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xbab5b0;
T_4 ;
    %wait E_0xb631a0;
    %load/vec4 v0xbac590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbac450_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbab5b0;
T_5 ;
    %wait E_0xb63040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %wait E_0xb63040;
    %load/vec4 v0xbac450_0;
    %store/vec4 v0xbac4f0_0, 0, 1;
    %fork t_1, S_0xbab8e0;
    %jmp t_0;
    .scope S_0xbab8e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbabb20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xbabb20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb63040;
    %load/vec4 v0xbabb20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbabb20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xbabb20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xbab5b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb631a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbac360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbac180_0, 0;
    %assign/vec4 v0xbac0e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xbac450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xbac4f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb649c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbaf9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbafe20_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb649c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xbaf9c0_0;
    %inv;
    %store/vec4 v0xbaf9c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb649c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbac2c0_0, v0xbaff90_0, v0xbaf7e0_0, v0xbaf880_0, v0xbaf920_0, v0xbafa60_0, v0xbafce0_0, v0xbafc40_0, v0xbafba0_0, v0xbafb00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb649c0;
T_9 ;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb649c0;
T_10 ;
    %wait E_0xb631a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbafd80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbafd80_0, 4, 32;
    %load/vec4 v0xbafec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbafd80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbafd80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbafd80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xbafce0_0;
    %load/vec4 v0xbafce0_0;
    %load/vec4 v0xbafc40_0;
    %xor;
    %load/vec4 v0xbafce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbafd80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbafd80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xbafba0_0;
    %load/vec4 v0xbafba0_0;
    %load/vec4 v0xbafb00_0;
    %xor;
    %load/vec4 v0xbafba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbafd80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xbafd80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbafd80_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response52/top_module.sv";
