# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Laynernorm.ip_user_files/ipstatic/hdl" \
"../../../../MinimumSystem.gen/sources_1/ip/bf_sub/sim/bf_sub.v" \
"../../../../MinimumSystem.gen/sources_1/ip/bf_mul/sim/bf_mul.v" \
"../../../../Laynernorm.srcs/sources_1/new/align_fifo.v" \
"../../../../Laynernorm.srcs/sources_1/new/process_mean_top.v" \
"../../../../Laynernorm.srcs/sources_1/new/var_fifo.v" \
"../../../../Laynernorm.srcs/sources_1/new/cal_var_top.v" \
"../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v" \
"../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" \
"../../../../Laynernorm.srcs/sources_1/new/acc.v" \
"../../../../Laynernorm.srcs/sources_1/new/acc_fifo.v" \
"../../../../Laynernorm.srcs/sources_1/new/add8.v" \
"../../../../Laynernorm.srcs/sources_1/new/gen_tlast.v" \
"../../../../Laynernorm.srcs/sources_1/new/accumulator.v" \
"../../../../Laynernorm.gen/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v" \
"../../../../Laynernorm.gen/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v" \
"../../../../Laynernorm.gen/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v" \
"../../../../Laynernorm.gen/sources_1/ip/axis_broadcaster_0/sim/axis_broadcaster_0.v" \
"../../../../Laynernorm.srcs/sources_1/new/axis_broadcaster_top.v" \
"../../../../RMSnorm.gen/sources_1/ip/bf_add/sim/bf_add.v" \
"../../../../Laynernorm.srcs/sources_1/new/bf_fifo.v" \
"../../../../Laynernorm.srcs/sources_1/import/rms_sqrt_top/inv_fifo.v" \
"../../../../Laynernorm.srcs/sources_1/import/rms_sqrt_top/inv_sqrt.v" \
"../../../../Laynernorm.srcs/sources_1/import/rms_sqrt_top/inv_sqrt_top.v" \
"../../../../Laynernorm.srcs/sources_1/import/rms_sqrt_top/rms_norm_top.v" \
"../../../../Laynernorm.srcs/sources_1/import/parallel_squarev2.v" \
"../../../../Laynernorm.srcs/sources_1/import/squaresum_acc.v" \
"../../../../Laynernorm.srcs/sources_1/import/sum_keep.v" \
"../../../../Laynernorm.srcs/sources_1/new/rms_sum_nofifo.v" \
"../../../../Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_process_mean_top_0_0/sim/Layernorm_process_mean_top_0_0.v" \
"../../../../Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_cal_var_top_0_0/sim/Layernorm_cal_var_top_0_0.v" \
"../../../../Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_accumulator_0_0/sim/Layernorm_accumulator_0_0.v" \
"../../../../Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_axis_broadcaster_top_0_0/sim/Layernorm_axis_broadcaster_top_0_0.v" \
"../../../../Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_rms_norm_top_0_0/sim/Layernorm_rms_norm_top_0_0.v" \
"../../../../Laynernorm.ip_user_files/bd/Layernorm/sim/Layernorm.v" \
"../../../../Laynernorm.ip_user_files/bd/Layernorm/ip/Layernorm_rms_sum_nofifo_0_0/sim/Layernorm_rms_sum_nofifo_0_0.v" \
"../../../../Laynernorm.gen/sources_1/bd/Layernorm/hdl/Layernorm_wrapper.v" \
"../../../../Laynernorm.srcs/sources_1/new/Layer_matrix_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
