// Seed: 545003139
module module_0 (
    input supply0 id_0
);
  supply1 [1 'b0 : -1] id_2;
  logic [1 : 1] id_3;
  always_comb $clog2(24);
  ;
  assign module_1.id_2 = 0;
  assign id_2 = -1;
  assign module_2.id_1 = 0;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    input  tri1  id_2
    , id_5,
    output tri0  id_3
);
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    output tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    output wor id_3,
    input tri id_4,
    input wor id_5,
    input wire id_6,
    input wor id_7,
    output uwire id_8
    , id_15,
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11
    , id_16,
    output supply1 id_12,
    input tri id_13
);
  assign id_8 = id_10 * 1'b0 << -1;
  integer id_17, id_18, id_19;
  module_0 modCall_1 (id_4);
endmodule
