{
  "module_name": "common.h",
  "hash_id": "0f1b789b6678ac02ec66332be2ec1947108510785010a428496a0af7b3baaaa6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/hfi1/common.h",
  "human_readable_source": " \n \n\n#ifndef _COMMON_H\n#define _COMMON_H\n\n#include <rdma/hfi/hfi1_user.h>\n\n \n\n \n#define IPS_PROTO_VERSION 2\n\n \n\n \n#define HFI1_CAP_USER_SHIFT      24\n#define HFI1_CAP_MASK            ((1UL << HFI1_CAP_USER_SHIFT) - 1)\n \n#define HFI1_CAP_LOCKED_SHIFT    63\n#define HFI1_CAP_LOCKED_MASK     0x1ULL\n#define HFI1_CAP_LOCKED_SMASK    (HFI1_CAP_LOCKED_MASK << HFI1_CAP_LOCKED_SHIFT)\n \n#define HFI1_CAP_MISC_SHIFT      (HFI1_CAP_USER_SHIFT * 2)\n#define HFI1_CAP_MISC_MASK       ((1ULL << (HFI1_CAP_LOCKED_SHIFT - \\\n\t\t\t\t\t   HFI1_CAP_MISC_SHIFT)) - 1)\n\n#define HFI1_CAP_KSET(cap) ({ hfi1_cap_mask |= HFI1_CAP_##cap; hfi1_cap_mask; })\n#define HFI1_CAP_KCLEAR(cap)\t\t\t\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\thfi1_cap_mask &= ~HFI1_CAP_##cap;\t\t\t\\\n\t\thfi1_cap_mask;\t\t\t\t\t\t\\\n\t})\n#define HFI1_CAP_USET(cap)\t\t\t\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\thfi1_cap_mask |= (HFI1_CAP_##cap << HFI1_CAP_USER_SHIFT); \\\n\t\thfi1_cap_mask;\t\t\t\t\t\t\\\n\t\t})\n#define HFI1_CAP_UCLEAR(cap)\t\t\t\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\thfi1_cap_mask &= ~(HFI1_CAP_##cap << HFI1_CAP_USER_SHIFT); \\\n\t\thfi1_cap_mask;\t\t\t\t\t\t\\\n\t})\n#define HFI1_CAP_SET(cap)\t\t\t\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\thfi1_cap_mask |= (HFI1_CAP_##cap | (HFI1_CAP_##cap <<\t\\\n\t\t\t\t\t\t  HFI1_CAP_USER_SHIFT)); \\\n\t\thfi1_cap_mask;\t\t\t\t\t\t\\\n\t})\n#define HFI1_CAP_CLEAR(cap)\t\t\t\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\thfi1_cap_mask &= ~(HFI1_CAP_##cap |\t\t\t\\\n\t\t\t\t  (HFI1_CAP_##cap << HFI1_CAP_USER_SHIFT)); \\\n\t\thfi1_cap_mask;\t\t\t\t\t\t\\\n\t})\n#define HFI1_CAP_LOCK()\t\t\t\t\t\t\t\\\n\t({ hfi1_cap_mask |= HFI1_CAP_LOCKED_SMASK; hfi1_cap_mask; })\n#define HFI1_CAP_LOCKED() (!!(hfi1_cap_mask & HFI1_CAP_LOCKED_SMASK))\n \n#define HFI1_CAP_WRITABLE_MASK   (HFI1_CAP_SDMA_AHG |\t\t\t\\\n\t\t\t\t  HFI1_CAP_HDRSUPP |\t\t\t\\\n\t\t\t\t  HFI1_CAP_MULTI_PKT_EGR |\t\t\\\n\t\t\t\t  HFI1_CAP_NODROP_RHQ_FULL |\t\t\\\n\t\t\t\t  HFI1_CAP_NODROP_EGR_FULL |\t\t\\\n\t\t\t\t  HFI1_CAP_ALLOW_PERM_JKEY |\t\t\\\n\t\t\t\t  HFI1_CAP_STATIC_RATE_CTRL |\t\t\\\n\t\t\t\t  HFI1_CAP_PRINT_UNIMPL |\t\t\\\n\t\t\t\t  HFI1_CAP_TID_UNMAP |\t\t\t\\\n\t\t\t\t  HFI1_CAP_OPFN)\n \n#define HFI1_CAP_RESERVED_MASK   ((HFI1_CAP_SDMA |\t\t\t\\\n\t\t\t\t   HFI1_CAP_USE_SDMA_HEAD |\t\t\\\n\t\t\t\t   HFI1_CAP_EXTENDED_PSN |\t\t\\\n\t\t\t\t   HFI1_CAP_PRINT_UNIMPL |\t\t\\\n\t\t\t\t   HFI1_CAP_NO_INTEGRITY |\t\t\\\n\t\t\t\t   HFI1_CAP_PKEY_CHECK |\t\t\\\n\t\t\t\t   HFI1_CAP_TID_RDMA |\t\t\t\\\n\t\t\t\t   HFI1_CAP_OPFN |\t\t\t\\\n\t\t\t\t   HFI1_CAP_AIP) <<\t\t\t\\\n\t\t\t\t  HFI1_CAP_USER_SHIFT)\n \n#define HFI1_CAP_MUST_HAVE_KERN (HFI1_CAP_STATIC_RATE_CTRL)\n \n#define HFI1_CAP_MASK_DEFAULT    (HFI1_CAP_HDRSUPP |\t\t\t\\\n\t\t\t\t HFI1_CAP_NODROP_RHQ_FULL |\t\t\\\n\t\t\t\t HFI1_CAP_NODROP_EGR_FULL |\t\t\\\n\t\t\t\t HFI1_CAP_SDMA |\t\t\t\\\n\t\t\t\t HFI1_CAP_PRINT_UNIMPL |\t\t\\\n\t\t\t\t HFI1_CAP_STATIC_RATE_CTRL |\t\t\\\n\t\t\t\t HFI1_CAP_PKEY_CHECK |\t\t\t\\\n\t\t\t\t HFI1_CAP_MULTI_PKT_EGR |\t\t\\\n\t\t\t\t HFI1_CAP_EXTENDED_PSN |\t\t\\\n\t\t\t\t HFI1_CAP_AIP |\t\t\t\t\\\n\t\t\t\t ((HFI1_CAP_HDRSUPP |\t\t\t\\\n\t\t\t\t   HFI1_CAP_MULTI_PKT_EGR |\t\t\\\n\t\t\t\t   HFI1_CAP_STATIC_RATE_CTRL |\t\t\\\n\t\t\t\t   HFI1_CAP_PKEY_CHECK |\t\t\\\n\t\t\t\t   HFI1_CAP_EARLY_CREDIT_RETURN) <<\t\\\n\t\t\t\t  HFI1_CAP_USER_SHIFT))\n \n#define HFI1_CAP_K2U (HFI1_CAP_SDMA |\t\t\t\\\n\t\t     HFI1_CAP_EXTENDED_PSN |\t\t\\\n\t\t     HFI1_CAP_PKEY_CHECK |\t\t\\\n\t\t     HFI1_CAP_NO_INTEGRITY)\n\n#define HFI1_USER_SWVERSION ((HFI1_USER_SWMAJOR << HFI1_SWMAJOR_SHIFT) | \\\n\t\t\t     HFI1_USER_SWMINOR)\n\n \n\n \n#define RHF_PKT_LEN_SHIFT\t0\n#define RHF_PKT_LEN_MASK\t0xfffull\n#define RHF_PKT_LEN_SMASK (RHF_PKT_LEN_MASK << RHF_PKT_LEN_SHIFT)\n\n#define RHF_RCV_TYPE_SHIFT\t12\n#define RHF_RCV_TYPE_MASK\t0x7ull\n#define RHF_RCV_TYPE_SMASK (RHF_RCV_TYPE_MASK << RHF_RCV_TYPE_SHIFT)\n\n#define RHF_USE_EGR_BFR_SHIFT\t15\n#define RHF_USE_EGR_BFR_MASK\t0x1ull\n#define RHF_USE_EGR_BFR_SMASK (RHF_USE_EGR_BFR_MASK << RHF_USE_EGR_BFR_SHIFT)\n\n#define RHF_EGR_INDEX_SHIFT\t16\n#define RHF_EGR_INDEX_MASK\t0x7ffull\n#define RHF_EGR_INDEX_SMASK (RHF_EGR_INDEX_MASK << RHF_EGR_INDEX_SHIFT)\n\n#define RHF_DC_INFO_SHIFT\t27\n#define RHF_DC_INFO_MASK\t0x1ull\n#define RHF_DC_INFO_SMASK (RHF_DC_INFO_MASK << RHF_DC_INFO_SHIFT)\n\n#define RHF_RCV_SEQ_SHIFT\t28\n#define RHF_RCV_SEQ_MASK\t0xfull\n#define RHF_RCV_SEQ_SMASK (RHF_RCV_SEQ_MASK << RHF_RCV_SEQ_SHIFT)\n\n#define RHF_EGR_OFFSET_SHIFT\t32\n#define RHF_EGR_OFFSET_MASK\t0xfffull\n#define RHF_EGR_OFFSET_SMASK (RHF_EGR_OFFSET_MASK << RHF_EGR_OFFSET_SHIFT)\n#define RHF_HDRQ_OFFSET_SHIFT\t44\n#define RHF_HDRQ_OFFSET_MASK\t0x1ffull\n#define RHF_HDRQ_OFFSET_SMASK (RHF_HDRQ_OFFSET_MASK << RHF_HDRQ_OFFSET_SHIFT)\n#define RHF_K_HDR_LEN_ERR\t(0x1ull << 53)\n#define RHF_DC_UNC_ERR\t\t(0x1ull << 54)\n#define RHF_DC_ERR\t\t(0x1ull << 55)\n#define RHF_RCV_TYPE_ERR_SHIFT\t56\n#define RHF_RCV_TYPE_ERR_MASK\t0x7ul\n#define RHF_RCV_TYPE_ERR_SMASK (RHF_RCV_TYPE_ERR_MASK << RHF_RCV_TYPE_ERR_SHIFT)\n#define RHF_TID_ERR\t\t(0x1ull << 59)\n#define RHF_LEN_ERR\t\t(0x1ull << 60)\n#define RHF_ECC_ERR\t\t(0x1ull << 61)\n#define RHF_RESERVED\t\t(0x1ull << 62)\n#define RHF_ICRC_ERR\t\t(0x1ull << 63)\n\n#define RHF_ERROR_SMASK 0xffe0000000000000ull\t\t \n\n \n#define RHF_RCV_TYPE_EXPECTED 0\n#define RHF_RCV_TYPE_EAGER    1\n#define RHF_RCV_TYPE_IB       2  \n#define RHF_RCV_TYPE_ERROR    3\n#define RHF_RCV_TYPE_BYPASS   4\n#define RHF_RCV_TYPE_INVALID5 5\n#define RHF_RCV_TYPE_INVALID6 6\n#define RHF_RCV_TYPE_INVALID7 7\n\n \n#define RHF_RTE_EXPECTED_FLOW_SEQ_ERR\t0x2\n#define RHF_RTE_EXPECTED_FLOW_GEN_ERR\t0x4\n\n \n#define RHF_RTE_EAGER_NO_ERR\t\t0x0\n\n \n#define RHF_RTE_IB_NO_ERR\t\t0x0\n\n \n#define RHF_RTE_ERROR_NO_ERR\t\t0x0\n#define RHF_RTE_ERROR_OP_CODE_ERR\t0x1\n#define RHF_RTE_ERROR_KHDR_MIN_LEN_ERR\t0x2\n#define RHF_RTE_ERROR_KHDR_HCRC_ERR\t0x3\n#define RHF_RTE_ERROR_KHDR_KVER_ERR\t0x4\n#define RHF_RTE_ERROR_CONTEXT_ERR\t0x5\n#define RHF_RTE_ERROR_KHDR_TID_ERR\t0x6\n\n \n#define RHF_RTE_BYPASS_NO_ERR\t\t0x0\n\n \n#define RHF_MAX_SEQ 13\n\n \n#define HFI1_LRH_GRH 0x0003       \n#define HFI1_LRH_BTH 0x0002       \n\n \n#define SC15_PACKET 0xF\n#define SIZE_OF_CRC 1\n#define SIZE_OF_LT 1\n#define MAX_16B_PADDING 12  \n\n#define LIM_MGMT_P_KEY       0x7FFF\n#define FULL_MGMT_P_KEY      0xFFFF\n\n#define DEFAULT_P_KEY LIM_MGMT_P_KEY\n\n#define HFI1_PSM_IOC_BASE_SEQ 0x0\n\n \n#define HFI1_KDETH_BTH_SEQ_SHIFT 11\n#define HFI1_KDETH_BTH_SEQ_MASK (BIT(HFI1_KDETH_BTH_SEQ_SHIFT) - 1)\n\nstatic inline __u64 rhf_to_cpu(const __le32 *rbuf)\n{\n\treturn __le64_to_cpu(*((__le64 *)rbuf));\n}\n\nstatic inline u64 rhf_err_flags(u64 rhf)\n{\n\treturn rhf & RHF_ERROR_SMASK;\n}\n\nstatic inline u32 rhf_rcv_type(u64 rhf)\n{\n\treturn (rhf >> RHF_RCV_TYPE_SHIFT) & RHF_RCV_TYPE_MASK;\n}\n\nstatic inline u32 rhf_rcv_type_err(u64 rhf)\n{\n\treturn (rhf >> RHF_RCV_TYPE_ERR_SHIFT) & RHF_RCV_TYPE_ERR_MASK;\n}\n\n \nstatic inline u32 rhf_pkt_len(u64 rhf)\n{\n\treturn ((rhf & RHF_PKT_LEN_SMASK) >> RHF_PKT_LEN_SHIFT) << 2;\n}\n\nstatic inline u32 rhf_egr_index(u64 rhf)\n{\n\treturn (rhf >> RHF_EGR_INDEX_SHIFT) & RHF_EGR_INDEX_MASK;\n}\n\nstatic inline u32 rhf_rcv_seq(u64 rhf)\n{\n\treturn (rhf >> RHF_RCV_SEQ_SHIFT) & RHF_RCV_SEQ_MASK;\n}\n\n \nstatic inline u32 rhf_hdrq_offset(u64 rhf)\n{\n\treturn (rhf >> RHF_HDRQ_OFFSET_SHIFT) & RHF_HDRQ_OFFSET_MASK;\n}\n\nstatic inline u64 rhf_use_egr_bfr(u64 rhf)\n{\n\treturn rhf & RHF_USE_EGR_BFR_SMASK;\n}\n\nstatic inline u64 rhf_dc_info(u64 rhf)\n{\n\treturn rhf & RHF_DC_INFO_SMASK;\n}\n\nstatic inline u32 rhf_egr_buf_offset(u64 rhf)\n{\n\treturn (rhf >> RHF_EGR_OFFSET_SHIFT) & RHF_EGR_OFFSET_MASK;\n}\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}