
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013799    0.050483    0.187714    0.307279 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050483    0.000079    0.307358 v _214_/A (sg13g2_xnor2_1)
     1    0.002230    0.030476    0.065595    0.372953 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030476    0.000005    0.372959 v _300_/D (sg13g2_dfrbpq_1)
                                              0.372959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269565   clock uncertainty
                                  0.000000    0.269565   clock reconvergence pessimism
                                 -0.037068    0.232498   library hold time
                                              0.232498   data required time
---------------------------------------------------------------------------------------------
                                              0.232498   data required time
                                             -0.372959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.140461   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181340    0.300879 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.047297    0.000005    0.300884 ^ fanout76/A (sg13g2_buf_8)
     7    0.038676    0.032639    0.084541    0.385425 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.032640    0.000243    0.385668 ^ _128_/A (sg13g2_inv_2)
     5    0.020727    0.039003    0.045892    0.431559 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039003    0.000030    0.431589 v _293_/D (sg13g2_dfrbpq_1)
                                              0.431589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269539   clock uncertainty
                                  0.000000    0.269539   clock reconvergence pessimism
                                 -0.039770    0.229769   library hold time
                                              0.229769   data required time
---------------------------------------------------------------------------------------------
                                              0.229769   data required time
                                             -0.431589   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201820   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000025    0.119539 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174956    0.294495 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036199    0.000005    0.294500 v fanout76/A (sg13g2_buf_8)
     7    0.037502    0.029096    0.084266    0.378766 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.029096    0.000057    0.378822 v _192_/A (sg13g2_xnor2_1)
     1    0.002241    0.030099    0.057645    0.436468 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030099    0.000005    0.436473 v _294_/D (sg13g2_dfrbpq_2)
                                              0.436473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.268966   clock uncertainty
                                  0.000000    0.268966   clock reconvergence pessimism
                                 -0.037154    0.231813   library hold time
                                              0.231813   data required time
---------------------------------------------------------------------------------------------
                                              0.231813   data required time
                                             -0.436473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.204660   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011877    0.044778    0.183041    0.302597 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044778    0.000032    0.302629 v fanout54/A (sg13g2_buf_8)
     8    0.035723    0.028783    0.087723    0.390352 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028784    0.000283    0.390634 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003333    0.044501    0.086943    0.477577 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044501    0.000005    0.477582 ^ _219_/A (sg13g2_inv_1)
     1    0.002302    0.018661    0.029995    0.507576 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018661    0.000006    0.507582 v _301_/D (sg13g2_dfrbpq_1)
                                              0.507582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269555   clock uncertainty
                                  0.000000    0.269555   clock reconvergence pessimism
                                 -0.033323    0.236232   library hold time
                                              0.236232   data required time
---------------------------------------------------------------------------------------------
                                              0.236232   data required time
                                             -0.507582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271350   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000049    0.119563 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008986    0.036319    0.175974    0.295537 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036319    0.000018    0.295554 v fanout70/A (sg13g2_buf_8)
     5    0.027032    0.025666    0.080627    0.376181 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025666    0.000130    0.376311 v _199_/A (sg13g2_xnor2_1)
     2    0.009711    0.070233    0.088377    0.464688 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.070233    0.000012    0.464699 v _200_/B (sg13g2_xor2_1)
     1    0.002047    0.025026    0.063319    0.528018 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025026    0.000004    0.528022 v _296_/D (sg13g2_dfrbpq_1)
                                              0.528022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000049    0.119563 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269563   clock uncertainty
                                  0.000000    0.269563   clock reconvergence pessimism
                                 -0.035340    0.234223   library hold time
                                              0.234223   data required time
---------------------------------------------------------------------------------------------
                                              0.234223   data required time
                                             -0.528022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293799   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011877    0.044778    0.183041    0.302597 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044778    0.000032    0.302629 v fanout54/A (sg13g2_buf_8)
     8    0.035723    0.028783    0.087723    0.390352 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028783    0.000136    0.390488 v _195_/B (sg13g2_xor2_1)
     2    0.009616    0.045217    0.080078    0.470566 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045217    0.000027    0.470593 v _196_/B (sg13g2_xor2_1)
     1    0.003487    0.029092    0.060097    0.530690 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.029092    0.000019    0.530709 v _295_/D (sg13g2_dfrbpq_1)
                                              0.530709   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000011    0.119525 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269525   clock uncertainty
                                  0.000000    0.269525   clock reconvergence pessimism
                                 -0.036629    0.232896   library hold time
                                              0.232896   data required time
---------------------------------------------------------------------------------------------
                                              0.232896   data required time
                                             -0.530709   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297813   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000041    0.119555 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011877    0.044778    0.183041    0.302597 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044778    0.000032    0.302629 v fanout54/A (sg13g2_buf_8)
     8    0.035723    0.028783    0.087723    0.390352 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028784    0.000272    0.390624 v _206_/B (sg13g2_xnor2_1)
     2    0.009403    0.067844    0.081372    0.471996 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067844    0.000003    0.471999 v _208_/A (sg13g2_xor2_1)
     1    0.001796    0.024571    0.066148    0.538147 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024571    0.000002    0.538149 v _298_/D (sg13g2_dfrbpq_1)
                                              0.538149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268924   clock uncertainty
                                  0.000000    0.268924   clock reconvergence pessimism
                                 -0.035345    0.233579   library hold time
                                              0.233579   data required time
---------------------------------------------------------------------------------------------
                                              0.233579   data required time
                                             -0.538149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304570   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014579    0.052780    0.189316    0.308227 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.052780    0.000011    0.308238 v fanout68/A (sg13g2_buf_8)
     6    0.031402    0.027628    0.090035    0.398273 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.027628    0.000129    0.398403 v _202_/A (sg13g2_xor2_1)
     2    0.009591    0.046625    0.084305    0.482707 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046625    0.000010    0.482717 v _204_/A (sg13g2_xor2_1)
     1    0.001938    0.024920    0.058783    0.541501 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024920    0.000003    0.541504 v _297_/D (sg13g2_dfrbpq_1)
                                              0.541504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268911   clock uncertainty
                                  0.000000    0.268911   clock reconvergence pessimism
                                 -0.035455    0.233456   library hold time
                                              0.233456   data required time
---------------------------------------------------------------------------------------------
                                              0.233456   data required time
                                             -0.541504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308048   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012255    0.045894    0.183620    0.302543 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.045894    0.000031    0.302575 v fanout63/A (sg13g2_buf_8)
     6    0.030186    0.027009    0.086359    0.388934 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027009    0.000085    0.389018 v _205_/A (sg13g2_nand2_1)
     1    0.003535    0.026147    0.032502    0.421521 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.026147    0.000003    0.421524 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006760    0.050592    0.057397    0.478920 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.050592    0.000026    0.478947 v _211_/A (sg13g2_xnor2_1)
     1    0.002703    0.031338    0.067713    0.546660 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.031338    0.000009    0.546669 v _299_/D (sg13g2_dfrbpq_1)
                                              0.546669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268940   clock uncertainty
                                  0.000000    0.268940   clock reconvergence pessimism
                                 -0.037489    0.231451   library hold time
                                              0.231451   data required time
---------------------------------------------------------------------------------------------
                                              0.231451   data required time
                                             -0.546669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315219   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013799    0.050483    0.187714    0.307279 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050483    0.000092    0.307371 v output2/A (sg13g2_buf_2)
     1    0.080709    0.131036    0.175958    0.483329 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131036    0.000216    0.483545 v sign (out)
                                              0.483545   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.483545   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333545   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000051    0.119565 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014057    0.065561    0.196458    0.316023 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.065561    0.000066    0.316089 ^ _127_/A (sg13g2_inv_1)
     1    0.008190    0.038951    0.053541    0.369629 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.038951    0.000108    0.369738 v output3/A (sg13g2_buf_2)
     1    0.080875    0.131256    0.170539    0.540277 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.131256    0.000263    0.540539 v signB (out)
                                              0.540539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.540539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390539   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000553    0.400078 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003189    0.036444    0.047406    0.447484 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.036444    0.000007    0.447490 v output15/A (sg13g2_buf_2)
     1    0.083046    0.134683    0.171296    0.618787 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.134686    0.000878    0.619665 v sine_out[1] (out)
                                              0.619665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469665   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000102    0.424637 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003944    0.027512    0.042135    0.466772 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.027512    0.000017    0.466789 v output16/A (sg13g2_buf_2)
     1    0.081911    0.132855    0.165958    0.632747 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132855    0.000549    0.633296 v sine_out[20] (out)
                                              0.633296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.633296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483296   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016035    0.045449    0.192826    0.311792 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045449    0.000007    0.311799 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.003653    0.020768    0.065183    0.376982 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020768    0.000009    0.376991 v _179_/B (sg13g2_nand2_1)
     2    0.006747    0.039473    0.043670    0.420661 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.039473    0.000015    0.420676 ^ _281_/B (sg13g2_nor2_1)
     1    0.007755    0.033899    0.045209    0.465885 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033899    0.000100    0.465986 v output35/A (sg13g2_buf_2)
     1    0.082301    0.133496    0.169395    0.635381 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133497    0.000661    0.636042 v sine_out[8] (out)
                                              0.636042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000110    0.424646 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004788    0.029696    0.044606    0.469251 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.029696    0.000030    0.469282 v output11/A (sg13g2_buf_2)
     1    0.081812    0.132705    0.166925    0.636207 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.132706    0.000518    0.636725 v sine_out[16] (out)
                                              0.636725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486724   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000122    0.424658 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003727    0.030325    0.046048    0.470706 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030325    0.000013    0.470719 v output12/A (sg13g2_buf_2)
     1    0.081781    0.132658    0.167202    0.637921 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.132659    0.000508    0.638429 v sine_out[17] (out)
                                              0.638429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488429   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000077    0.424612 ^ _160_/A (sg13g2_nor2_1)
     1    0.004572    0.026270    0.049616    0.474228 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.026270    0.000025    0.474254 v output14/A (sg13g2_buf_2)
     1    0.081868    0.132781    0.165320    0.639573 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.132782    0.000535    0.640109 v sine_out[19] (out)
                                              0.640109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.640109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490109   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000041    0.311148 ^ fanout58/A (sg13g2_buf_2)
     7    0.025190    0.061560    0.113387    0.424535 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.061560    0.000079    0.424614 ^ _167_/A (sg13g2_nor2_1)
     1    0.005256    0.029800    0.051528    0.476143 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029800    0.000038    0.476181 v output19/A (sg13g2_buf_2)
     1    0.082072    0.133119    0.167205    0.643386 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133120    0.000599    0.643985 v sine_out[23] (out)
                                              0.643985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.643985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493985   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000011    0.118911 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014952    0.068996    0.198756    0.317666 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.068996    0.000012    0.317678 ^ fanout68/A (sg13g2_buf_8)
     6    0.031938    0.030618    0.092447    0.410125 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.030625    0.000312    0.410437 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003964    0.041630    0.063228    0.473665 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.041630    0.000017    0.473681 v output29/A (sg13g2_buf_2)
     1    0.083705    0.135739    0.174396    0.648077 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.135746    0.001069    0.649146 v sine_out[32] (out)
                                              0.649146   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.649146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499146   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000067    0.118966 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016035    0.045449    0.192826    0.311792 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045449    0.000007    0.311799 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.003653    0.020768    0.065183    0.376982 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020768    0.000009    0.376991 v _179_/B (sg13g2_nand2_1)
     2    0.006747    0.039473    0.043670    0.420661 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.039473    0.000014    0.420675 ^ _180_/B (sg13g2_nand2_1)
     1    0.004935    0.040523    0.058573    0.479248 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.040523    0.000032    0.479281 v output24/A (sg13g2_buf_2)
     1    0.082896    0.134463    0.173120    0.652400 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.134466    0.000848    0.653249 v sine_out[28] (out)
                                              0.653249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.653249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503249   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000041    0.398641 ^ _135_/A (sg13g2_nor2_1)
     1    0.003220    0.019592    0.034281    0.432922 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.019592    0.000004    0.432926 v _174_/A (sg13g2_nand2_1)
     1    0.003231    0.023384    0.029400    0.462326 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.023384    0.000002    0.462328 ^ _175_/B (sg13g2_nand2_1)
     1    0.004612    0.037114    0.051697    0.514025 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037114    0.000026    0.514051 v output22/A (sg13g2_buf_2)
     1    0.082419    0.133696    0.171043    0.685094 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.133698    0.000708    0.685803 v sine_out[26] (out)
                                              0.685803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535803   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000130    0.470386 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004617    0.023532    0.058103    0.528490 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.023532    0.000026    0.528516 v output13/A (sg13g2_buf_2)
     1    0.081824    0.132702    0.163960    0.692476 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132703    0.000522    0.692998 v sine_out[18] (out)
                                              0.692998   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692998   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542997   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000022    0.450475 v _284_/A (sg13g2_and2_1)
     1    0.006775    0.031048    0.081061    0.531536 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.031048    0.000072    0.531607 v output7/A (sg13g2_buf_2)
     1    0.082215    0.133348    0.167942    0.699549 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.133349    0.000634    0.700183 v sine_out[12] (out)
                                              0.700183   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700183   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550183   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000041    0.054631 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019564    0.023053    0.064883    0.119514 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023053    0.000011    0.119525 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009184    0.048569    0.182306    0.301832 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048569    0.000015    0.301847 ^ fanout72/A (sg13g2_buf_8)
     8    0.040305    0.033379    0.085708    0.387555 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033388    0.000268    0.387823 ^ fanout71/A (sg13g2_buf_8)
     8    0.035232    0.030526    0.076419    0.464242 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030526    0.000212    0.464454 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003724    0.041867    0.062159    0.526613 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.041867    0.000014    0.526627 v output28/A (sg13g2_buf_2)
     1    0.083389    0.135243    0.174223    0.700850 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135248    0.000979    0.701829 v sine_out[31] (out)
                                              0.701829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.701829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551829   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030511    0.000484    0.400009 ^ _143_/A (sg13g2_nor2_1)
     2    0.008035    0.036111    0.046304    0.446313 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036111    0.000010    0.446324 v _147_/A (sg13g2_nand2_1)
     2    0.009083    0.047969    0.052303    0.498627 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.047969    0.000064    0.498691 ^ _275_/B (sg13g2_nor2_1)
     1    0.004981    0.027560    0.040796    0.539487 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.027560    0.000032    0.539519 v output30/A (sg13g2_buf_2)
     1    0.082506    0.133798    0.166515    0.706034 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.133800    0.000725    0.706760 v sine_out[3] (out)
                                              0.706760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.706760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.556760   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000081    0.450533 v _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.047148    0.052036    0.502570 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047148    0.000096    0.502666 ^ _279_/A (sg13g2_nor2_1)
     1    0.003960    0.028146    0.042555    0.545221 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028146    0.000017    0.545237 v output34/A (sg13g2_buf_2)
     1    0.081899    0.132838    0.166253    0.711490 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.132838    0.000545    0.712035 v sine_out[7] (out)
                                              0.712035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562035   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000128    0.470384 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.005360    0.043704    0.067855    0.538239 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043704    0.000040    0.538280 v output23/A (sg13g2_buf_2)
     1    0.082462    0.133789    0.174264    0.712544 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.133791    0.000722    0.713266 v sine_out[27] (out)
                                              0.713266   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713266   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563266   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030510    0.000318    0.399843 ^ _255_/A (sg13g2_nor4_1)
     1    0.003439    0.032396    0.040920    0.440763 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032396    0.000006    0.440768 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005748    0.071605    0.072752    0.513520 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071605    0.000048    0.513569 ^ output4/A (sg13g2_buf_2)
     1    0.083437    0.175390    0.203002    0.716571 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.175449    0.001002    0.717573 ^ sine_out[0] (out)
                                              0.717573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.717573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567573   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000081    0.450533 v _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.047148    0.052036    0.502570 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047149    0.000166    0.502735 ^ _277_/A (sg13g2_nor2_1)
     1    0.005552    0.032340    0.046734    0.549469 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.032340    0.000046    0.549515 v output32/A (sg13g2_buf_2)
     1    0.082202    0.133335    0.168547    0.718062 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.133337    0.000640    0.718702 v sine_out[5] (out)
                                              0.718702   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.718702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.568702   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030511    0.000484    0.400009 ^ _143_/A (sg13g2_nor2_1)
     2    0.008035    0.036111    0.046304    0.446313 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036111    0.000030    0.446344 v _144_/B (sg13g2_nand2_1)
     2    0.006883    0.042219    0.050037    0.496381 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042219    0.000011    0.496392 ^ _212_/B (sg13g2_nor2_1)
     2    0.009343    0.039083    0.050443    0.546835 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039083    0.000024    0.546859 v output26/A (sg13g2_buf_2)
     1    0.082526    0.133870    0.172103    0.718962 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.133872    0.000724    0.719686 v sine_out[2] (out)
                                              0.719686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.719686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569686   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000081    0.450533 v _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.047148    0.052036    0.502570 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047149    0.000201    0.502770 ^ _278_/A (sg13g2_nor2_1)
     1    0.007077    0.036454    0.050734    0.553505 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.036454    0.000082    0.553586 v output33/A (sg13g2_buf_2)
     1    0.082159    0.133281    0.170495    0.724081 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.133282    0.000627    0.724708 v sine_out[6] (out)
                                              0.724708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.724708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574708   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000087    0.398687 ^ _150_/A (sg13g2_and2_1)
     3    0.010946    0.055596    0.101457    0.500144 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.055596    0.000050    0.500195 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003294    0.019986    0.063643    0.563838 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019986    0.000008    0.563846 v output18/A (sg13g2_buf_2)
     1    0.081998    0.132965    0.162400    0.726246 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.132966    0.000576    0.726822 v sine_out[22] (out)
                                              0.726822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.726822   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576822   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000087    0.398687 ^ _150_/A (sg13g2_and2_1)
     3    0.010946    0.055596    0.101457    0.500144 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.055596    0.000044    0.500188 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.003566    0.020712    0.064867    0.565056 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020712    0.000012    0.565067 v output17/A (sg13g2_buf_2)
     1    0.081954    0.132899    0.162713    0.727780 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.132900    0.000563    0.728343 v sine_out[21] (out)
                                              0.728343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.728343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578343   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030513    0.000629    0.400154 ^ _130_/B (sg13g2_nor2_1)
     2    0.011136    0.042263    0.050299    0.450453 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042263    0.000081    0.450533 v _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.047148    0.052036    0.502570 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047150    0.000208    0.502778 ^ _276_/A (sg13g2_nor2_1)
     1    0.008259    0.039773    0.053832    0.556610 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.039773    0.000115    0.556725 v output31/A (sg13g2_buf_2)
     1    0.082246    0.133431    0.172174    0.728900 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133432    0.000654    0.729553 v sine_out[4] (out)
                                              0.729553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.729553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579553   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030511    0.000484    0.400009 ^ _143_/A (sg13g2_nor2_1)
     2    0.008035    0.036111    0.046304    0.446313 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036111    0.000010    0.446324 v _147_/A (sg13g2_nand2_1)
     2    0.009083    0.047969    0.052303    0.498627 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.047969    0.000042    0.498669 ^ _149_/B (sg13g2_nand2_1)
     1    0.005124    0.042406    0.062313    0.560982 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.042406    0.000036    0.561018 v output10/A (sg13g2_buf_2)
     1    0.082171    0.133322    0.173380    0.734398 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.133324    0.000631    0.735029 v sine_out[15] (out)
                                              0.735029   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.735029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585029   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030511    0.000484    0.400009 ^ _143_/A (sg13g2_nor2_1)
     2    0.008035    0.036111    0.046304    0.446313 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036111    0.000030    0.446344 v _144_/B (sg13g2_nand2_1)
     2    0.006883    0.042219    0.050037    0.496381 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042219    0.000015    0.496395 ^ _145_/B (sg13g2_nand2_1)
     1    0.006534    0.049200    0.066417    0.562812 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.049200    0.000066    0.562878 v output9/A (sg13g2_buf_2)
     1    0.082215    0.133416    0.176699    0.739578 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.133417    0.000644    0.740222 v sine_out[14] (out)
                                              0.740222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.740222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590222   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000566    0.400091 ^ _131_/B (sg13g2_or2_1)
     6    0.023336    0.100615    0.122908    0.522999 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100615    0.000062    0.523062 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003566    0.033779    0.052603    0.575665 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033779    0.000012    0.575676 v output36/A (sg13g2_buf_2)
     1    0.082029    0.133065    0.169089    0.744765 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133066    0.000586    0.745351 v sine_out[9] (out)
                                              0.745351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595351   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000566    0.400091 ^ _131_/B (sg13g2_or2_1)
     6    0.023336    0.100615    0.122908    0.522999 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100615    0.000040    0.523040 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.003588    0.033834    0.052679    0.575718 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033834    0.000012    0.575730 v output5/A (sg13g2_buf_2)
     1    0.082332    0.133545    0.169391    0.745121 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133546    0.000671    0.745791 v sine_out[10] (out)
                                              0.745791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595791   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000566    0.400091 ^ _131_/B (sg13g2_or2_1)
     6    0.023336    0.100615    0.122908    0.522999 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100615    0.000079    0.523078 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.004008    0.034883    0.054139    0.577217 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.034883    0.000017    0.577234 v output8/A (sg13g2_buf_2)
     1    0.082289    0.133482    0.169851    0.747085 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.133484    0.000668    0.747753 v sine_out[13] (out)
                                              0.747753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.747753   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597753   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000040    0.118940 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012694    0.060321    0.192167    0.311107 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060321    0.000035    0.311142 ^ fanout59/A (sg13g2_buf_8)
     8    0.032602    0.030509    0.088383    0.399525 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030512    0.000566    0.400091 ^ _131_/B (sg13g2_or2_1)
     6    0.023336    0.100615    0.122908    0.522999 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.100615    0.000079    0.523078 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.004167    0.035280    0.054691    0.577769 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.035280    0.000020    0.577789 v output6/A (sg13g2_buf_2)
     1    0.082159    0.133277    0.169928    0.747718 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.133278    0.000627    0.748344 v sine_out[11] (out)
                                              0.748344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.748344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598344   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000099    0.470355 ^ _168_/A (sg13g2_nor2_1)
     2    0.006257    0.031556    0.040537    0.510892 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.031556    0.000002    0.510894 v _169_/B (sg13g2_nand2_1)
     1    0.003420    0.028922    0.037958    0.548852 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.028922    0.000004    0.548856 ^ _170_/B (sg13g2_nand2_1)
     1    0.003701    0.033043    0.049738    0.598595 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.033043    0.000013    0.598607 v output20/A (sg13g2_buf_2)
     1    0.082115    0.133200    0.168809    0.767417 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.133201    0.000613    0.768030 v sine_out[24] (out)
                                              0.768030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.768030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618030   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000099    0.470355 ^ _168_/A (sg13g2_nor2_1)
     2    0.006257    0.031556    0.040537    0.510892 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.031556    0.000005    0.510897 v _171_/B (sg13g2_nand2_1)
     1    0.003899    0.031015    0.039382    0.550279 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.031015    0.000010    0.550289 ^ _172_/B (sg13g2_nand2_1)
     1    0.004091    0.035257    0.052093    0.602382 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035257    0.000019    0.602401 v output21/A (sg13g2_buf_2)
     1    0.082159    0.133277    0.169917    0.772317 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.133278    0.000627    0.772944 v sine_out[25] (out)
                                              0.772944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.772944   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622944   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000042    0.470299 ^ _181_/A (sg13g2_and2_1)
     4    0.013629    0.067620    0.108557    0.578856 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.067620    0.000017    0.578873 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.002699    0.025874    0.040290    0.619163 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.025874    0.000001    0.619164 v output25/A (sg13g2_buf_2)
     1    0.083164    0.134831    0.166296    0.785460 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.134836    0.000915    0.786375 v sine_out[29] (out)
                                              0.786375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.786375   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636375   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014642    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000350    0.000175    0.000175 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.019998    0.022218    0.054416    0.054591 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022218    0.000050    0.054640 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017972    0.022340    0.064259    0.118899 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022340    0.000024    0.118924 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012628    0.060068    0.191977    0.310901 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060068    0.000032    0.310933 ^ fanout63/A (sg13g2_buf_8)
     6    0.030709    0.029706    0.087667    0.398600 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.029706    0.000085    0.398685 ^ fanout62/A (sg13g2_buf_8)
     8    0.027402    0.026888    0.071571    0.470256 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026888    0.000042    0.470299 ^ _181_/A (sg13g2_and2_1)
     4    0.013629    0.067620    0.108557    0.578856 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.067620    0.000003    0.578859 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.003777    0.028218    0.043538    0.622397 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.028218    0.000014    0.622411 v output27/A (sg13g2_buf_2)
     1    0.083207    0.134909    0.167466    0.789877 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.134913    0.000929    0.790806 v sine_out[30] (out)
                                              0.790806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.790806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.640806   slack (MET)



