### Hi there ğŸ‘‹

I'm currently studying Computer Engineering at Univeristy of Palermo (UNIPA). I love hardware related stuffs, in particular **chip design** ğŸ’» â¤ï¸.

### Contact me:

  

---

### ğŸ“š Currently self learning:

  * RISC-V ISA
  * Advanced Computer Architecture 
  * Advanced Digital Design 
  * FPGAs stuff

---

### âœ”ï¸ Already learned (at University):

  * Basic ARM ISA
  * Basic Computer Architecture
  * Basic Digital Design
  * C language
  * System Verilog HDL

---

### ğŸ‘€ Interests:

  * Hardware
  * FPGAs
  * ASICs

---

### ğŸ¯ Future subjects to study:

  * C++ language
  * Pyton language
  * System Verilog for **verification**
  * Micro electronics
  
### âš™ï¸ Future project i'd like to do:

  * GPU on FPGA
  * Crypto Miner on FPGA
  * Other CPU project
  * Chip layout design

===


[![My GitHub Stats](https://github-readme-stats.vercel.app/api/?username=GabbedT&count_private=true&theme=tokyonight&showicons=true)]() [![My GitHub Language Stats](https://github-readme-stats.vercel.app/api/top-langs/?username=jasongaylord&langs_count=5&theme=tokyonight)]()



