#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jan 04 23:16:50 2020
# Process ID: 13308
# Current directory: C:/Users/HP/Desktop/os-app
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16044 C:\Users\HP\Desktop\os-app\os-app.xpr
# Log file: C:/Users/HP/Desktop/os-app/vivado.log
# Journal file: C:/Users/HP/Desktop/os-app\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/Desktop/os-app/os-app.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 844.621 ; gain = 136.348
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Jan 04 23:20:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/os-app/os-app.runs/synth_1/runme.log
[Sat Jan 04 23:20:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/HP/Desktop/os-app/os-app.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292708830A
set_property PROGRAM.FILE {C:/Users/HP/Desktop/os-app/os-app.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/HP/Desktop/os-app/os-app.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292708830A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292708830A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/HP/Desktop/os-app/os-app.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Jan 05 10:20:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/os-app/os-app.runs/synth_1/runme.log
[Sun Jan 05 10:20:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/HP/Desktop/os-app/os-app.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/knief.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module knief
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/bin8421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin8421
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/object.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module object
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appvga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module appvga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module appcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/os.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module os
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/USB_mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USB_mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/option.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module option
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol control_clk, assumed default net type wire [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:45]
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:46]
ERROR: [VRFC 10-2063] Module <USB_mouse> not found while processing module instance <m3> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:56]
ERROR: [VRFC 10-2063] Module <os> not found while processing module instance <m4> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-2063] Module <mouse> not found while processing module instance <m6> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:59]
ERROR: [VRFC 10-2063] Module <option> not found while processing module instance <m8> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:61]
ERROR: [VRFC 10-2063] Module <app> not found while processing module instance <m9> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/knief.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module knief
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/bin8421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin8421
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/object.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module object
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appvga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module appvga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module appcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/os.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module os
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/USB_mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USB_mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/option.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module option
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol control_clk, assumed default net type wire [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:45]
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:46]
ERROR: [VRFC 10-2063] Module <USB_mouse> not found while processing module instance <m3> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:56]
ERROR: [VRFC 10-2063] Module <os> not found while processing module instance <m4> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:57]
ERROR: [VRFC 10-2063] Module <mouse> not found while processing module instance <m6> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:59]
ERROR: [VRFC 10-2063] Module <option> not found while processing module instance <m8> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:61]
ERROR: [VRFC 10-2063] Module <app> not found while processing module instance <m9> [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top vga_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v" Line 1. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v" Line 1. Module vga doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xsim.dir/vga_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 10:25:25 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.098 ; gain = 33.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir D:/xilinx_sim_lib [current_project]
launch_simulation -install_path D:/ModelSim/win32pe
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xelab.pb
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Reading D:/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {vga_tb_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 10:27:34 on Jan 05,2020
# vlog -64 -incr -work xil_defaultlib ../../../os-app.srcs/sources_1/new/vga.v ../../../os-app.srcs/sim_1/new/TB.v 
# -- Compiling module vga
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# End time: 10:27:34 on Jan 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 10:27:34 on Jan 05,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:27:35 on Jan 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.098 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '21' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Program launched (PID=19948)
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.098 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v w ]
add_files -fileset sim_1 C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v
update_compile_order -fileset sim_1
set_property target_simulator XSim [current_project]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v" Line 1. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v" Line 1. Module vga doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xsim.dir/vga_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 10:36:54 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ps2_trans_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top ps2_trans_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ps2_trans_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj ps2_trans_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans_tb
INFO: [VRFC 10-2458] undeclared symbol data_out_oe, assumed default net type wire [C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ps2_trans_tb_behav xil_defaultlib.ps2_trans_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_trans
Compiling module xil_defaultlib.ps2_trans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ps2_trans_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xsim.dir/ps2_trans_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 10:41:13 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ps2_trans_tb_behav -key {Behavioral:sim_1:Functional:ps2_trans_tb} -tclbatch {ps2_trans_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ps2_trans_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ps2_trans_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ps2_trans_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj ps2_trans_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans_tb
INFO: [VRFC 10-2458] undeclared symbol data_out_oe, assumed default net type wire [C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ps2_trans_tb_behav xil_defaultlib.ps2_trans_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_trans
Compiling module xil_defaultlib.ps2_trans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ps2_trans_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xsim.dir/ps2_trans_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 10:50:04 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ps2_trans_tb_behav -key {Behavioral:sim_1:Functional:ps2_trans_tb} -tclbatch {ps2_trans_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ps2_trans_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ps2_trans_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ps2_trans_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj ps2_trans_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ps2_trans_tb_behav xil_defaultlib.ps2_trans_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_trans
Compiling module xil_defaultlib.ps2_trans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ps2_trans_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xsim.dir/ps2_trans_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 10:53:14 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ps2_trans_tb_behav -key {Behavioral:sim_1:Functional:ps2_trans_tb} -tclbatch {ps2_trans_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ps2_trans_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ps2_trans_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ps2_trans_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj ps2_trans_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ps2_trans_tb_behav xil_defaultlib.ps2_trans_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_trans
Compiling module xil_defaultlib.ps2_trans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ps2_trans_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xsim.dir/ps2_trans_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 10:54:53 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ps2_trans_tb_behav -key {Behavioral:sim_1:Functional:ps2_trans_tb} -tclbatch {ps2_trans_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ps2_trans_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ps2_trans_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ps2_trans_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
"xvlog -m64 --relax -prj ps2_trans_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/ps2_trans_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_trans_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 28ee6b68294645e79b2121c9804f9062 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ps2_trans_tb_behav xil_defaultlib.ps2_trans_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v" Line 1. Module ps2_trans doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_trans
Compiling module xil_defaultlib.ps2_trans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ps2_trans_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xsim.dir/ps2_trans_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 05 10:55:59 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ps2_trans_tb_behav -key {Behavioral:sim_1:Functional:ps2_trans_tb} -tclbatch {ps2_trans_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ps2_trans_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ps2_trans_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path D:/ModelSim/win32pe
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav/xelab.pb
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'ps2_trans_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Reading D:/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {ps2_trans_tb_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 10:59:48 on Jan 05,2020
# vlog -64 -incr -work xil_defaultlib ../../../os-app.srcs/sources_1/new/PS2_trans.v ../../../os-app.srcs/sim_1/new/ps2_trans_tb.v 
# -- Compiling module ps2_trans
# -- Compiling module ps2_trans_tb
# 
# Top level modules:
# 	ps2_trans_tb
# End time: 10:59:48 on Jan 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 10:59:48 on Jan 05,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:59:48 on Jan 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.766 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '12' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/os-app/os-app.sim/sim_1/behav'
Program launched (PID=21928)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1037.766 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/USB_mouse_tb.v w ]
add_files -fileset sim_1 C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/USB_mouse_tb.v
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/HP/Desktop/os-app/os-app.srcs/sim_1/new/USB_mouse_tb.v
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292708830A
set_property PROGRAM.FILE {C:/Users/HP/Desktop/os-app/os-app.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/HP/Desktop/os-app/os-app.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292708830A
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:57 ; elapsed = 12:27:38 . Memory (MB): peak = 1067.371 ; gain = 860.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga' (1#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/vga.v:1]
INFO: [Synth 8-638] synthesizing module 'display7' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:1]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
	Parameter div bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (2#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:32]
WARNING: [Synth 8-387] label required on module instance [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:45]
INFO: [Synth 8-638] synthesizing module 'bin8421' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/bin8421.v:1]
INFO: [Synth 8-256] done synthesizing module 'bin8421' (3#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/bin8421.v:1]
WARNING: [Synth 8-387] label required on module instance [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:46]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:49]
INFO: [Synth 8-256] done synthesizing module 'display7' (4#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/display7.v:1]
INFO: [Synth 8-638] synthesizing module 'USB_mouse' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/USB_mouse.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter SEND_RESET bound to: 4'b0001 
	Parameter WAIT_ACKNOWLEDGE1 bound to: 4'b0010 
	Parameter WAIT_SELF_TEST bound to: 4'b0011 
	Parameter WAIT_MOUSE_ID bound to: 4'b0100 
	Parameter ENABLE_DATA_REPORT bound to: 4'b0101 
	Parameter WAIT_ACKNOWLEDGE2 bound to: 4'b0110 
	Parameter GET_DATA1 bound to: 4'b0111 
	Parameter GET_DATA2 bound to: 4'b1000 
	Parameter GET_DATA3 bound to: 4'b1001 
INFO: [Synth 8-638] synthesizing module 'ps2_trans' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter WAIT_IO bound to: 4'b0001 
	Parameter DATA_IN bound to: 4'b0010 
	Parameter DATA_OUT bound to: 4'b0011 
	Parameter INITIALIZE bound to: 4'b0100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v:59]
INFO: [Synth 8-256] done synthesizing module 'ps2_trans' (5#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/PS2_trans.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/USB_mouse.v:85]
INFO: [Synth 8-256] done synthesizing module 'USB_mouse' (6#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/USB_mouse.v:1]
INFO: [Synth 8-638] synthesizing module 'os' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/os.v:1]
	Parameter open bound to: 4'b0000 
	Parameter desk bound to: 4'b0001 
	Parameter start bound to: 4'b0010 
	Parameter close bound to: 4'b0011 
	Parameter app bound to: 4'b0100 
	Parameter camera bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/os.v:38]
INFO: [Synth 8-256] done synthesizing module 'os' (7#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/os.v:1]
INFO: [Synth 8-638] synthesizing module 'divider__parameterized0' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider__parameterized0' (7#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
INFO: [Synth 8-638] synthesizing module 'mouse' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/mouse.v:1]
INFO: [Synth 8-638] synthesizing module 'divider__parameterized1' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
	Parameter div bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider__parameterized1' (7#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
INFO: [Synth 8-638] synthesizing module 'divider__parameterized2' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
	Parameter div bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider__parameterized2' (7#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
INFO: [Synth 8-256] done synthesizing module 'mouse' (8#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/mouse.v:1]
INFO: [Synth 8-638] synthesizing module 'divider__parameterized3' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
	Parameter div bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider__parameterized3' (8#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/divider.v:1]
INFO: [Synth 8-638] synthesizing module 'option' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/option.v:1]
	Parameter open bound to: 4'b0000 
	Parameter desk bound to: 4'b0001 
	Parameter start bound to: 4'b0010 
	Parameter close bound to: 4'b0011 
	Parameter app bound to: 4'b0100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/option.v:20]
INFO: [Synth 8-256] done synthesizing module 'option' (9#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/option.v:1]
INFO: [Synth 8-638] synthesizing module 'app' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/app.v:1]
INFO: [Synth 8-638] synthesizing module 'appvga' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appvga.v:1]
INFO: [Synth 8-256] done synthesizing module 'appvga' (10#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appvga.v:1]
INFO: [Synth 8-638] synthesizing module 'appcontrol' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appcontrol.v:1]
	Parameter stop bound to: 4'b0000 
	Parameter start bound to: 4'b0001 
	Parameter reset bound to: 4'b0010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appcontrol.v:24]
WARNING: [Synth 8-5788] Register machine_reset_reg in module appcontrol is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appcontrol.v:27]
WARNING: [Synth 8-5788] Register machine_en_reg in module appcontrol is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appcontrol.v:28]
INFO: [Synth 8-256] done synthesizing module 'appcontrol' (11#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/appcontrol.v:1]
INFO: [Synth 8-638] synthesizing module 'knief' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/knief.v:1]
	Parameter base bound to: 5'b10100 
	Parameter auto bound to: 1 - type: integer 
	Parameter manip bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'knief' (12#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/knief.v:1]
INFO: [Synth 8-638] synthesizing module 'object' [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/object.v:1]
INFO: [Synth 8-256] done synthesizing module 'object' (13#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/object.v:1]
INFO: [Synth 8-256] done synthesizing module 'app' (14#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/app.v:1]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/HP/Desktop/os-app/os-app.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:01 ; elapsed = 12:27:42 . Memory (MB): peak = 1262.625 ; gain = 1055.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:02 ; elapsed = 12:27:43 . Memory (MB): peak = 1262.625 ; gain = 1055.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/HP/Desktop/os-app/os-app.srcs/constrs_1/new/klb.xdc]
WARNING: [Vivado 12-507] No nets matched 'yes_IBUF'. [C:/Users/HP/Desktop/os-app/os-app.srcs/constrs_1/new/klb.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/HP/Desktop/os-app/os-app.srcs/constrs_1/new/klb.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/HP/Desktop/os-app/os-app.srcs/constrs_1/new/klb.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:07:29 ; elapsed = 12:28:03 . Memory (MB): peak = 1711.852 ; gain = 1505.055
49 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.852 ; gain = 674.086
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 05 12:32:18 2020...
