$date
	Thu Dec 10 11:43:39 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! andres $end
$var wire 32 " clk [31:0] $end
$var wire 32 # oro [31:0] $end
$var reg 32 $ clk_d [31:0] $end
$var integer 32 % i [31:0] $end
$var reg 32 & oro_d [31:0] $end
$var reg 32 ' res [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#5
b1 $
b1 "
#10
b0 $
b0 "
#15
b1 $
b1 "
#20
b1 %
b0 $
b0 "
#25
b1 $
b1 "
#30
b0 $
b0 "
#31
b1 &
b1 #
#35
1!
b1 $
b1 "
#40
0!
b10 %
b0 $
b0 "
#45
1!
b1 $
b1 "
#46
0!
b10 &
b10 #
#50
b0 $
b0 "
#55
b1 $
b1 "
#60
b11 &
b11 #
b11 %
b0 $
b0 "
#65
1!
b1 $
b1 "
#70
0!
b0 $
b0 "
#75
1!
b1 $
b1 "
#76
0!
b100 &
b100 #
#80
b100 %
b0 $
b0 "
#85
b1 $
b1 "
#90
b0 $
b0 "
#91
b101 &
b101 #
#95
1!
b1 $
b1 "
#100
0!
b101 %
b0 $
b0 "
#105
1!
b1 $
b1 "
#106
0!
b110 &
b110 #
#110
b0 $
b0 "
#115
b1 $
b1 "
#120
b111 &
b111 #
b110 %
b0 $
b0 "
#125
1!
b1 $
b1 "
#130
0!
b0 $
b0 "
#135
1!
b1 $
b1 "
#136
0!
b1000 &
b1000 #
#140
b111 %
b0 $
b0 "
#145
b1 $
b1 "
#150
b0 $
b0 "
#151
b1001 &
b1001 #
#155
1!
b1 $
b1 "
#160
0!
b1000 %
b0 $
b0 "
#165
1!
b1 $
b1 "
#170
0!
b0 $
b0 "
#175
1!
b1 $
b1 "
#180
0!
b1001 %
b0 $
b0 "
#185
1!
b1 $
b1 "
#190
0!
b0 $
b0 "
#195
1!
b1 $
b1 "
#200
0!
b1010 %
b0 $
b0 "
