{"vcs1":{"timestamp_begin":1731515853.495198752, "rt":1.62, "ut":0.25, "st":0.23}}
{"vcselab":{"timestamp_begin":1731515855.190068461, "rt":1.19, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1731515856.449907539, "rt":0.32, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731515852.870922543}
{"VCS_COMP_START_TIME": 1731515852.870922543}
{"VCS_COMP_END_TIME": 1731515858.160086920}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333036}}
{"stitch_vcselab": {"peak_mem": 231560}}
