
*** Running vivado
    with args -log xdma_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xdma_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xdma_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1123.770 ; gain = 193.281 ; free physical = 8210 ; free virtual = 22136
INFO: [Synth 8-638] synthesizing module 'xdma_0' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/synth/xdma_0.v:64]
INFO: [Synth 8-638] synthesizing module 'xdma_0_core_top' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_core_top.sv:60]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOAsync' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOAsync' (1#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 5, nWords: 1, wSize: 5, memSize: 5
ARead Node size: 5, nWords: 1, wSize: 5, memSize: 5
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead' (7#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO' (8#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
ARead Node size: 16, nWords: 1, wSize: 16, memSize: 16
AWrite Node size: 16, nWords: 1, wSize: 16, memSize: 16
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOAsync__parameterized0' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOAsync__parameterized0' (10#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized0' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized0' (10#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized0' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized0' (10#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_bram_wrap' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_0_blk_mem_64_reg_be' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_1/synth/xdma_0_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_blk_mem_64_reg_be' (20#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_1/synth/xdma_0_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_bram_wrap' (21#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized1' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized1' (21#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized2' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized2' (22#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized3' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized3' (22#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized4' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized4' (22#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized5' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized5' (24#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized6' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized6' (24#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized7' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead__parameterized7' (24#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_fifo_64x512_wrap' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:177]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized0' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_bram_wrap__parameterized0' (25#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_dma_fifo_64x512_wrap' (26#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:177]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_fifo_wrap' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_fifo_wrap.v:56]
INFO: [Synth 8-638] synthesizing module 'xdma_0_fifo_generator_64_parity_v7' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_2/synth/xdma_0_fifo_generator_64_parity_v7.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_fifo_generator_64_parity_v7' (48#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_2/synth/xdma_0_fifo_generator_64_parity_v7.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_fifo_wrap' (49#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_fifo_wrap.v:56]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized1' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized1' (51#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized2' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized2' (51#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized3' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized3' (51#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFOHead2' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:926]
ARead Node size: 127, nWords: 1, wSize: 127, memSize: 127
AWrite Node size: 127, nWords: 1, wSize: 127, memSize: 127
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFOHead2' (52#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:926]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_mem_simple_dport_bram' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:389]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_mem_simple_dport_bram' (54#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/dma_bram_wrap.sv:389]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized4' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized4' (58#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized5' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-256] done synthesizing module 'xdma_v3_0_1_GenericFIFO__parameterized5' (58#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ipshared/be6f/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/home/dr/Programs/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (63#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_to_pcie3_wrapper' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:58]
INFO: [Synth 8-638] synthesizing module 'xdma_0_axi_stream_intf' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_axi_stream_intf.sv:58]
INFO: [Synth 8-638] synthesizing module 'xdma_0_rx_demux' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_rx_demux.sv:78]
INFO: [Synth 8-638] synthesizing module 'pcie2_fifo_generator_dma_cpl' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'pcie2_fifo_generator_dma_cpl' (69#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:79]
INFO: [Synth 8-638] synthesizing module 'pcie2_fifo_generator_tgt_brdg' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'pcie2_fifo_generator_tgt_brdg' (71#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xdma_0_rx_destraddler' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v2_0/hdl/verilog/xdma_0_rx_destraddler.sv:79]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_rx_destraddler' (72#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v2_0/hdl/verilog/xdma_0_rx_destraddler.sv:79]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_rx_demux' (73#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_rx_demux.sv:78]
INFO: [Synth 8-638] synthesizing module 'xdma_0_tx_mux' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_tx_mux.sv:77]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_tx_mux' (74#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_tx_mux.sv:77]
INFO: [Synth 8-638] synthesizing module 'xdma_0_dma_req' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_dma_req.sv:76]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_dma_req' (75#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_dma_req.sv:76]
INFO: [Synth 8-638] synthesizing module 'xdma_0_dma_cpl' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_dma_cpl.sv:76]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_dma_cpl' (76#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_dma_cpl.sv:76]
INFO: [Synth 8-638] synthesizing module 'xdma_0_tgt_req' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_tgt_req.sv:76]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_tgt_req' (77#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_tgt_req.sv:76]
INFO: [Synth 8-638] synthesizing module 'xdma_0_tgt_cpl' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_tgt_cpl.sv:77]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_tgt_cpl' (78#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_tgt_cpl.sv:77]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_axi_stream_intf' (79#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_axi_stream_intf.sv:58]
INFO: [Synth 8-638] synthesizing module 'xdma_0_cfg_sideband' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_cfg_sideband.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_cfg_sideband' (80#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_cfg_sideband.sv:58]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie2_ip.v:66]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie2_top' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie2_top.v:59]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_core_top' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:65]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized0' [/home/dr/Programs/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized0' (80#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized1' [/home/dr/Programs/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized1' (80#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie_top' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_top.v:62]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_axi_basic_top' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_top.v:68]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx.v:70]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx_pipeline' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx_pipeline' (81#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx_null_gen' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx_null_gen' (82#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_rx' (83#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx.v:70]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx.v:70]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl' (84#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx_pipeline' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx_pipeline' (85#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_tx' (86#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx.v:70]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_axi_basic_top' (87#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_top.v:68]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie_7x' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie_bram_top_7x' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_top_7x.v:72]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie_brams_7x' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_brams_7x.v:65]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie_bram_7x' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/home/dr/Programs/Xilinx/Vivado/2016.4/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42143]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (88#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:42143]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (89#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie_bram_7x' (90#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_7x.v:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie_brams_7x' (91#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_brams_7x.v:65]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie_bram_top_7x' (92#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_top_7x.v:72]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:28000]
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (93#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:28000]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie_7x' (94#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_pipeline' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_misc' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_misc.v:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_misc' (95#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_misc.v:63]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_lane' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_lane.v:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_lane' (96#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_lane.v:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie_pipe_pipeline' (97#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie_top' (98#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_top.v:62]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gt_top' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_top.v:62]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gt_rx_valid_filter_7x' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gt_rx_valid_filter_7x' (99#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pipe_wrapper' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_wrapper.v:156]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pipe_clock' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (100#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (101#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (102#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pipe_clock' (103#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gtp_pipe_reset' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_reset.v:67]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gtp_pipe_reset' (104#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_qpll_reset' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_reset.v:66]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_qpll_reset' (105#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gtp_pipe_rate' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_rate.v:67]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gtp_pipe_rate' (106#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gtp_pipe_drp' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_drp.v:67]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gtp_pipe_drp' (107#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pipe_eq' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_rxeq_scan' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_rxeq_scan' (108#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pipe_eq' (109#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gt_common' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_common.v:56]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_qpll_drp' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_drp.v:67]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_qpll_drp' (110#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_qpll_wrapper' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'GTPE2_COMMON' [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:9871]
INFO: [Synth 8-256] done synthesizing module 'GTPE2_COMMON' (111#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:9871]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gtp_cpllpd_ovrd' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gtp_cpllpd_ovrd' (112#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_qpll_wrapper' (113#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gt_common' (114#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_common.v:56]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pipe_user' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_user.v:67]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pipe_user' (115#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_pipe_sync' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_sync.v:71]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pipe_sync' (116#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gt_wrapper' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'GTPE2_CHANNEL' [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:9169]
INFO: [Synth 8-256] done synthesizing module 'GTPE2_CHANNEL' (117#1) [/home/dr/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:9169]
INFO: [Synth 8-638] synthesizing module 'xdma_0_pcie2_ip_gtx_cpllpd_ovrd' [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gtx_cpllpd_ovrd' (118#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gt_wrapper' (119#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pipe_wrapper' (120#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_wrapper.v:156]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_gt_top' (121#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_top.v:62]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_core_top' (122#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v:65]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip_pcie2_top' (123#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie2_top.v:59]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_ip' (124#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie2_ip.v:66]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_pcie2_to_pcie3_wrapper' (125#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xdma_0_core_top' (126#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v3_0/hdl/verilog/xdma_0_core_top.sv:60]
INFO: [Synth 8-256] done synthesizing module 'xdma_0' (127#1) [/home/dr/Git/RHSResearchLLC/NanoEVB-X1/Vivado/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/synth/xdma_0.v:64]
Finished RTL Elaboration : Time (s): cpu = 00:02:51 ; elapsed = 00:02:52 . Memory (MB): peak = 1535.090 ; gain = 604.602 ; free physical = 7786 ; free virtual = 21720
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:54 ; elapsed = 00:02:55 . Memory (MB): peak = 1535.090 ; gain = 604.602 ; free physical = 7785 ; free virtual = 21720
INFO: [Device 21-403] Loading part xc7a50tcsg325-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1787.414 ; gain = 0.000 ; free physical = 7598 ; free virtual = 21553
Finished Constraint Validation : Time (s): cpu = 00:03:23 ; elapsed = 00:03:21 . Memory (MB): peak = 1787.414 ; gain = 856.926 ; free physical = 7604 ; free virtual = 21549
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:56 ; elapsed = 00:04:03 . Memory (MB): peak = 1791.332 ; gain = 860.844 ; free physical = 6250 ; free virtual = 20198
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:51 ; elapsed = 00:05:59 . Memory (MB): peak = 1859.219 ; gain = 928.730 ; free physical = 6010 ; free virtual = 20099
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_vul_rdwr_eng                    | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v3_0_1_mem_simple_dport_bram           | the_bram_reg                 | 512 x 142(READ_FIRST)  | W |   | 512 x 142(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|xdma_v3_0_1_pcie_userapp_tgt_reg_space_msix | msix_ram_gen[1].msix_ram_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                             | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                                             | User Attribute | 4 x 111              | RAM32M x 19     | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                                             | User Attribute | 8 x 163              | RAM32M x 28     | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                                             | User Attribute | 4 x 111              | RAM32M x 19     | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                                             | User Attribute | 4 x 111              | RAM32M x 19     | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10   | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3      | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2      | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                                             | User Attribute | 8 x 163              | RAM32M x 28     | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                                             | User Attribute | 4 x 111              | RAM32M x 19     | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                                             | User Attribute | 4 x 111              | RAM32M x 19     | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10   | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3      | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_vul_rdwr_eng                | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_vul_rdwr_eng                | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2      | 
|xdma_v3_0_1_GenericFIFO                 | MemArray_reg                                                                             | User Attribute | 32 x 5               | RAM32M x 1      | 
|xdma_v3_0_1_GenericFIFO                 | MemArray_reg                                                                             | User Attribute | 32 x 5               | RAM32M x 1      | 
|xdma_v3_0_1_axidma_dcarb_v              | fifoInfo/MemArray_reg                                                                    | User Attribute | 4 x 112              | RAM32M x 19     | 
|xdma_v3_0_1_axidma_dcarb_v              | fifoInfo/MemArray_reg                                                                    | User Attribute | 4 x 112              | RAM32M x 19     | 
|xdma_v3_0_1_GenericFIFO                 | MemArray_reg                                                                             | User Attribute | 8 x 72               | RAM32M x 12     | 
|xdma_v3_0_1_GenericFIFO                 | MemArray_reg                                                                             | User Attribute | 8 x 99               | RAM32M x 17     | 
|xdma_v3_0_1_dma_pcie_rq                 | wcp_chn_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_1_dma_pcie_rq                 | wcp_eor_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_1_dma_pcie_rq                 | wcp_rid_q_reg                                                                            | Implied        | 16 x 5               | RAM32M x 1      | 
|xdma_v3_0_1_dma_pcie_rc                 | u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg                                    | User Attribute | 4 x 142              | RAM32M x 24     | 
|xdma_v3_0_1_dma_pcie_rc                 | tag_rrq_chn_info_mem_odd_reg                                                             | Implied        | 32 x 15              | RAM32M x 3      | 
|xdma_v3_0_1_dma_pcie_rc                 | tag_rrq_chn_info_mem_even_reg                                                            | Implied        | 32 x 15              | RAM32M x 3      | 
|xdma_v3_0_1_dma_pcie_rc                 | tag_did_conti_val_reg                                                                    | Implied        | 64 x 9               | RAM64X1S x 9    | 
|xdma_v3_0_1_dma_top                     | dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/fifoInfo/MemArray_reg                    | User Attribute | 4 x 33               | RAM32M x 6      | 
|xdma_v3_0_1_dma_top                     | dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/MemArray_reg                              | User Attribute | 4 x 1                | RAM16X1D x 1    | 
|xdma_v3_0_1_dma_top                     | dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg                               | User Attribute | 4 x 32               | RAM32M x 6      | 
|xdma_v3_0_1_dma_top                     | base/usr_axilt_slv/REQ_FIFO/MemArray_reg                                                 | User Attribute | 4 x 33               | RAM32M x 6      | 
|xdma_v3_0_1_dma_top                     | base/cq_axilt_slv/REQ_FIFO/MemArray_reg                                                  | User Attribute | 4 x 33               | RAM32M x 6      | 
|xdma_v3_0_1_dma_top                     | base/usr_axilt_slv/DAT_FIFO/MemArray_reg                                                 | User Attribute | 4 x 36               | RAM32M x 6      | 
|xdma_v3_0_1_dma_top                     | base/cq_axilt_slv/DAT_FIFO/MemArray_reg                                                  | User Attribute | 4 x 36               | RAM32M x 6      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlplengthq_reg                                                                         | Implied        | 16 x 10              | RAM32M x 2      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpfbeq_reg                                                                            | Implied        | 16 x 4               | RAM32M x 1      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpaddrretlq_reg                                                                       | Implied        | 16 x 12              | RAM32M x 2      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpstatuscodeq_reg                                                                     | User Attribute | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlplbeq_reg                                                                            | Implied        | 16 x 4               | RAM32M x 1      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlplengthmsbq_reg                                                                      | Implied        | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpreqidq_reg                                                                          | Implied        | 16 x 16              | RAM32M x 3      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlptagq_reg                                                                            | Implied        | 16 x 8               | RAM32M x 2      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpfuncq_reg                                                                           | Implied        | 16 x 8               | RAM32M x 2      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlptcq_reg                                                                             | Implied        | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_axi_str_masterbr_rdtlp_br_v | rdtlpattrq_reg                                                                           | Implied        | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_bardecq_reg                                                                        | Implied        | 4 x 2                | RAM16X1D x 4    | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awdwlenq_reg                                                                       | Implied        | 4 x 10               | RAM32M x 2      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awaddrq_reg                                                                        | Implied        | 4 x 64               | RAM32M x 11     | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_funcq_reg                                                                          | Implied        | 4 x 8                | RAM32M x 2      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awsizeq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awprotq_reg                                                                        | Implied        | 4 x 3                | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awfirstdwbestq_reg                                                                 | Implied        | 4 x 4                | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awlastdwbestq_reg                                                                  | Implied        | 4 x 4                | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awaddrlststq_reg                                                                   | Implied        | 4 x 4                | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awaddrstq_reg                                                                      | Implied        | 4 x 4                | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_wr_br_v       | m_axi_awdwlenstq_reg                                                                     | Implied        | 4 x 8                | RAM32M x 2      | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_bardecq_reg                                                                        | Implied        | 2 x 2                | RAM16X1D x 4    | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_ardwlenissueq_reg                                                                  | User Attribute | 2 x 10               | RAM32M x 2      | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_araddrissueq_reg                                                                   | User Attribute | 2 x 64               | RAM32M x 11     | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_funcq_reg                                                                          | User Attribute | 2 x 8                | RAM32M x 2      | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_arsizeissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_rd_br_v       | m_axi_arprotissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1      | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                      | Implied        | 8 x 64               | RAM32M x 12     | 
|xdma_v3_0_1_GenericFIFOHead             | MemArray_reg                                                                             | User Attribute | 16 x 32              | RAM32M x 6      | 
|xdma_v3_0_1_GenericFIFO                 | MemArray_reg                                                                             | User Attribute | 8 x 72               | RAM32M x 12     | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_awlenq_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2      | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | wrrsp_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_awaddrq_reg                                                                        | User Attribute | 16 x 64              | RAM32M x 11     | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_ChnlIdq_reg                                                                        | User Attribute | 16 x 1               | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_awsizeq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_awprotq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_wlenq_reg                                                                          | Implied        | 16 x 8               | RAM32M x 2      | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_waddrlastq_reg                                                                     | User Attribute | 16 x 6               | RAM32M x 1      | 
|xdma_v3_0_1_axi_mm_master_omulti_wr_v   | m_axi_waddrfirstq_reg                                                                    | User Attribute | 16 x 6               | RAM32M x 1      | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axidma_rrq_arb/fifoInfo/MemArray_reg                          | User Attribute | 4 x 112              | RAM32M x 19     | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                      | User Attribute | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg              | User Attribute | 16 x 1               | RAM16X1D x 1    | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                | User Attribute | 16 x 64              | RAM32M x 11     | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                 | User Attribute | 16 x 8               | RAM32M x 2      | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                | User Attribute | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arprotissueq_reg                | User Attribute | 16 x 3               | RAM32M x 1      | 
|xdma_v3_0_1_dma_top                     | dma_enable.aximm.dma_aximm/axidma_wrq_arb/fifoInfo/MemArray_reg                          | User Attribute | 4 x 112              | RAM32M x 19     | 
|fifo_generator_v13_1_3                  | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 95              | RAM32M x 16     | 
+----------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:00 ; elapsed = 00:06:09 . Memory (MB): peak = 2033.508 ; gain = 1103.020 ; free physical = 5830 ; free virtual = 19926
Finished Timing Optimization : Time (s): cpu = 00:06:07 ; elapsed = 00:06:16 . Memory (MB): peak = 2067.531 ; gain = 1137.043 ; free physical = 5796 ; free virtual = 19892
Finished Technology Mapping : Time (s): cpu = 00:06:31 ; elapsed = 00:06:40 . Memory (MB): peak = 2131.055 ; gain = 1200.566 ; free physical = 5730 ; free virtual = 19827
Finished IO Insertion : Time (s): cpu = 00:06:35 ; elapsed = 00:06:44 . Memory (MB): peak = 2131.055 ; gain = 1200.566 ; free physical = 5730 ; free virtual = 19826
Finished Renaming Generated Instances : Time (s): cpu = 00:06:35 ; elapsed = 00:06:44 . Memory (MB): peak = 2131.055 ; gain = 1200.566 ; free physical = 5729 ; free virtual = 19826
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:40 ; elapsed = 00:06:49 . Memory (MB): peak = 2131.055 ; gain = 1200.566 ; free physical = 5729 ; free virtual = 19826
Finished Renaming Generated Ports : Time (s): cpu = 00:06:40 ; elapsed = 00:06:49 . Memory (MB): peak = 2131.055 ; gain = 1200.566 ; free physical = 5729 ; free virtual = 19826
Finished Handling Custom Attributes : Time (s): cpu = 00:06:41 ; elapsed = 00:06:50 . Memory (MB): peak = 2131.055 ; gain = 1200.566 ; free physical = 5730 ; free virtual = 19826
Finished Renaming Generated Nets : Time (s): cpu = 00:06:41 ; elapsed = 00:06:50 . Memory (MB): peak = 2131.055 ; gain = 1200.566 ; free physical = 5729 ; free virtual = 19826

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |   495|
|4     |GTPE2_CHANNEL |     1|
|5     |GTPE2_COMMON  |     1|
|6     |LUT1          |  1140|
|7     |LUT2          |  1380|
|8     |LUT3          |  3493|
|9     |LUT4          |  1888|
|10    |LUT5          |  2412|
|11    |LUT6          |  4358|
|12    |MMCME2_ADV    |     1|
|13    |MUXCY         |    50|
|14    |MUXF7         |   183|
|15    |MUXF8         |    15|
|16    |PCIE_2_1      |     1|
|17    |RAM16X1D      |    22|
|18    |RAM32M        |   439|
|19    |RAM32X1D      |    10|
|20    |RAM64X1S      |     9|
|21    |RAMB18E1      |     1|
|22    |RAMB36E1      |     4|
|23    |RAMB36E1_1    |     3|
|24    |RAMB36E1_2    |     3|
|25    |RAMB36E1_3    |     1|
|26    |RAMB36E1_4    |     8|
|27    |SRL16E        |     8|
|28    |SRLC32E       |     7|
|29    |FDCE          |   843|
|30    |FDPE          |    52|
|31    |FDRE          | 13528|
|32    |FDSE          |   114|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:41 ; elapsed = 00:06:50 . Memory (MB): peak = 2131.055 ; gain = 1200.566 ; free physical = 5729 ; free virtual = 19826
synth_design: Time (s): cpu = 00:06:57 ; elapsed = 00:07:04 . Memory (MB): peak = 2275.074 ; gain = 1259.887 ; free physical = 7000 ; free virtual = 21126
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2299.086 ; gain = 24.012 ; free physical = 6994 ; free virtual = 21126
