window.__examLoadCallback({
  "title": "Digital_Logic - Combinational_Circuit — Slot 1 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Combinational_Circuit — Slot 1",
      "questions": [
        {
          "id": 1,
          "question": "<p>Consider the following logic circuit diagram.\n<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q21_b743d471.webp\"><br>\nWhich is/are the CORRECT option(s) for the output function \\(F \\)? <br><br><strong>(GATE CSE 2025 SET-2)</strong></p>",
          "type": "multiple",
          "options": [
            "<b>A.</b> <p>\\(\\overline{XY} \\)</p>",
            "<b>B.</b> <p>\\(\\overline{X} + \\overline{Y} + X \\overline{Y} \\)</p>",
            "<b>C.</b> <p>\\(\\overline{XY} + \\overline{X} + X \\overline{Y} \\)</p>",
            "<b>D.</b> <p>\\(X + \\overline{Y} \\)</p>"
          ],
          "correct_answer": [
            "<b>A.</b> <p>\\(\\overline{XY} \\)</p>",
            "<b>B.</b> <p>\\(\\overline{X} + \\overline{Y} + X \\overline{Y} \\)</p>",
            "<b>C.</b> <p>\\(\\overline{XY} + \\overline{X} + X \\overline{Y} \\)</p>"
          ],
          "marks": 1,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/460814/gate-cse-2025-set-2-question-21#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>Consider 4-variable functions \\( f 1, f 2, f 3, f 4 \\) expressed in sum-of-minterms form as given below.\n<br> \\(\n\\begin{aligned}\n&amp; f 1=\\sum(0,2,3,5,7,8,11,13) \\\\\n&amp; f 2=\\sum(1,3,5,7,11,13,15) \\\\\n&amp; f 3=\\sum(0,1,4,11) \\\\\n&amp; f 4=\\sum(0,2,6,13)\n\\end{aligned}\n\\) <br>\n<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q40_e603cd6e.webp\"><br>\nWith respect to the circuit given above, which of the following options is/are CORRECT? <br><br><strong>(GATE CSE 2024 SET-2)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\boldsymbol{Y}=\\sum(0,1,2,11,13)\\)</p>",
            "<b>B.</b> <p>\\(\\boldsymbol{Y}=\\Pi(3,4,5,6,7,8,9,10,12,14,15)\\)</p>",
            "<b>C.</b> <p>\\(\\boldsymbol{Y}=\\sum(0,1,2,3,4,5,6,7)\\)</p>",
            "<b>D.</b> <p>\\(\\boldsymbol{Y}=\\Pi(8,9,10,11,12,13,14,15)\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(\\boldsymbol{Y}=\\sum(0,1,2,3,4,5,6,7)\\)</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/422857/gate-cse-2024-set-2-question-40#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>Consider a digital logic circuit consisting of three 2-to-1 multiplexers M1, M2, and M3 as shown below. \\( X 1 \\) and \\( X 2 \\) are inputs of \\( M 1 \\). \\( X 3 \\) and \\( X 4 \\) are inputs of \\( M 2 \\). \\( A, B \\), and \\( C \\) are select lines of \\( M 1, M 2 \\), and \\( M 3 \\), respectively.<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q54_e1cd6ee8.webp\"><br>For an instance of inputs \\( X \\mathbf{X l}=\\mathbf{X} \\mathbf{2}=\\mathbf{1}, \\mathrm{X} 3=\\mathbf{0} \\), and \\( \\mathrm{X} 4=\\mathbf{0} \\), the number of combinations of \\( A, B, C \\) that give the output \\( Y=1 \\) is _____ <br><br><strong>(GATE CSE 2024 SET-1)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "4",
          "marks": 2,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/422788/gate-cse-2024-set-1-question-54#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>Consider the circuit shown below where the gates may have propagation delays.\nAssume that all signal transitions occur instantaneously and that wires have no\ndelays. Which of the following statements about the circuit is/are CORRECT?<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q18_c69f200a.webp\"><br> <br><br><strong>(GATE CSE 2024 SET-1)</strong></p>",
          "type": "multiple",
          "options": [
            "<b>A.</b> <p>With no propagation delays, the output Y is always logic Zero</p>",
            "<b>B.</b> <p>With no propagation delays, the output Y is always logic One</p>",
            "<b>C.</b> <p>With propagation delays, the output Y can have a transient logic One after X\ntransitions from logic Zero to logic One</p>",
            "<b>D.</b> <p>With propagation delays, the output Y can have a transient logic Zero after X\ntransitions from logic One to logic Zero</p>"
          ],
          "correct_answer": [
            "<b>A.</b> <p>With no propagation delays, the output Y is always logic Zero</p>",
            "<b>C.</b> <p>With propagation delays, the output Y can have a transient logic One after X\ntransitions from logic Zero to logic One</p>"
          ],
          "marks": 1,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/422824/gate-cse-2024-set-1-question-18#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>A Boolean digital circuit is composed using two 4-input multiplexers (M1 and M2)\nand one 2-input multiplexer (M3) as shown in the figure. X0-X7 are the inputs of\nthe multiplexers M1 and M2 and could be connected to either 0 or 1. The select\nlines of the multiplexers are connected to Boolean variables A, B and C as shown.<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q34_57cf3cfb.jpg\"><br>Which one of the following set of values of (X0, X1, X2, X3, X4, X5, X6, X7) will\nrealise the Boolean function \\( \\bar{A}+\\bar{A}\\cdot \\bar{C}+A\\cdot \\bar{B}\\cdot C\\) ? <br><br><strong>(GATE CSE 2023)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>(1, 1, 0, 0, 1, 1, 1, 0)</p>",
            "<b>B.</b> <p>(1, 1, 0, 0, 1, 1, 0, 1)</p>",
            "<b>C.</b> <p>(1, 1, 0, 1, 1, 1, 0, 0)</p>",
            "<b>D.</b> <p>(0, 0, 1, 1, 0, 1, 1, 1)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>(1, 1, 0, 1, 1, 1, 0, 0)</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/399277/gate-cse-2023-question-34#a_list_title\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>The output of a 2-input multiplexer is connected back to one of its inputs as shown\nin the figure.<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q11_d9777822.jpg\"><br>Match the functional equivalence of this circuit to one of the following options. <br><br><strong>(GATE CSE 2023)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>D Flip-flop</p>",
            "<b>B.</b> <p>D Latch</p>",
            "<b>C.</b> <p>Half-adder</p>",
            "<b>D.</b> <p>Demultiplexer</p>"
          ],
          "correct_answer": "<b>B.</b> <p>D Latch</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/399301/gate-cse-2023-question-11#a_list_title\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>Which one of the following circuits implements the Boolean function given below?<br><br>\\(f(x,y,z) = m_0+m_1+m_3+m_4+m_5+m_6\\)<br><br>where \\(m_i\\) is the \\(i^{th}\\) minterm.<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q5_9ea2ea67.jpg\"><br> <br><br><strong>(GATE CSE 2021 SET-2)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A</p>",
            "<b>B.</b> <p>B</p>",
            "<b>C.</b> <p>C</p>",
            "<b>D.</b> <p>D</p>"
          ],
          "correct_answer": "<b>A.</b> <p>A</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/357535/gate-cse-2021-set-2-question-5#a_list_title\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>Consider the following circuit<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q77_a8d99d4d.jpg\"><br>  The function by the network above is <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\overline{A B} E+E F+\\overline{C D} F\\)</p>",
            "<b>B.</b> <p>\\((\\bar{E}+A B \\bar{F})(C+D+\\bar{F})\\)</p>",
            "<b>C.</b> <p>\\((\\overline{A B}+E)(\\bar{E}+\\bar{F})(C+D+\\bar{F})\\)</p>",
            "<b>D.</b> <p>\\((A+B) \\bar{E}+\\overline{E F}+C D \\bar{F}\\)</p>"
          ],
          "correct_answer": "<b>B.</b> <p>\\((\\bar{E}+A B \\bar{F})(C+D+\\bar{F})\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331309/isro2020-77\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>Following Multiplexer circuit is equivalent to<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q10_9ef75cf4.jpg\"><br> <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Sum equation of full adder</p>",
            "<b>B.</b> <p>Carry equation of full adder</p>",
            "<b>C.</b> <p>Borrow equation for full subtractor</p>",
            "<b>D.</b> <p>Difference equation of a full subtractor</p>"
          ],
          "correct_answer": "<b>A.</b> <p>Sum equation of full adder</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331299/isro2020-10\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>In a 8-bit ripple carry adder using identical full adders, each full adder takes 34 ns for computing sum. If the time taken for 8-bit addition is 90 ns, find time taken by each full adder to find carry. <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>6  ns</p>",
            "<b>B.</b> <p>7 ns</p>",
            "<b>C.</b> <p>10 ns</p>",
            "<b>D.</b> <p>8 ns</p>"
          ],
          "correct_answer": "<b>D.</b> <p>8 ns</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331294/isro2020-9\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>If there are m input lines and n output lines for a decoder that is used to uniquely address a byte addressable 1 KB RAM, then the minimum value of m+n is ________ . <br><br><strong>(GATE CSE 2020)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "1034",
          "marks": 1,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/333211/gate2020-cs-20#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>A multiplexer is placed between a group of 32 registers and an accumulator to regulate data movement such that at any given point in time the content of only one register will move to the accumulator. The number of select lines needed for the multiplexer is ______. <br><br><strong>(GATE CSE 2020)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "5",
          "marks": 1,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/333212/gate2020-cs-19#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>When two 8-bit numbers \\(A_{7}....A_{0}\\) and \\(B_{7}....B_{0}\\) in 2's complement representation (with \\(A_{0}\\)\nand \\(B_{0}\\) as the least significant bits ) are added using a ripple-carry Combinational Circuit, the sum bits\nobtained are  \\(S_{7}....S_{0}\\) and the carry bits are  \\(C_{7}....C_{0}\\). An overflow is said to have occurred if <br><br><strong>(GATE CSE 2017 SET-1)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>the carry bit \\(C_{7}\\) is 1</p>",
            "<b>B.</b> <p>all the carry bits (\\(C_{7}....C_{0}\\)) are 1</p>",
            "<b>C.</b> <p>\\((A_{7}B_{7}\\bar{S_{7}}+\\bar{A_{7}}\\bar{B_{7}}S_{7})\\)  is 1</p>",
            "<b>D.</b> <p>\\((A_{0}B_{0}\\bar{S_{0}}+\\bar{A_{0}}\\bar{B_{0}}S_{0})\\)\nis 1</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\((A_{7}B_{7}\\bar{S_{7}}+\\bar{A_{7}}\\bar{B_{7}}S_{7})\\)  is 1</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/118289/gate2017-1-9#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>The circuit given in the figure below is<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q13_3e8c97a6.jpg\"><br> <br><br><strong>(ISRO CSE 2016)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>An oscillating circuit and its output is square wave</p>",
            "<b>B.</b> <p>The one whose output remains stable in '1' state</p>",
            "<b>C.</b> <p>The one having output remains stable in '0' state</p>",
            "<b>D.</b> <p>has a single pulse of three times propagation delay</p>"
          ],
          "correct_answer": "<b>A.</b> <p>An oscillating circuit and its output is square wave</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/55965/isro2016-13\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p>The logic circuit given below converts a binary code y1, y2, y3 into<br><br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Combinational_Circuit\\q12_4469eeb2.jpg\"><br> <br><br><strong>(ISRO CSE 2016)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Excess-3 code</p>",
            "<b>B.</b> <p>Gray code</p>",
            "<b>C.</b> <p>BCD code</p>",
            "<b>D.</b> <p>Hamming code</p>"
          ],
          "correct_answer": "<b>B.</b> <p>Gray code</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/56070/isro2016-12\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
});
