# 19. RISC V Datapath II

## Implementing Loads

lw x14, 8(x2)

lw uses <mark style="color:yellow;">I-Format</mark>:

<figure><img src=".gitbook/assets/image (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

* Similar datapath to addi, <mark style="color:yellow;">but</mark> <mark style="color:red;">creates an address</mark> <mark style="color:yellow;">(not the final value stored)</mark>.&#x20;
  * <mark style="color:red;">addr = (Base register rs1) + (sign-extended imm offset)</mark>
* State element access now <mark style="color:yellow;">includes a memory read</mark>!&#x20;
  * <mark style="color:red;">DMEM</mark> (read word at address addr)&#x20;
  * <mark style="color:red;">RegFile</mark> Reg\[rs1] # read; Reg\[rd] # write&#x20;
  * PC PC = PC + 4

<figure><img src=".gitbook/assets/image (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (2) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (3) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

* To support narrower loads (<mark style="color:yellow;">lb, lh, lbu, lhu</mark>):&#x20;
  * Load 32-bit word from memory;&#x20;
  * <mark style="color:yellow;">Add additional logic to extract correct byte or halfword; and</mark>&#x20;
  * <mark style="color:yellow;">Sign- or zero-extend result to 32 bits to write into RegFile.</mark>&#x20;
  * Can be implemented with MUX + and a few gates.

## Implementing Stores

sw x14, 36(x2)

S-Format:

<figure><img src=".gitbook/assets/image (4) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

* New Immediate Format:&#x20;
  * <mark style="color:yellow;">addr = (Base register</mark> <mark style="color:yellow;"></mark><mark style="color:yellow;">**rs1**</mark><mark style="color:yellow;">) + (sign-extended imm offset)</mark>&#x20;
* State Elements Accessed:&#x20;
  * DMEM (write R\[rs2] to word at address addr)&#x20;
  * RegFile R\[rs1] (base address), R\[rs2] (value to store)&#x20;
  * PC PC = PC + 4

<figure><img src=".gitbook/assets/image (5) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (6) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

## Adding B-Type (Branches)

<mark style="color:yellow;">**opname rs1, rs2, Label**</mark>

B-Format (textbook: SB-Type) close to S-Format:

<figure><img src=".gitbook/assets/image (7) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

* New Immediate Format!
* PC state element now <mark style="color:red;">conditionally changes</mark>:
  * RegFile  R\[rs1], R\[rs2] (read only, for branch comparison)
  * PC = <mark style="color:red;">PC + imm</mark>  (if branch taken)
  * PC = <mark style="color:red;">PC + 4</mark>    (otherwise, not taken)

### The Branch Comparator Block

<figure><img src=".gitbook/assets/image (8) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (10) (1) (1) (1) (1) (1).png" alt="" width="375"><figcaption></figcaption></figure>

* The Branch Comparator is a combinational logic block.&#x20;
  * Input:&#x20;
    * Two data busses A and B (datapath R\[rs1] and R\[rs2], respectively)&#x20;
    * <mark style="color:red;">**BrUn (“Branch Unsigned”)**</mark> <mark style="color:yellow;">control bit, Unsigned comparison if BrUn=1, signed otherwise</mark>.
  * Output:&#x20;
    * 大思路上是大于+等于+小于共3种种状态，所以需要两个bits表示
    * <mark style="color:red;">BrEq flag: 1 if A == B</mark>&#x20;
    * <mark style="color:red;">BrLT flag: 1 if A < B.</mark>&#x20;
* Control Logic:&#x20;
  * <mark style="color:yellow;">Set</mark> <mark style="color:red;">BrUn</mark> <mark style="color:yellow;">based on current instruction, inst\[31:0].</mark>&#x20;
  * <mark style="color:yellow;">Set</mark> <mark style="color:red;">PCSel</mark> <mark style="color:yellow;">based on branch flags BrLT, BrEq. (PC = PC + 4 or PC = PC + imm)</mark>

<figure><img src=".gitbook/assets/image (9) (1) (1) (1) (1) (1).png" alt="" width="563"><figcaption></figcaption></figure>

### The ALU computes PC + Imm

<figure><img src=".gitbook/assets/image (11) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (12) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

## Designing the Immediate Generation Block, Part 2

### I-Type and S-Type Immediates

<figure><img src=".gitbook/assets/image (158).png" alt=""><figcaption></figcaption></figure>

### B-Type Immediates

* <mark style="color:yellow;">For B-type, the imm is</mark> <mark style="color:red;">the number of half-words</mark><mark style="color:yellow;">.</mark>
* <mark style="color:red;">Why is imm</mark><mark style="color:red;">**\[12|10:5]**</mark> <mark style="color:red;"></mark><mark style="color:red;">for B-type, and imm</mark><mark style="color:red;">**\[11|10:5]**</mark> <mark style="color:red;"></mark><mark style="color:red;">for S-type?</mark>&#x20;
  * 保证sign标志位置统一，instr\[31]表示符号位：To keep the consistency that the <mark style="color:red;">sign bit is the MSB</mark>, to make the implementation simpler. (<mark style="color:yellow;">**instr\[31] is always the sign bit**</mark>)
  * 12个bits：
    * S type全部用满，可以表示\[-2048, 2047]；
    * B type的Imme是half-word为单位（为了表示范围更大），使用看起来奇怪的协议让**Imm Gen**模块的硬件设计简单：
      * imm\[10:5]和imm\[4:1] 可以硬件直连；
      * 只用两个MUX就实现B-type和S-type的解析：
        * <mark style="color:red;">MUX for imm\[11]</mark>
        * <mark style="color:red;">MUX for imm\[0]</mark>

<figure><img src=".gitbook/assets/image (159).png" alt=""><figcaption></figcaption></figure>

## Adding Jumps jal, jalr

<mark style="color:yellow;">jal rd, Label</mark>

J-Format:

<figure><img src=".gitbook/assets/image (161).png" alt=""><figcaption></figcaption></figure>

* State Elements updated:
  * PC: PC = PC + imm   (unconditional PC-relative jump)
  * RegFile:  R\[rd] = PC + 4 (PC is the PC before adding imm)

<figure><img src=".gitbook/assets/image (162).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (163).png" alt=""><figcaption></figcaption></figure>

## I-Format Instruction Layout: jalr

<mark style="color:yellow;">**jalr rd,rs1,imm**</mark>

jalr uses I-Format:

<figure><img src=".gitbook/assets/image (164).png" alt=""><figcaption></figcaption></figure>

* Two changes to state:
  * PC: PC = R\[rs1] + imm   (absolute addressing)
  * RegFile: R\[rd] = PC + 4
* I-Format means jalr uses the same immediates as arithmetic/loads!
  * In other words, <mark style="color:red;">imm is already a byte offset</mark>.

<figure><img src=".gitbook/assets/image (165).png" alt=""><figcaption></figcaption></figure>

## Adding U-Types

<mark style="color:yellow;">**opname rd, immed**</mark>

<mark style="color:yellow;">“Upper Immediate” instructions</mark>:

<figure><img src=".gitbook/assets/image (166).png" alt=""><figcaption></figcaption></figure>

* Used for two instructions:
  * <mark style="color:yellow;">**lui**</mark><mark style="color:yellow;">:</mark> Load Upper Immediate to rd
    * imm = immed << 12
    * rd = imm
  * <mark style="color:yellow;">**auipc**</mark><mark style="color:yellow;">:</mark> Add Upper Immediate to PC and save to rd
    * imm = immed << 12
    * rd = PC + imm
  * Both increment PC to next instruction and save to destination register.

<figure><img src=".gitbook/assets/image (167).png" alt=""><figcaption></figcaption></figure>

* <mark style="color:red;">通过设定ALUSel = B，ALU可以ONLY GRAB imm from B;</mark>
* 那么，是否是通过设定ALUSel = A，可以only grab A???

<figure><img src=".gitbook/assets/image (168).png" alt=""><figcaption><p>Lighting the LUI Datapath</p></figcaption></figure>

<figure><img src=".gitbook/assets/image (169).png" alt=""><figcaption><p>Lighting the AUIPC Datapath</p></figcaption></figure>

## Conclusion RV32I Datapath!

<figure><img src=".gitbook/assets/image (170).png" alt=""><figcaption></figcaption></figure>
