# system info tb on 2023.04.27.00:23:41
system_info:
name,value
DEVICE,1SX280HH3F55I1VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for tb on 2023.04.27.00:23:41
files:
filepath,kind,attributes,module,is_top
sim/tb.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,tb,true
altera_irq_mapper_1920/sim/tb_altera_irq_mapper_1920_trjgw7i.sv,SYSTEM_VERILOG,,tb_altera_irq_mapper_1920_trjgw7i,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tb.clock_reset_inst,clock_reset
tb.component_dpi_controller_if_loop_3_inst,dpic_if_loop_3
tb.concatenate_component_done_inst,cat_done
tb.concatenate_component_wait_for_stream_writes_inst,cat_cwfsw
tb.if_loop_3_component_dpi_controller_bind_conduit_fanout_inst,if_loop_3_cfan
tb.if_loop_3_component_dpi_controller_enable_conduit_fanout_inst,if_loop_3_en_cfan
tb.if_loop_3_component_dpi_controller_implicit_ready_conduit_fanout_inst,if_loop_3_ir_cfan
tb.if_loop_3_inst,if_loop_3
tb.main_dpi_controller_inst,main_dpi_controller
tb.split_component_start_inst,sp_cstart
tb.stream_source_dpi_bfm_if_loop_3_a_inst,sso_if_loop_3_a
tb.stream_source_dpi_bfm_if_loop_3_b_inst,sso_if_loop_3_b
tb.stream_source_dpi_bfm_if_loop_3_n_inst,sso_if_loop_3_n
tb.irq_mapper,tb_altera_irq_mapper_1920_trjgw7i
