{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604602978870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604602978887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 00:02:58 2020 " "Processing started: Fri Nov 06 00:02:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604602978887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604602978887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full -c full " "Command: quartus_map --read_settings_files=on --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604602978887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604602979466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604602979466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full.v 1 1 " "Found 1 design units, including 1 entities, in source file full.v" { { "Info" "ISGN_ENTITY_NAME" "1 full " "Found entity 1: full" {  } { { "full.v" "" { Text "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604602996000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604602996000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604602996007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604602996007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full " "Elaborating entity \"full\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604602996245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604602999406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604603002272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604603002272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604603003779 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604603003779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604603003779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604603003779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604603003830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 00:03:23 2020 " "Processing ended: Fri Nov 06 00:03:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604603003830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604603003830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604603003830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604603003830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604603008481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604603008497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 00:03:27 2020 " "Processing started: Fri Nov 06 00:03:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604603008497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604603008497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off full -c full " "Command: quartus_fit --read_settings_files=off --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604603008497 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604603008796 ""}
{ "Info" "0" "" "Project  = full" {  } {  } 0 0 "Project  = full" 0 0 "Fitter" 0 0 1604603008799 ""}
{ "Info" "0" "" "Revision = full" {  } {  } 0 0 "Revision = full" 0 0 "Fitter" 0 0 1604603008800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604603008991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604603008991 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "full 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"full\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604603009000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604603009072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604603009072 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604603009876 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604603010314 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604603011855 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604603011855 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604603012107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604603012107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604603012107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604603012107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604603012107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604603012107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604603012107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.3/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604603012107 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604603012107 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604603012146 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604603012147 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604603012147 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1604603012147 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604603012250 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604603013926 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full.sdc " "Synopsys Design Constraints File file not found: 'full.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604603015134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604603015157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1604603015158 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1604603015159 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604603015161 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1604603015162 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604603015166 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604603015258 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604603015259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604603015259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604603015261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604603015263 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604603015263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604603015264 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604603015264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604603015265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1604603015266 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604603015266 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 3 2 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 3 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1604603015294 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1604603015294 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604603015294 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604603015302 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1604603015302 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604603015302 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604603015384 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604603015667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604603020249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604603020931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604603021164 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604603021896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604603021896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604603028618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604603031366 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604603031366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604603031814 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1604603031814 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604603031814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604603031819 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604603032410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604603032562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604603033615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604603033616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604603034459 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604603036035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/output_files/full.fit.smsg " "Generated suppressed messages file D:/innopolis 1st semestr/Computer Architecture/week10/ex2/output_files/full.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604603037315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1160 " "Peak virtual memory: 1160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604603038911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 00:03:58 2020 " "Processing ended: Fri Nov 06 00:03:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604603038911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604603038911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604603038911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604603038911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604603043261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604603043278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 00:04:03 2020 " "Processing started: Fri Nov 06 00:04:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604603043278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604603043278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off full -c full " "Command: quartus_asm --read_settings_files=off --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604603043278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604603043945 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604603047018 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604603047234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604603049128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 00:04:09 2020 " "Processing ended: Fri Nov 06 00:04:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604603049128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604603049128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604603049128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604603049128 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604603050399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604603053422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604603053447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 00:04:12 2020 " "Processing started: Fri Nov 06 00:04:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604603053447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604603053447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta full -c full " "Command: quartus_sta full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604603053447 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604603053704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1604603054027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1604603054027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604603054096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604603054096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full.sdc " "Synopsys Design Constraints File file not found: 'full.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1604603054578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604603054578 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1604603054578 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1604603054579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1604603054579 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1604603054579 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604603054580 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1604603054588 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604603054594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603054596 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1604603054602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603054611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603054618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603054625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603054633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603054640 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604603054655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604603054697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604603059476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604603059614 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1604603059614 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1604603059614 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1604603059614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603059615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603059632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603059643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603059653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603059660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603059669 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604603059690 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604603060024 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1604603060024 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1604603060025 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1604603060025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603060033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603060041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603060048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603060056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604603060062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604603062388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604603062389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604603062461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 00:04:22 2020 " "Processing ended: Fri Nov 06 00:04:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604603062461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604603062461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604603062461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604603062461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1604603065218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604603065234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 00:04:24 2020 " "Processing started: Fri Nov 06 00:04:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604603065234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604603065234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off full -c full " "Command: quartus_eda --read_settings_files=off --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604603065235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1604603066004 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1604603066038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "full.vo D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/ simulation " "Generated file full.vo in folder \"D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604603066199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604603066250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 00:04:26 2020 " "Processing ended: Fri Nov 06 00:04:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604603066250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604603066250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604603066250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604603066250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1604603068124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604603068144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 00:04:27 2020 " "Processing started: Fri Nov 06 00:04:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604603068144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1604603068144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.3/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui full full " "Command: quartus_sh -t c:/intelfpga_lite/18.3/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui full full" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1604603068144 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui full full " "Quartus(args): --block_on_gui full full" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1604603068144 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1604603068350 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1604603068532 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/full_run_msim_gate_verilog.do" {  } { { "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/full_run_msim_gate_verilog.do" "0" { Text "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/full_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/full_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1604603071510 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1604603304625 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1604603304626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do full_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do full_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1604603304626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1604603304626 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1604603304627 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1604603304627 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1604603304627 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1604603304628 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1604603304628 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1604603304629 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1604603304629 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1604603304629 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1604603304629 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{full.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{full.vo\}" 0 0 "Shell" 0 0 1604603304630 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1604603304630 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 00:04:44 on Nov 06,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 00:04:44 on Nov 06,2020" 0 0 "Shell" 0 0 1604603304630 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" full.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" full.vo " 0 0 "Shell" 0 0 1604603304631 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module full" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module full" 0 0 "Shell" 0 0 1604603304631 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1604603304631 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1604603304631 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1604603304632 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     full" {  } {  } 0 0 "ModelSim-Altera Info: #     full" 0 0 "Shell" 0 0 1604603304632 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 00:04:44 on Nov 06,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 00:04:44 on Nov 06,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1604603304632 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1604603304632 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1604603304632 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/innopolis\\ 1st\\ semestr/Computer\\ Architecture/week10/ex2 \{D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/innopolis\\ 1st\\ semestr/Computer\\ Architecture/week10/ex2 \{D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full.v\}" 0 0 "Shell" 0 0 1604603304633 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1604603304633 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 00:04:45 on Nov 06,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 00:04:45 on Nov 06,2020" 0 0 "Shell" 0 0 1604603304633 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/innopolis 1st semestr/Computer Architecture/week10/ex2\" D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/innopolis 1st semestr/Computer Architecture/week10/ex2\" D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full.v " 0 0 "Shell" 0 0 1604603304633 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module full" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module full" 0 0 "Shell" 0 0 1604603304634 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1604603304634 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1604603304634 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     full" {  } {  } 0 0 "ModelSim-Altera Info: #     full" 0 0 "Shell" 0 0 1604603304634 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 00:04:45 on Nov 06,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 00:04:45 on Nov 06,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1604603304634 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1604603304634 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/innopolis\\ 1st\\ semestr/Computer\\ Architecture/week10/ex2 \{D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/innopolis\\ 1st\\ semestr/Computer\\ Architecture/week10/ex2 \{D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v\}" 0 0 "Shell" 0 0 1604603304635 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1604603304635 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 00:04:45 on Nov 06,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 00:04:45 on Nov 06,2020" 0 0 "Shell" 0 0 1604603304635 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/innopolis 1st semestr/Computer Architecture/week10/ex2\" D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/innopolis 1st semestr/Computer Architecture/week10/ex2\" D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v " 0 0 "Shell" 0 0 1604603304635 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module testbench" 0 0 "Shell" 0 0 1604603304636 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1604603304636 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1604603304636 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     testbench" {  } {  } 0 0 "ModelSim-Altera Info: #     testbench" 0 0 "Shell" 0 0 1604603304636 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 00:04:45 on Nov 06,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 00:04:45 on Nov 06,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1604603304636 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1604603304636 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1604603304636 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  test" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  test" 0 0 "Shell" 0 0 1604603304637 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" test " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" test " 0 0 "Shell" 0 0 1604603304637 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 00:04:46 on Nov 06,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 00:04:46 on Nov 06,2020" 0 0 "Shell" 0 0 1604603304637 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3170) Could not find 'test'." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3170) Could not find 'test'." 0 0 "Shell" 0 0 1604603304637 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1604603304637 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera" 0 0 "Shell" 0 0 1604603304638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim" 0 0 "Shell" 0 0 1604603304638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm" 0 0 "Shell" 0 0 1604603304638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1604603304638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1604603304638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Shell" 0 0 1604603304638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design" 0 0 "Shell" 0 0 1604603304638 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution" {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution" 0 0 "Shell" 0 0 1604603304639 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./full_run_msim_gate_verilog.do PAUSED at line 13" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./full_run_msim_gate_verilog.do PAUSED at line 13" 0 0 "Shell" 0 0 1604603304639 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\\\"+acc\\\" work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\\\"+acc\\\" work.testbench" 0 0 "Shell" 0 0 1604603304639 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" work.testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" work.testbench " 0 0 "Shell" 0 0 1604603304639 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 00:04:46 on Nov 06,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 00:04:46 on Nov 06,2020" 0 0 "Shell" 0 0 1604603304639 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench" 0 0 "Shell" 0 0 1604603304639 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v(9): Instantiation of 'full_adder' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v(9): Instantiation of 'full_adder' failed. The design unit was not found." 0 0 "Shell" 0 0 1604603304640 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v" 0 0 "Shell" 0 0 1604603304640 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1604603304640 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera" 0 0 "Shell" 0 0 1604603304640 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim" 0 0 "Shell" 0 0 1604603304640 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm" 0 0 "Shell" 0 0 1604603304641 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1604603304641 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1604603304641 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Shell" 0 0 1604603304641 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design" 0 0 "Shell" 0 0 1604603304641 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution" {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution" 0 0 "Shell" 0 0 1604603304641 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./full_run_msim_gate_verilog.do PAUSED at line 13" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./full_run_msim_gate_verilog.do PAUSED at line 13" 0 0 "Shell" 0 0 1604603304641 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Load canceled" {  } {  } 0 0 "ModelSim-Altera Info: # Load canceled" 0 0 "Shell" 0 0 1604603304641 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\\\"+acc\\\" work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\\\"+acc\\\" work.testbench" 0 0 "Shell" 0 0 1604603304642 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" work.testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" work.testbench " 0 0 "Shell" 0 0 1604603304642 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 00:04:46 on Nov 06,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 00:04:46 on Nov 06,2020" 0 0 "Shell" 0 0 1604603304642 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench" 0 0 "Shell" 0 0 1604603304642 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v(9): Instantiation of 'full_adder' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v(9): Instantiation of 'full_adder' failed. The design unit was not found." 0 0 "Shell" 0 0 1604603304642 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v" 0 0 "Shell" 0 0 1604603304642 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1604603304642 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera" 0 0 "Shell" 0 0 1604603304642 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim" 0 0 "Shell" 0 0 1604603304643 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm" 0 0 "Shell" 0 0 1604603304643 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1604603304643 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1604603304643 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Shell" 0 0 1604603304643 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design" 0 0 "Shell" 0 0 1604603304643 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution" {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution" 0 0 "Shell" 0 0 1604603304643 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./full_run_msim_gate_verilog.do PAUSED at line 13" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./full_run_msim_gate_verilog.do PAUSED at line 13" 0 0 "Shell" 0 0 1604603304644 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\\\"+acc\\\" work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\\\"+acc\\\" work.testbench" 0 0 "Shell" 0 0 1604603304644 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" work.testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" work.testbench " 0 0 "Shell" 0 0 1604603304644 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 00:04:46 on Nov 06,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 00:04:46 on Nov 06,2020" 0 0 "Shell" 0 0 1604603304644 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench" 0 0 "Shell" 0 0 1604603304644 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v(9): Instantiation of 'full_adder' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v(9): Instantiation of 'full_adder' failed. The design unit was not found." 0 0 "Shell" 0 0 1604603304644 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/innopolis 1st semestr/Computer Architecture/week10/ex2/testbench.v" 0 0 "Shell" 0 0 1604603304644 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1604603304645 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera" 0 0 "Shell" 0 0 1604603304645 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim" 0 0 "Shell" 0 0 1604603304645 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm" 0 0 "Shell" 0 0 1604603304645 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1604603304645 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/innopolis 1st semestr/Computer Architecture/week10/ex2/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1604603304645 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Shell" 0 0 1604603304645 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design" 0 0 "Shell" 0 0 1604603304646 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution" {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution" 0 0 "Shell" 0 0 1604603304646 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./full_run_msim_gate_verilog.do PAUSED at line 13" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./full_run_msim_gate_verilog.do PAUSED at line 13" 0 0 "Shell" 0 0 1604603304646 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 00:08:23 on Nov 06,2020, Elapsed time: 0:03:37" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 00:08:23 on Nov 06,2020, Elapsed time: 0:03:37" 0 0 "Shell" 0 0 1604603304646 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 4, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 4, Warnings: 0" 0 0 "Shell" 0 0 1604603304646 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1604603304747 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1604603304747 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full_nativelink_simulation.rpt" {  } { { "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full_nativelink_simulation.rpt" "0" { Text "D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/innopolis 1st semestr/Computer Architecture/week10/ex2/full_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1604603304747 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.3/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.3/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1604603304748 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 7 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604603304748 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 06 00:08:24 2020 " "Processing ended: Fri Nov 06 00:08:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604603304748 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:57 " "Elapsed time: 00:03:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604603304748 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604603304748 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1604603304748 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1604603305337 ""}
