Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\MUX_RGB.v" into library work
Parsing module <MUX_RGB>.
Analyzing Verilog file "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\Cubo.v" into library work
Parsing module <Cubo>.
Analyzing Verilog file "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\vga_sync.v" Line 50: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\vga_sync.v" Line 73: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\vga_sync.v" Line 83: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <Cubo>.

Elaborating module <MUX_RGB>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\main.v".
INFO:Xst:3210 - "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\main.v" line 26: Output port <p_tick> of the instance <controlador_vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\main.v" line 38: Output port <posicion_y_actual> of the instance <cubo_prueba> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\main.v" line 38: Output port <terminadoCubo> of the instance <cubo_prueba> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\vga_sync.v".
    Found 1-bit register for signal <bandera_cambiar_pulso>.
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 1-bit adder for signal <bandera_cambiar_pulso_PWR_2_o_add_1_OUT<0>> created at line 50.
    Found 10-bit adder for signal <h_count_reg[9]_GND_2_o_add_10_OUT> created at line 73.
    Found 10-bit adder for signal <v_count_reg[9]_GND_2_o_add_14_OUT> created at line 83.
    Found 10-bit comparator lessequal for signal <n0026> created at line 90
    Found 10-bit comparator lessequal for signal <n0028> created at line 90
    Found 10-bit comparator lessequal for signal <n0031> created at line 92
    Found 10-bit comparator lessequal for signal <n0033> created at line 92
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_2_o_LessThan_22_o> created at line 95
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_2_o_LessThan_23_o> created at line 95
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <Cubo>.
    Related source file is "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\Cubo.v".
    Found 2-bit register for signal <e_actual>.
    Found 9-bit register for signal <posicion_x>.
    Found 2-bit register for signal <velocidad_cubo>.
    Found 9-bit register for signal <posicion_y_actual>.
    Found finite state machine <FSM_0> for signal <e_actual>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <GND_3_o_GND_3_o_sub_29_OUT> created at line 113.
    Found 9-bit adder for signal <posicion_y_actual[8]_GND_3_o_add_16_OUT> created at line 94.
    Found 10-bit adder for signal <n0073> created at line 112.
    Found 10-bit comparator lessequal for signal <n0025> created at line 111
    Found 10-bit comparator lessequal for signal <n0028> created at line 112
    Found 32-bit comparator lessequal for signal <n0032> created at line 113
    Found 10-bit comparator lessequal for signal <n0035> created at line 114
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Cubo> synthesized.

Synthesizing Unit <MUX_RGB>.
    Related source file is "C:\Users\Mauricio Paz\Documents\GitHub\Taller_Diseno_Digital\FallingCubes\MUX_RGB.v".
    Found 8-bit register for signal <RGB_temporal>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <MUX_RGB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 1
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 9-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 4
 10-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 2
# Comparators                                          : 10
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 7
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <posicion_x_0> in Unit <cubo_prueba> is equivalent to the following 4 FFs/Latches, which will be removed : <posicion_x_3> <posicion_x_5> <posicion_x_6> <posicion_x_7> 
INFO:Xst:2261 - The FF/Latch <RGB_temporal_3> in Unit <mux_colores> is equivalent to the following 2 FFs/Latches, which will be removed : <RGB_temporal_4> <RGB_temporal_5> 
INFO:Xst:2261 - The FF/Latch <RGB_temporal_0> in Unit <mux_colores> is equivalent to the following 4 FFs/Latches, which will be removed : <RGB_temporal_1> <RGB_temporal_2> <RGB_temporal_6> <RGB_temporal_7> 
WARNING:Xst:1710 - FF/Latch <velocidad_cubo_0> (without init value) has a constant value of 0 in block <cubo_prueba>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <velocidad_cubo_1> (without init value) has a constant value of 1 in block <cubo_prueba>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <posicion_x_0> (without init value) has a constant value of 0 in block <cubo_prueba>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Cubo>.
The following registers are absorbed into accumulator <posicion_y_actual>: 1 register on signal <posicion_y_actual>.
Unit <Cubo> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <bandera_cambiar_pulso>: 1 register on signal <bandera_cambiar_pulso>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
# Counters                                             : 3
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
# Accumulators                                         : 1
 9-bit up loadable accumulator                         : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 10
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 7
 32-bit comparator lessequal                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <velocidad_cubo_0> (without init value) has a constant value of 0 in block <Cubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <velocidad_cubo_1> (without init value) has a constant value of 1 in block <Cubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <posicion_x_0> (without init value) has a constant value of 0 in block <Cubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <posicion_x_3> (without init value) has a constant value of 0 in block <Cubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <posicion_x_5> (without init value) has a constant value of 0 in block <Cubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <posicion_x_6> (without init value) has a constant value of 0 in block <Cubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <posicion_x_7> (without init value) has a constant value of 0 in block <Cubo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <RGB_temporal_3> in Unit <MUX_RGB> is equivalent to the following 2 FFs/Latches, which will be removed : <RGB_temporal_4> <RGB_temporal_5> 
INFO:Xst:2261 - The FF/Latch <RGB_temporal_0> in Unit <MUX_RGB> is equivalent to the following 4 FFs/Latches, which will be removed : <RGB_temporal_1> <RGB_temporal_2> <RGB_temporal_6> <RGB_temporal_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cubo_prueba/FSM_0> on signal <e_actual[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <posicion_y_actual_0> (without init value) has a constant value of 0 in block <Cubo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <posicion_x_1> in Unit <Cubo> is equivalent to the following 3 FFs/Latches, which will be removed : <posicion_x_2> <posicion_x_4> <posicion_x_8> 

Optimizing unit <main> ...

Optimizing unit <vga_sync> ...

Optimizing unit <Cubo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 150
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 18
#      LUT2                        : 4
#      LUT3                        : 13
#      LUT4                        : 32
#      LUT5                        : 9
#      LUT6                        : 17
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 37
#      FD                          : 11
#      FDE                         : 1
#      FDR                         : 6
#      FDRE                        : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  18224     0%  
 Number of Slice LUTs:                   99  out of   9112     1%  
    Number used as Logic:                99  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    101
   Number with an unused Flip Flop:      64  out of    101    63%  
   Number with an unused LUT:             2  out of    101     1%  
   Number of fully used LUT-FF pairs:    35  out of    101    34%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.822ns (Maximum Frequency: 207.394MHz)
   Minimum input arrival time before clock: 4.452ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.822ns (frequency: 207.394MHz)
  Total number of paths / destination ports: 1136 / 70
-------------------------------------------------------------------------
Delay:               4.822ns (Levels of Logic = 4)
  Source:            controlador_vga/mod2_reg (FF)
  Destination:       controlador_vga/v_count_reg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: controlador_vga/mod2_reg to controlador_vga/v_count_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  controlador_vga/mod2_reg (controlador_vga/mod2_reg)
     LUT5:I0->O            2   0.203   0.721  controlador_vga/Mcount_v_count_reg_val12 (controlador_vga/Mcount_v_count_reg_val12)
     LUT4:I2->O           11   0.203   0.883  controlador_vga/Mcount_v_count_reg_val13 (controlador_vga/Mcount_v_count_reg_val1)
     LUT6:I5->O           10   0.205   0.857  controlador_vga/Mcount_v_count_reg_val (controlador_vga/Mcount_v_count_reg_val)
     LUT4:I3->O            1   0.205   0.000  controlador_vga/v_count_reg_0_rstpot (controlador_vga/v_count_reg_0_rstpot)
     FD:D                      0.102          controlador_vga/v_count_reg_0
    ----------------------------------------
    Total                      4.822ns (1.365ns logic, 3.457ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 37 / 36
-------------------------------------------------------------------------
Offset:              4.452ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       controlador_vga/v_sync_reg (FF)
  Destination Clock: clk rising

  Data Path: reset to controlador_vga/v_sync_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.132  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.203   0.684  controlador_vga/PWR_2_o_v_count_reg[9]_LessThan_20_o_SW0 (N4)
     LUT6:I4->O            1   0.203   0.579  controlador_vga/PWR_2_o_v_count_reg[9]_LessThan_20_o (controlador_vga/PWR_2_o_v_count_reg[9]_LessThan_20_o_0)
     FDR:R                     0.430          controlador_vga/v_sync_reg
    ----------------------------------------
    Total                      4.452ns (2.058ns logic, 2.395ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            mux_colores/RGB_temporal_0 (FF)
  Destination:       rgb<7> (PAD)
  Source Clock:      clk rising

  Data Path: mux_colores/RGB_temporal_0 to rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.714  mux_colores/RGB_temporal_0 (mux_colores/RGB_temporal_0)
     OBUF:I->O                 2.571          rgb_7_OBUF (rgb<7>)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.822|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.59 secs
 
--> 

Total memory usage is 257824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    9 (   0 filtered)

