#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jan 24 21:48:07 2017
# Process ID: 6312
# Current directory: /home/linux/Documents/DLA/source/fw
# Command line: vivado
# Log file: /home/linux/Documents/DLA/source/fw/vivado.log
# Journal file: /home/linux/Documents/DLA/source/fw/vivado.jou
#-----------------------------------------------------------
start_gui
create_project zedboard /home/linux/Documents/DLA/source/fw/zedboard -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 5807.652 ; gain = 30.387 ; free physical = 2117 ; free virtual = 12944
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -fileset constrs_1 -norecurse /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/new/zedboard_master_XDC_RevC_D_v3.xdc
add_files -norecurse /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'xc7z020.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
xc7z020_encrypt_0_7

export_ip_user_files -of_objects  [get_files  /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -force -quiet
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 24 21:53:54 2017] Launched synth_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/synth_1/runme.log
[Tue Jan 24 21:53:54 2017] Launched impl_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/runme.log
reset_run impl_1
open_bd_design {/home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:hls:encrypt:1.0 - encrypt_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <xc7z020> from BD file </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 5945.297 ; gain = 34.074 ; free physical = 1117 ; free virtual = 12146
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets encrypt_0_interrupt] [get_bd_cells encrypt_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/linux/Documents/DLA/source/sw [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/Documents/DLA/source/sw'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:bigint_math:1.0 bigint_math_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins bigint_math_0/s_axi_PERIPH_BUS]
</bigint_math_0/s_axi_PERIPH_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
save_bd_design
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.v
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.v
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] xc7z020_processing_system7_0_1: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bigint_math_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020.hwh
Generated Block Design Tcl file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020_bd.tcl
Generated Hardware Definition File /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.hwdef
[Tue Jan 24 22:01:37 2017] Launched synth_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/synth_1/runme.log
[Tue Jan 24 22:01:37 2017] Launched impl_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 6085.117 ; gain = 93.535 ; free physical = 1076 ; free virtual = 12200
file copy -force /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/top.sysdef /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top.hdf

launch_sdk -workspace /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk -hwspec /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk -hwspec /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 26 10:34:25 2017...
