; ModuleID = '/home/ece492fa18/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@sum_reg_q_V = internal unnamed_addr global i20 0
@sum_reg_i_V = internal unnamed_addr global i20 0
@sum3_reg_q_V_1 = internal unnamed_addr global i19 0
@sum3_reg_q_V_0 = internal unnamed_addr global i19 0
@sum3_reg_i_V_1 = internal unnamed_addr global i19 0
@sum3_reg_i_V_0 = internal unnamed_addr global i19 0
@sum2_reg_q_V_3 = internal unnamed_addr global i18 0
@sum2_reg_q_V_2 = internal unnamed_addr global i18 0
@sum2_reg_q_V_1 = internal unnamed_addr global i18 0
@sum2_reg_q_V_0 = internal unnamed_addr global i18 0
@sum2_reg_i_V_3 = internal unnamed_addr global i18 0
@sum2_reg_i_V_2 = internal unnamed_addr global i18 0
@sum2_reg_i_V_1 = internal unnamed_addr global i18 0
@sum2_reg_i_V_0 = internal unnamed_addr global i18 0
@sum1_reg_q_V_7 = internal unnamed_addr global i17 0
@sum1_reg_q_V_6 = internal unnamed_addr global i17 0
@sum1_reg_q_V_5 = internal unnamed_addr global i17 0
@sum1_reg_q_V_4 = internal unnamed_addr global i17 0
@sum1_reg_q_V_3 = internal unnamed_addr global i17 0
@sum1_reg_q_V_2 = internal unnamed_addr global i17 0
@sum1_reg_q_V_1 = internal unnamed_addr global i17 0
@sum1_reg_q_V_0 = internal unnamed_addr global i17 0
@sum1_reg_i_V_7 = internal unnamed_addr global i17 0
@sum1_reg_i_V_6 = internal unnamed_addr global i17 0
@sum1_reg_i_V_5 = internal unnamed_addr global i17 0
@sum1_reg_i_V_4 = internal unnamed_addr global i17 0
@sum1_reg_i_V_3 = internal unnamed_addr global i17 0
@sum1_reg_i_V_2 = internal unnamed_addr global i17 0
@sum1_reg_i_V_1 = internal unnamed_addr global i17 0
@sum1_reg_i_V_0 = internal unnamed_addr global i17 0
@sq_sum_V = internal global i41 0
@sq_reg_q_V = internal unnamed_addr global i40 0
@sq_reg_i_V = internal unnamed_addr global i40 0
@product_reg_q_V_9 = internal unnamed_addr global i16 0
@product_reg_q_V_8 = internal unnamed_addr global i16 0
@product_reg_q_V_7 = internal unnamed_addr global i16 0
@product_reg_q_V_6 = internal unnamed_addr global i16 0
@product_reg_q_V_5 = internal unnamed_addr global i16 0
@product_reg_q_V_4 = internal unnamed_addr global i16 0
@product_reg_q_V_3 = internal unnamed_addr global i16 0
@product_reg_q_V_2 = internal unnamed_addr global i16 0
@product_reg_q_V_15 = internal unnamed_addr global i16 0
@product_reg_q_V_14 = internal unnamed_addr global i16 0
@product_reg_q_V_13 = internal unnamed_addr global i16 0
@product_reg_q_V_12 = internal unnamed_addr global i16 0
@product_reg_q_V_11 = internal unnamed_addr global i16 0
@product_reg_q_V_10 = internal unnamed_addr global i16 0
@product_reg_q_V_1 = internal unnamed_addr global i16 0
@product_reg_q_V_0 = internal unnamed_addr global i16 0
@product_reg_i_V_9 = internal unnamed_addr global i16 0
@product_reg_i_V_8 = internal unnamed_addr global i16 0
@product_reg_i_V_7 = internal unnamed_addr global i16 0
@product_reg_i_V_6 = internal unnamed_addr global i16 0
@product_reg_i_V_5 = internal unnamed_addr global i16 0
@product_reg_i_V_4 = internal unnamed_addr global i16 0
@product_reg_i_V_3 = internal unnamed_addr global i16 0
@product_reg_i_V_2 = internal unnamed_addr global i16 0
@product_reg_i_V_15 = internal unnamed_addr global i16 0
@product_reg_i_V_14 = internal unnamed_addr global i16 0
@product_reg_i_V_13 = internal unnamed_addr global i16 0
@product_reg_i_V_12 = internal unnamed_addr global i16 0
@product_reg_i_V_11 = internal unnamed_addr global i16 0
@product_reg_i_V_10 = internal unnamed_addr global i16 0
@product_reg_i_V_1 = internal unnamed_addr global i16 0
@product_reg_i_V_0 = internal unnamed_addr global i16 0
@pnseq_len_reg_V = internal unnamed_addr global i10 0
@pn_seq_V_9 = internal unnamed_addr global i1 false
@pn_seq_V_8 = internal unnamed_addr global i1 false
@pn_seq_V_7 = internal unnamed_addr global i1 false
@pn_seq_V_6 = internal unnamed_addr global i1 false
@pn_seq_V_5 = internal unnamed_addr global i1 false
@pn_seq_V_4 = internal unnamed_addr global i1 false
@pn_seq_V_3 = internal unnamed_addr global i1 false
@pn_seq_V_2 = internal unnamed_addr global i1 false
@pn_seq_V_15 = internal unnamed_addr global i1 false
@pn_seq_V_14 = internal unnamed_addr global i1 false
@pn_seq_V_13 = internal unnamed_addr global i1 false
@pn_seq_V_12 = internal unnamed_addr global i1 false
@pn_seq_V_11 = internal unnamed_addr global i1 false
@pn_seq_V_10 = internal unnamed_addr global i1 false
@pn_seq_V_1 = internal unnamed_addr global i1 false
@pn_seq_V_0 = internal unnamed_addr global i1 false
@out_sample_cnt_V = internal global i10 0
@load_cnt_V = internal global i10 0
@llvm_global_ctors_1 = appending global [0 x void ()*] zeroinitializer
@llvm_global_ctors_0 = appending global [0 x i32] zeroinitializer
@data_valid_reg_V = internal unnamed_addr global i24 0
@data_reg_q_V_9 = internal global i16 0
@data_reg_q_V_8 = internal global i16 0
@data_reg_q_V_7 = internal global i16 0
@data_reg_q_V_6 = internal global i16 0
@data_reg_q_V_5 = internal global i16 0
@data_reg_q_V_4 = internal global i16 0
@data_reg_q_V_3 = internal global i16 0
@data_reg_q_V_2 = internal global i16 0
@data_reg_q_V_15 = internal global i16 0
@data_reg_q_V_14 = internal global i16 0
@data_reg_q_V_13 = internal global i16 0
@data_reg_q_V_12 = internal global i16 0
@data_reg_q_V_11 = internal global i16 0
@data_reg_q_V_10 = internal global i16 0
@data_reg_q_V_1 = internal global i16 0
@data_reg_q_V_0 = internal global i16 0
@data_reg_i_V_9 = internal global i16 0
@data_reg_i_V_8 = internal global i16 0
@data_reg_i_V_7 = internal global i16 0
@data_reg_i_V_6 = internal global i16 0
@data_reg_i_V_5 = internal global i16 0
@data_reg_i_V_4 = internal global i16 0
@data_reg_i_V_3 = internal global i16 0
@data_reg_i_V_2 = internal global i16 0
@data_reg_i_V_15 = internal global i16 0
@data_reg_i_V_14 = internal global i16 0
@data_reg_i_V_13 = internal global i16 0
@data_reg_i_V_12 = internal global i16 0
@data_reg_i_V_11 = internal global i16 0
@data_reg_i_V_10 = internal global i16 0
@data_reg_i_V_1 = internal global i16 0
@data_reg_i_V_0 = internal global i16 0
@currentwrState = internal unnamed_addr global i1 false, align 1
@currentState = internal unnamed_addr global i2 0, align 1
@correlator_str = internal unnamed_addr constant [11 x i8] c"correlator\00"
@adder_in_reg_q_V_9 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_8 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_7 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_6 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_5 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_4 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_3 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_2 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_15 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_14 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_13 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_12 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_11 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_10 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_1 = internal unnamed_addr global i16 0
@adder_in_reg_q_V_0 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_9 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_8 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_7 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_6 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_5 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_4 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_3 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_2 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_15 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_14 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_13 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_12 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_11 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_10 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_1 = internal unnamed_addr global i16 0
@adder_in_reg_i_V_0 = internal unnamed_addr global i16 0
@p_str4 = private unnamed_addr constant [5 x i8] c"both\00", align 1
@p_str3 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str2 = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1
@p_str1 = private unnamed_addr constant [6 x i8] c"ap_hs\00", align 1
@p_str = private unnamed_addr constant [1 x i8] zeroinitializer, align 1

declare i24 @llvm.part.set.i24.i23(i24, i23, i32, i32) nounwind readnone

declare i41 @llvm.part.select.i41(i41, i32, i32) nounwind readnone

declare i32 @llvm.part.select.i32(i32, i32, i32) nounwind readnone

declare i10 @llvm.part.select.i10(i10, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

define void @correlator(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32* %o_data_V_data_V, i1* %o_data_V_last_V, i1 %start_V, i1* %pnseq_in_V_V, i10 %pnseq_len_V) {
.preheader932.preheader:
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !141
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !145
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !149
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !153
  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !157
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pnseq_in_V_V), !map !163
  call void (...)* @_ssdm_op_SpecBitsMap(i10 %pnseq_len_V), !map !167
  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind
  %pnseq_len_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %pnseq_len_V)
  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)
  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i1* %pnseq_in_V_V, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_i_V_0, i16* @data_reg_i_V_1, i16* @data_reg_i_V_2, i16* @data_reg_i_V_3, i16* @data_reg_i_V_4, i16* @data_reg_i_V_5, i16* @data_reg_i_V_6, i16* @data_reg_i_V_7, i16* @data_reg_i_V_8, i16* @data_reg_i_V_9, i16* @data_reg_i_V_10, i16* @data_reg_i_V_11, i16* @data_reg_i_V_12, i16* @data_reg_i_V_13, i16* @data_reg_i_V_14, i16* @data_reg_i_V_15, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_q_V_0, i16* @data_reg_q_V_1, i16* @data_reg_q_V_2, i16* @data_reg_q_V_3, i16* @data_reg_q_V_4, i16* @data_reg_q_V_5, i16* @data_reg_q_V_6, i16* @data_reg_q_V_7, i16* @data_reg_q_V_8, i16* @data_reg_q_V_9, i16* @data_reg_q_V_10, i16* @data_reg_q_V_11, i16* @data_reg_q_V_12, i16* @data_reg_q_V_13, i16* @data_reg_q_V_14, i16* @data_reg_q_V_15, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i10* @out_sample_cnt_V, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i10* @load_cnt_V, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i2* @currentState, i32 1, [1 x i8]* @p_str) nounwind
  %currentwrState_load = load i1* @currentwrState, align 1
  call void (...)* @_ssdm_op_SpecReset(i1* @currentwrState, i32 1, [1 x i8]* @p_str) nounwind
  %p_Val2_s = load i24* @data_valid_reg_V, align 4
  %pnseq_len_reg_V_load = load i10* @pnseq_len_reg_V, align 2
  br i1 %currentwrState_load, label %._crit_edge1009, label %0

; <label>:0                                       ; preds = %.preheader932.preheader
  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 7)
  br i1 %tmp_8, label %1, label %._crit_edge1008

; <label>:1                                       ; preds = %0
  store i1 true, i1* @currentwrState, align 1
  br label %._crit_edge1008

._crit_edge1008:                                  ; preds = %1, %0
  br label %._crit_edge1007

._crit_edge1009:                                  ; preds = %.preheader932.preheader
  %lhs_V_cast = zext i10 %pnseq_len_reg_V_load to i11
  %r_V = add i11 %lhs_V_cast, -1
  %out_sample_cnt_V_loa = load i10* @out_sample_cnt_V, align 2
  %tmp_8_cast = zext i10 %out_sample_cnt_V_loa to i11
  %tmp_last_V = icmp eq i11 %tmp_8_cast, %r_V
  %tmp_s = add i10 %out_sample_cnt_V_loa, 1
  %storemerge = select i1 %tmp_last_V, i10 0, i10 %tmp_s
  store i10 %storemerge, i10* @out_sample_cnt_V, align 2
  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 7)
  store i1 %tmp_6, i1* @currentwrState, align 1
  %sq_sum_V_load = load i41* @sq_sum_V, align 8
  %tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %sq_sum_V_load, i32 17, i32 40)
  %out_sample_data_V = sext i24 %tmp_7 to i32
  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 %tmp_last_V)
  br label %._crit_edge1007

._crit_edge1007:                                  ; preds = %._crit_edge1009, %._crit_edge1008
  %sq_reg_i_V_load = load i40* @sq_reg_i_V, align 8
  %lhs_V_1_cast = sext i40 %sq_reg_i_V_load to i41
  %sq_reg_q_V_load = load i40* @sq_reg_q_V, align 8
  %rhs_V_cast = sext i40 %sq_reg_q_V_load to i41
  %r_V_1 = add i41 %lhs_V_1_cast, %rhs_V_cast
  store i41 %r_V_1, i41* @sq_sum_V, align 8
  %sum_reg_i_V_load = load i20* @sum_reg_i_V, align 4
  %lhs_V_10_cast = sext i20 %sum_reg_i_V_load to i40
  %r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast
  store i40 %r_V_2, i40* @sq_reg_i_V, align 8
  %sum_reg_q_V_load = load i20* @sum_reg_q_V, align 4
  %lhs_V_11_cast = sext i20 %sum_reg_q_V_load to i40
  %r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast
  store i40 %r_V_3, i40* @sq_reg_q_V, align 8
  %sum3_reg_i_V_0_load = load i19* @sum3_reg_i_V_0, align 4
  %lhs_V = sext i19 %sum3_reg_i_V_0_load to i20
  %sum3_reg_i_V_1_load = load i19* @sum3_reg_i_V_1, align 4
  %rhs_V = sext i19 %sum3_reg_i_V_1_load to i20
  %r_V_4 = add nsw i20 %lhs_V, %rhs_V
  store i20 %r_V_4, i20* @sum_reg_i_V, align 4
  %sum3_reg_q_V_0_load = load i19* @sum3_reg_q_V_0, align 4
  %lhs_V_1 = sext i19 %sum3_reg_q_V_0_load to i20
  %sum3_reg_q_V_1_load = load i19* @sum3_reg_q_V_1, align 4
  %rhs_V_1 = sext i19 %sum3_reg_q_V_1_load to i20
  %r_V_5 = add nsw i20 %lhs_V_1, %rhs_V_1
  store i20 %r_V_5, i20* @sum_reg_q_V, align 4
  %sum2_reg_i_V_0_load = load i18* @sum2_reg_i_V_0, align 8
  %lhs_V_6 = sext i18 %sum2_reg_i_V_0_load to i19
  %sum2_reg_i_V_1_load = load i18* @sum2_reg_i_V_1, align 4
  %rhs_V_5 = sext i18 %sum2_reg_i_V_1_load to i19
  %r_V_6 = add nsw i19 %rhs_V_5, %lhs_V_6
  store i19 %r_V_6, i19* @sum3_reg_i_V_0, align 4
  %sum2_reg_q_V_0_load = load i18* @sum2_reg_q_V_0, align 8
  %lhs_V_7 = sext i18 %sum2_reg_q_V_0_load to i19
  %sum2_reg_q_V_1_load = load i18* @sum2_reg_q_V_1, align 4
  %rhs_V_6 = sext i18 %sum2_reg_q_V_1_load to i19
  %r_V_7 = add nsw i19 %rhs_V_6, %lhs_V_7
  store i19 %r_V_7, i19* @sum3_reg_q_V_0, align 4
  %sum2_reg_i_V_2_load = load i18* @sum2_reg_i_V_2, align 8
  %lhs_V_6_1 = sext i18 %sum2_reg_i_V_2_load to i19
  %sum2_reg_i_V_3_load = load i18* @sum2_reg_i_V_3, align 4
  %rhs_V_5_1 = sext i18 %sum2_reg_i_V_3_load to i19
  %r_V_6_1 = add nsw i19 %rhs_V_5_1, %lhs_V_6_1
  store i19 %r_V_6_1, i19* @sum3_reg_i_V_1, align 4
  %sum2_reg_q_V_2_load = load i18* @sum2_reg_q_V_2, align 8
  %lhs_V_7_1 = sext i18 %sum2_reg_q_V_2_load to i19
  %sum2_reg_q_V_3_load = load i18* @sum2_reg_q_V_3, align 4
  %rhs_V_6_1 = sext i18 %sum2_reg_q_V_3_load to i19
  %r_V_7_1 = add nsw i19 %rhs_V_6_1, %lhs_V_7_1
  store i19 %r_V_7_1, i19* @sum3_reg_q_V_1, align 4
  %sum1_reg_i_V_0_load = load i17* @sum1_reg_i_V_0, align 16
  %lhs_V_8 = sext i17 %sum1_reg_i_V_0_load to i18
  %sum1_reg_i_V_1_load = load i17* @sum1_reg_i_V_1, align 4
  %rhs_V_7 = sext i17 %sum1_reg_i_V_1_load to i18
  %r_V_8 = add nsw i18 %rhs_V_7, %lhs_V_8
  store i18 %r_V_8, i18* @sum2_reg_i_V_0, align 4
  %sum1_reg_q_V_0_load = load i17* @sum1_reg_q_V_0, align 16
  %lhs_V_9 = sext i17 %sum1_reg_q_V_0_load to i18
  %sum1_reg_q_V_1_load = load i17* @sum1_reg_q_V_1, align 4
  %rhs_V_8 = sext i17 %sum1_reg_q_V_1_load to i18
  %r_V_9 = add nsw i18 %rhs_V_8, %lhs_V_9
  store i18 %r_V_9, i18* @sum2_reg_q_V_0, align 4
  %sum1_reg_i_V_2_load = load i17* @sum1_reg_i_V_2, align 8
  %lhs_V_8_1 = sext i17 %sum1_reg_i_V_2_load to i18
  %sum1_reg_i_V_3_load = load i17* @sum1_reg_i_V_3, align 4
  %rhs_V_7_1 = sext i17 %sum1_reg_i_V_3_load to i18
  %r_V_8_1 = add nsw i18 %rhs_V_7_1, %lhs_V_8_1
  store i18 %r_V_8_1, i18* @sum2_reg_i_V_1, align 4
  %sum1_reg_q_V_2_load = load i17* @sum1_reg_q_V_2, align 8
  %lhs_V_9_1 = sext i17 %sum1_reg_q_V_2_load to i18
  %sum1_reg_q_V_3_load = load i17* @sum1_reg_q_V_3, align 4
  %rhs_V_8_1 = sext i17 %sum1_reg_q_V_3_load to i18
  %r_V_9_1 = add nsw i18 %rhs_V_8_1, %lhs_V_9_1
  store i18 %r_V_9_1, i18* @sum2_reg_q_V_1, align 4
  %sum1_reg_i_V_4_load = load i17* @sum1_reg_i_V_4, align 16
  %lhs_V_8_2 = sext i17 %sum1_reg_i_V_4_load to i18
  %sum1_reg_i_V_5_load = load i17* @sum1_reg_i_V_5, align 4
  %rhs_V_7_2 = sext i17 %sum1_reg_i_V_5_load to i18
  %r_V_8_2 = add nsw i18 %rhs_V_7_2, %lhs_V_8_2
  store i18 %r_V_8_2, i18* @sum2_reg_i_V_2, align 4
  %sum1_reg_q_V_4_load = load i17* @sum1_reg_q_V_4, align 16
  %lhs_V_9_2 = sext i17 %sum1_reg_q_V_4_load to i18
  %sum1_reg_q_V_5_load = load i17* @sum1_reg_q_V_5, align 4
  %rhs_V_8_2 = sext i17 %sum1_reg_q_V_5_load to i18
  %r_V_9_2 = add nsw i18 %rhs_V_8_2, %lhs_V_9_2
  store i18 %r_V_9_2, i18* @sum2_reg_q_V_2, align 4
  %sum1_reg_i_V_6_load = load i17* @sum1_reg_i_V_6, align 8
  %lhs_V_8_3 = sext i17 %sum1_reg_i_V_6_load to i18
  %sum1_reg_i_V_7_load = load i17* @sum1_reg_i_V_7, align 4
  %rhs_V_7_3 = sext i17 %sum1_reg_i_V_7_load to i18
  %r_V_8_3 = add nsw i18 %rhs_V_7_3, %lhs_V_8_3
  store i18 %r_V_8_3, i18* @sum2_reg_i_V_3, align 4
  %sum1_reg_q_V_6_load = load i17* @sum1_reg_q_V_6, align 8
  %lhs_V_9_3 = sext i17 %sum1_reg_q_V_6_load to i18
  %sum1_reg_q_V_7_load = load i17* @sum1_reg_q_V_7, align 4
  %rhs_V_8_3 = sext i17 %sum1_reg_q_V_7_load to i18
  %r_V_9_3 = add nsw i18 %rhs_V_8_3, %lhs_V_9_3
  store i18 %r_V_9_3, i18* @sum2_reg_q_V_3, align 4
  %adder_in_reg_i_V_0_l = load i16* @adder_in_reg_i_V_0, align 16
  %lhs_V_s = sext i16 %adder_in_reg_i_V_0_l to i17
  %adder_in_reg_i_V_1_l = load i16* @adder_in_reg_i_V_1, align 2
  %rhs_V_9 = sext i16 %adder_in_reg_i_V_1_l to i17
  %r_V_s = add nsw i17 %rhs_V_9, %lhs_V_s
  store i17 %r_V_s, i17* @sum1_reg_i_V_0, align 16
  %adder_in_reg_q_V_0_l = load i16* @adder_in_reg_q_V_0, align 16
  %lhs_V_2 = sext i16 %adder_in_reg_q_V_0_l to i17
  %adder_in_reg_q_V_1_l = load i16* @adder_in_reg_q_V_1, align 2
  %rhs_V_s = sext i16 %adder_in_reg_q_V_1_l to i17
  %r_V_10 = add nsw i17 %rhs_V_s, %lhs_V_2
  store i17 %r_V_10, i17* @sum1_reg_q_V_0, align 16
  %adder_in_reg_i_V_2_l = load i16* @adder_in_reg_i_V_2, align 4
  %lhs_V_10_1 = sext i16 %adder_in_reg_i_V_2_l to i17
  %adder_in_reg_i_V_3_l = load i16* @adder_in_reg_i_V_3, align 2
  %rhs_V_9_1 = sext i16 %adder_in_reg_i_V_3_l to i17
  %r_V_10_1 = add nsw i17 %rhs_V_9_1, %lhs_V_10_1
  store i17 %r_V_10_1, i17* @sum1_reg_i_V_1, align 4
  %adder_in_reg_q_V_2_l = load i16* @adder_in_reg_q_V_2, align 4
  %lhs_V_11_1 = sext i16 %adder_in_reg_q_V_2_l to i17
  %adder_in_reg_q_V_3_l = load i16* @adder_in_reg_q_V_3, align 2
  %rhs_V_10_1 = sext i16 %adder_in_reg_q_V_3_l to i17
  %r_V_11_1 = add nsw i17 %rhs_V_10_1, %lhs_V_11_1
  store i17 %r_V_11_1, i17* @sum1_reg_q_V_1, align 4
  %adder_in_reg_i_V_4_l = load i16* @adder_in_reg_i_V_4, align 8
  %lhs_V_10_2 = sext i16 %adder_in_reg_i_V_4_l to i17
  %adder_in_reg_i_V_5_l = load i16* @adder_in_reg_i_V_5, align 2
  %rhs_V_9_2 = sext i16 %adder_in_reg_i_V_5_l to i17
  %r_V_10_2 = add nsw i17 %rhs_V_9_2, %lhs_V_10_2
  store i17 %r_V_10_2, i17* @sum1_reg_i_V_2, align 8
  %adder_in_reg_q_V_4_l = load i16* @adder_in_reg_q_V_4, align 8
  %lhs_V_11_2 = sext i16 %adder_in_reg_q_V_4_l to i17
  %adder_in_reg_q_V_5_l = load i16* @adder_in_reg_q_V_5, align 2
  %rhs_V_10_2 = sext i16 %adder_in_reg_q_V_5_l to i17
  %r_V_11_2 = add nsw i17 %rhs_V_10_2, %lhs_V_11_2
  store i17 %r_V_11_2, i17* @sum1_reg_q_V_2, align 8
  %adder_in_reg_i_V_6_l = load i16* @adder_in_reg_i_V_6, align 4
  %lhs_V_10_3 = sext i16 %adder_in_reg_i_V_6_l to i17
  %adder_in_reg_i_V_7_l = load i16* @adder_in_reg_i_V_7, align 2
  %rhs_V_9_3 = sext i16 %adder_in_reg_i_V_7_l to i17
  %r_V_10_3 = add nsw i17 %rhs_V_9_3, %lhs_V_10_3
  store i17 %r_V_10_3, i17* @sum1_reg_i_V_3, align 4
  %adder_in_reg_q_V_6_l = load i16* @adder_in_reg_q_V_6, align 4
  %lhs_V_11_3 = sext i16 %adder_in_reg_q_V_6_l to i17
  %adder_in_reg_q_V_7_l = load i16* @adder_in_reg_q_V_7, align 2
  %rhs_V_10_3 = sext i16 %adder_in_reg_q_V_7_l to i17
  %r_V_11_3 = add nsw i17 %rhs_V_10_3, %lhs_V_11_3
  store i17 %r_V_11_3, i17* @sum1_reg_q_V_3, align 4
  %adder_in_reg_i_V_8_l = load i16* @adder_in_reg_i_V_8, align 16
  %lhs_V_10_4 = sext i16 %adder_in_reg_i_V_8_l to i17
  %adder_in_reg_i_V_9_l = load i16* @adder_in_reg_i_V_9, align 2
  %rhs_V_9_4 = sext i16 %adder_in_reg_i_V_9_l to i17
  %r_V_10_4 = add nsw i17 %rhs_V_9_4, %lhs_V_10_4
  store i17 %r_V_10_4, i17* @sum1_reg_i_V_4, align 16
  %adder_in_reg_q_V_8_l = load i16* @adder_in_reg_q_V_8, align 16
  %lhs_V_11_4 = sext i16 %adder_in_reg_q_V_8_l to i17
  %adder_in_reg_q_V_9_l = load i16* @adder_in_reg_q_V_9, align 2
  %rhs_V_10_4 = sext i16 %adder_in_reg_q_V_9_l to i17
  %r_V_11_4 = add nsw i17 %rhs_V_10_4, %lhs_V_11_4
  store i17 %r_V_11_4, i17* @sum1_reg_q_V_4, align 16
  %adder_in_reg_i_V_10_s = load i16* @adder_in_reg_i_V_10, align 4
  %lhs_V_10_5 = sext i16 %adder_in_reg_i_V_10_s to i17
  %adder_in_reg_i_V_11_s = load i16* @adder_in_reg_i_V_11, align 2
  %rhs_V_9_5 = sext i16 %adder_in_reg_i_V_11_s to i17
  %r_V_10_5 = add nsw i17 %rhs_V_9_5, %lhs_V_10_5
  store i17 %r_V_10_5, i17* @sum1_reg_i_V_5, align 4
  %adder_in_reg_q_V_10_s = load i16* @adder_in_reg_q_V_10, align 4
  %lhs_V_11_5 = sext i16 %adder_in_reg_q_V_10_s to i17
  %adder_in_reg_q_V_11_s = load i16* @adder_in_reg_q_V_11, align 2
  %rhs_V_10_5 = sext i16 %adder_in_reg_q_V_11_s to i17
  %r_V_11_5 = add nsw i17 %rhs_V_10_5, %lhs_V_11_5
  store i17 %r_V_11_5, i17* @sum1_reg_q_V_5, align 4
  %adder_in_reg_i_V_12_s = load i16* @adder_in_reg_i_V_12, align 8
  %lhs_V_10_6 = sext i16 %adder_in_reg_i_V_12_s to i17
  %adder_in_reg_i_V_13_s = load i16* @adder_in_reg_i_V_13, align 2
  %rhs_V_9_6 = sext i16 %adder_in_reg_i_V_13_s to i17
  %r_V_10_6 = add nsw i17 %rhs_V_9_6, %lhs_V_10_6
  store i17 %r_V_10_6, i17* @sum1_reg_i_V_6, align 8
  %adder_in_reg_q_V_12_s = load i16* @adder_in_reg_q_V_12, align 8
  %lhs_V_11_6 = sext i16 %adder_in_reg_q_V_12_s to i17
  %adder_in_reg_q_V_13_s = load i16* @adder_in_reg_q_V_13, align 2
  %rhs_V_10_6 = sext i16 %adder_in_reg_q_V_13_s to i17
  %r_V_11_6 = add nsw i17 %rhs_V_10_6, %lhs_V_11_6
  store i17 %r_V_11_6, i17* @sum1_reg_q_V_6, align 8
  %adder_in_reg_i_V_14_s = load i16* @adder_in_reg_i_V_14, align 4
  %lhs_V_10_7 = sext i16 %adder_in_reg_i_V_14_s to i17
  %adder_in_reg_i_V_15_s = load i16* @adder_in_reg_i_V_15, align 2
  %rhs_V_9_7 = sext i16 %adder_in_reg_i_V_15_s to i17
  %r_V_10_7 = add nsw i17 %rhs_V_9_7, %lhs_V_10_7
  store i17 %r_V_10_7, i17* @sum1_reg_i_V_7, align 4
  %adder_in_reg_q_V_14_s = load i16* @adder_in_reg_q_V_14, align 4
  %lhs_V_11_7 = sext i16 %adder_in_reg_q_V_14_s to i17
  %adder_in_reg_q_V_15_s = load i16* @adder_in_reg_q_V_15, align 2
  %rhs_V_10_7 = sext i16 %adder_in_reg_q_V_15_s to i17
  %r_V_11_7 = add nsw i17 %rhs_V_10_7, %lhs_V_11_7
  store i17 %r_V_11_7, i17* @sum1_reg_q_V_7, align 4
  %tmp_2 = icmp eq i10 %pnseq_len_reg_V_load, 0
  %product_reg_i_V_0_lo = load i16* @product_reg_i_V_0, align 2
  br i1 %tmp_2, label %3, label %2

.preheader896.1:                                  ; preds = %3, %2
  %storemerge3 = phi i16 [ %product_reg_q_V_0_lo, %2 ], [ 0, %3 ]
  store i16 %storemerge3, i16* @adder_in_reg_q_V_0, align 16
  %tmp_9 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 1, i32 9)
  %icmp = icmp eq i9 %tmp_9, 0
  %product_reg_i_V_1_lo = load i16* @product_reg_i_V_1, align 2
  br i1 %icmp, label %5, label %4

; <label>:2                                       ; preds = %._crit_edge1007
  store i16 %product_reg_i_V_0_lo, i16* @adder_in_reg_i_V_0, align 16
  %product_reg_q_V_0_lo = load i16* @product_reg_q_V_0, align 16
  br label %.preheader896.1

; <label>:3                                       ; preds = %._crit_edge1007
  store i16 0, i16* @adder_in_reg_i_V_0, align 16
  br label %.preheader896.1

.preheader896.2:                                  ; preds = %5, %4
  %storemerge4 = phi i16 [ 0, %5 ], [ %product_reg_q_V_1_lo, %4 ]
  store i16 %storemerge4, i16* @adder_in_reg_q_V_1, align 2
  %tmp_26_2 = icmp ugt i10 %pnseq_len_reg_V_load, 2
  %product_reg_i_V_2_lo = load i16* @product_reg_i_V_2, align 2
  br i1 %tmp_26_2, label %6, label %7

; <label>:4                                       ; preds = %.preheader896.1
  store i16 %product_reg_i_V_1_lo, i16* @adder_in_reg_i_V_1, align 2
  %product_reg_q_V_1_lo = load i16* @product_reg_q_V_1, align 2
  br label %.preheader896.2

; <label>:5                                       ; preds = %.preheader896.1
  store i16 0, i16* @adder_in_reg_i_V_1, align 2
  br label %.preheader896.2

.preheader896.3:                                  ; preds = %7, %6
  %storemerge5 = phi i16 [ %product_reg_q_V_2_lo, %6 ], [ 0, %7 ]
  store i16 %storemerge5, i16* @adder_in_reg_q_V_2, align 4
  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 2, i32 9)
  %icmp6 = icmp eq i8 %tmp_10, 0
  %product_reg_i_V_3_lo = load i16* @product_reg_i_V_3, align 2
  br i1 %icmp6, label %9, label %8

; <label>:6                                       ; preds = %.preheader896.2
  store i16 %product_reg_i_V_2_lo, i16* @adder_in_reg_i_V_2, align 4
  %product_reg_q_V_2_lo = load i16* @product_reg_q_V_2, align 4
  br label %.preheader896.3

; <label>:7                                       ; preds = %.preheader896.2
  store i16 0, i16* @adder_in_reg_i_V_2, align 4
  br label %.preheader896.3

.preheader896.4:                                  ; preds = %9, %8
  %storemerge6 = phi i16 [ 0, %9 ], [ %product_reg_q_V_3_lo, %8 ]
  store i16 %storemerge6, i16* @adder_in_reg_q_V_3, align 2
  %tmp_26_4 = icmp ugt i10 %pnseq_len_reg_V_load, 4
  %product_reg_i_V_4_lo = load i16* @product_reg_i_V_4, align 2
  br i1 %tmp_26_4, label %10, label %11

; <label>:8                                       ; preds = %.preheader896.3
  store i16 %product_reg_i_V_3_lo, i16* @adder_in_reg_i_V_3, align 2
  %product_reg_q_V_3_lo = load i16* @product_reg_q_V_3, align 2
  br label %.preheader896.4

; <label>:9                                       ; preds = %.preheader896.3
  store i16 0, i16* @adder_in_reg_i_V_3, align 2
  br label %.preheader896.4

.preheader896.5:                                  ; preds = %11, %10
  %storemerge7 = phi i16 [ %product_reg_q_V_4_lo, %10 ], [ 0, %11 ]
  store i16 %storemerge7, i16* @adder_in_reg_q_V_4, align 8
  %tmp_26_5 = icmp ugt i10 %pnseq_len_reg_V_load, 5
  %product_reg_i_V_5_lo = load i16* @product_reg_i_V_5, align 2
  br i1 %tmp_26_5, label %12, label %13

; <label>:10                                      ; preds = %.preheader896.4
  store i16 %product_reg_i_V_4_lo, i16* @adder_in_reg_i_V_4, align 8
  %product_reg_q_V_4_lo = load i16* @product_reg_q_V_4, align 8
  br label %.preheader896.5

; <label>:11                                      ; preds = %.preheader896.4
  store i16 0, i16* @adder_in_reg_i_V_4, align 8
  br label %.preheader896.5

.preheader896.6:                                  ; preds = %13, %12
  %storemerge8 = phi i16 [ 0, %13 ], [ %product_reg_q_V_5_lo, %12 ]
  store i16 %storemerge8, i16* @adder_in_reg_q_V_5, align 2
  %tmp_26_6 = icmp ugt i10 %pnseq_len_reg_V_load, 6
  %product_reg_i_V_6_lo = load i16* @product_reg_i_V_6, align 2
  br i1 %tmp_26_6, label %14, label %15

; <label>:12                                      ; preds = %.preheader896.5
  store i16 %product_reg_i_V_5_lo, i16* @adder_in_reg_i_V_5, align 2
  %product_reg_q_V_5_lo = load i16* @product_reg_q_V_5, align 2
  br label %.preheader896.6

; <label>:13                                      ; preds = %.preheader896.5
  store i16 0, i16* @adder_in_reg_i_V_5, align 2
  br label %.preheader896.6

.preheader896.7:                                  ; preds = %15, %14
  %storemerge9 = phi i16 [ %product_reg_q_V_6_lo, %14 ], [ 0, %15 ]
  store i16 %storemerge9, i16* @adder_in_reg_q_V_6, align 4
  %tmp_11 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 3, i32 9)
  %icmp9 = icmp eq i7 %tmp_11, 0
  %product_reg_i_V_7_lo = load i16* @product_reg_i_V_7, align 2
  br i1 %icmp9, label %17, label %16

; <label>:14                                      ; preds = %.preheader896.6
  store i16 %product_reg_i_V_6_lo, i16* @adder_in_reg_i_V_6, align 4
  %product_reg_q_V_6_lo = load i16* @product_reg_q_V_6, align 4
  br label %.preheader896.7

; <label>:15                                      ; preds = %.preheader896.6
  store i16 0, i16* @adder_in_reg_i_V_6, align 4
  br label %.preheader896.7

.preheader896.8:                                  ; preds = %17, %16
  %storemerge2 = phi i16 [ 0, %17 ], [ %product_reg_q_V_7_lo, %16 ]
  store i16 %storemerge2, i16* @adder_in_reg_q_V_7, align 2
  %tmp_26_8 = icmp ugt i10 %pnseq_len_reg_V_load, 8
  %product_reg_i_V_8_lo = load i16* @product_reg_i_V_8, align 2
  br i1 %tmp_26_8, label %18, label %19

; <label>:16                                      ; preds = %.preheader896.7
  store i16 %product_reg_i_V_7_lo, i16* @adder_in_reg_i_V_7, align 2
  %product_reg_q_V_7_lo = load i16* @product_reg_q_V_7, align 2
  br label %.preheader896.8

; <label>:17                                      ; preds = %.preheader896.7
  store i16 0, i16* @adder_in_reg_i_V_7, align 2
  br label %.preheader896.8

.preheader896.9:                                  ; preds = %19, %18
  %storemerge10 = phi i16 [ %product_reg_q_V_8_lo, %18 ], [ 0, %19 ]
  store i16 %storemerge10, i16* @adder_in_reg_q_V_8, align 16
  %tmp_26_9 = icmp ugt i10 %pnseq_len_reg_V_load, 9
  %product_reg_i_V_9_lo = load i16* @product_reg_i_V_9, align 2
  br i1 %tmp_26_9, label %20, label %21

; <label>:18                                      ; preds = %.preheader896.8
  store i16 %product_reg_i_V_8_lo, i16* @adder_in_reg_i_V_8, align 16
  %product_reg_q_V_8_lo = load i16* @product_reg_q_V_8, align 16
  br label %.preheader896.9

; <label>:19                                      ; preds = %.preheader896.8
  store i16 0, i16* @adder_in_reg_i_V_8, align 16
  br label %.preheader896.9

.preheader896.10:                                 ; preds = %21, %20
  %storemerge11 = phi i16 [ 0, %21 ], [ %product_reg_q_V_9_lo, %20 ]
  store i16 %storemerge11, i16* @adder_in_reg_q_V_9, align 2
  %tmp_26_s = icmp ugt i10 %pnseq_len_reg_V_load, 10
  %product_reg_i_V_10_l = load i16* @product_reg_i_V_10, align 2
  br i1 %tmp_26_s, label %22, label %23

; <label>:20                                      ; preds = %.preheader896.9
  store i16 %product_reg_i_V_9_lo, i16* @adder_in_reg_i_V_9, align 2
  %product_reg_q_V_9_lo = load i16* @product_reg_q_V_9, align 2
  br label %.preheader896.10

; <label>:21                                      ; preds = %.preheader896.9
  store i16 0, i16* @adder_in_reg_i_V_9, align 2
  br label %.preheader896.10

.preheader896.11:                                 ; preds = %23, %22
  %storemerge12 = phi i16 [ %product_reg_q_V_10_l, %22 ], [ 0, %23 ]
  store i16 %storemerge12, i16* @adder_in_reg_q_V_10, align 4
  %tmp_26_1 = icmp ugt i10 %pnseq_len_reg_V_load, 11
  %product_reg_i_V_11_l = load i16* @product_reg_i_V_11, align 2
  br i1 %tmp_26_1, label %24, label %25

; <label>:22                                      ; preds = %.preheader896.10
  store i16 %product_reg_i_V_10_l, i16* @adder_in_reg_i_V_10, align 4
  %product_reg_q_V_10_l = load i16* @product_reg_q_V_10, align 4
  br label %.preheader896.11

; <label>:23                                      ; preds = %.preheader896.10
  store i16 0, i16* @adder_in_reg_i_V_10, align 4
  br label %.preheader896.11

.preheader896.12:                                 ; preds = %25, %24
  %storemerge13 = phi i16 [ 0, %25 ], [ %product_reg_q_V_11_l, %24 ]
  store i16 %storemerge13, i16* @adder_in_reg_q_V_11, align 2
  %tmp_26_3 = icmp ugt i10 %pnseq_len_reg_V_load, 12
  %product_reg_i_V_12_l = load i16* @product_reg_i_V_12, align 2
  br i1 %tmp_26_3, label %26, label %27

; <label>:24                                      ; preds = %.preheader896.11
  store i16 %product_reg_i_V_11_l, i16* @adder_in_reg_i_V_11, align 2
  %product_reg_q_V_11_l = load i16* @product_reg_q_V_11, align 2
  br label %.preheader896.12

; <label>:25                                      ; preds = %.preheader896.11
  store i16 0, i16* @adder_in_reg_i_V_11, align 2
  br label %.preheader896.12

.preheader896.13:                                 ; preds = %27, %26
  %storemerge14 = phi i16 [ %product_reg_q_V_12_l, %26 ], [ 0, %27 ]
  store i16 %storemerge14, i16* @adder_in_reg_q_V_12, align 8
  %tmp_26_7 = icmp ugt i10 %pnseq_len_reg_V_load, 13
  %product_reg_i_V_13_l = load i16* @product_reg_i_V_13, align 2
  br i1 %tmp_26_7, label %28, label %29

; <label>:26                                      ; preds = %.preheader896.12
  store i16 %product_reg_i_V_12_l, i16* @adder_in_reg_i_V_12, align 8
  %product_reg_q_V_12_l = load i16* @product_reg_q_V_12, align 8
  br label %.preheader896.13

; <label>:27                                      ; preds = %.preheader896.12
  store i16 0, i16* @adder_in_reg_i_V_12, align 8
  br label %.preheader896.13

.preheader896.14:                                 ; preds = %29, %28
  %storemerge15 = phi i16 [ 0, %29 ], [ %product_reg_q_V_13_l, %28 ]
  store i16 %storemerge15, i16* @adder_in_reg_q_V_13, align 2
  %tmp_26_10 = icmp ugt i10 %pnseq_len_reg_V_load, 14
  %product_reg_i_V_14_l = load i16* @product_reg_i_V_14, align 2
  br i1 %tmp_26_10, label %30, label %31

; <label>:28                                      ; preds = %.preheader896.13
  store i16 %product_reg_i_V_13_l, i16* @adder_in_reg_i_V_13, align 2
  %product_reg_q_V_13_l = load i16* @product_reg_q_V_13, align 2
  br label %.preheader896.14

; <label>:29                                      ; preds = %.preheader896.13
  store i16 0, i16* @adder_in_reg_i_V_13, align 2
  br label %.preheader896.14

.preheader896.15:                                 ; preds = %31, %30
  %storemerge16 = phi i16 [ %product_reg_q_V_14_l, %30 ], [ 0, %31 ]
  store i16 %storemerge16, i16* @adder_in_reg_q_V_14, align 4
  %tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 4, i32 9)
  %icmp1 = icmp eq i6 %tmp_12, 0
  %product_reg_i_V_15_l = load i16* @product_reg_i_V_15, align 2
  br i1 %icmp1, label %33, label %32

; <label>:30                                      ; preds = %.preheader896.14
  store i16 %product_reg_i_V_14_l, i16* @adder_in_reg_i_V_14, align 4
  %product_reg_q_V_14_l = load i16* @product_reg_q_V_14, align 4
  br label %.preheader896.15

; <label>:31                                      ; preds = %.preheader896.14
  store i16 0, i16* @adder_in_reg_i_V_14, align 4
  br label %.preheader896.15

.preheader896.16:                                 ; preds = %33, %32
  %storemerge17 = phi i16 [ 0, %33 ], [ %product_reg_q_V_15_l, %32 ]
  store i16 %storemerge17, i16* @adder_in_reg_q_V_15, align 2
  %pn_seq_V_0_load = load i1* @pn_seq_V_0, align 16
  %data_reg_i_V_0_load = load i16* @data_reg_i_V_0, align 2
  %data_reg_q_V_0_load = load i16* @data_reg_q_V_0, align 2
  br i1 %pn_seq_V_0_load, label %34, label %35

; <label>:32                                      ; preds = %.preheader896.15
  store i16 %product_reg_i_V_15_l, i16* @adder_in_reg_i_V_15, align 2
  %product_reg_q_V_15_l = load i16* @product_reg_q_V_15, align 2
  br label %.preheader896.16

; <label>:33                                      ; preds = %.preheader896.15
  store i16 0, i16* @adder_in_reg_i_V_15, align 2
  br label %.preheader896.16

.preheader895.1:                                  ; preds = %35, %34
  %storemerge18 = phi i16 [ %tmp_4, %34 ], [ %data_reg_q_V_0_load, %35 ]
  store i16 %storemerge18, i16* @product_reg_q_V_0, align 16
  %pn_seq_V_1_load = load i1* @pn_seq_V_1, align 1
  %data_reg_i_V_1_load = load i16* @data_reg_i_V_1, align 2
  %data_reg_q_V_1_load = load i16* @data_reg_q_V_1, align 2
  br i1 %pn_seq_V_1_load, label %36, label %37

; <label>:34                                      ; preds = %.preheader896.16
  store i16 %data_reg_i_V_0_load, i16* @product_reg_i_V_0, align 16
  %tmp_4 = sub i16 0, %data_reg_q_V_0_load
  br label %.preheader895.1

; <label>:35                                      ; preds = %.preheader896.16
  %tmp_5 = sub i16 0, %data_reg_i_V_0_load
  store i16 %tmp_5, i16* @product_reg_i_V_0, align 16
  br label %.preheader895.1

.preheader895.2:                                  ; preds = %37, %36
  %storemerge19 = phi i16 [ %data_reg_q_V_1_load, %37 ], [ %tmp_35_1, %36 ]
  store i16 %storemerge19, i16* @product_reg_q_V_1, align 2
  %pn_seq_V_2_load = load i1* @pn_seq_V_2, align 2
  %data_reg_i_V_2_load = load i16* @data_reg_i_V_2, align 2
  %data_reg_q_V_2_load = load i16* @data_reg_q_V_2, align 2
  br i1 %pn_seq_V_2_load, label %38, label %39

; <label>:36                                      ; preds = %.preheader895.1
  store i16 %data_reg_i_V_1_load, i16* @product_reg_i_V_1, align 2
  %tmp_35_1 = sub i16 0, %data_reg_q_V_1_load
  br label %.preheader895.2

; <label>:37                                      ; preds = %.preheader895.1
  %tmp_36_1 = sub i16 0, %data_reg_i_V_1_load
  store i16 %tmp_36_1, i16* @product_reg_i_V_1, align 2
  br label %.preheader895.2

.preheader895.3:                                  ; preds = %39, %38
  %storemerge20 = phi i16 [ %tmp_35_2, %38 ], [ %data_reg_q_V_2_load, %39 ]
  store i16 %storemerge20, i16* @product_reg_q_V_2, align 4
  %pn_seq_V_3_load = load i1* @pn_seq_V_3, align 1
  %data_reg_i_V_3_load = load i16* @data_reg_i_V_3, align 2
  %data_reg_q_V_3_load = load i16* @data_reg_q_V_3, align 2
  br i1 %pn_seq_V_3_load, label %40, label %41

; <label>:38                                      ; preds = %.preheader895.2
  store i16 %data_reg_i_V_2_load, i16* @product_reg_i_V_2, align 4
  %tmp_35_2 = sub i16 0, %data_reg_q_V_2_load
  br label %.preheader895.3

; <label>:39                                      ; preds = %.preheader895.2
  %tmp_36_2 = sub i16 0, %data_reg_i_V_2_load
  store i16 %tmp_36_2, i16* @product_reg_i_V_2, align 4
  br label %.preheader895.3

.preheader895.4:                                  ; preds = %41, %40
  %storemerge21 = phi i16 [ %data_reg_q_V_3_load, %41 ], [ %tmp_35_3, %40 ]
  store i16 %storemerge21, i16* @product_reg_q_V_3, align 2
  %pn_seq_V_4_load = load i1* @pn_seq_V_4, align 4
  %data_reg_i_V_4_load = load i16* @data_reg_i_V_4, align 2
  %data_reg_q_V_4_load = load i16* @data_reg_q_V_4, align 2
  br i1 %pn_seq_V_4_load, label %42, label %43

; <label>:40                                      ; preds = %.preheader895.3
  store i16 %data_reg_i_V_3_load, i16* @product_reg_i_V_3, align 2
  %tmp_35_3 = sub i16 0, %data_reg_q_V_3_load
  br label %.preheader895.4

; <label>:41                                      ; preds = %.preheader895.3
  %tmp_36_3 = sub i16 0, %data_reg_i_V_3_load
  store i16 %tmp_36_3, i16* @product_reg_i_V_3, align 2
  br label %.preheader895.4

.preheader895.5:                                  ; preds = %43, %42
  %storemerge22 = phi i16 [ %tmp_35_4, %42 ], [ %data_reg_q_V_4_load, %43 ]
  store i16 %storemerge22, i16* @product_reg_q_V_4, align 8
  %pn_seq_V_5_load = load i1* @pn_seq_V_5, align 1
  %data_reg_i_V_5_load = load i16* @data_reg_i_V_5, align 2
  %data_reg_q_V_5_load = load i16* @data_reg_q_V_5, align 2
  br i1 %pn_seq_V_5_load, label %44, label %45

; <label>:42                                      ; preds = %.preheader895.4
  store i16 %data_reg_i_V_4_load, i16* @product_reg_i_V_4, align 8
  %tmp_35_4 = sub i16 0, %data_reg_q_V_4_load
  br label %.preheader895.5

; <label>:43                                      ; preds = %.preheader895.4
  %tmp_36_4 = sub i16 0, %data_reg_i_V_4_load
  store i16 %tmp_36_4, i16* @product_reg_i_V_4, align 8
  br label %.preheader895.5

.preheader895.6:                                  ; preds = %45, %44
  %storemerge23 = phi i16 [ %data_reg_q_V_5_load, %45 ], [ %tmp_35_5, %44 ]
  store i16 %storemerge23, i16* @product_reg_q_V_5, align 2
  %pn_seq_V_6_load = load i1* @pn_seq_V_6, align 2
  %data_reg_i_V_6_load = load i16* @data_reg_i_V_6, align 2
  %data_reg_q_V_6_load = load i16* @data_reg_q_V_6, align 2
  br i1 %pn_seq_V_6_load, label %46, label %47

; <label>:44                                      ; preds = %.preheader895.5
  store i16 %data_reg_i_V_5_load, i16* @product_reg_i_V_5, align 2
  %tmp_35_5 = sub i16 0, %data_reg_q_V_5_load
  br label %.preheader895.6

; <label>:45                                      ; preds = %.preheader895.5
  %tmp_36_5 = sub i16 0, %data_reg_i_V_5_load
  store i16 %tmp_36_5, i16* @product_reg_i_V_5, align 2
  br label %.preheader895.6

.preheader895.7:                                  ; preds = %47, %46
  %storemerge24 = phi i16 [ %tmp_35_6, %46 ], [ %data_reg_q_V_6_load, %47 ]
  store i16 %storemerge24, i16* @product_reg_q_V_6, align 4
  %pn_seq_V_7_load = load i1* @pn_seq_V_7, align 1
  %data_reg_i_V_7_load = load i16* @data_reg_i_V_7, align 2
  %data_reg_q_V_7_load = load i16* @data_reg_q_V_7, align 2
  br i1 %pn_seq_V_7_load, label %48, label %49

; <label>:46                                      ; preds = %.preheader895.6
  store i16 %data_reg_i_V_6_load, i16* @product_reg_i_V_6, align 4
  %tmp_35_6 = sub i16 0, %data_reg_q_V_6_load
  br label %.preheader895.7

; <label>:47                                      ; preds = %.preheader895.6
  %tmp_36_6 = sub i16 0, %data_reg_i_V_6_load
  store i16 %tmp_36_6, i16* @product_reg_i_V_6, align 4
  br label %.preheader895.7

.preheader895.8:                                  ; preds = %49, %48
  %storemerge25 = phi i16 [ %data_reg_q_V_7_load, %49 ], [ %tmp_35_7, %48 ]
  store i16 %storemerge25, i16* @product_reg_q_V_7, align 2
  %pn_seq_V_8_load = load i1* @pn_seq_V_8, align 8
  %data_reg_i_V_8_load = load i16* @data_reg_i_V_8, align 2
  %data_reg_q_V_8_load = load i16* @data_reg_q_V_8, align 2
  br i1 %pn_seq_V_8_load, label %50, label %51

; <label>:48                                      ; preds = %.preheader895.7
  store i16 %data_reg_i_V_7_load, i16* @product_reg_i_V_7, align 2
  %tmp_35_7 = sub i16 0, %data_reg_q_V_7_load
  br label %.preheader895.8

; <label>:49                                      ; preds = %.preheader895.7
  %tmp_36_7 = sub i16 0, %data_reg_i_V_7_load
  store i16 %tmp_36_7, i16* @product_reg_i_V_7, align 2
  br label %.preheader895.8

.preheader895.9:                                  ; preds = %51, %50
  %storemerge26 = phi i16 [ %tmp_35_8, %50 ], [ %data_reg_q_V_8_load, %51 ]
  store i16 %storemerge26, i16* @product_reg_q_V_8, align 16
  %pn_seq_V_9_load = load i1* @pn_seq_V_9, align 1
  %data_reg_i_V_9_load = load i16* @data_reg_i_V_9, align 2
  %data_reg_q_V_9_load = load i16* @data_reg_q_V_9, align 2
  br i1 %pn_seq_V_9_load, label %52, label %53

; <label>:50                                      ; preds = %.preheader895.8
  store i16 %data_reg_i_V_8_load, i16* @product_reg_i_V_8, align 16
  %tmp_35_8 = sub i16 0, %data_reg_q_V_8_load
  br label %.preheader895.9

; <label>:51                                      ; preds = %.preheader895.8
  %tmp_36_8 = sub i16 0, %data_reg_i_V_8_load
  store i16 %tmp_36_8, i16* @product_reg_i_V_8, align 16
  br label %.preheader895.9

.preheader895.10:                                 ; preds = %53, %52
  %storemerge27 = phi i16 [ %data_reg_q_V_9_load, %53 ], [ %tmp_35_9, %52 ]
  store i16 %storemerge27, i16* @product_reg_q_V_9, align 2
  %pn_seq_V_10_load = load i1* @pn_seq_V_10, align 2
  %data_reg_i_V_10_load = load i16* @data_reg_i_V_10, align 2
  %data_reg_q_V_10_load = load i16* @data_reg_q_V_10, align 2
  br i1 %pn_seq_V_10_load, label %54, label %55

; <label>:52                                      ; preds = %.preheader895.9
  store i16 %data_reg_i_V_9_load, i16* @product_reg_i_V_9, align 2
  %tmp_35_9 = sub i16 0, %data_reg_q_V_9_load
  br label %.preheader895.10

; <label>:53                                      ; preds = %.preheader895.9
  %tmp_36_9 = sub i16 0, %data_reg_i_V_9_load
  store i16 %tmp_36_9, i16* @product_reg_i_V_9, align 2
  br label %.preheader895.10

.preheader895.11:                                 ; preds = %55, %54
  %storemerge28 = phi i16 [ %tmp_35_s, %54 ], [ %data_reg_q_V_10_load, %55 ]
  store i16 %storemerge28, i16* @product_reg_q_V_10, align 4
  %pn_seq_V_11_load = load i1* @pn_seq_V_11, align 1
  %data_reg_i_V_11_load = load i16* @data_reg_i_V_11, align 2
  %data_reg_q_V_11_load = load i16* @data_reg_q_V_11, align 2
  br i1 %pn_seq_V_11_load, label %56, label %57

; <label>:54                                      ; preds = %.preheader895.10
  store i16 %data_reg_i_V_10_load, i16* @product_reg_i_V_10, align 4
  %tmp_35_s = sub i16 0, %data_reg_q_V_10_load
  br label %.preheader895.11

; <label>:55                                      ; preds = %.preheader895.10
  %tmp_36_s = sub i16 0, %data_reg_i_V_10_load
  store i16 %tmp_36_s, i16* @product_reg_i_V_10, align 4
  br label %.preheader895.11

.preheader895.12:                                 ; preds = %57, %56
  %storemerge29 = phi i16 [ %data_reg_q_V_11_load, %57 ], [ %tmp_35_10, %56 ]
  store i16 %storemerge29, i16* @product_reg_q_V_11, align 2
  %pn_seq_V_12_load = load i1* @pn_seq_V_12, align 4
  %data_reg_i_V_12_load = load i16* @data_reg_i_V_12, align 2
  %data_reg_q_V_12_load = load i16* @data_reg_q_V_12, align 2
  br i1 %pn_seq_V_12_load, label %58, label %59

; <label>:56                                      ; preds = %.preheader895.11
  store i16 %data_reg_i_V_11_load, i16* @product_reg_i_V_11, align 2
  %tmp_35_10 = sub i16 0, %data_reg_q_V_11_load
  br label %.preheader895.12

; <label>:57                                      ; preds = %.preheader895.11
  %tmp_36_10 = sub i16 0, %data_reg_i_V_11_load
  store i16 %tmp_36_10, i16* @product_reg_i_V_11, align 2
  br label %.preheader895.12

.preheader895.13:                                 ; preds = %59, %58
  %storemerge30 = phi i16 [ %tmp_35_11, %58 ], [ %data_reg_q_V_12_load, %59 ]
  store i16 %storemerge30, i16* @product_reg_q_V_12, align 8
  %pn_seq_V_13_load = load i1* @pn_seq_V_13, align 1
  %data_reg_i_V_13_load = load i16* @data_reg_i_V_13, align 2
  %data_reg_q_V_13_load = load i16* @data_reg_q_V_13, align 2
  br i1 %pn_seq_V_13_load, label %60, label %61

; <label>:58                                      ; preds = %.preheader895.12
  store i16 %data_reg_i_V_12_load, i16* @product_reg_i_V_12, align 8
  %tmp_35_11 = sub i16 0, %data_reg_q_V_12_load
  br label %.preheader895.13

; <label>:59                                      ; preds = %.preheader895.12
  %tmp_36_11 = sub i16 0, %data_reg_i_V_12_load
  store i16 %tmp_36_11, i16* @product_reg_i_V_12, align 8
  br label %.preheader895.13

.preheader895.14:                                 ; preds = %61, %60
  %storemerge31 = phi i16 [ %data_reg_q_V_13_load, %61 ], [ %tmp_35_12, %60 ]
  store i16 %storemerge31, i16* @product_reg_q_V_13, align 2
  %pn_seq_V_14_load = load i1* @pn_seq_V_14, align 2
  %data_reg_i_V_14_load = load i16* @data_reg_i_V_14, align 2
  %data_reg_q_V_14_load = load i16* @data_reg_q_V_14, align 2
  br i1 %pn_seq_V_14_load, label %62, label %63

; <label>:60                                      ; preds = %.preheader895.13
  store i16 %data_reg_i_V_13_load, i16* @product_reg_i_V_13, align 2
  %tmp_35_12 = sub i16 0, %data_reg_q_V_13_load
  br label %.preheader895.14

; <label>:61                                      ; preds = %.preheader895.13
  %tmp_36_12 = sub i16 0, %data_reg_i_V_13_load
  store i16 %tmp_36_12, i16* @product_reg_i_V_13, align 2
  br label %.preheader895.14

.preheader895.15:                                 ; preds = %63, %62
  %storemerge32 = phi i16 [ %tmp_35_13, %62 ], [ %data_reg_q_V_14_load, %63 ]
  store i16 %storemerge32, i16* @product_reg_q_V_14, align 4
  %pn_seq_V_15_load = load i1* @pn_seq_V_15, align 1
  %data_reg_i_V_15_load = load i16* @data_reg_i_V_15, align 2
  %data_reg_q_V_15_load = load i16* @data_reg_q_V_15, align 2
  br i1 %pn_seq_V_15_load, label %64, label %65

; <label>:62                                      ; preds = %.preheader895.14
  store i16 %data_reg_i_V_14_load, i16* @product_reg_i_V_14, align 4
  %tmp_35_13 = sub i16 0, %data_reg_q_V_14_load
  br label %.preheader895.15

; <label>:63                                      ; preds = %.preheader895.14
  %tmp_36_13 = sub i16 0, %data_reg_i_V_14_load
  store i16 %tmp_36_13, i16* @product_reg_i_V_14, align 4
  br label %.preheader895.15

.preheader895.16:                                 ; preds = %65, %64
  %storemerge33 = phi i16 [ %data_reg_q_V_15_load, %65 ], [ %tmp_35_14, %64 ]
  store i16 %storemerge33, i16* @product_reg_q_V_15, align 2
  %tmp_13 = trunc i24 %p_Val2_s to i23
  %p_Result_2 = call i24 @llvm.part.set.i24.i23(i24 %p_Val2_s, i23 %tmp_13, i32 1, i32 23)
  %currentState_load = load i2* @currentState, align 1
  %load_cnt_V_load = load i10* @load_cnt_V, align 2
  switch i2 %currentState_load, label %mergeST [
    i2 0, label %66
    i2 1, label %68
    i2 -2, label %69
    i2 -1, label %70
  ]

; <label>:64                                      ; preds = %.preheader895.15
  store i16 %data_reg_i_V_15_load, i16* @product_reg_i_V_15, align 2
  %tmp_35_14 = sub i16 0, %data_reg_q_V_15_load
  br label %.preheader895.16

; <label>:65                                      ; preds = %.preheader895.15
  %tmp_36_14 = sub i16 0, %data_reg_i_V_15_load
  store i16 %tmp_36_14, i16* @product_reg_i_V_15, align 2
  br label %.preheader895.16

; <label>:66                                      ; preds = %.preheader895.16
  br i1 %start_V_read, label %67, label %._crit_edge1011

; <label>:67                                      ; preds = %66
  store i2 1, i2* @currentState, align 1
  br label %._crit_edge1011

._crit_edge1011:                                  ; preds = %67, %66
  br label %mergeST

; <label>:68                                      ; preds = %.preheader895.16
  store i10 %pnseq_len_V_read, i10* @pnseq_len_reg_V, align 2
  %tmp_1 = add i10 %pnseq_len_V_read, -1
  store i10 %tmp_1, i10* @load_cnt_V, align 2
  store i2 -2, i2* @currentState, align 1
  br label %mergeST

; <label>:69                                      ; preds = %.preheader895.16
  %tmp_V = call i1 @_ssdm_op_Read.ap_hs.volatile.i1P(i1* %pnseq_in_V_V)
  %tmp_14 = trunc i10 %load_cnt_V_load to i9
  switch i9 %tmp_14, label %branch16 [
    i9 0, label %branch0
    i9 1, label %branch1
    i9 2, label %branch2
    i9 3, label %branch3
    i9 4, label %branch4
    i9 5, label %branch5
    i9 6, label %branch6
    i9 7, label %branch7
    i9 8, label %branch8
    i9 9, label %branch9
    i9 10, label %branch10
    i9 11, label %branch11
    i9 12, label %branch12
    i9 13, label %branch13
    i9 14, label %branch14
    i9 15, label %branch15
  ]

branch16:                                         ; preds = %branch15, %branch14, %branch13, %branch12, %branch11, %branch10, %branch9, %branch8, %branch7, %branch6, %branch5, %branch4, %branch3, %branch2, %branch1, %branch0, %69
  %tmp_3 = icmp eq i10 %load_cnt_V_load, 0
  %storemerge34 = select i1 %tmp_3, i2 -1, i2 -2
  %storemerge849_in = select i1 %tmp_3, i10 %pnseq_len_reg_V_load, i10 %load_cnt_V_load
  store i2 %storemerge34, i2* @currentState, align 1
  %storemerge1 = add i10 %storemerge849_in, -1
  store i10 %storemerge1, i10* @load_cnt_V, align 2
  br label %mergeST

; <label>:70                                      ; preds = %.preheader895.16
  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)
  br i1 %tmp, label %.preheader.0, label %71

.preheader.0:                                     ; preds = %70
  store i16 %data_reg_i_V_14_load, i16* @data_reg_i_V_15, align 2
  store i16 %data_reg_q_V_14_load, i16* @data_reg_q_V_15, align 2
  store i16 %data_reg_i_V_13_load, i16* @data_reg_i_V_14, align 4
  store i16 %data_reg_q_V_13_load, i16* @data_reg_q_V_14, align 4
  store i16 %data_reg_i_V_12_load, i16* @data_reg_i_V_13, align 2
  store i16 %data_reg_q_V_12_load, i16* @data_reg_q_V_13, align 2
  store i16 %data_reg_i_V_11_load, i16* @data_reg_i_V_12, align 8
  store i16 %data_reg_q_V_11_load, i16* @data_reg_q_V_12, align 8
  store i16 %data_reg_i_V_10_load, i16* @data_reg_i_V_11, align 2
  store i16 %data_reg_q_V_10_load, i16* @data_reg_q_V_11, align 2
  store i16 %data_reg_i_V_9_load, i16* @data_reg_i_V_10, align 4
  store i16 %data_reg_q_V_9_load, i16* @data_reg_q_V_10, align 4
  store i16 %data_reg_i_V_8_load, i16* @data_reg_i_V_9, align 2
  store i16 %data_reg_q_V_8_load, i16* @data_reg_q_V_9, align 2
  store i16 %data_reg_i_V_7_load, i16* @data_reg_i_V_8, align 16
  store i16 %data_reg_q_V_7_load, i16* @data_reg_q_V_8, align 16
  store i16 %data_reg_i_V_6_load, i16* @data_reg_i_V_7, align 2
  store i16 %data_reg_q_V_6_load, i16* @data_reg_q_V_7, align 2
  store i16 %data_reg_i_V_5_load, i16* @data_reg_i_V_6, align 4
  store i16 %data_reg_q_V_5_load, i16* @data_reg_q_V_6, align 4
  store i16 %data_reg_i_V_4_load, i16* @data_reg_i_V_5, align 2
  store i16 %data_reg_q_V_4_load, i16* @data_reg_q_V_5, align 2
  store i16 %data_reg_i_V_3_load, i16* @data_reg_i_V_4, align 8
  store i16 %data_reg_q_V_3_load, i16* @data_reg_q_V_4, align 8
  store i16 %data_reg_i_V_2_load, i16* @data_reg_i_V_3, align 2
  store i16 %data_reg_q_V_2_load, i16* @data_reg_q_V_3, align 2
  store i16 %data_reg_i_V_1_load, i16* @data_reg_i_V_2, align 4
  store i16 %data_reg_q_V_1_load, i16* @data_reg_q_V_2, align 4
  store i16 %data_reg_i_V_0_load, i16* @data_reg_i_V_1, align 2
  store i16 %data_reg_q_V_0_load, i16* @data_reg_q_V_1, align 2
  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)
  %tmp_data_V = extractvalue { i32, i1 } %empty, 0
  %tmp_15 = trunc i32 %tmp_data_V to i16
  store i16 %tmp_15, i16* @data_reg_q_V_0, align 16
  %p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 31)
  store i16 %p_Result_4, i16* @data_reg_i_V_0, align 16
  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %tmp_13, i1 true)
  br label %mergeST

; <label>:71                                      ; preds = %70
  %p_Result_1 = shl i24 %p_Val2_s, 1
  br label %mergeST

branch0:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_0, align 1
  br label %branch16

branch1:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_1, align 1
  br label %branch16

branch2:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_2, align 1
  br label %branch16

branch3:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_3, align 1
  br label %branch16

branch4:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_4, align 1
  br label %branch16

branch5:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_5, align 1
  br label %branch16

branch6:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_6, align 1
  br label %branch16

branch7:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_7, align 1
  br label %branch16

branch8:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_8, align 1
  br label %branch16

branch9:                                          ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_9, align 1
  br label %branch16

branch10:                                         ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_10, align 1
  br label %branch16

branch11:                                         ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_11, align 1
  br label %branch16

branch12:                                         ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_12, align 1
  br label %branch16

branch13:                                         ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_13, align 1
  br label %branch16

branch14:                                         ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_14, align 1
  br label %branch16

branch15:                                         ; preds = %69
  store i1 %tmp_V, i1* @pn_seq_V_15, align 1
  br label %branch16

mergeST:                                          ; preds = %71, %.preheader.0, %branch16, %68, %._crit_edge1011, %.preheader895.16
  %data_valid_reg_V_new = phi i24 [ %p_Result_2, %.preheader895.16 ], [ %p_Result_2, %branch16 ], [ %p_Result_2, %68 ], [ %p_Result_2, %._crit_edge1011 ], [ %p_Result_s, %.preheader.0 ], [ %p_Result_1, %71 ]
  store i24 %data_valid_reg_V_new, i24* @data_valid_reg_V, align 4
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32*, i1*, i32, i1) {
entry:
  store i32 %2, i32* %0
  store i1 %3, i1* %1
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecResource(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecReset(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32*, i1*) {
entry:
  %empty = load i32* %0
  %empty_12 = load i1* %1
  %mrv_0 = insertvalue { i32, i1 } undef, i32 %empty, 0
  %mrv1 = insertvalue { i32, i1 } %mrv_0, i1 %empty_12, 1
  ret { i32, i1 } %mrv1
}

define weak i1 @_ssdm_op_Read.ap_hs.volatile.i1P(i1*) {
entry:
  %empty = load i1* %0
  ret i1 %empty
}

define weak i10 @_ssdm_op_Read.ap_auto.i10(i10) {
entry:
  ret i10 %0
}

define weak i1 @_ssdm_op_Read.ap_auto.i1(i1) {
entry:
  ret i1 %0
}

define weak i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10, i32, i32) nounwind readnone {
entry:
  %empty = call i10 @llvm.part.select.i10(i10 %0, i32 %1, i32 %2)
  %empty_13 = trunc i10 %empty to i9
  ret i9 %empty_13
}

define weak i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10, i32, i32) nounwind readnone {
entry:
  %empty = call i10 @llvm.part.select.i10(i10 %0, i32 %1, i32 %2)
  %empty_14 = trunc i10 %empty to i8
  ret i8 %empty_14
}

define weak i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10, i32, i32) nounwind readnone {
entry:
  %empty = call i10 @llvm.part.select.i10(i10 %0, i32 %1, i32 %2)
  %empty_15 = trunc i10 %empty to i7
  ret i7 %empty_15
}

define weak i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10, i32, i32) nounwind readnone {
entry:
  %empty = call i10 @llvm.part.select.i10(i10 %0, i32 %1, i32 %2)
  %empty_16 = trunc i10 %empty to i6
  ret i6 %empty_16
}

define weak i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41, i32, i32) nounwind readnone {
entry:
  %empty = call i41 @llvm.part.select.i41(i41 %0, i32 %1, i32 %2)
  %empty_17 = trunc i41 %empty to i24
  ret i24 %empty_17
}

declare i23 @_ssdm_op_PartSelect.i23.i24.i32.i32(i24, i32, i32) nounwind readnone

define weak i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_18 = trunc i32 %empty to i16
  ret i16 %empty_18
}

define weak i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32*, i1*, i32) {
entry:
  ret i1 true
}

define weak i1 @_ssdm_op_BitSelect.i1.i24.i32(i24, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i24
  %empty_19 = shl i24 1, %empty
  %empty_20 = and i24 %0, %empty_19
  %empty_21 = icmp ne i24 %empty_20, 0
  ret i1 %empty_21
}

define weak i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23, i1) nounwind readnone {
entry:
  %empty = zext i23 %0 to i24
  %empty_22 = zext i1 %1 to i24
  %empty_23 = shl i24 %empty, 1
  %empty_24 = or i24 %empty_23, %empty_22
  ret i24 %empty_24
}

!opencl.kernels = !{!0, !7, !13, !13, !13, !16, !16, !16, !16, !16, !22, !28, !28, !34, !37, !16, !40, !43, !43, !16, !46, !16, !16, !49, !51, !51, !16, !16, !16, !16, !52, !22, !54, !54, !56, !56, !16, !58, !61, !16, !16, !16, !63, !63, !65, !65, !66, !46, !68, !68, !69, !16, !71, !71, !16, !16, !73, !75, !16, !63, !63, !77, !77, !16, !16, !79, !81, !16, !71, !71, !83, !83, !16, !16, !85, !87, !16, !77, !77, !89, !89, !16, !16, !91, !93, !16, !16, !16, !83, !83, !95, !95, !16, !16, !97, !99, !16, !101, !101, !103, !103, !16, !16, !105, !107, !16, !95, !95, !109, !111, !111, !111, !16, !16, !16, !16, !113, !22, !115, !115, !56, !56, !16, !16, !117, !119, !121, !121, !68, !68, !123, !68, !68, !16, !16, !125, !127, !117, !119, !16, !128, !130, !130, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16, !16}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!134}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0, i32 0, i32 0}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<rfnoc_axis>", metadata !"hls::stream<rfnoc_axis>", metadata !"ap_uint<1>", metadata !"hls::stream<ap_uint<1> >", metadata !"ap_uint<10>"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"i_data", metadata !"o_data", metadata !"start", metadata !"pnseq_in", metadata !"pnseq_len"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"ulong long"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!13 = metadata !{null, metadata !8, metadata !9, metadata !14, metadata !11, metadata !15, metadata !6}
!14 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<32, true> &"}
!15 = metadata !{metadata !"kernel_arg_name", metadata !"ref"}
!16 = metadata !{null, metadata !17, metadata !18, metadata !19, metadata !20, metadata !21, metadata !6}
!17 = metadata !{metadata !"kernel_arg_addr_space"}
!18 = metadata !{metadata !"kernel_arg_access_qual"}
!19 = metadata !{metadata !"kernel_arg_type"}
!20 = metadata !{metadata !"kernel_arg_type_qual"}
!21 = metadata !{metadata !"kernel_arg_name"}
!22 = metadata !{null, metadata !23, metadata !24, metadata !25, metadata !26, metadata !27, metadata !6}
!23 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!24 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!25 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!26 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!27 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!28 = metadata !{null, metadata !29, metadata !30, metadata !31, metadata !32, metadata !33, metadata !6}
!29 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!30 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!31 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, true>*", metadata !"int", metadata !"int"}
!32 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!33 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!34 = metadata !{null, metadata !8, metadata !9, metadata !35, metadata !11, metadata !36, metadata !6}
!35 = metadata !{metadata !"kernel_arg_type", metadata !"struct rfnoc_axis &"}
!36 = metadata !{metadata !"kernel_arg_name", metadata !"dout"}
!37 = metadata !{null, metadata !8, metadata !9, metadata !38, metadata !11, metadata !39, metadata !6}
!38 = metadata !{metadata !"kernel_arg_type", metadata !"const struct rfnoc_axis &"}
!39 = metadata !{metadata !"kernel_arg_name", metadata !""}
!40 = metadata !{null, metadata !23, metadata !24, metadata !41, metadata !26, metadata !42, metadata !6}
!41 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<10, false> &", metadata !"int"}
!42 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!43 = metadata !{null, metadata !8, metadata !9, metadata !44, metadata !11, metadata !45, metadata !6}
!44 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!45 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!46 = metadata !{null, metadata !8, metadata !9, metadata !47, metadata !11, metadata !48, metadata !6}
!47 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!48 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!49 = metadata !{null, metadata !8, metadata !9, metadata !50, metadata !11, metadata !12, metadata !6}
!50 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<24, false> &"}
!51 = metadata !{null, metadata !8, metadata !9, metadata !50, metadata !11, metadata !15, metadata !6}
!52 = metadata !{null, metadata !8, metadata !9, metadata !53, metadata !11, metadata !12, metadata !6}
!53 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<24, false> &"}
!54 = metadata !{null, metadata !29, metadata !30, metadata !55, metadata !32, metadata !33, metadata !6}
!55 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<24, false>*", metadata !"int", metadata !"int"}
!56 = metadata !{null, metadata !8, metadata !9, metadata !57, metadata !11, metadata !45, metadata !6}
!57 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!58 = metadata !{null, metadata !23, metadata !24, metadata !59, metadata !26, metadata !60, metadata !6}
!59 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"const ap_int_base<16, true> &"}
!60 = metadata !{metadata !"kernel_arg_name", metadata !"i_op", metadata !"op"}
!61 = metadata !{null, metadata !23, metadata !24, metadata !62, metadata !26, metadata !42, metadata !6}
!62 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"const ap_int_base<16, true> &"}
!63 = metadata !{null, metadata !8, metadata !9, metadata !64, metadata !11, metadata !45, metadata !6}
!64 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, true> &"}
!65 = metadata !{null, metadata !8, metadata !9, metadata !47, metadata !11, metadata !45, metadata !6}
!66 = metadata !{null, metadata !23, metadata !24, metadata !67, metadata !26, metadata !42, metadata !6}
!67 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &", metadata !"int"}
!68 = metadata !{null, metadata !8, metadata !9, metadata !44, metadata !11, metadata !12, metadata !6}
!69 = metadata !{null, metadata !8, metadata !9, metadata !70, metadata !11, metadata !48, metadata !6}
!70 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<16> &"}
!71 = metadata !{null, metadata !8, metadata !9, metadata !72, metadata !11, metadata !45, metadata !6}
!72 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<17, true> &"}
!73 = metadata !{null, metadata !8, metadata !9, metadata !74, metadata !11, metadata !48, metadata !6}
!74 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<17> &"}
!75 = metadata !{null, metadata !23, metadata !24, metadata !76, metadata !26, metadata !42, metadata !6}
!76 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, true> &", metadata !"const ap_int_base<16, true> &"}
!77 = metadata !{null, metadata !8, metadata !9, metadata !78, metadata !11, metadata !45, metadata !6}
!78 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<18, true> &"}
!79 = metadata !{null, metadata !8, metadata !9, metadata !80, metadata !11, metadata !48, metadata !6}
!80 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<18> &"}
!81 = metadata !{null, metadata !23, metadata !24, metadata !82, metadata !26, metadata !42, metadata !6}
!82 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<17, true> &", metadata !"const ap_int_base<17, true> &"}
!83 = metadata !{null, metadata !8, metadata !9, metadata !84, metadata !11, metadata !45, metadata !6}
!84 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<19, true> &"}
!85 = metadata !{null, metadata !8, metadata !9, metadata !86, metadata !11, metadata !48, metadata !6}
!86 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<19> &"}
!87 = metadata !{null, metadata !23, metadata !24, metadata !88, metadata !26, metadata !42, metadata !6}
!88 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<18, true> &", metadata !"const ap_int_base<18, true> &"}
!89 = metadata !{null, metadata !8, metadata !9, metadata !90, metadata !11, metadata !45, metadata !6}
!90 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<20, true> &"}
!91 = metadata !{null, metadata !8, metadata !9, metadata !92, metadata !11, metadata !48, metadata !6}
!92 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<24> &"}
!93 = metadata !{null, metadata !23, metadata !24, metadata !94, metadata !26, metadata !42, metadata !6}
!94 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<19, true> &", metadata !"const ap_int_base<19, true> &"}
!95 = metadata !{null, metadata !8, metadata !9, metadata !96, metadata !11, metadata !45, metadata !6}
!96 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<48, true> &"}
!97 = metadata !{null, metadata !8, metadata !9, metadata !98, metadata !11, metadata !48, metadata !6}
!98 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<48> &"}
!99 = metadata !{null, metadata !23, metadata !24, metadata !100, metadata !26, metadata !42, metadata !6}
!100 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<24, true> &", metadata !"const ap_int_base<24, true> &"}
!101 = metadata !{null, metadata !8, metadata !9, metadata !102, metadata !11, metadata !45, metadata !6}
!102 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<24, true> &"}
!103 = metadata !{null, metadata !8, metadata !9, metadata !104, metadata !11, metadata !45, metadata !6}
!104 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<49, true> &"}
!105 = metadata !{null, metadata !8, metadata !9, metadata !106, metadata !11, metadata !48, metadata !6}
!106 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<49> &"}
!107 = metadata !{null, metadata !23, metadata !24, metadata !108, metadata !26, metadata !42, metadata !6}
!108 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<48, true> &", metadata !"const ap_int_base<48, true> &"}
!109 = metadata !{null, metadata !8, metadata !9, metadata !38, metadata !11, metadata !110, metadata !6}
!110 = metadata !{metadata !"kernel_arg_name", metadata !"din"}
!111 = metadata !{null, metadata !8, metadata !9, metadata !112, metadata !11, metadata !15, metadata !6}
!112 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<49, true> &"}
!113 = metadata !{null, metadata !8, metadata !9, metadata !114, metadata !11, metadata !48, metadata !6}
!114 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<32> &"}
!115 = metadata !{null, metadata !29, metadata !30, metadata !116, metadata !32, metadata !33, metadata !6}
!116 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<49, true>*", metadata !"int", metadata !"int"}
!117 = metadata !{null, metadata !23, metadata !24, metadata !41, metadata !26, metadata !118, metadata !6}
!118 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!119 = metadata !{null, metadata !23, metadata !24, metadata !120, metadata !26, metadata !42, metadata !6}
!120 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<10, false> &", metadata !"const ap_int_base<32, true> &"}
!121 = metadata !{null, metadata !8, metadata !9, metadata !122, metadata !11, metadata !45, metadata !6}
!122 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<10, false> &"}
!123 = metadata !{null, metadata !8, metadata !9, metadata !124, metadata !11, metadata !48, metadata !6}
!124 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<10> &"}
!125 = metadata !{null, metadata !8, metadata !9, metadata !126, metadata !11, metadata !48, metadata !6}
!126 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<1> &"}
!127 = metadata !{null, metadata !8, metadata !9, metadata !57, metadata !11, metadata !48, metadata !6}
!128 = metadata !{null, metadata !8, metadata !9, metadata !44, metadata !11, metadata !129, metadata !6}
!129 = metadata !{metadata !"kernel_arg_name", metadata !"index"}
!130 = metadata !{null, metadata !131, metadata !24, metadata !132, metadata !26, metadata !133, metadata !6}
!131 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0}
!132 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<24, false>*", metadata !"int"}
!133 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"index"}
!134 = metadata !{metadata !135, [0 x i32]* @llvm_global_ctors_0}
!135 = metadata !{metadata !136}
!136 = metadata !{i32 0, i32 31, metadata !137}
!137 = metadata !{metadata !138}
!138 = metadata !{metadata !"llvm.global_ctors.0", metadata !139, metadata !"", i32 0, i32 31}
!139 = metadata !{metadata !140}
!140 = metadata !{i32 0, i32 0, i32 1}
!141 = metadata !{metadata !142}
!142 = metadata !{i32 0, i32 31, metadata !143}
!143 = metadata !{metadata !144}
!144 = metadata !{metadata !"i_data.V.data.V", metadata !139, metadata !"int32", i32 0, i32 31}
!145 = metadata !{metadata !146}
!146 = metadata !{i32 0, i32 0, metadata !147}
!147 = metadata !{metadata !148}
!148 = metadata !{metadata !"i_data.V.last.V", metadata !139, metadata !"uint1", i32 0, i32 0}
!149 = metadata !{metadata !150}
!150 = metadata !{i32 0, i32 31, metadata !151}
!151 = metadata !{metadata !152}
!152 = metadata !{metadata !"o_data.V.data.V", metadata !139, metadata !"int32", i32 0, i32 31}
!153 = metadata !{metadata !154}
!154 = metadata !{i32 0, i32 0, metadata !155}
!155 = metadata !{metadata !156}
!156 = metadata !{metadata !"o_data.V.last.V", metadata !139, metadata !"uint1", i32 0, i32 0}
!157 = metadata !{metadata !158}
!158 = metadata !{i32 0, i32 0, metadata !159}
!159 = metadata !{metadata !160}
!160 = metadata !{metadata !"start.V", metadata !161, metadata !"uint1", i32 0, i32 0}
!161 = metadata !{metadata !162}
!162 = metadata !{i32 0, i32 0, i32 0}
!163 = metadata !{metadata !164}
!164 = metadata !{i32 0, i32 0, metadata !165}
!165 = metadata !{metadata !166}
!166 = metadata !{metadata !"pnseq_in.V.V", metadata !139, metadata !"uint1", i32 0, i32 0}
!167 = metadata !{metadata !168}
!168 = metadata !{i32 0, i32 9, metadata !169}
!169 = metadata !{metadata !170}
!170 = metadata !{metadata !"pnseq_len.V", metadata !161, metadata !"uint10", i32 0, i32 9}
