// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        loopWidth,
        pix_val_V_5,
        pix_val_V,
        conv2_i_i_i351,
        conv2_i_i_i333_cast_cast,
        conv2_i_i_i_cast,
        select_ln214,
        conv2_i_i10_i349_cast_cast_cast_cast,
        conv2_i_i10_i331,
        conv2_i_i10_i326,
        rampStart_1,
        Zplate_Hor_Control_Start,
        bckgndId_load,
        cmp2_i321,
        zext_ln1032,
        y,
        colorFormatLocal,
        cmp141_i,
        icmp_ln1217,
        barWidth_cast,
        barWidth,
        shl_ln,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp12_i,
        Zplate_Ver_Control_Delta,
        sub_i_i_i,
        barWidthMinSamples,
        icmp_ln1404_1,
        icmp_ln1404,
        sub40_i,
        add_ln1488,
        cmp35_i526,
        or_ln1592,
        or_ln1592_1,
        or_ln1592_2,
        cmp59_i,
        cmp126_i,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_loc_1_out_i,
        hBarSel_4_loc_1_out_o,
        hBarSel_4_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_loc_1_out_i,
        hBarSel_loc_1_out_o,
        hBarSel_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_loc_1_out_i,
        hBarSel_3_loc_1_out_o,
        hBarSel_3_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_loc_1_out_i,
        hBarSel_5_loc_1_out_o,
        hBarSel_5_loc_1_out_o_ap_vld,
        p_0_2_0_0_0557_out_i,
        p_0_2_0_0_0557_out_o,
        p_0_2_0_0_0557_out_o_ap_vld,
        p_0_1_0_0_0555_out_i,
        p_0_1_0_0_0555_out_o,
        p_0_1_0_0_0555_out_o_ap_vld,
        p_0_0_0_0_0553_out_i,
        p_0_0_0_0_0553_out_o,
        p_0_0_0_0_0553_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_2,
        hBarSel_2_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel,
        hBarSel_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3,
        hBarSel_3_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_1,
        hBarSel_1_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] loopWidth;
input  [7:0] pix_val_V_5;
input  [7:0] pix_val_V;
input  [7:0] conv2_i_i_i351;
input  [4:0] conv2_i_i_i333_cast_cast;
input  [0:0] conv2_i_i_i_cast;
input  [7:0] select_ln214;
input  [2:0] conv2_i_i10_i349_cast_cast_cast_cast;
input  [7:0] conv2_i_i10_i331;
input  [7:0] conv2_i_i10_i326;
input  [7:0] rampStart_1;
input  [15:0] Zplate_Hor_Control_Start;
input  [7:0] bckgndId_load;
input  [0:0] cmp2_i321;
input  [7:0] zext_ln1032;
input  [15:0] y;
input  [7:0] colorFormatLocal;
input  [0:0] cmp141_i;
input  [0:0] icmp_ln1217;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_ln;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp12_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] icmp_ln1404_1;
input  [0:0] icmp_ln1404;
input  [16:0] sub40_i;
input  [7:0] add_ln1488;
input  [0:0] cmp35_i526;
input  [0:0] or_ln1592;
input  [0:0] or_ln1592_1;
input  [0:0] or_ln1592_2;
input  [0:0] cmp59_i;
input  [0:0] cmp126_i;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_loc_1_out_i;
output  [7:0] hBarSel_4_loc_1_out_o;
output   hBarSel_4_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_loc_1_out_i;
output  [7:0] hBarSel_loc_1_out_o;
output   hBarSel_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_loc_1_out_i;
output  [7:0] hBarSel_3_loc_1_out_o;
output   hBarSel_3_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_loc_1_out_i;
output  [7:0] hBarSel_5_loc_1_out_o;
output   hBarSel_5_loc_1_out_o_ap_vld;
input  [7:0] p_0_2_0_0_0557_out_i;
output  [7:0] p_0_2_0_0_0557_out_o;
output   p_0_2_0_0_0557_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0555_out_i;
output  [7:0] p_0_1_0_0_0555_out_o;
output   p_0_1_0_0_0555_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0553_out_i;
output  [7:0] p_0_0_0_0_0553_out_o;
output   p_0_0_0_0_0553_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_2;
output   hBarSel_2_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel;
output   hBarSel_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3;
output   hBarSel_3_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_1;
output   hBarSel_1_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_loc_1_out_o;
reg hBarSel_4_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_loc_1_out_o;
reg hBarSel_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_loc_1_out_o;
reg hBarSel_3_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_loc_1_out_o;
reg hBarSel_5_loc_1_out_o_ap_vld;
reg[7:0] p_0_2_0_0_0557_out_o;
reg p_0_2_0_0_0557_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0555_out_o;
reg p_0_1_0_0_0555_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0553_out_o;
reg p_0_0_0_0_0553_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_2;
reg hBarSel_2_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel;
reg hBarSel_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3;
reg hBarSel_3_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_1;
reg hBarSel_1_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
reg    ap_block_state24_pp0_stage0_iter23;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln520_fu_1643_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_V;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire   [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_V;
reg   [9:0] yCount_V;
reg   [9:0] xCount_V_2;
reg   [0:0] vHatch;
reg   [9:0] yCount_V_2;
wire   [1:0] whiYuv_1_address0;
reg    whiYuv_1_ce0;
wire   [7:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
reg    blkYuv_1_ce0;
wire   [7:0] blkYuv_1_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address0;
reg    tpgSinTableArray_9bit_0_ce0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address1;
reg    tpgSinTableArray_9bit_0_ce1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [8:0] tpgSinTableArray_9bit_0_address2;
reg    tpgSinTableArray_9bit_0_ce2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [8:0] tpgSinTableArray_9bit_1_address0;
reg    tpgSinTableArray_9bit_1_ce0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [8:0] tpgSinTableArray_9bit_1_address1;
reg    tpgSinTableArray_9bit_1_ce1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [8:0] tpgSinTableArray_9bit_1_address2;
reg    tpgSinTableArray_9bit_1_ce2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [8:0] tpgSinTableArray_9bit_2_address0;
reg    tpgSinTableArray_9bit_2_ce0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [8:0] tpgSinTableArray_9bit_2_address1;
reg    tpgSinTableArray_9bit_2_ce1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [8:0] tpgSinTableArray_9bit_2_address2;
reg    tpgSinTableArray_9bit_2_ce2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [8:0] tpgSinTableArray_9bit_3_address0;
reg    tpgSinTableArray_9bit_3_ce0;
wire   [7:0] tpgSinTableArray_9bit_3_q0;
wire   [8:0] tpgSinTableArray_9bit_3_address1;
reg    tpgSinTableArray_9bit_3_ce1;
wire   [7:0] tpgSinTableArray_9bit_3_q1;
wire   [8:0] tpgSinTableArray_9bit_3_address2;
reg    tpgSinTableArray_9bit_3_ce2;
wire   [7:0] tpgSinTableArray_9bit_3_q2;
wire   [8:0] tpgSinTableArray_9bit_4_address0;
reg    tpgSinTableArray_9bit_4_ce0;
wire   [7:0] tpgSinTableArray_9bit_4_q0;
wire   [8:0] tpgSinTableArray_9bit_4_address1;
reg    tpgSinTableArray_9bit_4_ce1;
wire   [7:0] tpgSinTableArray_9bit_4_q1;
wire   [8:0] tpgSinTableArray_9bit_4_address2;
reg    tpgSinTableArray_9bit_4_ce2;
wire   [7:0] tpgSinTableArray_9bit_4_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_V_3;
reg   [9:0] yCount_V_3;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
reg    DPtpgBarSelRgb_VESA_r_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
reg    DPtpgBarSelRgb_VESA_g_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
reg    DPtpgBarSelRgb_VESA_b_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_V_1;
reg   [5:0] yCount_V_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
wire   [1:0] grp_fu_1545_p3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln520_reg_4934;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter18_reg;
reg   [7:0] bckgndId_load_read_reg_4827;
reg   [7:0] colorFormatLocal_read_reg_4806;
reg   [0:0] or_ln1449_reg_5032;
reg   [0:0] or_ln1449_reg_5032_pp0_iter18_reg;
reg   [7:0] reg_1563;
reg   [1:0] reg_1567;
reg   [0:0] cmp2_i321_read_reg_4810;
reg   [0:0] cmp126_i_read_reg_4716;
reg   [0:0] cmp59_i_read_reg_4720;
reg   [0:0] cmp35_i526_read_reg_4739;
wire   [0:0] icmp_ln1404_read_read_fu_562_p2;
wire   [0:0] icmp_ln1404_read_reg_4750;
reg   [9:0] barWidthMinSamples_read_reg_4754;
reg   [10:0] sub_i_i_i_read_reg_4763;
reg   [15:0] Zplate_Ver_Control_Delta_read_reg_4770;
reg  signed [15:0] Zplate_Hor_Control_Delta_read_reg_4775;
reg   [10:0] barWidth_read_reg_4786;
reg   [0:0] icmp_ln1217_read_reg_4791;
reg   [0:0] cmp141_i_read_reg_4798;
wire   [7:0] colorFormatLocal_read_read_fu_640_p2;
wire   [7:0] bckgndId_load_read_read_fu_664_p2;
reg   [15:0] Zplate_Hor_Control_Start_read_reg_4831;
reg   [7:0] conv2_i_i10_i326_read_reg_4843;
reg   [7:0] conv2_i_i10_i331_read_reg_4849;
reg   [7:0] conv2_i_i_i351_read_reg_4861;
reg   [7:0] pix_val_V_read_reg_4867;
reg   [7:0] pix_val_V_5_read_reg_4875;
wire   [11:0] barWidth_cast_cast_fu_1571_p1;
reg   [11:0] barWidth_cast_cast_reg_4883;
wire   [15:0] zext_ln1032_cast_fu_1575_p1;
reg   [15:0] zext_ln1032_cast_reg_4888;
wire   [7:0] conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1583_p1;
reg   [7:0] conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_reg_4893;
wire   [7:0] conv2_i_i_i_cast_cast_fu_1587_p3;
reg   [7:0] conv2_i_i_i_cast_cast_reg_4899;
wire   [7:0] conv2_i_i_i333_cast_cast_cast_fu_1595_p1;
reg   [7:0] conv2_i_i_i333_cast_cast_cast_reg_4905;
wire   [16:0] zext_ln1302_fu_1627_p1;
wire   [0:0] trunc_ln520_fu_1631_p1;
reg   [0:0] trunc_ln520_reg_4916;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter1_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter2_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter3_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter4_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter5_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter6_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter7_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter8_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter9_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter10_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter11_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter12_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter13_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter14_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter15_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter16_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter17_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter18_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter19_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter20_reg;
reg   [0:0] trunc_ln520_reg_4916_pp0_iter21_reg;
wire   [10:0] trunc_ln520_2_fu_1639_p1;
reg   [10:0] trunc_ln520_2_reg_4928;
reg   [10:0] trunc_ln520_2_reg_4928_pp0_iter1_reg;
reg   [10:0] trunc_ln520_2_reg_4928_pp0_iter2_reg;
reg   [10:0] trunc_ln520_2_reg_4928_pp0_iter3_reg;
reg   [10:0] trunc_ln520_2_reg_4928_pp0_iter4_reg;
reg   [10:0] trunc_ln520_2_reg_4928_pp0_iter5_reg;
reg   [10:0] trunc_ln520_2_reg_4928_pp0_iter6_reg;
reg   [10:0] trunc_ln520_2_reg_4928_pp0_iter7_reg;
reg   [10:0] trunc_ln520_2_reg_4928_pp0_iter8_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter1_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter2_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter3_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter4_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter5_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter6_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter7_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter8_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter10_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter11_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter12_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter13_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter14_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter15_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter16_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter17_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter19_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter20_reg;
reg   [0:0] icmp_ln520_reg_4934_pp0_iter21_reg;
wire   [0:0] icmp_ln1027_fu_1649_p2;
reg   [0:0] icmp_ln1027_reg_4938;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter17_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter18_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter19_reg;
reg   [0:0] icmp_ln1027_reg_4938_pp0_iter20_reg;
wire   [0:0] icmp_ln1701_fu_1667_p2;
reg   [0:0] icmp_ln1701_reg_4948;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter1_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter2_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter3_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter4_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter5_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter6_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter7_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter8_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter9_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter10_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter11_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter12_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter13_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter14_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter15_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter16_reg;
reg   [0:0] icmp_ln1701_reg_4948_pp0_iter17_reg;
wire   [0:0] icmp_ln1584_fu_1679_p2;
reg   [0:0] icmp_ln1584_reg_4952;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter1_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter2_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter3_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter4_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter5_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter6_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter7_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter8_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter9_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter10_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter11_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter12_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter13_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter14_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter15_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter16_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter17_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter18_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter19_reg;
reg   [0:0] icmp_ln1584_reg_4952_pp0_iter20_reg;
wire   [0:0] icmp_ln1518_fu_1691_p2;
reg   [0:0] icmp_ln1518_reg_4957;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter1_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter2_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter3_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter4_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter5_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter6_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter7_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter8_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter9_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter10_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter11_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter12_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter13_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter14_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter15_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter16_reg;
reg   [0:0] icmp_ln1518_reg_4957_pp0_iter17_reg;
wire   [10:0] add_ln1240_fu_1715_p2;
reg   [10:0] add_ln1240_reg_4961;
reg   [10:0] add_ln1240_reg_4961_pp0_iter1_reg;
reg   [10:0] add_ln1240_reg_4961_pp0_iter2_reg;
reg   [10:0] add_ln1240_reg_4961_pp0_iter3_reg;
reg   [10:0] add_ln1240_reg_4961_pp0_iter4_reg;
reg   [10:0] add_ln1240_reg_4961_pp0_iter5_reg;
reg   [10:0] add_ln1240_reg_4961_pp0_iter6_reg;
reg   [10:0] add_ln1240_reg_4961_pp0_iter7_reg;
reg   [10:0] add_ln1240_reg_4961_pp0_iter8_reg;
wire   [10:0] add_ln1244_fu_1727_p2;
reg   [10:0] add_ln1244_reg_4967;
reg   [10:0] add_ln1244_reg_4967_pp0_iter1_reg;
reg   [10:0] add_ln1244_reg_4967_pp0_iter2_reg;
reg   [10:0] add_ln1244_reg_4967_pp0_iter3_reg;
reg   [10:0] add_ln1244_reg_4967_pp0_iter4_reg;
reg   [10:0] add_ln1244_reg_4967_pp0_iter5_reg;
reg   [10:0] add_ln1244_reg_4967_pp0_iter6_reg;
reg   [10:0] add_ln1244_reg_4967_pp0_iter7_reg;
reg   [10:0] add_ln1244_reg_4967_pp0_iter8_reg;
reg   [10:0] add_ln1244_reg_4967_pp0_iter9_reg;
wire   [0:0] and_ln1404_fu_1739_p2;
reg   [0:0] and_ln1404_reg_4973;
reg   [0:0] and_ln1404_reg_4973_pp0_iter1_reg;
wire   [0:0] icmp_ln1428_fu_1745_p2;
reg   [0:0] icmp_ln1428_reg_4977;
wire   [0:0] icmp_ln1336_fu_1769_p2;
reg   [0:0] icmp_ln1336_reg_4981;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter1_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter2_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter3_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter4_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter5_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter6_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter7_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter8_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter9_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter10_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter11_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter12_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter13_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter14_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter15_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter16_reg;
reg   [0:0] icmp_ln1336_reg_4981_pp0_iter17_reg;
wire   [0:0] icmp_ln1285_fu_1793_p2;
reg   [0:0] icmp_ln1285_reg_4985;
reg   [0:0] icmp_ln1285_reg_4985_pp0_iter1_reg;
reg   [0:0] icmp_ln1285_reg_4985_pp0_iter2_reg;
reg   [0:0] icmp_ln1285_reg_4985_pp0_iter3_reg;
reg   [0:0] icmp_ln1285_reg_4985_pp0_iter4_reg;
wire   [0:0] and_ln1292_fu_1799_p2;
reg   [0:0] and_ln1292_reg_4989;
reg   [0:0] and_ln1292_reg_4989_pp0_iter1_reg;
reg   [0:0] and_ln1292_reg_4989_pp0_iter2_reg;
reg   [0:0] and_ln1292_reg_4989_pp0_iter3_reg;
reg   [0:0] and_ln1292_reg_4989_pp0_iter4_reg;
wire   [0:0] icmp_ln1050_fu_1823_p2;
reg   [0:0] icmp_ln1050_reg_4993;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter1_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter2_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter3_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter4_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter5_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter6_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter7_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter8_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter9_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter10_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter11_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter12_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter13_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter14_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter15_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter16_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter17_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter18_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter19_reg;
reg   [0:0] icmp_ln1050_reg_4993_pp0_iter20_reg;
wire   [0:0] and_ln1706_fu_1844_p2;
reg   [0:0] and_ln1706_reg_4997;
reg   [0:0] and_ln1706_reg_4997_pp0_iter2_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter3_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter4_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter5_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter6_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter7_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter8_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter9_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter10_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter11_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter12_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter13_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter14_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter15_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter16_reg;
reg   [0:0] and_ln1706_reg_4997_pp0_iter17_reg;
wire   [0:0] and_ln1523_fu_1880_p2;
reg   [0:0] and_ln1523_reg_5001;
reg   [0:0] and_ln1523_reg_5001_pp0_iter2_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter3_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter4_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter5_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter6_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter7_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter8_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter9_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter10_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter11_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter12_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter13_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter14_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter15_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter16_reg;
reg   [0:0] and_ln1523_reg_5001_pp0_iter17_reg;
wire   [0:0] icmp_ln1027_6_fu_1907_p2;
reg   [0:0] icmp_ln1027_6_reg_5005;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_6_reg_5005_pp0_iter17_reg;
wire   [0:0] icmp_ln1027_8_fu_1950_p2;
wire   [0:0] icmp_ln1019_1_fu_1956_p2;
wire   [0:0] and_ln1341_fu_2005_p2;
reg   [0:0] and_ln1341_reg_5017;
reg   [0:0] and_ln1341_reg_5017_pp0_iter2_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter3_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter4_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter5_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter6_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter7_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter8_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter9_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter10_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter11_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter12_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter13_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter14_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter15_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter16_reg;
reg   [0:0] and_ln1341_reg_5017_pp0_iter17_reg;
wire   [0:0] icmp_ln1027_5_fu_2032_p2;
reg   [0:0] icmp_ln1027_5_reg_5021;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_5_reg_5021_pp0_iter17_reg;
wire   [0:0] icmp_ln1027_1_fu_2074_p2;
reg   [0:0] icmp_ln1027_1_reg_5025;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter17_reg;
reg   [0:0] icmp_ln1027_1_reg_5025_pp0_iter18_reg;
wire   [0:0] or_ln1449_fu_2220_p2;
reg   [0:0] or_ln1449_reg_5032_pp0_iter4_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter5_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter6_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter7_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter8_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter9_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter10_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter11_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter12_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter13_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter14_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter15_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter16_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter17_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter19_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter20_reg;
reg   [0:0] or_ln1449_reg_5032_pp0_iter21_reg;
wire  signed [15:0] grp_reg_int_s_fu_2255_ap_return;
reg   [10:0] lshr_ln1_reg_5046;
reg   [10:0] lshr_ln1_reg_5046_pp0_iter8_reg;
reg   [10:0] lshr_ln1_reg_5046_pp0_iter9_reg;
reg   [10:0] lshr_ln1_reg_5046_pp0_iter10_reg;
reg   [10:0] lshr_ln1_reg_5046_pp0_iter11_reg;
reg   [10:0] lshr_ln1_reg_5046_pp0_iter12_reg;
reg   [10:0] lshr_ln1_reg_5046_pp0_iter13_reg;
reg   [10:0] lshr_ln1_reg_5046_pp0_iter14_reg;
reg   [8:0] tmp_12_reg_5066;
reg   [8:0] tmp_14_reg_5071;
reg   [8:0] tmp_16_reg_5126;
wire   [2:0] grp_fu_1709_p2;
reg   [2:0] urem_ln1236_reg_5131;
reg   [7:0] tpgSinTableArray_9bit_0_load_reg_5136;
reg   [7:0] tpgSinTableArray_9bit_1_load_reg_5141;
reg   [8:0] tpgSinTableArray_9bit_2_load_reg_5146;
reg   [7:0] tpgSinTableArray_9bit_3_load_reg_5151;
reg   [7:0] tpgSinTableArray_9bit_4_load_reg_5156;
wire   [2:0] grp_fu_1721_p2;
reg   [2:0] urem_ln1240_reg_5161;
reg   [7:0] tpgSinTableArray_9bit_0_load_1_reg_5166;
reg   [7:0] tpgSinTableArray_9bit_1_load_1_reg_5171;
reg   [8:0] tpgSinTableArray_9bit_2_load_1_reg_5176;
reg   [7:0] tpgSinTableArray_9bit_3_load_1_reg_5181;
reg   [7:0] tpgSinTableArray_9bit_4_load_1_reg_5186;
wire   [15:0] trunc_ln1236_1_fu_2457_p1;
reg   [15:0] trunc_ln1236_1_reg_5216;
reg   [23:0] tmp_13_reg_5221;
reg   [23:0] tmp_15_reg_5226;
wire   [15:0] add_ln1240_2_fu_2531_p2;
reg   [15:0] add_ln1240_2_reg_5231;
wire   [2:0] grp_fu_1935_p2;
reg   [2:0] urem_ln1244_reg_5236;
reg   [7:0] tpgSinTableArray_9bit_0_load_2_reg_5241;
reg   [7:0] tpgSinTableArray_9bit_1_load_2_reg_5246;
reg   [8:0] tpgSinTableArray_9bit_2_load_2_reg_5251;
reg   [7:0] tpgSinTableArray_9bit_3_load_2_reg_5256;
reg   [7:0] tpgSinTableArray_9bit_4_load_2_reg_5261;
wire   [15:0] r_fu_2551_p3;
reg   [15:0] r_reg_5271;
reg   [15:0] r_reg_5271_pp0_iter17_reg;
reg   [15:0] r_reg_5271_pp0_iter18_reg;
reg   [15:0] r_reg_5271_pp0_iter19_reg;
reg   [15:0] r_reg_5271_pp0_iter20_reg;
reg   [15:0] r_reg_5271_pp0_iter21_reg;
wire   [15:0] g_fu_2564_p3;
reg   [15:0] g_reg_5277;
reg   [15:0] g_reg_5277_pp0_iter17_reg;
reg   [15:0] g_reg_5277_pp0_iter18_reg;
reg   [15:0] g_reg_5277_pp0_iter19_reg;
reg   [15:0] g_reg_5277_pp0_iter20_reg;
reg   [15:0] g_reg_5277_pp0_iter21_reg;
reg   [23:0] tmp_17_reg_5282;
wire   [15:0] add_ln1244_2_fu_2625_p2;
reg   [15:0] add_ln1244_2_reg_5287;
wire   [22:0] zext_ln1257_fu_2631_p1;
wire   [23:0] zext_ln1257_1_fu_2635_p1;
reg   [23:0] zext_ln1257_1_reg_5298;
reg  signed [19:0] tpgSinTableArray_load_reg_5305;
wire   [15:0] b_fu_2674_p3;
reg   [15:0] b_reg_5310;
reg   [15:0] b_reg_5310_pp0_iter18_reg;
reg   [15:0] b_reg_5310_pp0_iter19_reg;
reg   [15:0] b_reg_5310_pp0_iter20_reg;
reg   [15:0] b_reg_5310_pp0_iter21_reg;
wire  signed [23:0] grp_fu_4635_p2;
wire   [0:0] and_ln1756_fu_3131_p2;
reg   [0:0] and_ln1756_reg_5364;
reg   [0:0] and_ln1756_reg_5364_pp0_iter21_reg;
wire   [20:0] grp_fu_4649_p2;
reg   [20:0] mul_ln1257_2_reg_5458;
wire   [23:0] grp_fu_4641_p3;
reg   [23:0] add_ln1257_1_reg_5463;
wire   [15:0] add_ln1257_3_fu_3155_p2;
reg   [15:0] add_ln1257_3_reg_5468;
reg   [15:0] add_ln1257_3_reg_5468_pp0_iter21_reg;
reg   [16:0] u_reg_5473;
reg   [16:0] v_reg_5478;
reg   [8:0] tmp_19_reg_5483;
reg   [8:0] tmp_20_reg_5488;
wire  signed [27:0] grp_fu_4673_p2;
reg  signed [27:0] mul_ln1311_reg_5533;
reg   [7:0] trunc_ln1311_1_reg_5539;
reg   [7:0] pix_val_V_14_reg_5599;
reg   [7:0] pix_val_V_15_reg_5604;
reg   [7:0] DPtpgBarSelYuv_709_u_load_reg_5610;
reg   [7:0] pix_val_V_12_reg_5615;
reg   [7:0] pix_val_V_13_reg_5620;
reg   [7:0] DPtpgBarSelYuv_601_u_load_reg_5626;
reg   [5:0] pix_val_V_9_reg_5631;
reg   [5:0] pix_val_V_10_reg_5636;
reg   [5:0] pix_val_V_11_reg_5641;
reg   [1:0] pix_val_V_6_reg_5646;
reg   [1:0] pix_val_V_7_reg_5651;
reg   [1:0] pix_val_V_8_reg_5656;
wire   [7:0] tmp_val_3_fu_3344_p3;
reg   [7:0] tmp_val_3_reg_5661;
wire   [7:0] tmp_val_1_fu_3358_p3;
reg   [7:0] tmp_val_1_reg_5666;
wire   [7:0] tmp_5_fu_3377_p5;
reg   [7:0] tmp_5_reg_5671;
wire   [7:0] tmp_9_fu_3513_p3;
reg   [7:0] tmp_9_reg_5676;
wire   [7:0] select_ln1817_fu_3539_p3;
reg   [7:0] select_ln1817_reg_5681;
wire   [7:0] op_assign_8_fu_3551_p3;
reg   [7:0] op_assign_8_reg_5686;
wire   [7:0] select_ln520_2_fu_3578_p3;
reg   [7:0] select_ln520_2_reg_5691;
wire   [7:0] select_ln1487_fu_3594_p3;
reg   [7:0] select_ln1487_reg_5696;
wire   [0:0] icmp_ln1260_fu_3644_p2;
reg   [0:0] icmp_ln1260_reg_5702;
wire   [16:0] select_ln1261_fu_3655_p3;
reg   [16:0] select_ln1261_reg_5707;
wire   [0:0] icmp_ln1261_1_fu_3662_p2;
reg   [0:0] icmp_ln1261_1_reg_5712;
wire   [16:0] select_ln1262_fu_3673_p3;
reg   [16:0] select_ln1262_reg_5717;
wire   [0:0] icmp_ln1262_1_fu_3680_p2;
reg   [0:0] icmp_ln1262_1_reg_5722;
reg   [7:0] blkYuv_1_load_reg_5727;
reg   [7:0] whiYuv_1_load_reg_5732;
wire   [7:0] op_assign_7_fu_3690_p3;
reg   [7:0] op_assign_7_reg_5737;
wire   [7:0] select_ln520_1_fu_3717_p3;
reg   [7:0] select_ln520_1_reg_5742;
wire   [7:0] add_ln1314_fu_3754_p2;
reg   [7:0] add_ln1314_reg_5747;
wire   [7:0] op_assign_5_fu_3764_p3;
reg   [7:0] op_assign_5_reg_5753;
wire   [7:0] select_ln520_fu_3791_p3;
reg   [7:0] select_ln520_reg_5758;
reg   [7:0] whiYuv_load_reg_5763;
reg   [7:0] blkYuv_load_reg_5768;
reg   [7:0] bluYuv_load_reg_5773;
reg   [7:0] grnYuv_load_reg_5778;
reg   [7:0] redYuv_load_reg_5783;
wire   [7:0] select_ln1027_fu_3847_p3;
reg   [7:0] select_ln1027_reg_5788;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1733_ap_return;
reg    grp_reg_ap_uint_10_s_fu_1733_ap_ce;
reg    ap_predicate_op115_call_state1;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call0;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call0;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call0;
reg    ap_block_state24_pp0_stage0_iter23_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp115;
wire   [15:0] grp_reg_int_s_fu_2255_d;
reg    grp_reg_int_s_fu_2255_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call5;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call5;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call5;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call5;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call5;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call5;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call5;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call5;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call5;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call5;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call5;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call5;
reg    ap_block_state24_pp0_stage0_iter23_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp273;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1446;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1446;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1446;
reg   [0:0] ap_phi_reg_pp0_iter3_hHatch_reg_1446;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468;
reg   [1:0] ap_phi_reg_pp0_iter20_phi_ln1474_reg_1468;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479;
reg   [1:0] ap_phi_reg_pp0_iter20_phi_ln1459_reg_1479;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490;
reg   [1:0] ap_phi_reg_pp0_iter20_phi_ln1183_reg_1490;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501;
reg   [1:0] ap_phi_reg_pp0_iter20_phi_ln1162_reg_1501;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512;
reg   [1:0] ap_phi_reg_pp0_iter20_phi_ln1141_reg_1512;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523;
reg   [1:0] ap_phi_reg_pp0_iter20_phi_ln1120_reg_1523;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534;
reg   [1:0] ap_phi_reg_pp0_iter20_phi_ln1099_reg_1534;
wire   [63:0] zext_ln1236_fu_2390_p1;
wire   [63:0] zext_ln1240_fu_2398_p1;
wire   [63:0] zext_ln1244_fu_2415_p1;
wire   [63:0] zext_ln1310_fu_2537_p1;
wire   [63:0] zext_ln1739_fu_2984_p1;
wire   [63:0] zext_ln1555_fu_3019_p1;
wire   [63:0] zext_ln1374_fu_3060_p1;
wire   [63:0] zext_ln1739_1_fu_3115_p1;
wire   [63:0] zext_ln1555_1_fu_3139_p1;
wire   [63:0] zext_ln1474_fu_3251_p1;
wire   [63:0] zext_ln1459_fu_3256_p1;
wire   [63:0] zext_ln1374_1_fu_3261_p1;
wire   [63:0] zext_ln1215_fu_3294_p1;
wire   [63:0] zext_ln1183_fu_3304_p1;
wire   [63:0] zext_ln1162_fu_3309_p1;
wire   [63:0] zext_ln1141_fu_3314_p1;
wire   [63:0] zext_ln1120_fu_3319_p1;
wire   [63:0] zext_ln1099_fu_3324_p1;
wire   [15:0] zext_ln544_fu_3859_p1;
wire   [15:0] zext_ln1056_fu_3813_p1;
wire   [7:0] zext_ln1212_fu_3087_p1;
wire   [7:0] empty_71_fu_3069_p1;
wire   [15:0] add_ln1296_fu_2294_p2;
wire   [7:0] zext_ln1348_fu_2896_p1;
wire   [7:0] zext_ln1367_fu_2932_p1;
wire   [15:0] zext_ln648_fu_3606_p1;
wire   [7:0] add_ln1530_fu_2822_p2;
wire   [7:0] zext_ln1548_fu_2860_p1;
wire   [15:0] add_ln1619_fu_3389_p2;
wire   [7:0] zext_ln1713_fu_2718_p1;
wire   [7:0] zext_ln1730_fu_2780_p1;
wire   [0:0] icmp_ln1027_7_fu_2748_p2;
wire  signed [7:0] pix_val_V_11_cast_fu_3921_p1;
wire  signed [7:0] sext_ln213_2_fu_3948_p1;
wire   [7:0] select_ln673_fu_3969_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_4110_p1;
wire   [7:0] select_ln214_2_fu_4120_p3;
wire   [7:0] b_2_fu_4207_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_4330_p1;
wire   [7:0] select_ln214_4_fu_4340_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_4379_p1;
wire   [7:0] select_ln214_3_fu_4491_p3;
wire   [7:0] select_ln214_1_fu_4516_p3;
wire  signed [7:0] pix_val_V_10_cast_fu_3918_p1;
wire  signed [7:0] sext_ln213_1_fu_3945_p1;
wire   [7:0] g_2_fu_4200_p3;
wire  signed [7:0] pix_val_V_9_cast_fu_3915_p1;
wire  signed [7:0] sext_ln213_fu_3942_p1;
wire   [7:0] trunc_ln_fu_4070_p3;
wire   [7:0] r_2_fu_4193_p3;
wire   [7:0] empty_70_fu_4487_p1;
wire   [7:0] add_ln1056_fu_3807_p2;
wire   [10:0] sub_ln186_fu_2085_p2;
wire   [10:0] add_ln186_fu_2079_p2;
wire   [15:0] add_ln1298_fu_2306_p2;
wire   [2:0] add_ln1367_fu_2926_p2;
wire   [9:0] sub_ln841_fu_2037_p2;
wire   [9:0] add_ln840_4_fu_2048_p2;
wire   [9:0] add_ln840_fu_2016_p2;
wire   [2:0] add_ln1348_fu_2890_p2;
wire   [9:0] sub_ln841_2_fu_1962_p2;
wire   [9:0] add_ln840_7_fu_1980_p2;
wire   [0:0] and_ln1409_fu_2175_p2;
wire   [9:0] add_ln840_3_fu_2180_p2;
wire   [2:0] add_ln1548_fu_2854_p2;
wire   [9:0] sub_ln841_1_fu_1912_p2;
wire   [9:0] add_ln840_5_fu_1923_p2;
wire   [9:0] add_ln840_1_fu_1891_p2;
wire   [27:0] ret_V_4_fu_4046_p3;
wire   [27:0] ret_V_5_fu_3439_p3;
wire   [27:0] ret_V_6_fu_3485_p3;
wire   [2:0] add_ln1730_fu_2774_p2;
wire   [9:0] add_ln841_fu_2758_p2;
wire   [9:0] zext_ln840_fu_2802_p1;
wire   [5:0] add_ln840_2_fu_1855_p2;
wire   [0:0] xor_ln1713_fu_2712_p2;
reg   [15:0] phi_mul_fu_494;
wire   [15:0] add_ln528_fu_2331_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_498;
wire   [15:0] add_ln520_fu_1655_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_502;
reg   [0:0] hdata_flag_1_fu_506;
reg   [0:0] rampVal_3_flag_1_fu_510;
reg    ap_block_pp0_stage0_01001;
wire  signed [4:0] conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1579_p1;
wire   [15:0] or_ln1701_fu_1661_p2;
wire   [7:0] trunc_ln520_1_fu_1635_p1;
wire   [15:0] or_ln1518_fu_1685_p2;
wire   [3:0] grp_fu_1709_p1;
wire   [10:0] grp_fu_1721_p0;
wire   [3:0] grp_fu_1721_p1;
wire   [15:0] or_ln1336_fu_1763_p2;
wire   [15:0] or_ln1285_fu_1787_p2;
wire   [15:0] or_ln1050_fu_1817_p2;
wire   [0:0] icmp_ln1027_4_fu_1838_p2;
wire   [10:0] zext_ln1027_1_fu_1871_p1;
wire   [0:0] icmp_ln1027_3_fu_1875_p2;
wire   [3:0] grp_fu_1935_p1;
wire   [10:0] zext_ln1027_fu_1996_p1;
wire   [0:0] icmp_ln1027_2_fu_2000_p2;
wire   [11:0] zext_ln1495_fu_2064_p1;
wire   [11:0] ret_V_fu_2068_p2;
wire   [10:0] zext_ln1019_fu_2166_p1;
wire   [0:0] icmp_ln1019_fu_2170_p2;
wire  signed [16:0] grp_fu_4579_p3;
wire  signed [15:0] lshr_ln1_fu_2354_p1;
wire   [15:0] grp_fu_4588_p3;
wire   [22:0] tmp_12_fu_2372_p1;
wire  signed [22:0] grp_fu_4596_p2;
wire   [22:0] tmp_14_fu_2381_p1;
wire  signed [22:0] grp_fu_4603_p2;
wire   [22:0] tmp_16_fu_2406_p1;
wire  signed [22:0] grp_fu_4610_p2;
wire  signed [31:0] tmp_fu_2441_p1;
wire  signed [31:0] tmp_fu_2441_p2;
wire  signed [31:0] tmp_fu_2441_p3;
wire  signed [31:0] tmp_fu_2441_p4;
wire  signed [31:0] tmp_fu_2441_p5;
wire   [2:0] tmp_fu_2441_p6;
wire   [31:0] tmp_fu_2441_p7;
wire   [31:0] add_ln1236_fu_2461_p2;
wire  signed [31:0] tmp_3_fu_2495_p1;
wire  signed [31:0] tmp_3_fu_2495_p2;
wire  signed [31:0] tmp_3_fu_2495_p3;
wire  signed [31:0] tmp_3_fu_2495_p4;
wire  signed [31:0] tmp_3_fu_2495_p5;
wire   [2:0] tmp_3_fu_2495_p6;
wire   [31:0] tmp_3_fu_2495_p7;
wire   [31:0] add_ln1240_1_fu_2515_p2;
wire   [15:0] trunc_ln1240_1_fu_2511_p1;
wire   [0:0] icmp_ln1236_fu_2541_p2;
wire   [15:0] add_ln1236_1_fu_2546_p2;
wire   [0:0] icmp_ln1240_fu_2559_p2;
wire  signed [31:0] tmp_4_fu_2589_p1;
wire  signed [31:0] tmp_4_fu_2589_p2;
wire  signed [31:0] tmp_4_fu_2589_p3;
wire  signed [31:0] tmp_4_fu_2589_p4;
wire  signed [31:0] tmp_4_fu_2589_p5;
wire   [2:0] tmp_4_fu_2589_p6;
wire   [31:0] tmp_4_fu_2589_p7;
wire   [31:0] add_ln1244_1_fu_2609_p2;
wire   [15:0] trunc_ln1244_1_fu_2605_p1;
wire   [0:0] icmp_ln1244_fu_2669_p2;
wire   [0:0] trunc_ln520_8_fu_2708_p1;
wire   [2:0] trunc_ln520_11_fu_2770_p1;
wire   [5:0] trunc_ln1027_fu_2744_p1;
wire   [5:0] add_ln840_6_fu_2796_p2;
wire   [2:0] trunc_ln520_10_fu_2850_p1;
wire   [2:0] trunc_ln520_7_fu_2886_p1;
wire   [2:0] trunc_ln520_9_fu_2922_p1;
wire   [0:0] trunc_ln1733_fu_2958_p1;
wire   [3:0] shl_ln5_fu_2962_p3;
wire   [3:0] trunc_ln1733_1_fu_2974_p1;
wire   [3:0] or_ln1733_fu_2978_p2;
wire   [0:0] trunc_ln1551_fu_2993_p1;
wire   [4:0] trunc_ln1551_1_fu_3009_p1;
wire   [4:0] shl_ln4_fu_2997_p3;
wire   [4:0] tBarSel_fu_3013_p2;
wire   [22:0] grp_fu_4617_p3;
wire  signed [22:0] grp_fu_4626_p3;
wire   [2:0] trunc_ln1370_fu_3034_p1;
wire   [5:0] shl_ln3_fu_3038_p3;
wire   [5:0] trunc_ln1370_1_fu_3050_p1;
wire   [5:0] or_ln1370_fu_3054_p2;
wire   [2:0] trunc_ln520_6_fu_3077_p1;
wire   [2:0] add_ln1212_fu_3081_p2;
wire  signed [2:0] sext_ln1555_fu_3135_p1;
wire   [15:0] trunc_ln1257_1_fu_3152_p1;
wire   [15:0] trunc_ln1257_fu_3149_p1;
wire   [22:0] shl_ln1_fu_3161_p3;
wire  signed [23:0] grp_fu_4656_p3;
wire  signed [24:0] sext_ln1258_1_fu_3172_p1;
wire   [24:0] zext_ln1258_fu_3168_p1;
wire   [24:0] add_ln1258_2_fu_3175_p2;
wire   [22:0] shl_ln2_fu_3191_p3;
wire   [23:0] zext_ln1259_fu_3198_p1;
wire   [23:0] add_ln1259_fu_3202_p2;
wire  signed [23:0] grp_fu_4664_p3;
wire  signed [24:0] sext_ln1259_1_fu_3212_p1;
wire   [24:0] zext_ln1259_1_fu_3208_p1;
wire   [24:0] add_ln1259_2_fu_3215_p2;
wire   [26:0] trunc_ln1311_fu_3271_p1;
wire   [26:0] sub_ln1311_fu_3274_p2;
wire   [15:0] select_ln1584_fu_3333_p3;
wire   [7:0] tmp_val_fu_3340_p1;
wire   [0:0] and_ln1616_fu_3365_p2;
wire   [7:0] tmp_5_fu_3377_p2;
wire   [7:0] tmp_5_fu_3377_p3;
wire   [1:0] tmp_5_fu_3377_p4;
wire   [0:0] tmp_22_fu_3415_p3;
wire   [0:0] trunc_ln1499_1_fu_3411_p1;
wire   [0:0] xor_ln1498_1_fu_3433_p2;
wire   [26:0] lshr_ln1498_1_fu_3423_p4;
wire   [0:0] tmp_23_fu_3461_p3;
wire   [0:0] trunc_ln1499_2_fu_3457_p1;
wire   [0:0] xor_ln1498_2_fu_3479_p2;
wire   [26:0] lshr_ln1498_2_fu_3469_p4;
wire   [6:0] tmp_8_fu_3503_p4;
wire   [6:0] tmp_s_fu_3521_p4;
wire   [0:0] and_ln1817_fu_3499_p2;
wire   [7:0] tmp_1_fu_3531_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3547_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_2_cast_fu_3558_p1;
wire   [0:0] and_ln520_4_fu_3569_p2;
wire   [0:0] and_ln520_5_fu_3573_p2;
wire   [7:0] select_ln1558_fu_3562_p3;
wire   [7:0] trunc_ln520_4_fu_3590_p1;
wire   [7:0] add_ln1500_fu_3600_p2;
wire   [24:0] zext_ln1257_6_fu_3625_p1;
wire   [24:0] zext_ln1257_4_fu_3622_p1;
wire   [24:0] add_ln1257_2_fu_3628_p2;
wire   [8:0] tmp_18_fu_3634_p4;
wire   [0:0] icmp_ln1261_fu_3650_p2;
wire   [0:0] icmp_ln1262_fu_3668_p2;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_3686_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_1_cast_fu_3697_p1;
wire   [0:0] and_ln520_2_fu_3708_p2;
wire   [0:0] and_ln520_3_fu_3712_p2;
wire   [7:0] select_ln1377_fu_3701_p3;
wire   [0:0] tmp_24_fu_3725_p3;
wire   [7:0] sub_ln1311_1_fu_3732_p2;
wire   [7:0] trunc_ln1311_2_fu_3737_p4;
wire   [7:0] select_ln1311_fu_3746_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_3760_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_cast_fu_3771_p1;
wire   [0:0] and_ln520_fu_3782_p2;
wire   [0:0] and_ln520_1_fu_3786_p2;
wire   [7:0] select_ln1217_fu_3775_p3;
wire   [7:0] trunc_ln520_5_fu_3803_p1;
wire   [7:0] trunc_ln520_3_fu_3843_p1;
wire   [7:0] add_ln1039_fu_3853_p2;
wire   [0:0] tmp_21_fu_4022_p3;
wire   [0:0] trunc_ln1499_fu_4018_p1;
wire   [0:0] xor_ln1498_fu_4040_p2;
wire   [26:0] lshr_ln_fu_4030_p4;
wire   [6:0] tmp_7_fu_4060_p4;
wire   [7:0] trunc_ln8_fu_4157_p4;
wire   [7:0] trunc_ln1261_fu_4173_p1;
wire   [7:0] trunc_ln1262_fu_4183_p1;
wire   [7:0] trunc_ln1235_fu_4148_p1;
wire   [7:0] r_1_fu_4166_p3;
wire   [7:0] trunc_ln1239_fu_4151_p1;
wire   [7:0] g_1_fu_4176_p3;
wire   [7:0] trunc_ln1243_fu_4154_p1;
wire   [7:0] b_1_fu_4186_p3;
wire   [15:0] grp_fu_4579_p0;
wire  signed [0:0] grp_fu_4579_p1;
wire   [15:0] grp_fu_4579_p2;
wire   [15:0] grp_fu_4588_p2;
wire   [10:0] grp_fu_4596_p0;
wire   [11:0] grp_fu_4596_p1;
wire   [10:0] grp_fu_4603_p0;
wire   [11:0] grp_fu_4603_p1;
wire   [10:0] grp_fu_4610_p0;
wire   [11:0] grp_fu_4610_p1;
wire   [15:0] grp_fu_4617_p0;
wire   [6:0] grp_fu_4617_p1;
wire   [12:0] grp_fu_4617_p2;
wire   [15:0] grp_fu_4626_p0;
wire  signed [6:0] grp_fu_4626_p1;
wire   [15:0] grp_fu_4626_p2;
wire   [15:0] grp_fu_4635_p0;
wire  signed [7:0] grp_fu_4635_p1;
wire   [15:0] grp_fu_4641_p0;
wire   [7:0] grp_fu_4641_p1;
wire   [22:0] grp_fu_4641_p2;
wire   [15:0] grp_fu_4649_p0;
wire   [4:0] grp_fu_4649_p1;
wire   [15:0] grp_fu_4656_p0;
wire  signed [7:0] grp_fu_4656_p1;
wire   [15:0] grp_fu_4664_p0;
wire  signed [5:0] grp_fu_4664_p1;
wire   [7:0] grp_fu_4673_p1;
reg    grp_fu_1709_ce;
reg    grp_fu_1721_ce;
reg    grp_fu_1935_ce;
reg    grp_fu_4579_ce;
reg    grp_fu_4588_ce;
reg    grp_fu_4596_ce;
reg    grp_fu_4603_ce;
reg    grp_fu_4610_ce;
reg    grp_fu_4617_ce;
reg    grp_fu_4626_ce;
reg    grp_fu_4635_ce;
reg    grp_fu_4641_ce;
reg    grp_fu_4649_ce;
reg    grp_fu_4656_ce;
reg    grp_fu_4664_ce;
reg    grp_fu_4673_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [22:0] grp_fu_4596_p00;
wire   [22:0] grp_fu_4603_p00;
wire   [22:0] grp_fu_4610_p00;
wire   [23:0] grp_fu_4635_p00;
wire   [23:0] grp_fu_4641_p20;
wire   [20:0] grp_fu_4649_p00;
wire   [21:0] grp_fu_4664_p00;
reg    ap_condition_2369;
reg    ap_condition_2128;
reg    ap_condition_2343;
reg    ap_condition_2317;
reg    ap_condition_2291;
reg    ap_condition_2265;
reg    ap_condition_639;
reg    ap_condition_632;
reg    ap_condition_625;
reg    ap_condition_618;
reg    ap_condition_611;
reg    ap_condition_604;
reg    ap_condition_601;
reg    ap_condition_2238;
reg    ap_condition_2213;
reg    ap_condition_4622;
reg    ap_condition_4628;
reg    ap_condition_4631;
reg    ap_condition_4637;
reg    ap_condition_4640;
reg    ap_condition_4644;
reg    ap_condition_4648;
reg    ap_condition_4653;
reg    ap_condition_4660;
reg    ap_condition_4664;
reg    ap_condition_4669;
reg    ap_condition_4675;
reg    ap_condition_4681;
reg    ap_condition_4686;
reg    ap_condition_4690;
reg    ap_condition_4694;
reg    ap_condition_4699;
reg    ap_condition_4703;
reg    ap_condition_4708;
reg    ap_condition_4713;
reg    ap_condition_4717;
reg    ap_condition_4720;
reg    ap_condition_4724;
reg    ap_condition_4731;
reg    ap_condition_4737;
reg    ap_condition_4742;
reg    ap_condition_4748;
reg    ap_condition_4751;
reg    ap_condition_4756;
reg    ap_condition_4760;
reg    ap_condition_4763;
reg    ap_condition_4769;
reg    ap_condition_4773;
reg    ap_condition_4778;
reg    ap_condition_4784;
reg    ap_condition_4789;
reg    ap_condition_4793;
reg    ap_condition_4799;
reg    ap_condition_4803;
reg    ap_condition_4807;
reg    ap_condition_4812;
reg    ap_condition_4816;
reg    ap_condition_4822;
reg    ap_condition_4827;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 xBar_V = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_V = 10'd0;
#0 yCount_V = 10'd0;
#0 xCount_V_2 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_V_2 = 10'd0;
#0 xCount_V_3 = 10'd0;
#0 yCount_V_3 = 10'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 xCount_V_1 = 10'd0;
#0 yCount_V_1 = 6'd0;
#0 ap_done_reg = 1'b0;
end

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0),
    .q0(whiYuv_1_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0),
    .q0(blkYuv_1_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2),
    .q2(tpgSinTableArray_9bit_0_q2)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2),
    .q2(tpgSinTableArray_9bit_1_q2)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2),
    .q2(tpgSinTableArray_9bit_2_q2)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_3_address0),
    .ce0(tpgSinTableArray_9bit_3_ce0),
    .q0(tpgSinTableArray_9bit_3_q0),
    .address1(tpgSinTableArray_9bit_3_address1),
    .ce1(tpgSinTableArray_9bit_3_ce1),
    .q1(tpgSinTableArray_9bit_3_q1),
    .address2(tpgSinTableArray_9bit_3_address2),
    .ce2(tpgSinTableArray_9bit_3_ce2),
    .q2(tpgSinTableArray_9bit_3_q2)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_4_address0),
    .ce0(tpgSinTableArray_9bit_4_ce0),
    .q0(tpgSinTableArray_9bit_4_q0),
    .address1(tpgSinTableArray_9bit_4_address1),
    .ce1(tpgSinTableArray_9bit_4_ce1),
    .q1(tpgSinTableArray_9bit_4_q1),
    .address2(tpgSinTableArray_9bit_4_address2),
    .ce2(tpgSinTableArray_9bit_4_ce2),
    .q2(tpgSinTableArray_9bit_4_q2)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

v_tpg_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1733(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1733_ap_return),
    .ap_ce(grp_reg_ap_uint_10_s_fu_1733_ap_ce)
);

v_tpg_0_reg_int_s grp_reg_int_s_fu_2255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2255_d),
    .ap_return(grp_reg_int_s_fu_2255_ap_return),
    .ap_ce(grp_reg_int_s_fu_2255_ap_ce)
);

v_tpg_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln520_2_fu_1639_p1),
    .din1(grp_fu_1709_p1),
    .ce(grp_fu_1709_ce),
    .dout(grp_fu_1709_p2)
);

v_tpg_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1721_p0),
    .din1(grp_fu_1721_p1),
    .ce(grp_fu_1721_ce),
    .dout(grp_fu_1721_p2)
);

v_tpg_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln1244_reg_4967),
    .din1(grp_fu_1935_p1),
    .ce(grp_fu_1935_ce),
    .dout(grp_fu_1935_p2)
);

v_tpg_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U7(
    .din0(tmp_fu_2441_p1),
    .din1(tmp_fu_2441_p2),
    .din2(tmp_fu_2441_p3),
    .din3(tmp_fu_2441_p4),
    .din4(tmp_fu_2441_p5),
    .din5(tmp_fu_2441_p6),
    .dout(tmp_fu_2441_p7)
);

v_tpg_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U8(
    .din0(tmp_3_fu_2495_p1),
    .din1(tmp_3_fu_2495_p2),
    .din2(tmp_3_fu_2495_p3),
    .din3(tmp_3_fu_2495_p4),
    .din4(tmp_3_fu_2495_p5),
    .din5(tmp_3_fu_2495_p6),
    .dout(tmp_3_fu_2495_p7)
);

v_tpg_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U9(
    .din0(tmp_4_fu_2589_p1),
    .din1(tmp_4_fu_2589_p2),
    .din2(tmp_4_fu_2589_p3),
    .din3(tmp_4_fu_2589_p4),
    .din4(tmp_4_fu_2589_p5),
    .din5(tmp_4_fu_2589_p6),
    .dout(tmp_4_fu_2589_p7)
);

v_tpg_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U10(
    .din0(8'd0),
    .din1(tmp_5_fu_3377_p2),
    .din2(tmp_5_fu_3377_p3),
    .din3(tmp_5_fu_3377_p4),
    .dout(tmp_5_fu_3377_p5)
);

v_tpg_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4579_p0),
    .din1(grp_fu_4579_p1),
    .din2(grp_fu_4579_p2),
    .ce(grp_fu_4579_ce),
    .dout(grp_fu_4579_p3)
);

v_tpg_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta_read_reg_4775),
    .din1(grp_reg_int_s_fu_2255_ap_return),
    .din2(grp_fu_4588_p2),
    .ce(grp_fu_4588_ce),
    .dout(grp_fu_4588_p3)
);

v_tpg_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4596_p0),
    .din1(grp_fu_4596_p1),
    .ce(grp_fu_4596_ce),
    .dout(grp_fu_4596_p2)
);

v_tpg_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4603_p0),
    .din1(grp_fu_4603_p1),
    .ce(grp_fu_4603_ce),
    .dout(grp_fu_4603_p2)
);

v_tpg_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4610_p0),
    .din1(grp_fu_4610_p1),
    .ce(grp_fu_4610_ce),
    .dout(grp_fu_4610_p2)
);

v_tpg_0_mac_muladd_16ns_7ns_13ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7ns_13ns_23_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4617_p0),
    .din1(grp_fu_4617_p1),
    .din2(grp_fu_4617_p2),
    .ce(grp_fu_4617_ce),
    .dout(grp_fu_4617_p3)
);

v_tpg_0_mac_muladd_16ns_7s_16ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7s_16ns_23_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4626_p0),
    .din1(grp_fu_4626_p1),
    .din2(grp_fu_4626_p2),
    .ce(grp_fu_4626_ce),
    .dout(grp_fu_4626_p3)
);

v_tpg_0_mul_mul_16ns_8s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16ns_8s_24_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4635_p0),
    .din1(grp_fu_4635_p1),
    .ce(grp_fu_4635_ce),
    .dout(grp_fu_4635_p2)
);

v_tpg_0_mac_muladd_16ns_8ns_23ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8ns_23ns_24_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4641_p0),
    .din1(grp_fu_4641_p1),
    .din2(grp_fu_4641_p2),
    .ce(grp_fu_4641_ce),
    .dout(grp_fu_4641_p3)
);

v_tpg_0_mul_mul_16ns_5ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_mul_16ns_5ns_21_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4649_p0),
    .din1(grp_fu_4649_p1),
    .ce(grp_fu_4649_ce),
    .dout(grp_fu_4649_p2)
);

v_tpg_0_mac_muladd_16ns_8s_23s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8s_23s_24_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4656_p0),
    .din1(grp_fu_4656_p1),
    .din2(grp_fu_4626_p3),
    .ce(grp_fu_4656_ce),
    .dout(grp_fu_4656_p3)
);

v_tpg_0_mac_muladd_16ns_6s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_6s_24s_24_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4664_p0),
    .din1(grp_fu_4664_p1),
    .din2(grp_fu_4635_p2),
    .ce(grp_fu_4664_ce),
    .dout(grp_fu_4664_p3)
);

v_tpg_0_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_load_reg_5305),
    .din1(grp_fu_4673_p1),
    .ce(grp_fu_4673_ce),
    .dout(grp_fu_4673_p2)
);

v_tpg_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1428_fu_1745_p2 == 1'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1649_p2 == 1'd0) & (bckgndId_load == 8'd12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1649_p2 == 1'd1) & (bckgndId_load == 8'd12)))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1446 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1446 <= ap_phi_reg_pp0_iter0_hHatch_reg_1446;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2128)) begin
        if ((1'b1 == ap_condition_2369)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2128)) begin
        if ((1'b1 == ap_condition_2343)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2128)) begin
        if ((1'b1 == ap_condition_2317)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2128)) begin
        if ((1'b1 == ap_condition_2291)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2128)) begin
        if ((1'b1 == ap_condition_2265)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_639)) begin
            ap_phi_reg_pp0_iter20_phi_ln1099_reg_1534 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_632)) begin
            ap_phi_reg_pp0_iter20_phi_ln1120_reg_1523 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_625)) begin
            ap_phi_reg_pp0_iter20_phi_ln1141_reg_1512 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_618)) begin
            ap_phi_reg_pp0_iter20_phi_ln1162_reg_1501 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_611)) begin
            ap_phi_reg_pp0_iter20_phi_ln1183_reg_1490 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_604)) begin
            ap_phi_reg_pp0_iter20_phi_ln1459_reg_1479 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_601)) begin
            ap_phi_reg_pp0_iter20_phi_ln1474_reg_1468 <= grp_fu_1545_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter20_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln520_reg_4934 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1019_1_fu_1956_p2 == 1'd1) & (icmp_ln1027_8_fu_1950_p2 == 1'd0) & (icmp_ln1428_reg_4977 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938 == 1'd0))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= 1'd1;
    end else if ((((bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln520_reg_4934 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1019_1_fu_1956_p2 == 1'd0) & (icmp_ln1027_8_fu_1950_p2 == 1'd0) & (icmp_ln1428_reg_4977 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938 == 1'd0)) | ((bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln520_reg_4934 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_8_fu_1950_p2 == 1'd1) & (icmp_ln1428_reg_4977 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= ap_phi_reg_pp0_iter1_hHatch_reg_1446;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2238)) begin
            ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2213)) begin
            ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_506 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14))) begin
            hdata_flag_1_fu_506 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_494 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_494 <= add_ln528_fu_2331_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_502 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17))) begin
            rampVal_2_flag_1_fu_502 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_510 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1))) begin
            rampVal_3_flag_1_fu_510 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1404_read_reg_4750 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln1027_reg_4938_pp0_iter1_reg == 1'd1)) | ((icmp_ln1404_read_reg_4750 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (1'd1 == and_ln1404_reg_4973_pp0_iter1_reg)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1404_read_reg_4750 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd12) & (1'd1 == and_ln1409_fu_2175_p2) & (icmp_ln1027_reg_4938_pp0_iter1_reg == 1'd0)) | ((icmp_ln1404_read_reg_4750 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (1'd0 == and_ln1404_reg_4973_pp0_iter1_reg) & (1'd1 == and_ln1409_fu_2175_p2)))))) begin
        vHatch <= 1'd1;
    end else if (((icmp_ln1404_read_reg_4750 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (1'd0 == and_ln1409_fu_2175_p2) & (1'd0 == and_ln1404_reg_4973_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter1_reg == 1'd1))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4708)) begin
            xBar_V <= 11'd0;
        end else if ((1'b1 == ap_condition_4703)) begin
            xBar_V <= add_ln186_fu_2079_p2;
        end else if ((1'b1 == ap_condition_4699)) begin
            xBar_V <= sub_ln186_fu_2085_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4720)) begin
            xCount_V <= 10'd0;
        end else if ((1'b1 == ap_condition_4717)) begin
            xCount_V <= add_ln840_4_fu_2048_p2;
        end else if ((1'b1 == ap_condition_4713)) begin
            xCount_V <= sub_ln841_fu_2037_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_reg_4938_pp0_iter16_reg == 1'd1))) begin
            xCount_V_1 <= 10'd0;
        end else if ((1'b1 == ap_condition_4724)) begin
            xCount_V_1 <= zext_ln840_fu_2802_p1;
        end else if ((1'b1 == ap_condition_4628)) begin
            xCount_V_1 <= add_ln841_fu_2758_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4751)) begin
            xCount_V_2 <= 10'd0;
        end else if ((1'b1 == ap_condition_4748)) begin
            xCount_V_2 <= 10'd0;
        end else if ((1'b1 == ap_condition_4742)) begin
            xCount_V_2 <= add_ln840_7_fu_1980_p2;
        end else if ((1'b1 == ap_condition_4737)) begin
            xCount_V_2 <= 10'd0;
        end else if ((1'b1 == ap_condition_4731)) begin
            xCount_V_2 <= sub_ln841_2_fu_1962_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4763)) begin
            xCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_4760)) begin
            xCount_V_3 <= add_ln840_5_fu_1923_p2;
        end else if ((1'b1 == ap_condition_4756)) begin
            xCount_V_3 <= sub_ln841_1_fu_1912_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1643_p2 == 1'd0))) begin
            x_fu_498 <= add_ln520_fu_1655_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_498 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4778)) begin
            yCount_V <= 10'd0;
        end else if ((1'b1 == ap_condition_4773)) begin
            yCount_V <= add_ln840_fu_2016_p2;
        end else if ((1'b1 == ap_condition_4769)) begin
            yCount_V <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4793)) begin
            yCount_V_1 <= 6'd0;
        end else if ((1'b1 == ap_condition_4789)) begin
            yCount_V_1 <= add_ln840_2_fu_1855_p2;
        end else if ((1'b1 == ap_condition_4784)) begin
            yCount_V_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1404_read_reg_4750 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd12) & (1'd1 == and_ln1409_fu_2175_p2) & (icmp_ln1027_reg_4938_pp0_iter1_reg == 1'd0)) | ((icmp_ln1404_read_reg_4750 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (1'd0 == and_ln1404_reg_4973_pp0_iter1_reg) & (1'd1 == and_ln1409_fu_2175_p2)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1404_read_reg_4750 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln1027_reg_4938 == 1'd1)) | ((icmp_ln1404_read_reg_4750 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (1'd1 == and_ln1404_reg_4973)))))) begin
        yCount_V_2 <= 10'd0;
    end else if (((icmp_ln1404_read_reg_4750 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (1'd0 == and_ln1409_fu_2175_p2) & (1'd0 == and_ln1404_reg_4973_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter1_reg == 1'd1))) begin
        yCount_V_2 <= add_ln840_3_fu_2180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_4807)) begin
            yCount_V_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_4803)) begin
            yCount_V_3 <= add_ln840_1_fu_1891_p2;
        end else if ((1'b1 == ap_condition_4799)) begin
            yCount_V_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_4827)) begin
            zonePlateVDelta <= Zplate_Ver_Control_Start;
        end else if ((1'b1 == ap_condition_4822)) begin
            zonePlateVDelta <= add_ln1298_fu_2306_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1756_reg_5364) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_load_reg_5626 <= DPtpgBarSelYuv_601_u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1756_reg_5364) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_load_reg_5610 <= DPtpgBarSelYuv_709_u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Zplate_Hor_Control_Delta_read_reg_4775 <= Zplate_Hor_Control_Delta;
        Zplate_Hor_Control_Start_read_reg_4831 <= Zplate_Hor_Control_Start;
        Zplate_Ver_Control_Delta_read_reg_4770 <= Zplate_Ver_Control_Delta;
        add_ln1240_reg_4961_pp0_iter1_reg <= add_ln1240_reg_4961;
        add_ln1244_reg_4967_pp0_iter1_reg <= add_ln1244_reg_4967;
        and_ln1292_reg_4989_pp0_iter1_reg <= and_ln1292_reg_4989;
        and_ln1404_reg_4973_pp0_iter1_reg <= and_ln1404_reg_4973;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidthMinSamples_read_reg_4754 <= barWidthMinSamples;
        barWidth_cast_cast_reg_4883[10 : 0] <= barWidth_cast_cast_fu_1571_p1[10 : 0];
        barWidth_read_reg_4786 <= barWidth;
        bckgndId_load_read_reg_4827 <= bckgndId_load;
        cmp126_i_read_reg_4716 <= cmp126_i;
        cmp141_i_read_reg_4798 <= cmp141_i;
        cmp2_i321_read_reg_4810 <= cmp2_i321;
        cmp35_i526_read_reg_4739 <= cmp35_i526;
        cmp59_i_read_reg_4720 <= cmp59_i;
        colorFormatLocal_read_reg_4806 <= colorFormatLocal;
        conv2_i_i10_i326_read_reg_4843 <= conv2_i_i10_i326;
        conv2_i_i10_i331_read_reg_4849 <= conv2_i_i10_i331;
        conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_reg_4893[4 : 0] <= conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1583_p1[4 : 0];
        conv2_i_i_i333_cast_cast_cast_reg_4905[4 : 0] <= conv2_i_i_i333_cast_cast_cast_fu_1595_p1[4 : 0];
        conv2_i_i_i351_read_reg_4861 <= conv2_i_i_i351;
        conv2_i_i_i_cast_cast_reg_4899 <= conv2_i_i_i_cast_cast_fu_1587_p3;
        icmp_ln1027_reg_4938 <= icmp_ln1027_fu_1649_p2;
        icmp_ln1027_reg_4938_pp0_iter1_reg <= icmp_ln1027_reg_4938;
        icmp_ln1050_reg_4993_pp0_iter1_reg <= icmp_ln1050_reg_4993;
        icmp_ln1217_read_reg_4791 <= icmp_ln1217;
        icmp_ln1285_reg_4985_pp0_iter1_reg <= icmp_ln1285_reg_4985;
        icmp_ln1336_reg_4981_pp0_iter1_reg <= icmp_ln1336_reg_4981;
        icmp_ln1518_reg_4957_pp0_iter1_reg <= icmp_ln1518_reg_4957;
        icmp_ln1584_reg_4952_pp0_iter1_reg <= icmp_ln1584_reg_4952;
        icmp_ln1701_reg_4948_pp0_iter1_reg <= icmp_ln1701_reg_4948;
        icmp_ln520_reg_4934 <= icmp_ln520_fu_1643_p2;
        icmp_ln520_reg_4934_pp0_iter1_reg <= icmp_ln520_reg_4934;
        pix_val_V_5_read_reg_4875 <= pix_val_V_5;
        pix_val_V_read_reg_4867 <= pix_val_V;
        sub_i_i_i_read_reg_4763 <= sub_i_i_i;
        trunc_ln520_2_reg_4928 <= trunc_ln520_2_fu_1639_p1;
        trunc_ln520_2_reg_4928_pp0_iter1_reg <= trunc_ln520_2_reg_4928;
        trunc_ln520_reg_4916 <= trunc_ln520_fu_1631_p1;
        trunc_ln520_reg_4916_pp0_iter1_reg <= trunc_ln520_reg_4916;
        zext_ln1032_cast_reg_4888[7 : 0] <= zext_ln1032_cast_fu_1575_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1240_2_reg_5231 <= add_ln1240_2_fu_2531_p2;
        add_ln1244_2_reg_5287 <= add_ln1244_2_fu_2625_p2;
        b_reg_5310 <= b_fu_2674_p3;
        g_reg_5277 <= g_fu_2564_p3;
        r_reg_5271 <= r_fu_2551_p3;
        tmp_12_reg_5066 <= {{tmp_12_fu_2372_p1[22:14]}};
        tmp_13_reg_5221 <= {{add_ln1236_fu_2461_p2[31:8]}};
        tmp_14_reg_5071 <= {{tmp_14_fu_2381_p1[22:14]}};
        tmp_15_reg_5226 <= {{add_ln1240_1_fu_2515_p2[31:8]}};
        tmp_16_reg_5126 <= {{tmp_16_fu_2406_p1[22:14]}};
        tmp_17_reg_5282 <= {{add_ln1244_1_fu_2609_p2[31:8]}};
        trunc_ln1236_1_reg_5216 <= trunc_ln1236_1_fu_2457_p1;
        urem_ln1236_reg_5131 <= grp_fu_1709_p2;
        urem_ln1240_reg_5161 <= grp_fu_1721_p2;
        urem_ln1244_reg_5236 <= grp_fu_1935_p2;
        zext_ln1257_1_reg_5298[15 : 0] <= zext_ln1257_1_fu_2635_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13))) begin
        add_ln1240_reg_4961 <= add_ln1240_fu_1715_p2;
        add_ln1244_reg_4967 <= add_ln1244_fu_1727_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1240_reg_4961_pp0_iter2_reg <= add_ln1240_reg_4961_pp0_iter1_reg;
        add_ln1240_reg_4961_pp0_iter3_reg <= add_ln1240_reg_4961_pp0_iter2_reg;
        add_ln1240_reg_4961_pp0_iter4_reg <= add_ln1240_reg_4961_pp0_iter3_reg;
        add_ln1240_reg_4961_pp0_iter5_reg <= add_ln1240_reg_4961_pp0_iter4_reg;
        add_ln1240_reg_4961_pp0_iter6_reg <= add_ln1240_reg_4961_pp0_iter5_reg;
        add_ln1240_reg_4961_pp0_iter7_reg <= add_ln1240_reg_4961_pp0_iter6_reg;
        add_ln1240_reg_4961_pp0_iter8_reg <= add_ln1240_reg_4961_pp0_iter7_reg;
        add_ln1244_reg_4967_pp0_iter2_reg <= add_ln1244_reg_4967_pp0_iter1_reg;
        add_ln1244_reg_4967_pp0_iter3_reg <= add_ln1244_reg_4967_pp0_iter2_reg;
        add_ln1244_reg_4967_pp0_iter4_reg <= add_ln1244_reg_4967_pp0_iter3_reg;
        add_ln1244_reg_4967_pp0_iter5_reg <= add_ln1244_reg_4967_pp0_iter4_reg;
        add_ln1244_reg_4967_pp0_iter6_reg <= add_ln1244_reg_4967_pp0_iter5_reg;
        add_ln1244_reg_4967_pp0_iter7_reg <= add_ln1244_reg_4967_pp0_iter6_reg;
        add_ln1244_reg_4967_pp0_iter8_reg <= add_ln1244_reg_4967_pp0_iter7_reg;
        add_ln1244_reg_4967_pp0_iter9_reg <= add_ln1244_reg_4967_pp0_iter8_reg;
        add_ln1257_3_reg_5468_pp0_iter21_reg <= add_ln1257_3_reg_5468;
        and_ln1292_reg_4989_pp0_iter2_reg <= and_ln1292_reg_4989_pp0_iter1_reg;
        and_ln1292_reg_4989_pp0_iter3_reg <= and_ln1292_reg_4989_pp0_iter2_reg;
        and_ln1292_reg_4989_pp0_iter4_reg <= and_ln1292_reg_4989_pp0_iter3_reg;
        and_ln1341_reg_5017_pp0_iter10_reg <= and_ln1341_reg_5017_pp0_iter9_reg;
        and_ln1341_reg_5017_pp0_iter11_reg <= and_ln1341_reg_5017_pp0_iter10_reg;
        and_ln1341_reg_5017_pp0_iter12_reg <= and_ln1341_reg_5017_pp0_iter11_reg;
        and_ln1341_reg_5017_pp0_iter13_reg <= and_ln1341_reg_5017_pp0_iter12_reg;
        and_ln1341_reg_5017_pp0_iter14_reg <= and_ln1341_reg_5017_pp0_iter13_reg;
        and_ln1341_reg_5017_pp0_iter15_reg <= and_ln1341_reg_5017_pp0_iter14_reg;
        and_ln1341_reg_5017_pp0_iter16_reg <= and_ln1341_reg_5017_pp0_iter15_reg;
        and_ln1341_reg_5017_pp0_iter17_reg <= and_ln1341_reg_5017_pp0_iter16_reg;
        and_ln1341_reg_5017_pp0_iter2_reg <= and_ln1341_reg_5017;
        and_ln1341_reg_5017_pp0_iter3_reg <= and_ln1341_reg_5017_pp0_iter2_reg;
        and_ln1341_reg_5017_pp0_iter4_reg <= and_ln1341_reg_5017_pp0_iter3_reg;
        and_ln1341_reg_5017_pp0_iter5_reg <= and_ln1341_reg_5017_pp0_iter4_reg;
        and_ln1341_reg_5017_pp0_iter6_reg <= and_ln1341_reg_5017_pp0_iter5_reg;
        and_ln1341_reg_5017_pp0_iter7_reg <= and_ln1341_reg_5017_pp0_iter6_reg;
        and_ln1341_reg_5017_pp0_iter8_reg <= and_ln1341_reg_5017_pp0_iter7_reg;
        and_ln1341_reg_5017_pp0_iter9_reg <= and_ln1341_reg_5017_pp0_iter8_reg;
        and_ln1523_reg_5001_pp0_iter10_reg <= and_ln1523_reg_5001_pp0_iter9_reg;
        and_ln1523_reg_5001_pp0_iter11_reg <= and_ln1523_reg_5001_pp0_iter10_reg;
        and_ln1523_reg_5001_pp0_iter12_reg <= and_ln1523_reg_5001_pp0_iter11_reg;
        and_ln1523_reg_5001_pp0_iter13_reg <= and_ln1523_reg_5001_pp0_iter12_reg;
        and_ln1523_reg_5001_pp0_iter14_reg <= and_ln1523_reg_5001_pp0_iter13_reg;
        and_ln1523_reg_5001_pp0_iter15_reg <= and_ln1523_reg_5001_pp0_iter14_reg;
        and_ln1523_reg_5001_pp0_iter16_reg <= and_ln1523_reg_5001_pp0_iter15_reg;
        and_ln1523_reg_5001_pp0_iter17_reg <= and_ln1523_reg_5001_pp0_iter16_reg;
        and_ln1523_reg_5001_pp0_iter2_reg <= and_ln1523_reg_5001;
        and_ln1523_reg_5001_pp0_iter3_reg <= and_ln1523_reg_5001_pp0_iter2_reg;
        and_ln1523_reg_5001_pp0_iter4_reg <= and_ln1523_reg_5001_pp0_iter3_reg;
        and_ln1523_reg_5001_pp0_iter5_reg <= and_ln1523_reg_5001_pp0_iter4_reg;
        and_ln1523_reg_5001_pp0_iter6_reg <= and_ln1523_reg_5001_pp0_iter5_reg;
        and_ln1523_reg_5001_pp0_iter7_reg <= and_ln1523_reg_5001_pp0_iter6_reg;
        and_ln1523_reg_5001_pp0_iter8_reg <= and_ln1523_reg_5001_pp0_iter7_reg;
        and_ln1523_reg_5001_pp0_iter9_reg <= and_ln1523_reg_5001_pp0_iter8_reg;
        and_ln1706_reg_4997_pp0_iter10_reg <= and_ln1706_reg_4997_pp0_iter9_reg;
        and_ln1706_reg_4997_pp0_iter11_reg <= and_ln1706_reg_4997_pp0_iter10_reg;
        and_ln1706_reg_4997_pp0_iter12_reg <= and_ln1706_reg_4997_pp0_iter11_reg;
        and_ln1706_reg_4997_pp0_iter13_reg <= and_ln1706_reg_4997_pp0_iter12_reg;
        and_ln1706_reg_4997_pp0_iter14_reg <= and_ln1706_reg_4997_pp0_iter13_reg;
        and_ln1706_reg_4997_pp0_iter15_reg <= and_ln1706_reg_4997_pp0_iter14_reg;
        and_ln1706_reg_4997_pp0_iter16_reg <= and_ln1706_reg_4997_pp0_iter15_reg;
        and_ln1706_reg_4997_pp0_iter17_reg <= and_ln1706_reg_4997_pp0_iter16_reg;
        and_ln1706_reg_4997_pp0_iter2_reg <= and_ln1706_reg_4997;
        and_ln1706_reg_4997_pp0_iter3_reg <= and_ln1706_reg_4997_pp0_iter2_reg;
        and_ln1706_reg_4997_pp0_iter4_reg <= and_ln1706_reg_4997_pp0_iter3_reg;
        and_ln1706_reg_4997_pp0_iter5_reg <= and_ln1706_reg_4997_pp0_iter4_reg;
        and_ln1706_reg_4997_pp0_iter6_reg <= and_ln1706_reg_4997_pp0_iter5_reg;
        and_ln1706_reg_4997_pp0_iter7_reg <= and_ln1706_reg_4997_pp0_iter6_reg;
        and_ln1706_reg_4997_pp0_iter8_reg <= and_ln1706_reg_4997_pp0_iter7_reg;
        and_ln1706_reg_4997_pp0_iter9_reg <= and_ln1706_reg_4997_pp0_iter8_reg;
        and_ln1756_reg_5364_pp0_iter21_reg <= and_ln1756_reg_5364;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_reg_5310_pp0_iter18_reg <= b_reg_5310;
        b_reg_5310_pp0_iter19_reg <= b_reg_5310_pp0_iter18_reg;
        b_reg_5310_pp0_iter20_reg <= b_reg_5310_pp0_iter19_reg;
        b_reg_5310_pp0_iter21_reg <= b_reg_5310_pp0_iter20_reg;
        g_reg_5277_pp0_iter17_reg <= g_reg_5277;
        g_reg_5277_pp0_iter18_reg <= g_reg_5277_pp0_iter17_reg;
        g_reg_5277_pp0_iter19_reg <= g_reg_5277_pp0_iter18_reg;
        g_reg_5277_pp0_iter20_reg <= g_reg_5277_pp0_iter19_reg;
        g_reg_5277_pp0_iter21_reg <= g_reg_5277_pp0_iter20_reg;
        icmp_ln1027_1_reg_5025_pp0_iter10_reg <= icmp_ln1027_1_reg_5025_pp0_iter9_reg;
        icmp_ln1027_1_reg_5025_pp0_iter11_reg <= icmp_ln1027_1_reg_5025_pp0_iter10_reg;
        icmp_ln1027_1_reg_5025_pp0_iter12_reg <= icmp_ln1027_1_reg_5025_pp0_iter11_reg;
        icmp_ln1027_1_reg_5025_pp0_iter13_reg <= icmp_ln1027_1_reg_5025_pp0_iter12_reg;
        icmp_ln1027_1_reg_5025_pp0_iter14_reg <= icmp_ln1027_1_reg_5025_pp0_iter13_reg;
        icmp_ln1027_1_reg_5025_pp0_iter15_reg <= icmp_ln1027_1_reg_5025_pp0_iter14_reg;
        icmp_ln1027_1_reg_5025_pp0_iter16_reg <= icmp_ln1027_1_reg_5025_pp0_iter15_reg;
        icmp_ln1027_1_reg_5025_pp0_iter17_reg <= icmp_ln1027_1_reg_5025_pp0_iter16_reg;
        icmp_ln1027_1_reg_5025_pp0_iter18_reg <= icmp_ln1027_1_reg_5025_pp0_iter17_reg;
        icmp_ln1027_1_reg_5025_pp0_iter2_reg <= icmp_ln1027_1_reg_5025;
        icmp_ln1027_1_reg_5025_pp0_iter3_reg <= icmp_ln1027_1_reg_5025_pp0_iter2_reg;
        icmp_ln1027_1_reg_5025_pp0_iter4_reg <= icmp_ln1027_1_reg_5025_pp0_iter3_reg;
        icmp_ln1027_1_reg_5025_pp0_iter5_reg <= icmp_ln1027_1_reg_5025_pp0_iter4_reg;
        icmp_ln1027_1_reg_5025_pp0_iter6_reg <= icmp_ln1027_1_reg_5025_pp0_iter5_reg;
        icmp_ln1027_1_reg_5025_pp0_iter7_reg <= icmp_ln1027_1_reg_5025_pp0_iter6_reg;
        icmp_ln1027_1_reg_5025_pp0_iter8_reg <= icmp_ln1027_1_reg_5025_pp0_iter7_reg;
        icmp_ln1027_1_reg_5025_pp0_iter9_reg <= icmp_ln1027_1_reg_5025_pp0_iter8_reg;
        icmp_ln1027_5_reg_5021_pp0_iter10_reg <= icmp_ln1027_5_reg_5021_pp0_iter9_reg;
        icmp_ln1027_5_reg_5021_pp0_iter11_reg <= icmp_ln1027_5_reg_5021_pp0_iter10_reg;
        icmp_ln1027_5_reg_5021_pp0_iter12_reg <= icmp_ln1027_5_reg_5021_pp0_iter11_reg;
        icmp_ln1027_5_reg_5021_pp0_iter13_reg <= icmp_ln1027_5_reg_5021_pp0_iter12_reg;
        icmp_ln1027_5_reg_5021_pp0_iter14_reg <= icmp_ln1027_5_reg_5021_pp0_iter13_reg;
        icmp_ln1027_5_reg_5021_pp0_iter15_reg <= icmp_ln1027_5_reg_5021_pp0_iter14_reg;
        icmp_ln1027_5_reg_5021_pp0_iter16_reg <= icmp_ln1027_5_reg_5021_pp0_iter15_reg;
        icmp_ln1027_5_reg_5021_pp0_iter17_reg <= icmp_ln1027_5_reg_5021_pp0_iter16_reg;
        icmp_ln1027_5_reg_5021_pp0_iter2_reg <= icmp_ln1027_5_reg_5021;
        icmp_ln1027_5_reg_5021_pp0_iter3_reg <= icmp_ln1027_5_reg_5021_pp0_iter2_reg;
        icmp_ln1027_5_reg_5021_pp0_iter4_reg <= icmp_ln1027_5_reg_5021_pp0_iter3_reg;
        icmp_ln1027_5_reg_5021_pp0_iter5_reg <= icmp_ln1027_5_reg_5021_pp0_iter4_reg;
        icmp_ln1027_5_reg_5021_pp0_iter6_reg <= icmp_ln1027_5_reg_5021_pp0_iter5_reg;
        icmp_ln1027_5_reg_5021_pp0_iter7_reg <= icmp_ln1027_5_reg_5021_pp0_iter6_reg;
        icmp_ln1027_5_reg_5021_pp0_iter8_reg <= icmp_ln1027_5_reg_5021_pp0_iter7_reg;
        icmp_ln1027_5_reg_5021_pp0_iter9_reg <= icmp_ln1027_5_reg_5021_pp0_iter8_reg;
        icmp_ln1027_6_reg_5005_pp0_iter10_reg <= icmp_ln1027_6_reg_5005_pp0_iter9_reg;
        icmp_ln1027_6_reg_5005_pp0_iter11_reg <= icmp_ln1027_6_reg_5005_pp0_iter10_reg;
        icmp_ln1027_6_reg_5005_pp0_iter12_reg <= icmp_ln1027_6_reg_5005_pp0_iter11_reg;
        icmp_ln1027_6_reg_5005_pp0_iter13_reg <= icmp_ln1027_6_reg_5005_pp0_iter12_reg;
        icmp_ln1027_6_reg_5005_pp0_iter14_reg <= icmp_ln1027_6_reg_5005_pp0_iter13_reg;
        icmp_ln1027_6_reg_5005_pp0_iter15_reg <= icmp_ln1027_6_reg_5005_pp0_iter14_reg;
        icmp_ln1027_6_reg_5005_pp0_iter16_reg <= icmp_ln1027_6_reg_5005_pp0_iter15_reg;
        icmp_ln1027_6_reg_5005_pp0_iter17_reg <= icmp_ln1027_6_reg_5005_pp0_iter16_reg;
        icmp_ln1027_6_reg_5005_pp0_iter2_reg <= icmp_ln1027_6_reg_5005;
        icmp_ln1027_6_reg_5005_pp0_iter3_reg <= icmp_ln1027_6_reg_5005_pp0_iter2_reg;
        icmp_ln1027_6_reg_5005_pp0_iter4_reg <= icmp_ln1027_6_reg_5005_pp0_iter3_reg;
        icmp_ln1027_6_reg_5005_pp0_iter5_reg <= icmp_ln1027_6_reg_5005_pp0_iter4_reg;
        icmp_ln1027_6_reg_5005_pp0_iter6_reg <= icmp_ln1027_6_reg_5005_pp0_iter5_reg;
        icmp_ln1027_6_reg_5005_pp0_iter7_reg <= icmp_ln1027_6_reg_5005_pp0_iter6_reg;
        icmp_ln1027_6_reg_5005_pp0_iter8_reg <= icmp_ln1027_6_reg_5005_pp0_iter7_reg;
        icmp_ln1027_6_reg_5005_pp0_iter9_reg <= icmp_ln1027_6_reg_5005_pp0_iter8_reg;
        icmp_ln1027_reg_4938_pp0_iter10_reg <= icmp_ln1027_reg_4938_pp0_iter9_reg;
        icmp_ln1027_reg_4938_pp0_iter11_reg <= icmp_ln1027_reg_4938_pp0_iter10_reg;
        icmp_ln1027_reg_4938_pp0_iter12_reg <= icmp_ln1027_reg_4938_pp0_iter11_reg;
        icmp_ln1027_reg_4938_pp0_iter13_reg <= icmp_ln1027_reg_4938_pp0_iter12_reg;
        icmp_ln1027_reg_4938_pp0_iter14_reg <= icmp_ln1027_reg_4938_pp0_iter13_reg;
        icmp_ln1027_reg_4938_pp0_iter15_reg <= icmp_ln1027_reg_4938_pp0_iter14_reg;
        icmp_ln1027_reg_4938_pp0_iter16_reg <= icmp_ln1027_reg_4938_pp0_iter15_reg;
        icmp_ln1027_reg_4938_pp0_iter17_reg <= icmp_ln1027_reg_4938_pp0_iter16_reg;
        icmp_ln1027_reg_4938_pp0_iter18_reg <= icmp_ln1027_reg_4938_pp0_iter17_reg;
        icmp_ln1027_reg_4938_pp0_iter19_reg <= icmp_ln1027_reg_4938_pp0_iter18_reg;
        icmp_ln1027_reg_4938_pp0_iter20_reg <= icmp_ln1027_reg_4938_pp0_iter19_reg;
        icmp_ln1027_reg_4938_pp0_iter2_reg <= icmp_ln1027_reg_4938_pp0_iter1_reg;
        icmp_ln1027_reg_4938_pp0_iter3_reg <= icmp_ln1027_reg_4938_pp0_iter2_reg;
        icmp_ln1027_reg_4938_pp0_iter4_reg <= icmp_ln1027_reg_4938_pp0_iter3_reg;
        icmp_ln1027_reg_4938_pp0_iter5_reg <= icmp_ln1027_reg_4938_pp0_iter4_reg;
        icmp_ln1027_reg_4938_pp0_iter6_reg <= icmp_ln1027_reg_4938_pp0_iter5_reg;
        icmp_ln1027_reg_4938_pp0_iter7_reg <= icmp_ln1027_reg_4938_pp0_iter6_reg;
        icmp_ln1027_reg_4938_pp0_iter8_reg <= icmp_ln1027_reg_4938_pp0_iter7_reg;
        icmp_ln1027_reg_4938_pp0_iter9_reg <= icmp_ln1027_reg_4938_pp0_iter8_reg;
        icmp_ln1050_reg_4993_pp0_iter10_reg <= icmp_ln1050_reg_4993_pp0_iter9_reg;
        icmp_ln1050_reg_4993_pp0_iter11_reg <= icmp_ln1050_reg_4993_pp0_iter10_reg;
        icmp_ln1050_reg_4993_pp0_iter12_reg <= icmp_ln1050_reg_4993_pp0_iter11_reg;
        icmp_ln1050_reg_4993_pp0_iter13_reg <= icmp_ln1050_reg_4993_pp0_iter12_reg;
        icmp_ln1050_reg_4993_pp0_iter14_reg <= icmp_ln1050_reg_4993_pp0_iter13_reg;
        icmp_ln1050_reg_4993_pp0_iter15_reg <= icmp_ln1050_reg_4993_pp0_iter14_reg;
        icmp_ln1050_reg_4993_pp0_iter16_reg <= icmp_ln1050_reg_4993_pp0_iter15_reg;
        icmp_ln1050_reg_4993_pp0_iter17_reg <= icmp_ln1050_reg_4993_pp0_iter16_reg;
        icmp_ln1050_reg_4993_pp0_iter18_reg <= icmp_ln1050_reg_4993_pp0_iter17_reg;
        icmp_ln1050_reg_4993_pp0_iter19_reg <= icmp_ln1050_reg_4993_pp0_iter18_reg;
        icmp_ln1050_reg_4993_pp0_iter20_reg <= icmp_ln1050_reg_4993_pp0_iter19_reg;
        icmp_ln1050_reg_4993_pp0_iter2_reg <= icmp_ln1050_reg_4993_pp0_iter1_reg;
        icmp_ln1050_reg_4993_pp0_iter3_reg <= icmp_ln1050_reg_4993_pp0_iter2_reg;
        icmp_ln1050_reg_4993_pp0_iter4_reg <= icmp_ln1050_reg_4993_pp0_iter3_reg;
        icmp_ln1050_reg_4993_pp0_iter5_reg <= icmp_ln1050_reg_4993_pp0_iter4_reg;
        icmp_ln1050_reg_4993_pp0_iter6_reg <= icmp_ln1050_reg_4993_pp0_iter5_reg;
        icmp_ln1050_reg_4993_pp0_iter7_reg <= icmp_ln1050_reg_4993_pp0_iter6_reg;
        icmp_ln1050_reg_4993_pp0_iter8_reg <= icmp_ln1050_reg_4993_pp0_iter7_reg;
        icmp_ln1050_reg_4993_pp0_iter9_reg <= icmp_ln1050_reg_4993_pp0_iter8_reg;
        icmp_ln1285_reg_4985_pp0_iter2_reg <= icmp_ln1285_reg_4985_pp0_iter1_reg;
        icmp_ln1285_reg_4985_pp0_iter3_reg <= icmp_ln1285_reg_4985_pp0_iter2_reg;
        icmp_ln1285_reg_4985_pp0_iter4_reg <= icmp_ln1285_reg_4985_pp0_iter3_reg;
        icmp_ln1336_reg_4981_pp0_iter10_reg <= icmp_ln1336_reg_4981_pp0_iter9_reg;
        icmp_ln1336_reg_4981_pp0_iter11_reg <= icmp_ln1336_reg_4981_pp0_iter10_reg;
        icmp_ln1336_reg_4981_pp0_iter12_reg <= icmp_ln1336_reg_4981_pp0_iter11_reg;
        icmp_ln1336_reg_4981_pp0_iter13_reg <= icmp_ln1336_reg_4981_pp0_iter12_reg;
        icmp_ln1336_reg_4981_pp0_iter14_reg <= icmp_ln1336_reg_4981_pp0_iter13_reg;
        icmp_ln1336_reg_4981_pp0_iter15_reg <= icmp_ln1336_reg_4981_pp0_iter14_reg;
        icmp_ln1336_reg_4981_pp0_iter16_reg <= icmp_ln1336_reg_4981_pp0_iter15_reg;
        icmp_ln1336_reg_4981_pp0_iter17_reg <= icmp_ln1336_reg_4981_pp0_iter16_reg;
        icmp_ln1336_reg_4981_pp0_iter2_reg <= icmp_ln1336_reg_4981_pp0_iter1_reg;
        icmp_ln1336_reg_4981_pp0_iter3_reg <= icmp_ln1336_reg_4981_pp0_iter2_reg;
        icmp_ln1336_reg_4981_pp0_iter4_reg <= icmp_ln1336_reg_4981_pp0_iter3_reg;
        icmp_ln1336_reg_4981_pp0_iter5_reg <= icmp_ln1336_reg_4981_pp0_iter4_reg;
        icmp_ln1336_reg_4981_pp0_iter6_reg <= icmp_ln1336_reg_4981_pp0_iter5_reg;
        icmp_ln1336_reg_4981_pp0_iter7_reg <= icmp_ln1336_reg_4981_pp0_iter6_reg;
        icmp_ln1336_reg_4981_pp0_iter8_reg <= icmp_ln1336_reg_4981_pp0_iter7_reg;
        icmp_ln1336_reg_4981_pp0_iter9_reg <= icmp_ln1336_reg_4981_pp0_iter8_reg;
        icmp_ln1518_reg_4957_pp0_iter10_reg <= icmp_ln1518_reg_4957_pp0_iter9_reg;
        icmp_ln1518_reg_4957_pp0_iter11_reg <= icmp_ln1518_reg_4957_pp0_iter10_reg;
        icmp_ln1518_reg_4957_pp0_iter12_reg <= icmp_ln1518_reg_4957_pp0_iter11_reg;
        icmp_ln1518_reg_4957_pp0_iter13_reg <= icmp_ln1518_reg_4957_pp0_iter12_reg;
        icmp_ln1518_reg_4957_pp0_iter14_reg <= icmp_ln1518_reg_4957_pp0_iter13_reg;
        icmp_ln1518_reg_4957_pp0_iter15_reg <= icmp_ln1518_reg_4957_pp0_iter14_reg;
        icmp_ln1518_reg_4957_pp0_iter16_reg <= icmp_ln1518_reg_4957_pp0_iter15_reg;
        icmp_ln1518_reg_4957_pp0_iter17_reg <= icmp_ln1518_reg_4957_pp0_iter16_reg;
        icmp_ln1518_reg_4957_pp0_iter2_reg <= icmp_ln1518_reg_4957_pp0_iter1_reg;
        icmp_ln1518_reg_4957_pp0_iter3_reg <= icmp_ln1518_reg_4957_pp0_iter2_reg;
        icmp_ln1518_reg_4957_pp0_iter4_reg <= icmp_ln1518_reg_4957_pp0_iter3_reg;
        icmp_ln1518_reg_4957_pp0_iter5_reg <= icmp_ln1518_reg_4957_pp0_iter4_reg;
        icmp_ln1518_reg_4957_pp0_iter6_reg <= icmp_ln1518_reg_4957_pp0_iter5_reg;
        icmp_ln1518_reg_4957_pp0_iter7_reg <= icmp_ln1518_reg_4957_pp0_iter6_reg;
        icmp_ln1518_reg_4957_pp0_iter8_reg <= icmp_ln1518_reg_4957_pp0_iter7_reg;
        icmp_ln1518_reg_4957_pp0_iter9_reg <= icmp_ln1518_reg_4957_pp0_iter8_reg;
        icmp_ln1584_reg_4952_pp0_iter10_reg <= icmp_ln1584_reg_4952_pp0_iter9_reg;
        icmp_ln1584_reg_4952_pp0_iter11_reg <= icmp_ln1584_reg_4952_pp0_iter10_reg;
        icmp_ln1584_reg_4952_pp0_iter12_reg <= icmp_ln1584_reg_4952_pp0_iter11_reg;
        icmp_ln1584_reg_4952_pp0_iter13_reg <= icmp_ln1584_reg_4952_pp0_iter12_reg;
        icmp_ln1584_reg_4952_pp0_iter14_reg <= icmp_ln1584_reg_4952_pp0_iter13_reg;
        icmp_ln1584_reg_4952_pp0_iter15_reg <= icmp_ln1584_reg_4952_pp0_iter14_reg;
        icmp_ln1584_reg_4952_pp0_iter16_reg <= icmp_ln1584_reg_4952_pp0_iter15_reg;
        icmp_ln1584_reg_4952_pp0_iter17_reg <= icmp_ln1584_reg_4952_pp0_iter16_reg;
        icmp_ln1584_reg_4952_pp0_iter18_reg <= icmp_ln1584_reg_4952_pp0_iter17_reg;
        icmp_ln1584_reg_4952_pp0_iter19_reg <= icmp_ln1584_reg_4952_pp0_iter18_reg;
        icmp_ln1584_reg_4952_pp0_iter20_reg <= icmp_ln1584_reg_4952_pp0_iter19_reg;
        icmp_ln1584_reg_4952_pp0_iter2_reg <= icmp_ln1584_reg_4952_pp0_iter1_reg;
        icmp_ln1584_reg_4952_pp0_iter3_reg <= icmp_ln1584_reg_4952_pp0_iter2_reg;
        icmp_ln1584_reg_4952_pp0_iter4_reg <= icmp_ln1584_reg_4952_pp0_iter3_reg;
        icmp_ln1584_reg_4952_pp0_iter5_reg <= icmp_ln1584_reg_4952_pp0_iter4_reg;
        icmp_ln1584_reg_4952_pp0_iter6_reg <= icmp_ln1584_reg_4952_pp0_iter5_reg;
        icmp_ln1584_reg_4952_pp0_iter7_reg <= icmp_ln1584_reg_4952_pp0_iter6_reg;
        icmp_ln1584_reg_4952_pp0_iter8_reg <= icmp_ln1584_reg_4952_pp0_iter7_reg;
        icmp_ln1584_reg_4952_pp0_iter9_reg <= icmp_ln1584_reg_4952_pp0_iter8_reg;
        icmp_ln1701_reg_4948_pp0_iter10_reg <= icmp_ln1701_reg_4948_pp0_iter9_reg;
        icmp_ln1701_reg_4948_pp0_iter11_reg <= icmp_ln1701_reg_4948_pp0_iter10_reg;
        icmp_ln1701_reg_4948_pp0_iter12_reg <= icmp_ln1701_reg_4948_pp0_iter11_reg;
        icmp_ln1701_reg_4948_pp0_iter13_reg <= icmp_ln1701_reg_4948_pp0_iter12_reg;
        icmp_ln1701_reg_4948_pp0_iter14_reg <= icmp_ln1701_reg_4948_pp0_iter13_reg;
        icmp_ln1701_reg_4948_pp0_iter15_reg <= icmp_ln1701_reg_4948_pp0_iter14_reg;
        icmp_ln1701_reg_4948_pp0_iter16_reg <= icmp_ln1701_reg_4948_pp0_iter15_reg;
        icmp_ln1701_reg_4948_pp0_iter17_reg <= icmp_ln1701_reg_4948_pp0_iter16_reg;
        icmp_ln1701_reg_4948_pp0_iter2_reg <= icmp_ln1701_reg_4948_pp0_iter1_reg;
        icmp_ln1701_reg_4948_pp0_iter3_reg <= icmp_ln1701_reg_4948_pp0_iter2_reg;
        icmp_ln1701_reg_4948_pp0_iter4_reg <= icmp_ln1701_reg_4948_pp0_iter3_reg;
        icmp_ln1701_reg_4948_pp0_iter5_reg <= icmp_ln1701_reg_4948_pp0_iter4_reg;
        icmp_ln1701_reg_4948_pp0_iter6_reg <= icmp_ln1701_reg_4948_pp0_iter5_reg;
        icmp_ln1701_reg_4948_pp0_iter7_reg <= icmp_ln1701_reg_4948_pp0_iter6_reg;
        icmp_ln1701_reg_4948_pp0_iter8_reg <= icmp_ln1701_reg_4948_pp0_iter7_reg;
        icmp_ln1701_reg_4948_pp0_iter9_reg <= icmp_ln1701_reg_4948_pp0_iter8_reg;
        icmp_ln520_reg_4934_pp0_iter10_reg <= icmp_ln520_reg_4934_pp0_iter9_reg;
        icmp_ln520_reg_4934_pp0_iter11_reg <= icmp_ln520_reg_4934_pp0_iter10_reg;
        icmp_ln520_reg_4934_pp0_iter12_reg <= icmp_ln520_reg_4934_pp0_iter11_reg;
        icmp_ln520_reg_4934_pp0_iter13_reg <= icmp_ln520_reg_4934_pp0_iter12_reg;
        icmp_ln520_reg_4934_pp0_iter14_reg <= icmp_ln520_reg_4934_pp0_iter13_reg;
        icmp_ln520_reg_4934_pp0_iter15_reg <= icmp_ln520_reg_4934_pp0_iter14_reg;
        icmp_ln520_reg_4934_pp0_iter16_reg <= icmp_ln520_reg_4934_pp0_iter15_reg;
        icmp_ln520_reg_4934_pp0_iter17_reg <= icmp_ln520_reg_4934_pp0_iter16_reg;
        icmp_ln520_reg_4934_pp0_iter18_reg <= icmp_ln520_reg_4934_pp0_iter17_reg;
        icmp_ln520_reg_4934_pp0_iter19_reg <= icmp_ln520_reg_4934_pp0_iter18_reg;
        icmp_ln520_reg_4934_pp0_iter20_reg <= icmp_ln520_reg_4934_pp0_iter19_reg;
        icmp_ln520_reg_4934_pp0_iter21_reg <= icmp_ln520_reg_4934_pp0_iter20_reg;
        icmp_ln520_reg_4934_pp0_iter2_reg <= icmp_ln520_reg_4934_pp0_iter1_reg;
        icmp_ln520_reg_4934_pp0_iter3_reg <= icmp_ln520_reg_4934_pp0_iter2_reg;
        icmp_ln520_reg_4934_pp0_iter4_reg <= icmp_ln520_reg_4934_pp0_iter3_reg;
        icmp_ln520_reg_4934_pp0_iter5_reg <= icmp_ln520_reg_4934_pp0_iter4_reg;
        icmp_ln520_reg_4934_pp0_iter6_reg <= icmp_ln520_reg_4934_pp0_iter5_reg;
        icmp_ln520_reg_4934_pp0_iter7_reg <= icmp_ln520_reg_4934_pp0_iter6_reg;
        icmp_ln520_reg_4934_pp0_iter8_reg <= icmp_ln520_reg_4934_pp0_iter7_reg;
        icmp_ln520_reg_4934_pp0_iter9_reg <= icmp_ln520_reg_4934_pp0_iter8_reg;
        lshr_ln1_reg_5046_pp0_iter10_reg <= lshr_ln1_reg_5046_pp0_iter9_reg;
        lshr_ln1_reg_5046_pp0_iter11_reg <= lshr_ln1_reg_5046_pp0_iter10_reg;
        lshr_ln1_reg_5046_pp0_iter12_reg <= lshr_ln1_reg_5046_pp0_iter11_reg;
        lshr_ln1_reg_5046_pp0_iter13_reg <= lshr_ln1_reg_5046_pp0_iter12_reg;
        lshr_ln1_reg_5046_pp0_iter14_reg <= lshr_ln1_reg_5046_pp0_iter13_reg;
        lshr_ln1_reg_5046_pp0_iter8_reg <= lshr_ln1_reg_5046;
        lshr_ln1_reg_5046_pp0_iter9_reg <= lshr_ln1_reg_5046_pp0_iter8_reg;
        or_ln1449_reg_5032_pp0_iter10_reg <= or_ln1449_reg_5032_pp0_iter9_reg;
        or_ln1449_reg_5032_pp0_iter11_reg <= or_ln1449_reg_5032_pp0_iter10_reg;
        or_ln1449_reg_5032_pp0_iter12_reg <= or_ln1449_reg_5032_pp0_iter11_reg;
        or_ln1449_reg_5032_pp0_iter13_reg <= or_ln1449_reg_5032_pp0_iter12_reg;
        or_ln1449_reg_5032_pp0_iter14_reg <= or_ln1449_reg_5032_pp0_iter13_reg;
        or_ln1449_reg_5032_pp0_iter15_reg <= or_ln1449_reg_5032_pp0_iter14_reg;
        or_ln1449_reg_5032_pp0_iter16_reg <= or_ln1449_reg_5032_pp0_iter15_reg;
        or_ln1449_reg_5032_pp0_iter17_reg <= or_ln1449_reg_5032_pp0_iter16_reg;
        or_ln1449_reg_5032_pp0_iter18_reg <= or_ln1449_reg_5032_pp0_iter17_reg;
        or_ln1449_reg_5032_pp0_iter19_reg <= or_ln1449_reg_5032_pp0_iter18_reg;
        or_ln1449_reg_5032_pp0_iter20_reg <= or_ln1449_reg_5032_pp0_iter19_reg;
        or_ln1449_reg_5032_pp0_iter21_reg <= or_ln1449_reg_5032_pp0_iter20_reg;
        or_ln1449_reg_5032_pp0_iter4_reg <= or_ln1449_reg_5032;
        or_ln1449_reg_5032_pp0_iter5_reg <= or_ln1449_reg_5032_pp0_iter4_reg;
        or_ln1449_reg_5032_pp0_iter6_reg <= or_ln1449_reg_5032_pp0_iter5_reg;
        or_ln1449_reg_5032_pp0_iter7_reg <= or_ln1449_reg_5032_pp0_iter6_reg;
        or_ln1449_reg_5032_pp0_iter8_reg <= or_ln1449_reg_5032_pp0_iter7_reg;
        or_ln1449_reg_5032_pp0_iter9_reg <= or_ln1449_reg_5032_pp0_iter8_reg;
        r_reg_5271_pp0_iter17_reg <= r_reg_5271;
        r_reg_5271_pp0_iter18_reg <= r_reg_5271_pp0_iter17_reg;
        r_reg_5271_pp0_iter19_reg <= r_reg_5271_pp0_iter18_reg;
        r_reg_5271_pp0_iter20_reg <= r_reg_5271_pp0_iter19_reg;
        r_reg_5271_pp0_iter21_reg <= r_reg_5271_pp0_iter20_reg;
        trunc_ln520_2_reg_4928_pp0_iter2_reg <= trunc_ln520_2_reg_4928_pp0_iter1_reg;
        trunc_ln520_2_reg_4928_pp0_iter3_reg <= trunc_ln520_2_reg_4928_pp0_iter2_reg;
        trunc_ln520_2_reg_4928_pp0_iter4_reg <= trunc_ln520_2_reg_4928_pp0_iter3_reg;
        trunc_ln520_2_reg_4928_pp0_iter5_reg <= trunc_ln520_2_reg_4928_pp0_iter4_reg;
        trunc_ln520_2_reg_4928_pp0_iter6_reg <= trunc_ln520_2_reg_4928_pp0_iter5_reg;
        trunc_ln520_2_reg_4928_pp0_iter7_reg <= trunc_ln520_2_reg_4928_pp0_iter6_reg;
        trunc_ln520_2_reg_4928_pp0_iter8_reg <= trunc_ln520_2_reg_4928_pp0_iter7_reg;
        trunc_ln520_reg_4916_pp0_iter10_reg <= trunc_ln520_reg_4916_pp0_iter9_reg;
        trunc_ln520_reg_4916_pp0_iter11_reg <= trunc_ln520_reg_4916_pp0_iter10_reg;
        trunc_ln520_reg_4916_pp0_iter12_reg <= trunc_ln520_reg_4916_pp0_iter11_reg;
        trunc_ln520_reg_4916_pp0_iter13_reg <= trunc_ln520_reg_4916_pp0_iter12_reg;
        trunc_ln520_reg_4916_pp0_iter14_reg <= trunc_ln520_reg_4916_pp0_iter13_reg;
        trunc_ln520_reg_4916_pp0_iter15_reg <= trunc_ln520_reg_4916_pp0_iter14_reg;
        trunc_ln520_reg_4916_pp0_iter16_reg <= trunc_ln520_reg_4916_pp0_iter15_reg;
        trunc_ln520_reg_4916_pp0_iter17_reg <= trunc_ln520_reg_4916_pp0_iter16_reg;
        trunc_ln520_reg_4916_pp0_iter18_reg <= trunc_ln520_reg_4916_pp0_iter17_reg;
        trunc_ln520_reg_4916_pp0_iter19_reg <= trunc_ln520_reg_4916_pp0_iter18_reg;
        trunc_ln520_reg_4916_pp0_iter20_reg <= trunc_ln520_reg_4916_pp0_iter19_reg;
        trunc_ln520_reg_4916_pp0_iter21_reg <= trunc_ln520_reg_4916_pp0_iter20_reg;
        trunc_ln520_reg_4916_pp0_iter2_reg <= trunc_ln520_reg_4916_pp0_iter1_reg;
        trunc_ln520_reg_4916_pp0_iter3_reg <= trunc_ln520_reg_4916_pp0_iter2_reg;
        trunc_ln520_reg_4916_pp0_iter4_reg <= trunc_ln520_reg_4916_pp0_iter3_reg;
        trunc_ln520_reg_4916_pp0_iter5_reg <= trunc_ln520_reg_4916_pp0_iter4_reg;
        trunc_ln520_reg_4916_pp0_iter6_reg <= trunc_ln520_reg_4916_pp0_iter5_reg;
        trunc_ln520_reg_4916_pp0_iter7_reg <= trunc_ln520_reg_4916_pp0_iter6_reg;
        trunc_ln520_reg_4916_pp0_iter8_reg <= trunc_ln520_reg_4916_pp0_iter7_reg;
        trunc_ln520_reg_4916_pp0_iter9_reg <= trunc_ln520_reg_4916_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1257_1_reg_5463 <= grp_fu_4641_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1257_3_reg_5468 <= add_ln1257_3_fu_3155_p2;
        icmp_ln1260_reg_5702 <= icmp_ln1260_fu_3644_p2;
        icmp_ln1261_1_reg_5712 <= icmp_ln1261_1_fu_3662_p2;
        icmp_ln1262_1_reg_5722 <= icmp_ln1262_1_fu_3680_p2;
        mul_ln1257_2_reg_5458 <= grp_fu_4649_p2;
        select_ln1261_reg_5707 <= select_ln1261_fu_3655_p3;
        select_ln1262_reg_5717 <= select_ln1262_fu_3673_p3;
        tmp_19_reg_5483 <= {{add_ln1258_2_fu_3175_p2[24:16]}};
        tmp_20_reg_5488 <= {{add_ln1259_2_fu_3215_p2[24:16]}};
        u_reg_5473 <= {{add_ln1258_2_fu_3175_p2[24:8]}};
        v_reg_5478 <= {{add_ln1259_2_fu_3215_p2[24:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1314_reg_5747 <= add_ln1314_fu_3754_p2;
        lshr_ln1_reg_5046 <= {{lshr_ln1_fu_2354_p1[15:5]}};
        mul_ln1311_reg_5533 <= grp_fu_4673_p2;
        tpgSinTableArray_load_reg_5305 <= tpgSinTableArray_q0;
        trunc_ln1311_1_reg_5539 <= {{sub_ln1311_fu_3274_p2[26:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1285_fu_1793_p2 == 1'd0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10))) begin
        and_ln1292_reg_4989 <= and_ln1292_fu_1799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1336_reg_4981 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1341_reg_5017 <= and_ln1341_fu_2005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1404_read_read_fu_562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd12))) begin
        and_ln1404_reg_4973 <= and_ln1404_fu_1739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1518_reg_4957 == 1'd0))) begin
        and_ln1523_reg_5001 <= and_ln1523_fu_1880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4948 == 1'd0))) begin
        and_ln1706_reg_4997 <= and_ln1706_fu_1844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln1756_reg_5364 <= and_ln1756_fu_3131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1446 <= ap_phi_reg_pp0_iter2_hHatch_reg_1446;
        ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534;
        ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523;
        ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512;
        ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501;
        ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490;
        ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479;
        ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie_V <= ret_V_6_fu_3485_p3;
        gSerie_V <= ret_V_5_fu_3439_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_load_reg_5727 <= blkYuv_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_load_reg_5768 <= blkYuv_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_load_reg_5773 <= bluYuv_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_load_reg_5778 <= grnYuv_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938 == 1'd0))) begin
        icmp_ln1027_1_reg_5025 <= icmp_ln1027_1_fu_2074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938 == 1'd0))) begin
        icmp_ln1027_5_reg_5021 <= icmp_ln1027_5_fu_2032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938 == 1'd0))) begin
        icmp_ln1027_6_reg_5005 <= icmp_ln1027_6_fu_1907_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_664_p2 == 8'd2))) begin
        icmp_ln1050_reg_4993 <= icmp_ln1050_fu_1823_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10))) begin
        icmp_ln1285_reg_4985 <= icmp_ln1285_fu_1793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_664_p2 == 8'd11))) begin
        icmp_ln1336_reg_4981 <= icmp_ln1336_fu_1769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1649_p2 == 1'd0) & (bckgndId_load == 8'd12))) begin
        icmp_ln1428_reg_4977 <= icmp_ln1428_fu_1745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_664_p2 == 8'd15))) begin
        icmp_ln1518_reg_4957 <= icmp_ln1518_fu_1691_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_664_p2 == 8'd17))) begin
        icmp_ln1584_reg_4952 <= icmp_ln1584_fu_1679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_664_p2 == 8'd19))) begin
        icmp_ln1701_reg_4948 <= icmp_ln1701_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        op_assign_5_reg_5753 <= op_assign_5_fu_3764_p3;
        select_ln520_reg_5758 <= select_ln520_fu_3791_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        op_assign_7_reg_5737 <= op_assign_7_fu_3690_p3;
        select_ln520_1_reg_5742 <= select_ln520_1_fu_3717_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        op_assign_8_reg_5686 <= op_assign_8_fu_3551_p3;
        select_ln520_2_reg_5691 <= select_ln520_2_fu_3578_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln1449_reg_5032 <= or_ln1449_fu_2220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp59_i_read_reg_4720 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_val_V_10_reg_5636 <= DPtpgBarSelRgb_CEA_g_q0;
        pix_val_V_11_reg_5641 <= DPtpgBarSelRgb_CEA_b_q0;
        pix_val_V_9_reg_5631 <= DPtpgBarSelRgb_CEA_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_val_V_12_reg_5615 <= DPtpgBarSelYuv_601_y_q0;
        pix_val_V_13_reg_5620 <= DPtpgBarSelYuv_601_v_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_val_V_14_reg_5599 <= DPtpgBarSelYuv_709_y_q0;
        pix_val_V_15_reg_5604 <= DPtpgBarSelYuv_709_v_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp59_i_read_reg_4720 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_val_V_6_reg_5646 <= DPtpgBarSelRgb_VESA_r_q0;
        pix_val_V_7_reg_5651 <= DPtpgBarSelRgb_VESA_g_q0;
        pix_val_V_8_reg_5656 <= DPtpgBarSelRgb_VESA_b_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rSerie_V <= ret_V_4_fu_4046_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_load_reg_5783 <= redYuv_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1563 <= tpgBarSelYuv_v_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_1567 <= tpgBarSelRgb_b_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln1027_reg_5788 <= select_ln1027_fu_3847_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln1487_reg_5696 <= select_ln1487_fu_3594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln1817_reg_5681 <= select_ln1817_fu_3539_p3;
        tmp_9_reg_5676 <= tmp_9_fu_3513_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_reg_5671 <= tmp_5_fu_3377_p5;
        tmp_val_1_reg_5666 <= tmp_val_1_fu_3358_p3;
        tmp_val_3_reg_5661 <= tmp_val_3_fu_3344_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_load_1_reg_5166 <= tpgSinTableArray_9bit_0_q1;
        tpgSinTableArray_9bit_0_load_reg_5136 <= tpgSinTableArray_9bit_0_q2;
        tpgSinTableArray_9bit_1_load_1_reg_5171 <= tpgSinTableArray_9bit_1_q1;
        tpgSinTableArray_9bit_1_load_reg_5141 <= tpgSinTableArray_9bit_1_q2;
        tpgSinTableArray_9bit_2_load_1_reg_5176 <= tpgSinTableArray_9bit_2_q1;
        tpgSinTableArray_9bit_2_load_reg_5146 <= tpgSinTableArray_9bit_2_q2;
        tpgSinTableArray_9bit_3_load_1_reg_5181 <= tpgSinTableArray_9bit_3_q1;
        tpgSinTableArray_9bit_3_load_reg_5151 <= tpgSinTableArray_9bit_3_q2;
        tpgSinTableArray_9bit_4_load_1_reg_5186 <= tpgSinTableArray_9bit_4_q1;
        tpgSinTableArray_9bit_4_load_reg_5156 <= tpgSinTableArray_9bit_4_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_load_2_reg_5241 <= tpgSinTableArray_9bit_0_q0;
        tpgSinTableArray_9bit_1_load_2_reg_5246 <= tpgSinTableArray_9bit_1_q0;
        tpgSinTableArray_9bit_2_load_2_reg_5251 <= tpgSinTableArray_9bit_2_q0;
        tpgSinTableArray_9bit_3_load_2_reg_5256 <= tpgSinTableArray_9bit_3_q0;
        tpgSinTableArray_9bit_4_load_2_reg_5261 <= tpgSinTableArray_9bit_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_load_reg_5732 <= whiYuv_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_load_reg_5763 <= whiYuv_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_1643_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_498;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0 = 1'b1;
    end else begin
        blkYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1709_ce = 1'b1;
    end else begin
        grp_fu_1709_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1721_ce = 1'b1;
    end else begin
        grp_fu_1721_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1935_ce = 1'b1;
    end else begin
        grp_fu_1935_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4579_ce = 1'b1;
    end else begin
        grp_fu_4579_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4588_ce = 1'b1;
    end else begin
        grp_fu_4588_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4596_ce = 1'b1;
    end else begin
        grp_fu_4596_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4603_ce = 1'b1;
    end else begin
        grp_fu_4603_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4610_ce = 1'b1;
    end else begin
        grp_fu_4610_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4617_ce = 1'b1;
    end else begin
        grp_fu_4617_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4626_ce = 1'b1;
    end else begin
        grp_fu_4626_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4635_ce = 1'b1;
    end else begin
        grp_fu_4635_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4641_ce = 1'b1;
    end else begin
        grp_fu_4641_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4649_ce = 1'b1;
    end else begin
        grp_fu_4649_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4656_ce = 1'b1;
    end else begin
        grp_fu_4656_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4664_ce = 1'b1;
    end else begin
        grp_fu_4664_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4673_ce = 1'b1;
    end else begin
        grp_fu_4673_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp115))) begin
        grp_reg_ap_uint_10_s_fu_1733_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_1733_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp273))) begin
        grp_reg_int_s_fu_2255_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_reg_4938_pp0_iter16_reg == 1'd1))) begin
            hBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_4622)) begin
            hBarSel = add_ln1367_fu_2926_p2;
        end else begin
            hBarSel = 'bx;
        end
    end else begin
        hBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_reg_4938_pp0_iter16_reg == 1'd1))) begin
            hBarSel_1 = 3'd0;
        end else if ((1'b1 == ap_condition_4628)) begin
            hBarSel_1 = add_ln1730_fu_2774_p2;
        end else begin
            hBarSel_1 = 'bx;
        end
    end else begin
        hBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (icmp_ln1027_7_fu_2748_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter16_reg == 1'd1)))) begin
        hBarSel_1_ap_vld = 1'b1;
    end else begin
        hBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4631)) begin
        if ((icmp_ln1027_reg_4938_pp0_iter18_reg == 1'd1)) begin
            hBarSel_2 = empty_71_fu_3069_p1;
        end else if (((icmp_ln1027_1_reg_5025_pp0_iter18_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter18_reg == 1'd0))) begin
            hBarSel_2 = zext_ln1212_fu_3087_p1;
        end else begin
            hBarSel_2 = 'bx;
        end
    end else begin
        hBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter18_reg == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (icmp_ln1027_1_reg_5025_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter18_reg == 1'd0)))) begin
        hBarSel_2_ap_vld = 1'b1;
    end else begin
        hBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_reg_4938_pp0_iter16_reg == 1'd1))) begin
            hBarSel_3 = 3'd0;
        end else if ((1'b1 == ap_condition_4637)) begin
            hBarSel_3 = add_ln1548_fu_2854_p2;
        end else begin
            hBarSel_3 = 'bx;
        end
    end else begin
        hBarSel_3 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (icmp_ln1027_6_reg_5005_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter16_reg == 1'd1)))) begin
        hBarSel_3_ap_vld = 1'b1;
    end else begin
        hBarSel_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4640)) begin
        if ((icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) begin
            hBarSel_3_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_6_reg_5005_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0))) begin
            hBarSel_3_loc_1_out_o = zext_ln1548_fu_2860_p1;
        end else begin
            hBarSel_3_loc_1_out_o = hBarSel_3_loc_1_out_i;
        end
    end else begin
        hBarSel_3_loc_1_out_o = hBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (icmp_ln1027_6_reg_5005_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0)))) begin
        hBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4631)) begin
        if ((icmp_ln1027_reg_4938_pp0_iter18_reg == 1'd1)) begin
            hBarSel_4_loc_1_out_o = empty_71_fu_3069_p1;
        end else if (((icmp_ln1027_1_reg_5025_pp0_iter18_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter18_reg == 1'd0))) begin
            hBarSel_4_loc_1_out_o = zext_ln1212_fu_3087_p1;
        end else begin
            hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
        end
    end else begin
        hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter18_reg == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (icmp_ln1027_1_reg_5025_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter18_reg == 1'd0)))) begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4644)) begin
        if ((icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) begin
            hBarSel_5_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_7_fu_2748_p2 == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0))) begin
            hBarSel_5_loc_1_out_o = zext_ln1730_fu_2780_p1;
        end else begin
            hBarSel_5_loc_1_out_o = hBarSel_5_loc_1_out_i;
        end
    end else begin
        hBarSel_5_loc_1_out_o = hBarSel_5_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (icmp_ln1027_7_fu_2748_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0)))) begin
        hBarSel_5_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (icmp_ln1027_5_reg_5021_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter16_reg == 1'd1)))) begin
        hBarSel_ap_vld = 1'b1;
    end else begin
        hBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4648)) begin
        if ((icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) begin
            hBarSel_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_5_reg_5021_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0))) begin
            hBarSel_loc_1_out_o = zext_ln1367_fu_2932_p1;
        end else begin
            hBarSel_loc_1_out_o = hBarSel_loc_1_out_i;
        end
    end else begin
        hBarSel_loc_1_out_o = hBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (icmp_ln1027_5_reg_5021_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0)))) begin
        hBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_4934_pp0_iter21_reg == 1'd1))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln648_fu_3606_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0553_out_o = conv2_i_i10_i326_read_reg_4843;
    end else if (((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0553_out_o = conv2_i_i10_i331_read_reg_4849;
    end else if (((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_0_0_0_0553_out_o = conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_reg_4893;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = select_ln1027_reg_5788;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = empty_70_fu_4487_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = rampStart_1;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = op_assign_5_reg_5753;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = add_ln1314_reg_5747;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = op_assign_7_reg_5737;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = 8'd0;
    end else if (((~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (colorFormatLocal_read_reg_4806 == 8'd1) & (bckgndId_load_read_reg_4827 == 8'd13)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd0)))))) begin
        p_0_0_0_0_0553_out_o = r_2_fu_4193_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = select_ln1487_reg_5696;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = op_assign_8_reg_5686;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = trunc_ln_fu_4070_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = tmp_val_3_reg_5661;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = select_ln673_fu_3969_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = sext_ln213_fu_3942_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = pix_val_V_9_cast_fu_3915_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = pix_val_V_12_reg_5615;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_0_0_0_0553_out_o = pix_val_V_14_reg_5599;
    end else begin
        p_0_0_0_0_0553_out_o = p_0_0_0_0_0553_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd1)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (colorFormatLocal_read_reg_4806 == 8'd1) & (bckgndId_load_read_reg_4827 == 8'd13)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_0_0_0_0553_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0553_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214_1_fu_4516_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214_3_fu_4491_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd4) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = redYuv_load_reg_5783;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd5) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = grnYuv_load_reg_5778;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd6) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = bluYuv_load_reg_5773;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = blkYuv_load_reg_5768;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = whiYuv_load_reg_5763;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln520_reg_5758;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214_4_fu_4340_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln520_1_reg_5742;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = whiYuv_1_load_reg_5732;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd255;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = blkYuv_1_load_reg_5727;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd1))) begin
        p_0_1_0_0_0555_out_o = b_2_fu_4207_p3;
    end else if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (colorFormatLocal_read_reg_4806 == 8'd1) & (bckgndId_load_read_reg_4827 == 8'd13)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd0)))))) begin
        p_0_1_0_0_0555_out_o = g_2_fu_4200_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln214_2_fu_4120_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln520_2_reg_5691;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln1817_reg_5681;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = tmp_5_reg_5671;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = select_ln673_fu_3969_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = sext_ln213_1_fu_3945_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = pix_val_V_10_cast_fu_3918_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd1 == and_ln1756_reg_5364_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = pix_val_V_13_reg_5620;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1756_reg_5364_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = DPtpgBarSelYuv_601_u_load_reg_5626;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd1 == and_ln1756_reg_5364_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = pix_val_V_15_reg_5604;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1756_reg_5364_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_1_0_0_0555_out_o = DPtpgBarSelYuv_709_u_load_reg_5610;
    end else begin
        p_0_1_0_0_0555_out_o = p_0_1_0_0_0555_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd1)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_reg_5032_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (colorFormatLocal_read_reg_4806 == 8'd1) & (bckgndId_load_read_reg_4827 == 8'd13)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd1 == and_ln1756_reg_5364_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1756_reg_5364_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd1 == and_ln1756_reg_5364_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1756_reg_5364_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_1_0_0_0555_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0555_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = conv2_i_i_i_cast_cast_reg_4899;
    end else if (((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = conv2_i_i_i333_cast_cast_cast_reg_4905;
    end else if (((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = conv2_i_i_i351_read_reg_4861;
    end else if (((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_ln1449_fu_2220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_ln1449_fu_2220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = pix_val_V_5_read_reg_4875;
    end else if (((~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_ln1449_fu_2220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_ln1449_fu_2220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = pix_val_V_read_reg_4867;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214_1_fu_4516_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214_3_fu_4491_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd3) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tpgBarSelRgb_b_load_cast_fu_4379_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214_4_fu_4340_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tpgBarSelRgb_b_load_1_cast_fu_4330_p1;
    end else if (((~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd1)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (colorFormatLocal_read_reg_4806 == 8'd1) & (bckgndId_load_read_reg_4827 == 8'd13)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd0)))))) begin
        p_0_2_0_0_0557_out_o = b_2_fu_4207_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln214_2_fu_4120_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tpgBarSelRgb_b_load_2_cast_fu_4110_p1;
    end else if ((((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0)))) begin
        p_0_2_0_0_0557_out_o = reg_1563;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tmp_9_reg_5676;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = tmp_val_1_reg_5666;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd18) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = select_ln673_fu_3969_p3;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = sext_ln213_2_fu_3948_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = pix_val_V_11_cast_fu_3921_p1;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = pix_val_V_13_reg_5620;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        p_0_2_0_0_0557_out_o = pix_val_V_15_reg_5604;
    end else begin
        p_0_2_0_0_0557_out_o = p_0_2_0_0_0557_out_i;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd1)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_ln1449_fu_2220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_ln1449_fu_2220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_ln1449_fu_2220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (or_ln1449_fu_2220_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((~(colorFormatLocal_read_reg_4806 == 8'd0) & (colorFormatLocal_read_reg_4806 == 8'd1) & (bckgndId_load_read_reg_4827 == 8'd13)) | (~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd13) & (trunc_ln520_reg_4916_pp0_iter21_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp59_i_read_reg_4720 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp126_i_read_reg_4716 == 1'd0) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_2_0_0_0557_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0557_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4653)) begin
        if ((icmp_ln1050_reg_4993_pp0_iter20_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1050_reg_4993_pp0_iter20_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter20_reg == 1'd1))) begin
            rampVal = add_ln1056_fu_3807_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_4934_pp0_iter21_reg == 1'd1))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1619_fu_3389_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_4934_pp0_iter21_reg == 1'd1))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln544_fu_3859_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (icmp_ln1050_reg_4993_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (icmp_ln1050_reg_4993_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter20_reg == 1'd1)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4653)) begin
        if ((icmp_ln1050_reg_4993_pp0_iter20_reg == 1'd1)) begin
            rampVal_loc_1_out_o = zext_ln1032_cast_reg_4888;
        end else if (((icmp_ln1050_reg_4993_pp0_iter20_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter20_reg == 1'd1))) begin
            rampVal_loc_1_out_o = zext_ln1056_fu_3813_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (icmp_ln1050_reg_4993_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (icmp_ln1050_reg_4993_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter20_reg == 1'd1)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4660)) begin
        if ((bckgndId_load_read_reg_4827 == 8'd9)) begin
            tpgBarSelRgb_b_address0 = zext_ln1215_fu_3294_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd11)) begin
            tpgBarSelRgb_b_address0 = zext_ln1374_1_fu_3261_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd15)) begin
            tpgBarSelRgb_b_address0 = zext_ln1555_1_fu_3139_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4660)) begin
        if ((bckgndId_load_read_reg_4827 == 8'd9)) begin
            tpgBarSelRgb_g_address0 = zext_ln1215_fu_3294_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd11)) begin
            tpgBarSelRgb_g_address0 = zext_ln1374_1_fu_3261_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd15)) begin
            tpgBarSelRgb_g_address0 = zext_ln1555_1_fu_3139_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4660)) begin
        if ((bckgndId_load_read_reg_4827 == 8'd9)) begin
            tpgBarSelRgb_r_address0 = zext_ln1215_fu_3294_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd11)) begin
            tpgBarSelRgb_r_address0 = zext_ln1374_1_fu_3261_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd15)) begin
            tpgBarSelRgb_r_address0 = zext_ln1555_1_fu_3139_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4664)) begin
        if ((bckgndId_load_read_reg_4827 == 8'd9)) begin
            tpgBarSelYuv_u_address0 = zext_ln1215_fu_3294_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd11)) begin
            tpgBarSelYuv_u_address0 = zext_ln1374_1_fu_3261_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd15)) begin
            tpgBarSelYuv_u_address0 = zext_ln1555_1_fu_3139_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((bckgndId_load_read_reg_4827 == 8'd9)) begin
            tpgBarSelYuv_v_address0 = zext_ln1215_fu_3294_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd11)) begin
            tpgBarSelYuv_v_address0 = zext_ln1374_1_fu_3261_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd15)) begin
            tpgBarSelYuv_v_address0 = zext_ln1555_1_fu_3139_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4664)) begin
        if ((bckgndId_load_read_reg_4827 == 8'd9)) begin
            tpgBarSelYuv_y_address0 = zext_ln1215_fu_3294_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd11)) begin
            tpgBarSelYuv_y_address0 = zext_ln1374_1_fu_3261_p1;
        end else if ((bckgndId_load_read_reg_4827 == 8'd15)) begin
            tpgBarSelYuv_y_address0 = zext_ln1555_1_fu_3139_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1336_reg_4981_pp0_iter16_reg == 1'd1))) begin
            vBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_4669)) begin
            vBarSel = add_ln1348_fu_2890_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1701_reg_4948_pp0_iter16_reg == 1'd1))) begin
            vBarSel_1 = 1'd0;
        end else if ((1'b1 == ap_condition_4675)) begin
            vBarSel_1 = xor_ln1713_fu_2712_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1706_reg_4997_pp0_iter17_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4948_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4948_pp0_iter16_reg == 1'd1)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1518_reg_4957_pp0_iter16_reg == 1'd1))) begin
            vBarSel_2 = 8'd0;
        end else if ((1'b1 == ap_condition_4681)) begin
            vBarSel_2 = add_ln1530_fu_2822_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'd0 == and_ln1523_reg_5001_pp0_iter17_reg) & (icmp_ln1518_reg_4957_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (icmp_ln1518_reg_4957_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4640)) begin
        if ((icmp_ln1518_reg_4957_pp0_iter17_reg == 1'd1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4686)) begin
            vBarSel_2_loc_1_out_o = add_ln1530_fu_2822_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (icmp_ln1518_reg_4957_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'd0 == and_ln1523_reg_5001_pp0_iter17_reg) & (icmp_ln1518_reg_4957_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4644)) begin
        if ((icmp_ln1701_reg_4948_pp0_iter17_reg == 1'd1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4690)) begin
            vBarSel_3_loc_1_out_o = zext_ln1713_fu_2718_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4948_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1706_reg_4997_pp0_iter17_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1701_reg_4948_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'd0 == and_ln1341_reg_5017_pp0_iter17_reg) & (icmp_ln1336_reg_4981_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (icmp_ln1336_reg_4981_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4648)) begin
        if ((icmp_ln1336_reg_4981_pp0_iter17_reg == 1'd1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_4694)) begin
            vBarSel_loc_1_out_o = zext_ln1348_fu_2896_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (icmp_ln1336_reg_4981_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'd0 == and_ln1341_reg_5017_pp0_iter17_reg) & (icmp_ln1336_reg_4981_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0 = 1'b1;
    end else begin
        whiYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4827 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1285_reg_4985_pp0_iter3_reg == 1'd1))) begin
            zonePlateVAddr = shl_ln;
        end else if ((1'b1 == ap_condition_4812)) begin
            zonePlateVAddr = add_ln1296_fu_2294_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4827 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_4985_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_4989_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_reg_4827 == 8'd10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1285_reg_4985_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4816)) begin
        if ((icmp_ln1285_reg_4985_pp0_iter4_reg == 1'd1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln;
        end else if (((icmp_ln1285_reg_4985_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_4989_pp0_iter4_reg))) begin
            zonePlateVAddr_loc_1_out_o = add_ln1296_fu_2294_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4827 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_4985_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((bckgndId_load_read_reg_4827 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_4985_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_4989_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1739_fu_2984_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1739_1_fu_3115_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1739_1_fu_3115_p1;

assign add_ln1039_fu_3853_p2 = (select_ln1027_fu_3847_p3 + 8'd1);

assign add_ln1056_fu_3807_p2 = (trunc_ln520_5_fu_3803_p1 + 8'd1);

assign add_ln1212_fu_3081_p2 = (trunc_ln520_6_fu_3077_p1 + 3'd1);

assign add_ln1236_1_fu_2546_p2 = (trunc_ln1236_1_reg_5216 + 16'd128);

assign add_ln1236_fu_2461_p2 = (tmp_fu_2441_p7 + 32'd128);

assign add_ln1240_1_fu_2515_p2 = (tmp_3_fu_2495_p7 + 32'd128);

assign add_ln1240_2_fu_2531_p2 = (trunc_ln1240_1_fu_2511_p1 + 16'd128);

assign add_ln1240_fu_1715_p2 = (trunc_ln520_2_fu_1639_p1 + 11'd682);

assign add_ln1244_1_fu_2609_p2 = (tmp_4_fu_2589_p7 + 32'd128);

assign add_ln1244_2_fu_2625_p2 = (trunc_ln1244_1_fu_2605_p1 + 16'd128);

assign add_ln1244_fu_1727_p2 = ($signed(trunc_ln520_2_fu_1639_p1) + $signed(11'd1364));

assign add_ln1257_2_fu_3628_p2 = (zext_ln1257_6_fu_3625_p1 + zext_ln1257_4_fu_3622_p1);

assign add_ln1257_3_fu_3155_p2 = (trunc_ln1257_1_fu_3152_p1 + trunc_ln1257_fu_3149_p1);

assign add_ln1258_2_fu_3175_p2 = ($signed(sext_ln1258_1_fu_3172_p1) + $signed(zext_ln1258_fu_3168_p1));

assign add_ln1259_2_fu_3215_p2 = ($signed(sext_ln1259_1_fu_3212_p1) + $signed(zext_ln1259_1_fu_3208_p1));

assign add_ln1259_fu_3202_p2 = (zext_ln1259_fu_3198_p1 + 24'd32896);

assign add_ln1296_fu_2294_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1298_fu_2306_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta_read_reg_4770);

assign add_ln1314_fu_3754_p2 = ($signed(select_ln1311_fu_3746_p3) + $signed(8'd144));

assign add_ln1348_fu_2890_p2 = (trunc_ln520_7_fu_2886_p1 + 3'd1);

assign add_ln1367_fu_2926_p2 = (trunc_ln520_9_fu_2922_p1 + 3'd1);

assign add_ln1500_fu_3600_p2 = (select_ln1487_fu_3594_p3 + 8'd1);

assign add_ln1530_fu_2822_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1548_fu_2854_p2 = (trunc_ln520_10_fu_2850_p1 + 3'd1);

assign add_ln1619_fu_3389_p2 = (select_ln1584_fu_3333_p3 + 16'd1);

assign add_ln1730_fu_2774_p2 = (trunc_ln520_11_fu_2770_p1 + 3'd1);

assign add_ln186_fu_2079_p2 = (xBar_V + 11'd1);

assign add_ln520_fu_1655_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign add_ln528_fu_2331_p2 = (phi_mul_fu_494 + Zplate_Hor_Control_Start_read_reg_4831);

assign add_ln840_1_fu_1891_p2 = (yCount_V_3 + 10'd1);

assign add_ln840_2_fu_1855_p2 = (yCount_V_1 + 6'd1);

assign add_ln840_3_fu_2180_p2 = (yCount_V_2 + 10'd1);

assign add_ln840_4_fu_2048_p2 = (xCount_V + 10'd1);

assign add_ln840_5_fu_1923_p2 = (xCount_V_3 + 10'd1);

assign add_ln840_6_fu_2796_p2 = (trunc_ln1027_fu_2744_p1 + 6'd1);

assign add_ln840_7_fu_1980_p2 = (xCount_V_2 + 10'd1);

assign add_ln840_fu_2016_p2 = (yCount_V + 10'd1);

assign add_ln841_fu_2758_p2 = ($signed(xCount_V_1) + $signed(10'd961));

assign and_ln1292_fu_1799_p2 = (icmp_ln1027_fu_1649_p2 & cmp12_i);

assign and_ln1341_fu_2005_p2 = (icmp_ln1027_reg_4938 & icmp_ln1027_2_fu_2000_p2);

assign and_ln1404_fu_1739_p2 = (icmp_ln1404_1 & icmp_ln1027_fu_1649_p2);

assign and_ln1409_fu_2175_p2 = (icmp_ln1027_reg_4938_pp0_iter1_reg & icmp_ln1019_fu_2170_p2);

assign and_ln1523_fu_1880_p2 = (icmp_ln1027_reg_4938 & icmp_ln1027_3_fu_1875_p2);

assign and_ln1616_fu_3365_p2 = (trunc_ln520_reg_4916_pp0_iter20_reg & cmp35_i526_read_reg_4739);

assign and_ln1706_fu_1844_p2 = (icmp_ln1027_reg_4938 & icmp_ln1027_4_fu_1838_p2);

assign and_ln1756_fu_3131_p2 = (trunc_ln520_reg_4916_pp0_iter19_reg & cmp141_i_read_reg_4798);

assign and_ln1817_fu_3499_p2 = (trunc_ln520_reg_4916_pp0_iter20_reg & cmp35_i526_read_reg_4739);

assign and_ln520_1_fu_3786_p2 = (icmp_ln1217_read_reg_4791 & and_ln520_fu_3782_p2);

assign and_ln520_2_fu_3708_p2 = (trunc_ln520_reg_4916_pp0_iter20_reg & cmp141_i_read_reg_4798);

assign and_ln520_3_fu_3712_p2 = (icmp_ln1217_read_reg_4791 & and_ln520_2_fu_3708_p2);

assign and_ln520_4_fu_3569_p2 = (trunc_ln520_reg_4916_pp0_iter20_reg & cmp141_i_read_reg_4798);

assign and_ln520_5_fu_3573_p2 = (icmp_ln1217_read_reg_4791 & and_ln520_4_fu_3569_p2);

assign and_ln520_fu_3782_p2 = (trunc_ln520_reg_4916_pp0_iter20_reg & cmp141_i_read_reg_4798);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp115 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp273 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter23 == 1'b1) & (bckgndYUV_full_n == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2128 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2213 = ((colorFormatLocal_read_reg_4806 == 8'd1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_fu_2220_p2 == 1'd0) & (icmp_ln520_reg_4934_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2238 = ((colorFormatLocal_read_reg_4806 == 8'd1) & (bckgndId_load_read_reg_4827 == 8'd12) & (or_ln1449_fu_2220_p2 == 1'd1) & (icmp_ln520_reg_4934_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2265 = ((colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd8));
end

always @ (*) begin
    ap_condition_2291 = ((colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd7));
end

always @ (*) begin
    ap_condition_2317 = ((colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd6));
end

always @ (*) begin
    ap_condition_2343 = ((colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd5));
end

always @ (*) begin
    ap_condition_2369 = ((colorFormatLocal_read_read_fu_640_p2 == 8'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd4));
end

always @ (*) begin
    ap_condition_4622 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln1027_5_reg_5021_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4628 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln1027_7_fu_2748_p2 == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4631 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd9) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4637 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln1027_6_reg_5005_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4640 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd15) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4644 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd19) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4648 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd11) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4653 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (bckgndId_load_read_reg_4827 == 8'd2) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4660 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4664 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (cmp2_i321_read_reg_4810 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4669 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'd0 == and_ln1341_reg_5017_pp0_iter17_reg) & (icmp_ln1336_reg_4981_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4675 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'd0 == and_ln1706_reg_4997_pp0_iter17_reg) & (icmp_ln1701_reg_4948_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4681 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'd0 == and_ln1523_reg_5001_pp0_iter17_reg) & (icmp_ln1518_reg_4957_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4686 = ((1'd0 == and_ln1523_reg_5001_pp0_iter17_reg) & (icmp_ln1518_reg_4957_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4690 = ((1'd0 == and_ln1706_reg_4997_pp0_iter17_reg) & (icmp_ln1701_reg_4948_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4694 = ((1'd0 == and_ln1341_reg_5017_pp0_iter17_reg) & (icmp_ln1336_reg_4981_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4699 = ((bckgndId_load_read_reg_4827 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_1_fu_2074_p2 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4703 = ((bckgndId_load_read_reg_4827 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_1_fu_2074_p2 == 1'd1) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4708 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (icmp_ln1027_fu_1649_p2 == 1'd1) & (bckgndId_load_read_read_fu_664_p2 == 8'd9));
end

always @ (*) begin
    ap_condition_4713 = ((bckgndId_load_read_reg_4827 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_5_fu_2032_p2 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4717 = ((bckgndId_load_read_reg_4827 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_5_fu_2032_p2 == 1'd1) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4720 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (icmp_ln1027_fu_1649_p2 == 1'd1) & (bckgndId_load_read_read_fu_664_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_4724 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln1027_7_fu_2748_p2 == 1'd1) & (icmp_ln1027_reg_4938_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4731 = ((bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln520_reg_4934 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1019_1_fu_1956_p2 == 1'd0) & (icmp_ln1027_8_fu_1950_p2 == 1'd0) & (icmp_ln1428_reg_4977 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4737 = ((bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln520_reg_4934 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1019_1_fu_1956_p2 == 1'd1) & (icmp_ln1027_8_fu_1950_p2 == 1'd0) & (icmp_ln1428_reg_4977 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4742 = ((bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln520_reg_4934 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_8_fu_1950_p2 == 1'd1) & (icmp_ln1428_reg_4977 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4748 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1428_fu_1745_p2 == 1'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (icmp_ln1027_fu_1649_p2 == 1'd0) & (bckgndId_load == 8'd12));
end

always @ (*) begin
    ap_condition_4751 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (icmp_ln1027_fu_1649_p2 == 1'd1) & (bckgndId_load == 8'd12));
end

always @ (*) begin
    ap_condition_4756 = ((bckgndId_load_read_reg_4827 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_6_fu_1907_p2 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4760 = ((bckgndId_load_read_reg_4827 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_6_fu_1907_p2 == 1'd1) & (icmp_ln1027_reg_4938 == 1'd0));
end

always @ (*) begin
    ap_condition_4763 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (icmp_ln1027_fu_1649_p2 == 1'd1) & (bckgndId_load_read_read_fu_664_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_4769 = ((bckgndId_load_read_reg_4827 == 8'd11) & (1'd0 == and_ln1341_fu_2005_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1336_reg_4981 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd1));
end

always @ (*) begin
    ap_condition_4773 = ((bckgndId_load_read_reg_4827 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1336_reg_4981 == 1'd0) & (1'd1 == and_ln1341_fu_2005_p2));
end

always @ (*) begin
    ap_condition_4778 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1336_fu_1769_p2 == 1'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (bckgndId_load_read_read_fu_664_p2 == 8'd11));
end

always @ (*) begin
    ap_condition_4784 = ((bckgndId_load_read_reg_4827 == 8'd19) & (1'd0 == and_ln1706_fu_1844_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1701_reg_4948 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd1));
end

always @ (*) begin
    ap_condition_4789 = ((bckgndId_load_read_reg_4827 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1706_fu_1844_p2) & (icmp_ln1701_reg_4948 == 1'd0));
end

always @ (*) begin
    ap_condition_4793 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (icmp_ln1701_fu_1667_p2 == 1'd1) & (bckgndId_load_read_read_fu_664_p2 == 8'd19));
end

always @ (*) begin
    ap_condition_4799 = ((bckgndId_load_read_reg_4827 == 8'd15) & (1'd0 == and_ln1523_fu_1880_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1518_reg_4957 == 1'd0) & (icmp_ln1027_reg_4938 == 1'd1));
end

always @ (*) begin
    ap_condition_4803 = ((bckgndId_load_read_reg_4827 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln1523_fu_1880_p2) & (icmp_ln1518_reg_4957 == 1'd0));
end

always @ (*) begin
    ap_condition_4807 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (icmp_ln1518_fu_1691_p2 == 1'd1) & (bckgndId_load_read_read_fu_664_p2 == 8'd15));
end

always @ (*) begin
    ap_condition_4812 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_4985_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_4989_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_4816 = ((bckgndId_load_read_reg_4827 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_4822 = ((bckgndId_load_read_reg_4827 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_4985_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_4989_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_4827 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1285_fu_1793_p2 == 1'd1) & (icmp_ln520_fu_1643_p2 == 1'd0) & (bckgndId_load == 8'd10));
end

always @ (*) begin
    ap_condition_601 = (~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (or_ln1449_reg_5032_pp0_iter18_reg == 1'd0) & (bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln520_reg_4934_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_condition_604 = (~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (or_ln1449_reg_5032_pp0_iter18_reg == 1'd1) & (bckgndId_load_read_reg_4827 == 8'd12) & (icmp_ln520_reg_4934_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_condition_611 = (~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd8) & (icmp_ln520_reg_4934_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_condition_618 = (~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd7) & (icmp_ln520_reg_4934_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_condition_625 = (~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd6) & (icmp_ln520_reg_4934_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_condition_632 = (~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd5) & (icmp_ln520_reg_4934_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_condition_639 = (~(colorFormatLocal_read_reg_4806 == 8'd1) & ~(colorFormatLocal_read_reg_4806 == 8'd0) & (bckgndId_load_read_reg_4827 == 8'd4) & (icmp_ln520_reg_4934_pp0_iter18_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1446 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468 = 'bx;

always @ (*) begin
    ap_predicate_op115_call_state1 = ((icmp_ln520_fu_1643_p2 == 1'd0) & (bckgndId_load == 8'd12));
end

assign b_1_fu_4186_p3 = ((icmp_ln1262_1_reg_5722[0:0] == 1'b1) ? trunc_ln1262_fu_4183_p1 : 8'd0);

assign b_2_fu_4207_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? trunc_ln1243_fu_4154_p1 : b_1_fu_4186_p3);

assign b_fu_2674_p3 = ((icmp_ln1244_fu_2669_p2[0:0] == 1'b1) ? 16'd255 : add_ln1244_2_reg_5287);

assign barWidth_cast_cast_fu_1571_p1 = barWidth_cast;

assign bckgndId_load_read_read_fu_664_p2 = bckgndId_load;

assign bckgndYUV_din = {{{p_0_2_0_0_0557_out_i}, {p_0_1_0_0_0555_out_i}}, {p_0_0_0_0_0553_out_i}};

assign blkYuv_1_address0 = zext_ln1474_fu_3251_p1;

assign blkYuv_address0 = zext_ln1162_fu_3309_p1;

assign bluYuv_address0 = zext_ln1141_fu_3314_p1;

assign colorFormatLocal_read_read_fu_640_p2 = colorFormatLocal;

assign conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1583_p1 = $unsigned(conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1579_p1);

assign conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1579_p1 = $signed(conv2_i_i10_i349_cast_cast_cast_cast);

assign conv2_i_i_i333_cast_cast_cast_fu_1595_p1 = conv2_i_i_i333_cast_cast;

assign conv2_i_i_i_cast_cast_fu_1587_p3 = ((conv2_i_i_i_cast[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign empty_70_fu_4487_p1 = rampVal_loc_1_out_i[7:0];

assign empty_71_fu_3069_p1 = s[7:0];

assign g_1_fu_4176_p3 = ((icmp_ln1261_1_reg_5712[0:0] == 1'b1) ? trunc_ln1261_fu_4173_p1 : 8'd0);

assign g_2_fu_4200_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? trunc_ln1239_fu_4151_p1 : g_1_fu_4176_p3);

assign g_fu_2564_p3 = ((icmp_ln1240_fu_2559_p2[0:0] == 1'b1) ? 16'd255 : add_ln1240_2_reg_5231);

assign grnYuv_address0 = zext_ln1120_fu_3319_p1;

assign grp_fu_1545_p3 = ((trunc_ln520_reg_4916_pp0_iter18_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1709_p1 = 11'd5;

assign grp_fu_1721_p0 = (trunc_ln520_2_fu_1639_p1 + 11'd682);

assign grp_fu_1721_p1 = 11'd5;

assign grp_fu_1935_p1 = 11'd5;

assign grp_fu_4579_p0 = zext_ln1302_fu_1627_p1;

assign grp_fu_4579_p1 = 17'd131071;

assign grp_fu_4579_p2 = zext_ln1302_fu_1627_p1;

assign grp_fu_4588_p2 = (phi_mul_fu_494 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4596_p0 = grp_fu_4596_p00;

assign grp_fu_4596_p00 = trunc_ln520_2_reg_4928_pp0_iter8_reg;

assign grp_fu_4596_p1 = 23'd3277;

assign grp_fu_4603_p0 = grp_fu_4603_p00;

assign grp_fu_4603_p00 = add_ln1240_reg_4961_pp0_iter8_reg;

assign grp_fu_4603_p1 = 23'd3277;

assign grp_fu_4610_p0 = grp_fu_4610_p00;

assign grp_fu_4610_p00 = add_ln1244_reg_4967_pp0_iter9_reg;

assign grp_fu_4610_p1 = 23'd3277;

assign grp_fu_4617_p0 = zext_ln1257_fu_2631_p1;

assign grp_fu_4617_p1 = 23'd77;

assign grp_fu_4617_p2 = 23'd4224;

assign grp_fu_4626_p0 = zext_ln1257_fu_2631_p1;

assign grp_fu_4626_p1 = 23'd8388565;

assign grp_fu_4626_p2 = 23'd32896;

assign grp_fu_4635_p0 = grp_fu_4635_p00;

assign grp_fu_4635_p00 = g_fu_2564_p3;

assign grp_fu_4635_p1 = 24'd16777109;

assign grp_fu_4641_p0 = zext_ln1257_1_reg_5298;

assign grp_fu_4641_p1 = 24'd150;

assign grp_fu_4641_p2 = grp_fu_4641_p20;

assign grp_fu_4641_p20 = grp_fu_4617_p3;

assign grp_fu_4649_p0 = grp_fu_4649_p00;

assign grp_fu_4649_p00 = b_fu_2674_p3;

assign grp_fu_4649_p1 = 21'd29;

assign grp_fu_4656_p0 = zext_ln1257_1_reg_5298;

assign grp_fu_4656_p1 = 24'd16777131;

assign grp_fu_4664_p0 = grp_fu_4664_p00;

assign grp_fu_4664_p00 = b_fu_2674_p3;

assign grp_fu_4664_p1 = 22'd4194283;

assign grp_fu_4673_p1 = 28'd221;

assign grp_reg_int_s_fu_2255_d = {{grp_fu_4579_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_506;

assign hdata_new_1_out = add_ln1500_fu_3600_p2;

assign icmp_ln1019_1_fu_1956_p2 = ((xCount_V_2 == grp_reg_ap_uint_10_s_fu_1733_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_2170_p2 = ((sub_i_i_i_read_reg_4763 == zext_ln1019_fu_2166_p1) ? 1'b1 : 1'b0);

assign icmp_ln1027_1_fu_2074_p2 = ((ret_V_fu_2068_p2 < barWidth_cast_cast_reg_4883) ? 1'b1 : 1'b0);

assign icmp_ln1027_2_fu_2000_p2 = (($signed(sub_i_i_i_read_reg_4763) > $signed(zext_ln1027_fu_1996_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_1875_p2 = (($signed(sub_i_i_i_read_reg_4763) > $signed(zext_ln1027_1_fu_1871_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_4_fu_1838_p2 = ((yCount_V_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1027_5_fu_2032_p2 = ((xCount_V < barWidthMinSamples_read_reg_4754) ? 1'b1 : 1'b0);

assign icmp_ln1027_6_fu_1907_p2 = ((xCount_V_3 < barWidthMinSamples_read_reg_4754) ? 1'b1 : 1'b0);

assign icmp_ln1027_7_fu_2748_p2 = ((xCount_V_1 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln1027_8_fu_1950_p2 = ((grp_reg_ap_uint_10_s_fu_1733_ap_return > xCount_V_2) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_1649_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1050_fu_1823_p2 = ((or_ln1050_fu_1817_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1236_fu_2541_p2 = (($signed(tmp_13_reg_5221) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1240_fu_2559_p2 = (($signed(tmp_15_reg_5226) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1244_fu_2669_p2 = (($signed(tmp_17_reg_5282) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1260_fu_3644_p2 = ((tmp_18_fu_3634_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln1261_1_fu_3662_p2 = (($signed(select_ln1261_fu_3655_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1261_fu_3650_p2 = (($signed(tmp_19_reg_5483) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_1_fu_3680_p2 = (($signed(select_ln1262_fu_3673_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_fu_3668_p2 = (($signed(tmp_20_reg_5488) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1285_fu_1793_p2 = ((or_ln1285_fu_1787_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1336_fu_1769_p2 = ((or_ln1336_fu_1763_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1404_read_read_fu_562_p2 = icmp_ln1404;

assign icmp_ln1404_read_reg_4750 = icmp_ln1404;

assign icmp_ln1428_fu_1745_p2 = ((sub40_i == zext_ln1302_fu_1627_p1) ? 1'b1 : 1'b0);

assign icmp_ln1518_fu_1691_p2 = ((or_ln1518_fu_1685_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1584_fu_1679_p2 = ((trunc_ln520_1_fu_1635_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1701_fu_1667_p2 = ((or_ln1701_fu_1661_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln520_fu_1643_p2 = ((ap_sig_allocacmp_x_4 == loopWidth) ? 1'b1 : 1'b0);

assign lshr_ln1498_1_fu_3423_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1498_2_fu_3469_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2354_p1 = grp_fu_4588_p3;

assign lshr_ln_fu_4030_p4 = {{rSerie_V[27:1]}};

assign op_assign_5_fu_3764_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_3760_p1 : tpgBarSelYuv_y_q0);

assign op_assign_7_fu_3690_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_3686_p1 : tpgBarSelYuv_y_q0);

assign op_assign_8_fu_3551_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3547_p1 : tpgBarSelYuv_y_q0);

assign or_ln1050_fu_1817_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1285_fu_1787_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1336_fu_1763_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1370_fu_3054_p2 = (trunc_ln1370_1_fu_3050_p1 | shl_ln3_fu_3038_p3);

assign or_ln1449_fu_2220_p2 = (vHatch | ap_phi_reg_pp0_iter3_hHatch_reg_1446);

assign or_ln1518_fu_1685_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1701_fu_1661_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1733_fu_2978_p2 = (trunc_ln1733_1_fu_2974_p1 | shl_ln5_fu_2962_p3);

assign pix_val_V_10_cast_fu_3918_p1 = $signed(pix_val_V_10_reg_5636);

assign pix_val_V_11_cast_fu_3921_p1 = $signed(pix_val_V_11_reg_5641);

assign pix_val_V_9_cast_fu_3915_p1 = $signed(pix_val_V_9_reg_5631);

assign r_1_fu_4166_p3 = ((icmp_ln1260_reg_5702[0:0] == 1'b1) ? 8'd255 : trunc_ln8_fu_4157_p4);

assign r_2_fu_4193_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? trunc_ln1235_fu_4148_p1 : r_1_fu_4166_p3);

assign r_fu_2551_p3 = ((icmp_ln1236_fu_2541_p2[0:0] == 1'b1) ? 16'd255 : add_ln1236_1_fu_2546_p2);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_502;

assign rampVal_2_new_1_out = (select_ln1584_fu_3333_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_510;

assign rampVal_3_new_1_out = add_ln1039_fu_3853_p2;

assign redYuv_address0 = zext_ln1099_fu_3324_p1;

assign ret_V_4_fu_4046_p3 = {{xor_ln1498_fu_4040_p2}, {lshr_ln_fu_4030_p4}};

assign ret_V_5_fu_3439_p3 = {{xor_ln1498_1_fu_3433_p2}, {lshr_ln1498_1_fu_3423_p4}};

assign ret_V_6_fu_3485_p3 = {{xor_ln1498_2_fu_3479_p2}, {lshr_ln1498_2_fu_3469_p4}};

assign ret_V_fu_2068_p2 = (zext_ln1495_fu_2064_p1 + 12'd1);

assign select_ln1027_fu_3847_p3 = ((icmp_ln1027_reg_4938_pp0_iter20_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln520_3_fu_3843_p1);

assign select_ln1217_fu_3775_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? tpgBarSelRgb_g_load_cast_fu_3771_p1 : tpgBarSelYuv_u_q0);

assign select_ln1261_fu_3655_p3 = ((icmp_ln1261_fu_3650_p2[0:0] == 1'b1) ? 17'd255 : u_reg_5473);

assign select_ln1262_fu_3673_p3 = ((icmp_ln1262_fu_3668_p2[0:0] == 1'b1) ? 17'd255 : v_reg_5478);

assign select_ln1311_fu_3746_p3 = ((tmp_24_fu_3725_p3[0:0] == 1'b1) ? sub_ln1311_1_fu_3732_p2 : trunc_ln1311_2_fu_3737_p4);

assign select_ln1377_fu_3701_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? tpgBarSelRgb_g_load_1_cast_fu_3697_p1 : tpgBarSelYuv_u_q0);

assign select_ln1487_fu_3594_p3 = ((icmp_ln1027_reg_4938_pp0_iter20_reg[0:0] == 1'b1) ? add_ln1488 : trunc_ln520_4_fu_3590_p1);

assign select_ln1558_fu_3562_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? tpgBarSelRgb_g_load_2_cast_fu_3558_p1 : tpgBarSelYuv_u_q0);

assign select_ln1584_fu_3333_p3 = ((icmp_ln1584_reg_4952_pp0_iter20_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1817_fu_3539_p3 = ((and_ln1817_fu_3499_p2[0:0] == 1'b1) ? tmp_9_fu_3513_p3 : tmp_1_fu_3531_p3);

assign select_ln214_1_fu_4516_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? select_ln1027_reg_5788 : 8'd128);

assign select_ln214_2_fu_4120_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? select_ln1487_reg_5696 : 8'd128);

assign select_ln214_3_fu_4491_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? empty_70_fu_4487_p1 : 8'd128);

assign select_ln214_4_fu_4340_p3 = ((cmp2_i321_read_reg_4810[0:0] == 1'b1) ? add_ln1314_reg_5747 : 8'd128);

assign select_ln520_1_fu_3717_p3 = ((and_ln520_3_fu_3712_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1377_fu_3701_p3);

assign select_ln520_2_fu_3578_p3 = ((and_ln520_5_fu_3573_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1558_fu_3562_p3);

assign select_ln520_fu_3791_p3 = ((and_ln520_1_fu_3786_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1217_fu_3775_p3);

assign select_ln673_fu_3969_p3 = ((trunc_ln520_reg_4916_pp0_iter21_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln1258_1_fu_3172_p1 = grp_fu_4656_p3;

assign sext_ln1259_1_fu_3212_p1 = grp_fu_4664_p3;

assign sext_ln1555_fu_3135_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln213_1_fu_3945_p1 = $signed(pix_val_V_7_reg_5651);

assign sext_ln213_2_fu_3948_p1 = $signed(pix_val_V_8_reg_5656);

assign sext_ln213_fu_3942_p1 = $signed(pix_val_V_6_reg_5646);

assign shl_ln1_fu_3161_p3 = {{b_reg_5310_pp0_iter19_reg}, {7'd0}};

assign shl_ln2_fu_3191_p3 = {{r_reg_5271_pp0_iter19_reg}, {7'd0}};

assign shl_ln3_fu_3038_p3 = {{trunc_ln1370_fu_3034_p1}, {3'd0}};

assign shl_ln4_fu_2997_p3 = {{trunc_ln1551_fu_2993_p1}, {4'd0}};

assign shl_ln5_fu_2962_p3 = {{trunc_ln1733_fu_2958_p1}, {3'd0}};

assign sub_ln1311_1_fu_3732_p2 = (8'd0 - trunc_ln1311_1_reg_5539);

assign sub_ln1311_fu_3274_p2 = (27'd0 - trunc_ln1311_fu_3271_p1);

assign sub_ln186_fu_2085_p2 = (add_ln186_fu_2079_p2 - barWidth_read_reg_4786);

assign sub_ln841_1_fu_1912_p2 = (xCount_V_3 - barWidthMinSamples_read_reg_4754);

assign sub_ln841_2_fu_1962_p2 = (xCount_V_2 - grp_reg_ap_uint_10_s_fu_1733_ap_return);

assign sub_ln841_fu_2037_p2 = (xCount_V - barWidthMinSamples_read_reg_4754);

assign tBarSel_fu_3013_p2 = (trunc_ln1551_1_fu_3009_p1 | shl_ln4_fu_2997_p3);

assign tmp_12_fu_2372_p1 = grp_fu_4596_p2;

assign tmp_14_fu_2381_p1 = grp_fu_4603_p2;

assign tmp_16_fu_2406_p1 = grp_fu_4610_p2;

assign tmp_18_fu_3634_p4 = {{add_ln1257_2_fu_3628_p2[24:16]}};

assign tmp_1_fu_3531_p3 = {{xor_ln1498_1_fu_3433_p2}, {tmp_s_fu_3521_p4}};

assign tmp_21_fu_4022_p3 = rSerie_V[32'd3];

assign tmp_22_fu_3415_p3 = gSerie_V[32'd3];

assign tmp_23_fu_3461_p3 = bSerie_V[32'd3];

assign tmp_24_fu_3725_p3 = mul_ln1311_reg_5533[32'd27];

assign tmp_3_fu_2495_p1 = $signed(tpgSinTableArray_9bit_0_load_1_reg_5166);

assign tmp_3_fu_2495_p2 = $signed(tpgSinTableArray_9bit_1_load_1_reg_5171);

assign tmp_3_fu_2495_p3 = $signed(tpgSinTableArray_9bit_2_load_1_reg_5176);

assign tmp_3_fu_2495_p4 = $signed(tpgSinTableArray_9bit_3_load_1_reg_5181);

assign tmp_3_fu_2495_p5 = $signed(tpgSinTableArray_9bit_4_load_1_reg_5186);

assign tmp_3_fu_2495_p6 = urem_ln1240_reg_5161[2:0];

assign tmp_4_fu_2589_p1 = $signed(tpgSinTableArray_9bit_0_load_2_reg_5241);

assign tmp_4_fu_2589_p2 = $signed(tpgSinTableArray_9bit_1_load_2_reg_5246);

assign tmp_4_fu_2589_p3 = $signed(tpgSinTableArray_9bit_2_load_2_reg_5251);

assign tmp_4_fu_2589_p4 = $signed(tpgSinTableArray_9bit_3_load_2_reg_5256);

assign tmp_4_fu_2589_p5 = $signed(tpgSinTableArray_9bit_4_load_2_reg_5261);

assign tmp_4_fu_2589_p6 = urem_ln1244_reg_5236[2:0];

assign tmp_5_fu_3377_p2 = ((or_ln1592_1[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3340_p1);

assign tmp_5_fu_3377_p3 = ((or_ln1592_2[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3340_p1);

assign tmp_5_fu_3377_p4 = ((and_ln1616_fu_3365_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign tmp_7_fu_4060_p4 = {{rSerie_V[27:21]}};

assign tmp_8_fu_3503_p4 = {{bSerie_V[27:21]}};

assign tmp_9_fu_3513_p3 = {{xor_ln1498_2_fu_3479_p2}, {tmp_8_fu_3503_p4}};

assign tmp_fu_2441_p1 = $signed(tpgSinTableArray_9bit_0_load_reg_5136);

assign tmp_fu_2441_p2 = $signed(tpgSinTableArray_9bit_1_load_reg_5141);

assign tmp_fu_2441_p3 = $signed(tpgSinTableArray_9bit_2_load_reg_5146);

assign tmp_fu_2441_p4 = $signed(tpgSinTableArray_9bit_3_load_reg_5151);

assign tmp_fu_2441_p5 = $signed(tpgSinTableArray_9bit_4_load_reg_5156);

assign tmp_fu_2441_p6 = urem_ln1236_reg_5131[2:0];

assign tmp_s_fu_3521_p4 = {{gSerie_V[27:21]}};

assign tmp_val_1_fu_3358_p3 = ((or_ln1592_2[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3340_p1);

assign tmp_val_3_fu_3344_p3 = ((or_ln1592[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3340_p1);

assign tmp_val_fu_3340_p1 = select_ln1584_fu_3333_p3[7:0];

assign tpgBarSelRgb_b_load_1_cast_fu_4330_p1 = $signed(reg_1567);

assign tpgBarSelRgb_b_load_2_cast_fu_4110_p1 = $signed(reg_1567);

assign tpgBarSelRgb_b_load_cast_fu_4379_p1 = $signed(reg_1567);

assign tpgBarSelRgb_g_load_1_cast_fu_3697_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_2_cast_fu_3558_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_cast_fu_3771_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_3686_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3547_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_3760_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1555_fu_3019_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1244_fu_2415_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1240_fu_2398_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1236_fu_2390_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1244_fu_2415_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1240_fu_2398_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1236_fu_2390_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1244_fu_2415_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1240_fu_2398_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1236_fu_2390_p1;

assign tpgSinTableArray_9bit_3_address0 = zext_ln1244_fu_2415_p1;

assign tpgSinTableArray_9bit_3_address1 = zext_ln1240_fu_2398_p1;

assign tpgSinTableArray_9bit_3_address2 = zext_ln1236_fu_2390_p1;

assign tpgSinTableArray_9bit_4_address0 = zext_ln1244_fu_2415_p1;

assign tpgSinTableArray_9bit_4_address1 = zext_ln1240_fu_2398_p1;

assign tpgSinTableArray_9bit_4_address2 = zext_ln1236_fu_2390_p1;

assign tpgSinTableArray_address0 = zext_ln1310_fu_2537_p1;

assign tpgTartanBarArray_address0 = zext_ln1374_fu_3060_p1;

assign trunc_ln1027_fu_2744_p1 = xCount_V_1[5:0];

assign trunc_ln1235_fu_4148_p1 = r_reg_5271_pp0_iter21_reg[7:0];

assign trunc_ln1236_1_fu_2457_p1 = tmp_fu_2441_p7[15:0];

assign trunc_ln1239_fu_4151_p1 = g_reg_5277_pp0_iter21_reg[7:0];

assign trunc_ln1240_1_fu_2511_p1 = tmp_3_fu_2495_p7[15:0];

assign trunc_ln1243_fu_4154_p1 = b_reg_5310_pp0_iter21_reg[7:0];

assign trunc_ln1244_1_fu_2605_p1 = tmp_4_fu_2589_p7[15:0];

assign trunc_ln1257_1_fu_3152_p1 = grp_fu_4641_p3[15:0];

assign trunc_ln1257_fu_3149_p1 = grp_fu_4649_p2[15:0];

assign trunc_ln1261_fu_4173_p1 = select_ln1261_reg_5707[7:0];

assign trunc_ln1262_fu_4183_p1 = select_ln1262_reg_5717[7:0];

assign trunc_ln1311_2_fu_3737_p4 = {{mul_ln1311_reg_5533[26:19]}};

assign trunc_ln1311_fu_3271_p1 = grp_fu_4673_p2[26:0];

assign trunc_ln1370_1_fu_3050_p1 = hBarSel_loc_1_out_i[5:0];

assign trunc_ln1370_fu_3034_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1499_1_fu_3411_p1 = gSerie_V[0:0];

assign trunc_ln1499_2_fu_3457_p1 = bSerie_V[0:0];

assign trunc_ln1499_fu_4018_p1 = rSerie_V[0:0];

assign trunc_ln1551_1_fu_3009_p1 = hBarSel_3_loc_1_out_i[4:0];

assign trunc_ln1551_fu_2993_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1733_1_fu_2974_p1 = hBarSel_5_loc_1_out_i[3:0];

assign trunc_ln1733_fu_2958_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln520_10_fu_2850_p1 = hBarSel_3_loc_1_out_i[2:0];

assign trunc_ln520_11_fu_2770_p1 = hBarSel_5_loc_1_out_i[2:0];

assign trunc_ln520_1_fu_1635_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln520_2_fu_1639_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln520_3_fu_3843_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln520_4_fu_3590_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln520_5_fu_3803_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln520_6_fu_3077_p1 = hBarSel_4_loc_1_out_i[2:0];

assign trunc_ln520_7_fu_2886_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln520_8_fu_2708_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln520_9_fu_2922_p1 = hBarSel_loc_1_out_i[2:0];

assign trunc_ln520_fu_1631_p1 = ap_sig_allocacmp_x_4[0:0];

assign trunc_ln8_fu_4157_p4 = {{add_ln1257_3_reg_5468_pp0_iter21_reg[15:8]}};

assign trunc_ln_fu_4070_p3 = {{xor_ln1498_fu_4040_p2}, {tmp_7_fu_4060_p4}};

assign whiYuv_1_address0 = zext_ln1459_fu_3256_p1;

assign whiYuv_address0 = zext_ln1183_fu_3304_p1;

assign xor_ln1498_1_fu_3433_p2 = (trunc_ln1499_1_fu_3411_p1 ^ tmp_22_fu_3415_p3);

assign xor_ln1498_2_fu_3479_p2 = (trunc_ln1499_2_fu_3457_p1 ^ tmp_23_fu_3461_p3);

assign xor_ln1498_fu_4040_p2 = (trunc_ln1499_fu_4018_p1 ^ tmp_21_fu_4022_p3);

assign xor_ln1713_fu_2712_p2 = (trunc_ln520_8_fu_2708_p1 ^ 1'd1);

assign zext_ln1019_fu_2166_p1 = yCount_V_2;

assign zext_ln1027_1_fu_1871_p1 = yCount_V_3;

assign zext_ln1027_fu_1996_p1 = yCount_V;

assign zext_ln1032_cast_fu_1575_p1 = zext_ln1032;

assign zext_ln1056_fu_3813_p1 = add_ln1056_fu_3807_p2;

assign zext_ln1099_fu_3324_p1 = ap_phi_reg_pp0_iter20_phi_ln1099_reg_1534;

assign zext_ln1120_fu_3319_p1 = ap_phi_reg_pp0_iter20_phi_ln1120_reg_1523;

assign zext_ln1141_fu_3314_p1 = ap_phi_reg_pp0_iter20_phi_ln1141_reg_1512;

assign zext_ln1162_fu_3309_p1 = ap_phi_reg_pp0_iter20_phi_ln1162_reg_1501;

assign zext_ln1183_fu_3304_p1 = ap_phi_reg_pp0_iter20_phi_ln1183_reg_1490;

assign zext_ln1212_fu_3087_p1 = add_ln1212_fu_3081_p2;

assign zext_ln1215_fu_3294_p1 = hBarSel_4_loc_1_out_i;

assign zext_ln1236_fu_2390_p1 = tmp_12_reg_5066;

assign zext_ln1240_fu_2398_p1 = tmp_14_reg_5071;

assign zext_ln1244_fu_2415_p1 = tmp_16_reg_5126;

assign zext_ln1257_1_fu_2635_p1 = g_fu_2564_p3;

assign zext_ln1257_4_fu_3622_p1 = mul_ln1257_2_reg_5458;

assign zext_ln1257_6_fu_3625_p1 = add_ln1257_1_reg_5463;

assign zext_ln1257_fu_2631_p1 = r_fu_2551_p3;

assign zext_ln1258_fu_3168_p1 = shl_ln1_fu_3161_p3;

assign zext_ln1259_1_fu_3208_p1 = add_ln1259_fu_3202_p2;

assign zext_ln1259_fu_3198_p1 = shl_ln2_fu_3191_p3;

assign zext_ln1302_fu_1627_p1 = ap_sig_allocacmp_x_4;

assign zext_ln1310_fu_2537_p1 = lshr_ln1_reg_5046_pp0_iter14_reg;

assign zext_ln1348_fu_2896_p1 = add_ln1348_fu_2890_p2;

assign zext_ln1367_fu_2932_p1 = add_ln1367_fu_2926_p2;

assign zext_ln1374_1_fu_3261_p1 = tpgTartanBarArray_q0;

assign zext_ln1374_fu_3060_p1 = or_ln1370_fu_3054_p2;

assign zext_ln1459_fu_3256_p1 = ap_phi_reg_pp0_iter20_phi_ln1459_reg_1479;

assign zext_ln1474_fu_3251_p1 = ap_phi_reg_pp0_iter20_phi_ln1474_reg_1468;

assign zext_ln1495_fu_2064_p1 = xBar_V;

assign zext_ln1548_fu_2860_p1 = add_ln1548_fu_2854_p2;

assign zext_ln1555_1_fu_3139_p1 = $unsigned(sext_ln1555_fu_3135_p1);

assign zext_ln1555_fu_3019_p1 = tBarSel_fu_3013_p2;

assign zext_ln1713_fu_2718_p1 = xor_ln1713_fu_2712_p2;

assign zext_ln1730_fu_2780_p1 = add_ln1730_fu_2774_p2;

assign zext_ln1739_1_fu_3115_p1 = DPtpgBarArray_q0;

assign zext_ln1739_fu_2984_p1 = or_ln1733_fu_2978_p2;

assign zext_ln544_fu_3859_p1 = add_ln1039_fu_3853_p2;

assign zext_ln648_fu_3606_p1 = add_ln1500_fu_3600_p2;

assign zext_ln840_fu_2802_p1 = add_ln840_6_fu_2796_p2;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_4883[11] <= 1'b0;
    zext_ln1032_cast_reg_4888[15:8] <= 8'b00000000;
    conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_reg_4893[7:5] <= 3'b000;
    conv2_i_i_i333_cast_cast_cast_reg_4905[7:5] <= 3'b000;
    zext_ln1257_1_reg_5298[23:16] <= 8'b00000000;
end

endmodule //v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
