tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1_0_0_1_1   10
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   7.25
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_0_0   0.4375
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_0   2.3125
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   17.8125
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1   2.125
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   2.5625
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   6
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_1   17.75
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_0_1   127.875
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_0   27.9375
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_1_0   2
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_0_1   2.25
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_1_1   13
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_0   12.25
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_1   16.625
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_0   7.0625
tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_1   2.3125
tile_prci_domain_core1_0_0_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   0.6875
tile_prci_domain_core1_0_0_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1   15.125
tile_prci_domain_core1_0_0_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   0.8125
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1_1   433.625
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1_0_1   619.75
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1_0_0_1_0_0   2891
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1_0_0_0_0_1   19.4375
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1_0_0_0_1_1   383
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1_0_0_1_0_1_0   496
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1_0_0_1_0_1_1   106
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core2_1_0   24.625
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core2_0_1_0_0   1.9375
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core2_0_0_1   9.6875
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core2_0_1_0_1   4.3125
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core2_1_1_0   8.625
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core2_1_1_1_0_1   2.375
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core2_1_1_1_1_1   1.9375
tile_prci_domain_core1_0_0_1_1   tile_prci_domain_core1/element_reset_domain_rockettile\/frontend_icache_rockettile_icache_data_arrays_1_rockettile_icache_data_arrays_0_ext_mem_0_0   19.4375
