--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml example_top.twx example_top.ncd -o example_top.twr
example_top.pcf -ucf example_top.ucf

Design file:              example_top.ncd
Physical constraint file: example_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.202ns.
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X31Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.BQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y56.A4      net (fanout=3)        0.767   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X34Y56.A       Tilo                  0.254   c3_control0<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X31Y56.SR      net (fanout=2)        1.153   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X31Y56.CLK     Tsrck                 0.468   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (1.247ns logic, 1.920ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X31Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.BQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y56.A4      net (fanout=3)        0.767   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X34Y56.A       Tilo                  0.254   c3_control0<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X31Y56.SR      net (fanout=2)        1.153   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X31Y56.CLK     Tsrck                 0.443   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.222ns logic, 1.920ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X31Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.BQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y56.A4      net (fanout=3)        0.767   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X34Y56.A       Tilo                  0.254   c3_control0<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X31Y56.SR      net (fanout=2)        1.153   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X31Y56.CLK     Tsrck                 0.438   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.217ns logic, 1.920ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X33Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.BQ      Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y56.A4      net (fanout=3)        0.352   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X34Y56.A       Tilo                  0.156   c3_control0<1>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X33Y56.SR      net (fanout=2)        0.396   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X33Y56.CLK     Tcksr       (-Th)     0.127   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.263ns logic, 0.748ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X34Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.BQ      Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y51.C4      net (fanout=3)        0.789   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X34Y51.C       Tilo                  0.156   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y51.CE      net (fanout=2)        0.017   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y51.CLK     Tckce       (-Th)     0.108   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.282ns logic, 0.806ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X34Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    c3_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.BQ      Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y51.C4      net (fanout=3)        0.789   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X34Y51.C       Tilo                  0.156   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X34Y51.CE      net (fanout=2)        0.017   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y51.CLK     Tckce       (-Th)     0.104   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.286ns logic, 0.806ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.123ns.
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (SLICE_X34Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.BQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y61.B5      net (fanout=3)        0.224   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X34Y61.CLK     Tas                   0.339   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD_n
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.864ns logic, 0.224ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (SLICE_X34Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Destination Clock:    gen_dbg_enable.my_icon_c3/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.BQ      Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    SLICE_X34Y61.B5      net (fanout=3)        0.068   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
    SLICE_X34Y61.CLK     Tah         (-Th)    -0.197   gen_dbg_enable.my_icon_c3/U0/U_ICON/iDATA_CMD
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD_n
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.431ns logic, 0.068ns route)
                                                       (86.4% logic, 13.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 251 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (SLICE_X13Y59.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.493ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      7.458ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.AQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X34Y52.D1      net (fanout=5)        1.557   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<0>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y59.B4      net (fanout=9)        1.984   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X13Y59.SR      net (fanout=3)        1.383   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X13Y59.CLK     Trck                  0.325   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (1.646ns logic, 5.812ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.293ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      7.258ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X34Y52.D5      net (fanout=4)        1.357   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y59.B4      net (fanout=9)        1.984   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X13Y59.SR      net (fanout=3)        1.383   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X13Y59.CLK     Trck                  0.325   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (1.646ns logic, 5.612ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.843ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      6.808ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X28Y59.D3      net (fanout=7)        2.147   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X28Y59.DMUX    Tilo                  0.298   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X28Y59.B1      net (fanout=1)        0.772   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X13Y59.SR      net (fanout=3)        1.383   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X13Y59.CLK     Trck                  0.325   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.808ns (1.618ns logic, 5.190ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X13Y59.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.463ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      7.428ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.AQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X34Y52.D1      net (fanout=5)        1.557   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<0>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y59.B4      net (fanout=9)        1.984   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X13Y59.SR      net (fanout=3)        1.383   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X13Y59.CLK     Trck                  0.295   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (1.616ns logic, 5.812ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.263ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      7.228ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X34Y52.D5      net (fanout=4)        1.357   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y59.B4      net (fanout=9)        1.984   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X13Y59.SR      net (fanout=3)        1.383   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X13Y59.CLK     Trck                  0.295   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      7.228ns (1.616ns logic, 5.612ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.813ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      6.778ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X28Y59.D3      net (fanout=7)        2.147   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X28Y59.DMUX    Tilo                  0.298   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X28Y59.B1      net (fanout=1)        0.772   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X13Y59.SR      net (fanout=3)        1.383   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X13Y59.CLK     Trck                  0.295   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (1.588ns logic, 5.190ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X14Y59.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.369ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.334ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.AQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X34Y52.D1      net (fanout=5)        1.557   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<0>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y59.B4      net (fanout=9)        1.984   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X14Y59.SR      net (fanout=3)        1.405   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X14Y59.CLK     Trck                  0.179   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.334ns (1.500ns logic, 5.834ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.169ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.134ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X34Y52.D5      net (fanout=4)        1.357   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y59.B4      net (fanout=9)        1.984   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X14Y59.SR      net (fanout=3)        1.405   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X14Y59.CLK     Trck                  0.179   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.134ns (1.500ns logic, 5.634ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.719ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      6.684ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X28Y59.D3      net (fanout=7)        2.147   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X28Y59.DMUX    Tilo                  0.298   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X28Y59.B1      net (fanout=1)        0.772   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X28Y59.B       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X28Y59.C5      net (fanout=2)        0.888   c3_control0<12>
    SLICE_X28Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X14Y59.SR      net (fanout=3)        1.405   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X14Y59.CLK     Trck                  0.179   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.684ns (1.472ns logic, 5.212ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING (SLICE_X16Y51.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.518ns (datapath - clock path skew - uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.553ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X16Y51.SR      net (fanout=1)        0.262   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X16Y51.CLK     Tremck      (-Th)    -0.093   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.291ns logic, 0.262ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X21Y52.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.673ns (datapath - clock path skew - uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X21Y52.C4      net (fanout=2)        0.293   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X21Y52.CLK     Tah         (-Th)    -0.215   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.415ns logic, 0.293ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X20Y57.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.544ns (datapath - clock path skew - uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y55.AQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X20Y57.AX      net (fanout=1)        0.331   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X20Y57.CLK     Tckdi       (-Th)    -0.048   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.248ns logic, 0.331ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 150 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X22Y55.A3), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.085ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.050ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising
  Destination Clock:    c3_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.DQ      Tcko                  0.476   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    SLICE_X32Y53.C2      net (fanout=1)        1.933   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X32Y53.CMUX    Tilo                  0.403   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_G
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X29Y53.B5      net (fanout=1)        0.779   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119
    SLICE_X29Y53.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
    SLICE_X22Y55.A3      net (fanout=1)        0.861   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X22Y55.CLK     Tas                   0.339   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.050ns (1.477ns logic, 3.573ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.324ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.289ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising
  Destination Clock:    c3_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.AQ      Tcko                  0.525   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<9>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X31Y54.A6      net (fanout=1)        0.601   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X31Y54.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
    SLICE_X29Y53.A1      net (fanout=1)        1.043   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X29Y53.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_SW0
    SLICE_X29Y53.B6      net (fanout=1)        0.143   gen_dbg_enable.my_ila_c3/N38
    SLICE_X29Y53.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
    SLICE_X22Y55.A3      net (fanout=1)        0.861   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X22Y55.CLK     Tas                   0.339   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (1.641ns logic, 2.648ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.307ns (data path - clock path skew + uncertainty)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.272ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising
  Destination Clock:    c3_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.DQ      Tcko                  0.430   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X32Y53.C3      net (fanout=2)        1.201   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X32Y53.CMUX    Tilo                  0.403   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120_G
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X29Y53.B5      net (fanout=1)        0.779   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O119
    SLICE_X29Y53.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
    SLICE_X22Y55.A3      net (fanout=1)        0.861   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X22Y55.CLK     Tas                   0.339   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.431ns logic, 2.841ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X2Y54.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.558ns (data path)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      3.558ns (Levels of Logic = 0)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.DQ      Tcko                  0.525   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X2Y54.B3       net (fanout=21)       3.033   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.525ns logic, 3.033ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X2Y54.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.508ns (data path)
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      3.508ns (Levels of Logic = 0)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.DQ      Tcko                  0.525   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X2Y54.A3       net (fanout=21)       2.983   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.525ns logic, 2.983ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3337 paths analyzed, 594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.719ns.
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (SLICE_X35Y54.C6), 467 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.684ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.AQ       Tcko                  0.476   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X33Y47.A4      net (fanout=66)       7.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X33Y47.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22
    SLICE_X32Y28.A6      net (fanout=1)        1.737   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22
    SLICE_X32Y28.A       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_146
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_161
    SLICE_X32Y28.C1      net (fanout=1)        0.538   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_161
    SLICE_X32Y28.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_146
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_10
    SLICE_X20Y34.D6      net (fanout=1)        1.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_10
    SLICE_X20Y34.CMUX    Topdc                 0.402   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X35Y54.D4      net (fanout=1)        2.631   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X35Y54.D       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X35Y54.C6      net (fanout=1)        0.143   gen_dbg_enable.my_icon_c3/N2
    SLICE_X35Y54.CLK     Tas                   0.373   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.684ns (2.239ns logic, 13.445ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.429ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.BQ       Tcko                  0.476   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X33Y47.A1      net (fanout=66)       6.943   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X33Y47.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22
    SLICE_X32Y28.A6      net (fanout=1)        1.737   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_22
    SLICE_X32Y28.A       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_146
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_161
    SLICE_X32Y28.C1      net (fanout=1)        0.538   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_161
    SLICE_X32Y28.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_146
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_10
    SLICE_X20Y34.D6      net (fanout=1)        1.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_10
    SLICE_X20Y34.CMUX    Topdc                 0.402   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X35Y54.D4      net (fanout=1)        2.631   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X35Y54.D       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X35Y54.C6      net (fanout=1)        0.143   gen_dbg_enable.my_icon_c3/N2
    SLICE_X35Y54.CLK     Tas                   0.373   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.429ns (2.239ns logic, 13.190ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.968ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.AQ       Tcko                  0.476   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X32Y45.D2      net (fanout=66)       7.228   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X32Y45.D       Tilo                  0.235   c3_vio_out<5>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_205
    SLICE_X32Y45.A3      net (fanout=1)        0.350   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_205
    SLICE_X32Y45.A       Tilo                  0.235   c3_vio_out<5>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_144
    SLICE_X33Y36.A2      net (fanout=1)        1.339   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_144
    SLICE_X33Y36.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1811
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91
    SLICE_X20Y34.D5      net (fanout=1)        1.038   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91
    SLICE_X20Y34.CMUX    Topdc                 0.402   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7
    SLICE_X35Y54.D4      net (fanout=1)        2.631   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X35Y54.D       Tilo                  0.259   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0
    SLICE_X35Y54.C6      net (fanout=1)        0.143   gen_dbg_enable.my_icon_c3/N2
    SLICE_X35Y54.CLK     Tas                   0.373   gen_dbg_enable.my_icon_c3/U0/U_ICON/iTDO
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.968ns (2.239ns logic, 12.729ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X0Y6.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.447ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.AQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X34Y52.D1      net (fanout=5)        1.557   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<0>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y51.B3      net (fanout=9)        0.643   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y51.B       Tilo                  0.254   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y6.ENA      net (fanout=22)       6.922   c3_control0<6>
    RAMB16_X0Y6.CLKA     Trcck_ENA             0.220   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.447ns (1.325ns logic, 9.122ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.383ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X34Y51.D5      net (fanout=7)        1.364   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X34Y51.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y51.B1      net (fanout=2)        0.772   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y51.B       Tilo                  0.254   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y6.ENA      net (fanout=22)       6.922   c3_control0<6>
    RAMB16_X0Y6.CLKA     Trcck_ENA             0.220   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.383ns (1.325ns logic, 9.058ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      10.270ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.BQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X34Y51.D2      net (fanout=7)        1.251   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X34Y51.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y51.B1      net (fanout=2)        0.772   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y51.B       Tilo                  0.254   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y6.ENA      net (fanout=22)       6.922   c3_control0<6>
    RAMB16_X0Y6.CLKA     Trcck_ENA             0.220   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     10.270ns (1.325ns logic, 8.945ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (SLICE_X4Y18.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.285ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.AQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X34Y52.D1      net (fanout=5)        1.557   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<0>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y51.B3      net (fanout=9)        0.643   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y51.B       Tilo                  0.254   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X4Y18.CE       net (fanout=22)       6.666   c3_control0<6>
    SLICE_X4Y18.CLK      Tceck                 0.314   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                     10.285ns (1.419ns logic, 8.866ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.221ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X34Y51.D5      net (fanout=7)        1.364   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X34Y51.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y51.B1      net (fanout=2)        0.772   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y51.B       Tilo                  0.254   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X4Y18.CE       net (fanout=22)       6.666   c3_control0<6>
    SLICE_X4Y18.CLK      Tceck                 0.314   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                     10.221ns (1.419ns logic, 8.802ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.108ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 0.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.BQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X34Y51.D2      net (fanout=7)        1.251   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X34Y51.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y51.B1      net (fanout=2)        0.772   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y51.B       Tilo                  0.254   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X4Y18.CE       net (fanout=22)       6.666   c3_control0<6>
    SLICE_X4Y18.CLK      Tceck                 0.314   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                     10.108ns (1.419ns logic, 8.689ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X24Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 30.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y53.CQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X24Y53.DX      net (fanout=1)        0.137   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X24Y53.CLK     Tckdi       (-Th)    -0.048   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (SLICE_X20Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 30.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X20Y50.DX      net (fanout=2)        0.144   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X20Y50.CLK     Tckdi       (-Th)    -0.048   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X19Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_control0<0> rising at 30.000ns
  Destination Clock:    c3_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y49.CQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X19Y49.DX      net (fanout=2)        0.142   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X19Y49.CLK     Tckdi       (-Th)    -0.059   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: c3_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: c3_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: c3_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD 
TIMEGRP         "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 
1.5625         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25325 paths analyzed, 1632 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.248ns.
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC (SLICE_X5Y60.SR), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.124ns (Levels of Logic = 5)
  Clock Path Skew:      0.019ns (0.335 - 0.316)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.476   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
    SLICE_X19Y43.C3      net (fanout=10)       2.152   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33
    SLICE_X19Y43.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01111
    SLICE_X13Y53.B4      net (fanout=7)        1.841   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0111
    SLICE_X13Y53.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0113
    SLICE_X13Y53.C4      net (fanout=9)        0.325   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_011
    SLICE_X13Y53.C       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
    SLICE_X13Y50.C1      net (fanout=2)        0.927   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01
    SLICE_X13Y50.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0_SW0
    SLICE_X13Y50.B4      net (fanout=1)        0.352   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
    SLICE_X13Y50.B       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0
    SLICE_X5Y60.SR       net (fanout=1)        1.346   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0821_inv_0
    SLICE_X5Y60.CLK      Tsrck                 0.410   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (2.181ns logic, 6.943ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.994ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.335 - 0.326)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CMUX    Tshcko                0.535   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1240_inv
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31
    SLICE_X19Y43.C4      net (fanout=8)        1.963   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31
    SLICE_X19Y43.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01111
    SLICE_X13Y53.B4      net (fanout=7)        1.841   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0111
    SLICE_X13Y53.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0113
    SLICE_X13Y53.C4      net (fanout=9)        0.325   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_011
    SLICE_X13Y53.C       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
    SLICE_X13Y50.C1      net (fanout=2)        0.927   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01
    SLICE_X13Y50.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0_SW0
    SLICE_X13Y50.B4      net (fanout=1)        0.352   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
    SLICE_X13Y50.B       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0
    SLICE_X5Y60.SR       net (fanout=1)        1.346   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0821_inv_0
    SLICE_X5Y60.CLK      Tsrck                 0.410   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
    -------------------------------------------------  ---------------------------
    Total                                      8.994ns (2.240ns logic, 6.754ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.838ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.335 - 0.314)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
    SLICE_X19Y43.C1      net (fanout=6)        1.912   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
    SLICE_X19Y43.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01111
    SLICE_X13Y53.B4      net (fanout=7)        1.841   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0111
    SLICE_X13Y53.B       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0113
    SLICE_X13Y53.C4      net (fanout=9)        0.325   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_011
    SLICE_X13Y53.C       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iTRIGGER
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_014
    SLICE_X13Y50.C1      net (fanout=2)        0.927   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_01
    SLICE_X13Y50.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0_SW0
    SLICE_X13Y50.B4      net (fanout=1)        0.352   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
    SLICE_X13Y50.B       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N14
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0821_inv_0
    SLICE_X5Y60.SR       net (fanout=1)        1.346   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0821_inv_0
    SLICE_X5Y60.CLK      Tsrck                 0.410   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
    -------------------------------------------------  ---------------------------
    Total                                      8.838ns (2.135ns logic, 6.703ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X4Y61.SR), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.594ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.336 - 0.319)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X12Y45.C4      net (fanout=10)       1.794   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X12Y45.CMUX    Tilo                  0.298   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N2
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X12Y45.A2      net (fanout=1)        1.176   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16
    SLICE_X12Y45.A       Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N2
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X13Y54.A6      net (fanout=2)        0.998   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X13Y54.A       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X8Y56.B5       net (fanout=2)        0.759   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X8Y56.B        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X8Y56.C4       net (fanout=3)        0.385   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X8Y56.C        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y61.SR       net (fanout=2)        1.361   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X4Y61.CLK      Tsrck                 0.429   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (2.121ns logic, 6.473ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.537ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.456 - 0.445)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.BQ      Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X9Y52.C5       net (fanout=5)        1.803   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X9Y52.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X12Y49.B4      net (fanout=4)        1.021   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X12Y49.B       Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X13Y44.C6      net (fanout=3)        0.590   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X13Y44.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X8Y56.C3       net (fanout=13)       1.915   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X8Y56.C        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y61.SR       net (fanout=2)        1.361   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X4Y61.CLK      Tsrck                 0.429   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      8.537ns (1.847ns logic, 6.690ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.493ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.456 - 0.440)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.DQ      Tcko                  0.525   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X9Y52.C1       net (fanout=10)       1.664   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X9Y52.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X12Y49.B4      net (fanout=4)        1.021   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X12Y49.B       Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X13Y44.C6      net (fanout=3)        0.590   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X13Y44.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X8Y56.C3       net (fanout=13)       1.915   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X8Y56.C        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y61.SR       net (fanout=2)        1.361   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X4Y61.CLK      Tsrck                 0.429   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      8.493ns (1.942ns logic, 6.551ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (SLICE_X4Y61.SR), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.583ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.336 - 0.319)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X12Y45.C4      net (fanout=10)       1.794   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X12Y45.CMUX    Tilo                  0.298   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N2
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X12Y45.A2      net (fanout=1)        1.176   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16
    SLICE_X12Y45.A       Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N2
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X13Y54.A6      net (fanout=2)        0.998   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X13Y54.A       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X8Y56.B5       net (fanout=2)        0.759   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X8Y56.B        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X8Y56.C4       net (fanout=3)        0.385   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X8Y56.C        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y61.SR       net (fanout=2)        1.361   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X4Y61.CLK      Tsrck                 0.418   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      8.583ns (2.110ns logic, 6.473ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.526ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.456 - 0.445)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.BQ      Tcko                  0.430   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X9Y52.C5       net (fanout=5)        1.803   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X9Y52.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X12Y49.B4      net (fanout=4)        1.021   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X12Y49.B       Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X13Y44.C6      net (fanout=3)        0.590   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X13Y44.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X8Y56.C3       net (fanout=13)       1.915   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X8Y56.C        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y61.SR       net (fanout=2)        1.361   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X4Y61.CLK      Tsrck                 0.418   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      8.526ns (1.836ns logic, 6.690ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.482ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.456 - 0.440)
  Source Clock:         c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.DQ      Tcko                  0.525   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X9Y52.C1       net (fanout=10)       1.664   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X9Y52.C        Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X12Y49.B4      net (fanout=4)        1.021   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X12Y49.B       Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X13Y44.C6      net (fanout=3)        0.590   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X13Y44.C       Tilo                  0.259   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X8Y56.C3       net (fanout=13)       1.915   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X8Y56.C        Tilo                  0.235   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X4Y61.SR       net (fanout=2)        1.361   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X4Y61.CLK      Tsrck                 0.418   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (1.931ns logic, 6.551ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 1.5625
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (SLICE_X13Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.040 - 0.036)
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.AMUX    Tshcko                0.244   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y44.SR      net (fanout=81)       0.165   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y44.CLK     Tcksr       (-Th)     0.138   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.106ns logic, 0.165ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 (SLICE_X13Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.040 - 0.036)
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.AMUX    Tshcko                0.244   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y44.SR      net (fanout=81)       0.165   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y44.CLK     Tcksr       (-Th)     0.127   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.117ns logic, 0.165ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (SLICE_X4Y51.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11 (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.BQ       Tcko                  0.198   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11
    SLICE_X4Y51.A5       net (fanout=4)        0.064   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11
    SLICE_X4Y51.CLK      Tah         (-Th)    -0.121   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13-In1
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10-In11
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.319ns logic, 0.064ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 1.5625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg<7>/CLK
  Logical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP     
    "memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 / 12.5 PHASE 0.8 ns      
   HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 / 12.5 PHASE 0.8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP       
  "memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 / 12.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 / 12.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP   
      "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20164 paths analyzed, 4505 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.084ns.
--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      10.941ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5FULL      Tmcbcko_FULL          2.310   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X13Y10.A4      net (fanout=3)        2.048   c3_p0_wr_full
    SLICE_X13Y10.A       Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o1_INV_0
    SLICE_X14Y12.B5      net (fanout=8)        0.713   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o
    SLICE_X14Y12.BMUX    Tilo                  0.326   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r<83>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid_o1
    SLICE_X3Y19.A3       net (fanout=1)        1.705   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid
    SLICE_X3Y19.A        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid_o1
    SLICE_X3Y19.B3       net (fanout=2)        0.970   c3_p0_wr_en
    SLICE_X3Y19.B        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en1
    MCB_X0Y1.P5EN        net (fanout=4)        1.560   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.941ns (3.945ns logic, 6.996ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      10.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5FULL      Tmcbcko_FULL          2.310   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X13Y10.A4      net (fanout=3)        2.048   c3_p0_wr_full
    SLICE_X13Y10.A       Tilo                  0.259   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/last_word_wr
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o1_INV_0
    SLICE_X3Y19.A4       net (fanout=8)        2.465   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_wr_full_INV_215_o
    SLICE_X3Y19.A        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid_o1
    SLICE_X3Y19.B3       net (fanout=2)        0.970   c3_p0_wr_en
    SLICE_X3Y19.B        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en1
    MCB_X0Y1.P5EN        net (fanout=4)        1.560   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.662ns (3.619ns logic, 7.043ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      6.639ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.336 - 0.321)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.AQ      Tcko                  0.525   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid
    SLICE_X14Y12.B4      net (fanout=2)        0.503   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid
    SLICE_X14Y12.BMUX    Tilo                  0.326   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r<83>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid_o1
    SLICE_X3Y19.A3       net (fanout=1)        1.705   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid
    SLICE_X3Y19.A        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/data_valid_o1
    SLICE_X3Y19.B3       net (fanout=2)        0.970   c3_p0_wr_en
    SLICE_X3Y19.B        Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en1
    MCB_X0Y1.P5EN        net (fanout=4)        1.560   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.639ns (1.901ns logic, 4.738ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RDEN), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      10.720ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.465 - 0.484)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X23Y20.A6      net (fanout=3)        3.144   c3_p0_rd_empty
    SLICE_X23Y20.A       Tilo                  0.259   c3_cmp_data_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i1_INV_0
    SLICE_X13Y24.A5      net (fanout=7)        1.114   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i
    SLICE_X13Y24.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<94>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1
    SLICE_X3Y19.B4       net (fanout=5)        1.702   c3_p0_rd_en
    SLICE_X3Y19.BMUX     Tilo                  0.337   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P0RDEN      net (fanout=4)        1.103   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P0RDCLK     Tmcbdck_RDEN          0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.720ns (3.657ns logic, 7.063ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      6.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.465 - 0.469)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.DQ      Tcko                  0.476   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid
    SLICE_X13Y24.A3      net (fanout=3)        2.013   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid
    SLICE_X13Y24.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<94>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1
    SLICE_X3Y19.B4       net (fanout=5)        1.702   c3_p0_rd_en
    SLICE_X3Y19.BMUX     Tilo                  0.337   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P0RDEN      net (fanout=4)        1.103   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P0RDCLK     Tmcbdck_RDEN          0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (1.604ns logic, 4.818ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      5.835ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.465 - 0.484)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y19.B1       net (fanout=3)        1.593   c3_p0_rd_empty
    SLICE_X3Y19.BMUX     Tilo                  0.337   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P0RDEN      net (fanout=4)        1.103   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P0RDCLK     Tmcbdck_RDEN          0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (3.139ns logic, 2.696ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4EN), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      10.685ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X23Y20.A6      net (fanout=3)        3.144   c3_p0_rd_empty
    SLICE_X23Y20.A       Tilo                  0.259   c3_cmp_data_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i1_INV_0
    SLICE_X13Y24.A5      net (fanout=7)        1.114   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rdpath_data_valid_i
    SLICE_X13Y24.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<94>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1
    SLICE_X3Y19.B4       net (fanout=5)        1.702   c3_p0_rd_en
    SLICE_X3Y19.BMUX     Tilo                  0.337   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P4EN        net (fanout=4)        1.068   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P4CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.685ns (3.657ns logic, 7.028ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid (FF)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      6.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.460 - 0.469)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.DQ      Tcko                  0.476   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid
    SLICE_X13Y24.A3      net (fanout=3)        2.013   memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_valid
    SLICE_X13Y24.A       Tilo                  0.259   gen_dbg_enable.my_ila_c3/U0/iDATA<94>
                                                       memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_rdy1
    SLICE_X3Y19.B4       net (fanout=5)        1.702   c3_p0_rd_en
    SLICE_X3Y19.BMUX     Tilo                  0.337   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P4EN        net (fanout=4)        1.068   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P4CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (1.604ns logic, 4.783ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.800ns
  Data Path Delay:      5.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y19.B1       net (fanout=3)        1.593   c3_p0_rd_empty
    SLICE_X3Y19.BMUX     Tilo                  0.337   gen_dbg_enable.my_ila_c3/U0/iDATA<50>
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en1
    MCB_X0Y1.P4EN        net (fanout=4)        1.068   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_rd_en
    MCB_X0Y1.P4CLK       Tmcbdck_EN            0.532   memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (3.139ns logic, 2.661ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X37Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.128 - 0.123)
  Source Clock:         c3_clk0 rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y60.BQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    SLICE_X37Y60.SR      net (fanout=1)        0.129   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
    SLICE_X37Y60.CLK     Tcksr       (-Th)     0.131   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.196ns (0.067ns logic, 0.129ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X14Y59.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.080 - 0.081)
  Source Clock:         c3_clk0 rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y59.AQ      Tcko                  0.200   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    SLICE_X14Y59.CE      net (fanout=2)        0.136   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
    SLICE_X14Y59.CLK     Tckce       (-Th)     0.092   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.108ns logic, 0.136ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (SLICE_X19Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         c3_clk0 rising at 12.800ns
  Destination Clock:    c3_clk0 rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.DQ      Tcko                  0.234   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iRESET<3>
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/G_RST[3].U_RST
    SLICE_X19Y53.SR      net (fanout=3)        0.180   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iRESET<3>
    SLICE_X19Y53.CLK     Tcksr       (-Th)     0.138   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iTRIGGER
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.096ns logic, 0.180ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 1.5625 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 9.230ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 9.230ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 9.230ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.044ns.
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  24.956ns (requirement - data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      5.044ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.AQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X34Y52.D1      net (fanout=5)        1.557   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<0>
    SLICE_X34Y52.DMUX    Tilo                  0.326   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y59.C4      net (fanout=9)        1.562   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y55.CLK     net (fanout=4)        0.839   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (1.086ns logic, 3.958ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  24.961ns (requirement - data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.DQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X28Y59.D3      net (fanout=7)        2.147   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X28Y59.D       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X32Y59.C1      net (fanout=1)        1.058   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X32Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y55.CLK     net (fanout=4)        0.839   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (0.995ns logic, 4.044ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.102ns (requirement - data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y51.AQ      Tcko                  0.525   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<11>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X28Y59.D4      net (fanout=7)        2.006   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X28Y59.D       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X32Y59.C1      net (fanout=1)        1.058   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X32Y59.C       Tilo                  0.235   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y55.CLK     net (fanout=4)        0.839   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.995ns logic, 3.903ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    27.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_control0<13> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.DQ      Tcko                  0.430   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X32Y55.SR      net (fanout=11)       1.462   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM
    SLICE_X32Y55.CLK     Trck                  0.205   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (0.635ns logic, 1.462ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY TO         TIMEGRP "TO_gen_dbg_enablemy_ila_c3U0I_YES_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_control0<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.DQ      Tcko                  0.198   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X32Y55.SR      net (fanout=11)       0.786   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/iARM
    SLICE_X32Y55.CLK     Tremck      (-Th)    -0.107   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.305ns logic, 0.786ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.942ns (data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.942ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.BQ      Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X34Y52.D4      net (fanout=4)        0.112   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<1>
    SLICE_X34Y52.DMUX    Tilo                  0.191   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y59.C4      net (fanout=9)        0.841   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y59.C       Tilo                  0.142   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y55.CLK     net (fanout=4)        0.422   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (0.567ns logic, 1.375ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.111ns (data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.111ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.CQ      Tcko                  0.234   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X34Y52.D2      net (fanout=4)        0.281   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<2>
    SLICE_X34Y52.DMUX    Tilo                  0.191   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID<3>
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y59.C4      net (fanout=9)        0.841   gen_dbg_enable.my_icon_c3/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y59.C       Tilo                  0.142   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y55.CLK     net (fanout=4)        0.422   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.567ns logic, 1.544ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y55.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.145ns (data path)
  Source:               gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.145ns (Levels of Logic = 2)
  Source Clock:         c3_control0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC to gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.DQ      Tcko                  0.198   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X35Y55.D3      net (fanout=1)        0.588   gen_dbg_enable.my_icon_c3/U0/U_ICON/iSYNC
    SLICE_X35Y55.D       Tilo                  0.156   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X32Y59.C5      net (fanout=13)       0.639   gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X32Y59.C       Tilo                  0.142   gen_dbg_enable.my_ila_c3/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       gen_dbg_enable.my_icon_c3/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y55.CLK     net (fanout=4)        0.422   c3_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (0.496ns logic, 1.649ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_J_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_J_CLK                       |     30.000ns|     15.719ns|      5.044ns|            0|            0|         3337|           12|
| TS_TO_gen_dbg_enablemy_ila_c3U|     30.000ns|      5.044ns|          N/A|            0|            0|           12|            0|
| 0I_YES_DU_ILAU_STATU_DIRTY_LDC|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     20.000ns|      5.000ns|     18.738ns|            0|            0|            0|        45489|
| TS_memc3_infrastructure_inst_m|     12.800ns|      9.248ns|          N/A|            0|            0|        25325|            0|
| cb_drp_clk_bufg_in            |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| lk_2x_180                     |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| lk_2x_0                       |             |             |             |             |             |             |             |
| TS_memc3_infrastructure_inst_c|     12.800ns|     11.084ns|          N/A|            0|            0|        20164|            0|
| lk0_bufg_in                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock c3_sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c3_sys_clk     |   11.084|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 49258 paths, 0 nets, and 9561 connections

Design statistics:
   Minimum period:  15.719ns{1}   (Maximum frequency:  63.617MHz)
   Maximum path delay from/to any node:   5.044ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 12 15:06:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



