#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr 20 09:25:39 2022
# Process ID: 8244
# Current directory: D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.runs/synth_1/top.vds
# Journal file: D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/top.vhd:51]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits' [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/driver_7seg_4digits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits' (4#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/driver_7seg_4digits.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_1 - záloha/project_1.srcs/sources_1/new/top.vhd:51]
