{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654833384546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654833384546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:56:24 2022 " "Processing started: Thu Jun 09 22:56:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654833384546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654833384546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_proj -c final_proj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_proj -c final_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654833384546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654833384999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1654833385405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654833385405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 22:56:25 2022 " "Processing started: Thu Jun 09 22:56:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654833385405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654833385405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl final_proj final_proj --gen_script --called_from_qeda --qsf_sim_tool \"QuestaSim (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/intelfpga/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl final_proj final_proj --gen_script --called_from_qeda --qsf_sim_tool \"QuestaSim (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654833385405 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "final_proj final_proj --gen_script --called_from_qeda --qsf_sim_tool \{QuestaSim (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): final_proj final_proj --gen_script --called_from_qeda --qsf_sim_tool \{QuestaSim (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654833385405 ""}
{ "Info" "0" "" "Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used" 0 0 "EDA Netlist Writer" 0 0 1654833385968 ""}
{ "Warning" "0" "" "Warning: File final_proj_run_msim_rtl_verilog.do already exists - backing up current file as final_proj_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File final_proj_run_msim_rtl_verilog.do already exists - backing up current file as final_proj_run_msim_rtl_verilog.do.bak" 0 0 "EDA Netlist Writer" 0 0 1654833386030 ""}
{ "Info" "0" "" "Info: Generated QuestaSim script file U:/CprE281/final_proj/simulation/modelsim/final_proj_run_msim_rtl_verilog.do" {  } { { "U:/CprE281/final_proj/simulation/modelsim/final_proj_run_msim_rtl_verilog.do" "0" { Text "U:/CprE281/final_proj/simulation/modelsim/final_proj_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated QuestaSim script file U:/CprE281/final_proj/simulation/modelsim/final_proj_run_msim_rtl_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1654833386108 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1654833386108 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1654833386108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654833386108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:56:26 2022 " "Processing ended: Thu Jun 09 22:56:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654833386108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654833386108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654833386108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654833386108 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1654833386671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj.vo U:/CprE281/final_proj/simulation/modelsim/ simulation " "Generated file final_proj.vo in folder \"U:/CprE281/final_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654833386718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654833387046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 22:56:27 2022 " "Processing ended: Thu Jun 09 22:56:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654833387046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654833387046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654833387046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654833387046 ""}
