{
  "module_name": "cpsw_priv.h",
  "hash_id": "d3d9feebd1653da0276e650be36ed1926b793553e771c7deba1a114e60636a60",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/ti/cpsw_priv.h",
  "human_readable_source": " \n \n\n#ifndef DRIVERS_NET_ETHERNET_TI_CPSW_PRIV_H_\n#define DRIVERS_NET_ETHERNET_TI_CPSW_PRIV_H_\n\n#include <net/xdp.h>\n#include <uapi/linux/bpf.h>\n\n#include \"davinci_cpdma.h\"\n\n#define CPSW_DEBUG\t(NETIF_MSG_HW\t\t| NETIF_MSG_WOL\t\t| \\\n\t\t\t NETIF_MSG_DRV\t\t| NETIF_MSG_LINK\t| \\\n\t\t\t NETIF_MSG_IFUP\t\t| NETIF_MSG_INTR\t| \\\n\t\t\t NETIF_MSG_PROBE\t| NETIF_MSG_TIMER\t| \\\n\t\t\t NETIF_MSG_IFDOWN\t| NETIF_MSG_RX_ERR\t| \\\n\t\t\t NETIF_MSG_TX_ERR\t| NETIF_MSG_TX_DONE\t| \\\n\t\t\t NETIF_MSG_PKTDATA\t| NETIF_MSG_TX_QUEUED\t| \\\n\t\t\t NETIF_MSG_RX_STATUS)\n\n#define cpsw_info(priv, type, format, ...)\t\t\\\ndo {\t\t\t\t\t\t\t\t\\\n\tif (netif_msg_##type(priv) && net_ratelimit())\t\t\\\n\t\tdev_info(priv->dev, format, ## __VA_ARGS__);\t\\\n} while (0)\n\n#define cpsw_err(priv, type, format, ...)\t\t\\\ndo {\t\t\t\t\t\t\t\t\\\n\tif (netif_msg_##type(priv) && net_ratelimit())\t\t\\\n\t\tdev_err(priv->dev, format, ## __VA_ARGS__);\t\\\n} while (0)\n\n#define cpsw_dbg(priv, type, format, ...)\t\t\\\ndo {\t\t\t\t\t\t\t\t\\\n\tif (netif_msg_##type(priv) && net_ratelimit())\t\t\\\n\t\tdev_dbg(priv->dev, format, ## __VA_ARGS__);\t\\\n} while (0)\n\n#define cpsw_notice(priv, type, format, ...)\t\t\\\ndo {\t\t\t\t\t\t\t\t\\\n\tif (netif_msg_##type(priv) && net_ratelimit())\t\t\\\n\t\tdev_notice(priv->dev, format, ## __VA_ARGS__);\t\\\n} while (0)\n\n#define ALE_ALL_PORTS\t\t0x7\n\n#define CPSW_MAJOR_VERSION(reg)\t\t(reg >> 8 & 0x7)\n#define CPSW_MINOR_VERSION(reg)\t\t(reg & 0xff)\n#define CPSW_RTL_VERSION(reg)\t\t((reg >> 11) & 0x1f)\n\n#define CPSW_VERSION_1\t\t0x19010a\n#define CPSW_VERSION_2\t\t0x19010c\n#define CPSW_VERSION_3\t\t0x19010f\n#define CPSW_VERSION_4\t\t0x190112\n\n#define HOST_PORT_NUM\t\t0\n#define CPSW_ALE_PORTS_NUM\t3\n#define CPSW_SLAVE_PORTS_NUM\t2\n#define SLIVER_SIZE\t\t0x40\n\n#define CPSW1_HOST_PORT_OFFSET\t0x028\n#define CPSW1_SLAVE_OFFSET\t0x050\n#define CPSW1_SLAVE_SIZE\t0x040\n#define CPSW1_CPDMA_OFFSET\t0x100\n#define CPSW1_STATERAM_OFFSET\t0x200\n#define CPSW1_HW_STATS\t\t0x400\n#define CPSW1_CPTS_OFFSET\t0x500\n#define CPSW1_ALE_OFFSET\t0x600\n#define CPSW1_SLIVER_OFFSET\t0x700\n#define CPSW1_WR_OFFSET\t\t0x900\n\n#define CPSW2_HOST_PORT_OFFSET\t0x108\n#define CPSW2_SLAVE_OFFSET\t0x200\n#define CPSW2_SLAVE_SIZE\t0x100\n#define CPSW2_CPDMA_OFFSET\t0x800\n#define CPSW2_HW_STATS\t\t0x900\n#define CPSW2_STATERAM_OFFSET\t0xa00\n#define CPSW2_CPTS_OFFSET\t0xc00\n#define CPSW2_ALE_OFFSET\t0xd00\n#define CPSW2_SLIVER_OFFSET\t0xd80\n#define CPSW2_BD_OFFSET\t\t0x2000\n#define CPSW2_WR_OFFSET\t\t0x1200\n\n#define CPDMA_RXTHRESH\t\t0x0c0\n#define CPDMA_RXFREE\t\t0x0e0\n#define CPDMA_TXHDP\t\t0x00\n#define CPDMA_RXHDP\t\t0x20\n#define CPDMA_TXCP\t\t0x40\n#define CPDMA_RXCP\t\t0x60\n\n#define CPSW_RX_VLAN_ENCAP_HDR_SIZE\t\t4\n#define CPSW_MIN_PACKET_SIZE_VLAN\t(VLAN_ETH_ZLEN)\n#define CPSW_MIN_PACKET_SIZE\t(ETH_ZLEN)\n#define CPSW_MAX_PACKET_SIZE\t(VLAN_ETH_FRAME_LEN +\\\n\t\t\t\t ETH_FCS_LEN +\\\n\t\t\t\t CPSW_RX_VLAN_ENCAP_HDR_SIZE)\n\n#define RX_PRIORITY_MAPPING\t0x76543210\n#define TX_PRIORITY_MAPPING\t0x33221100\n#define CPDMA_TX_PRIORITY_MAP\t0x76543210\n\n#define CPSW_VLAN_AWARE\t\tBIT(1)\n#define CPSW_RX_VLAN_ENCAP\tBIT(2)\n#define CPSW_ALE_VLAN_AWARE\t1\n\n#define CPSW_FIFO_NORMAL_MODE\t\t(0 << 16)\n#define CPSW_FIFO_DUAL_MAC_MODE\t\t(1 << 16)\n#define CPSW_FIFO_RATE_LIMIT_MODE\t(2 << 16)\n\n#define CPSW_INTPACEEN\t\t(0x3f << 16)\n#define CPSW_INTPRESCALE_MASK\t(0x7FF << 0)\n#define CPSW_CMINTMAX_CNT\t63\n#define CPSW_CMINTMIN_CNT\t2\n#define CPSW_CMINTMAX_INTVL\t(1000 / CPSW_CMINTMIN_CNT)\n#define CPSW_CMINTMIN_INTVL\t((1000 / CPSW_CMINTMAX_CNT) + 1)\n\n#define IRQ_NUM\t\t\t2\n#define CPSW_MAX_QUEUES\t\t8\n#define CPSW_CPDMA_DESCS_POOL_SIZE_DEFAULT 256\n#define CPSW_ALE_AGEOUT_DEFAULT\t\t10  \n#define CPSW_FIFO_QUEUE_TYPE_SHIFT\t16\n#define CPSW_FIFO_SHAPE_EN_SHIFT\t16\n#define CPSW_FIFO_RATE_EN_SHIFT\t\t20\n#define CPSW_TC_NUM\t\t\t4\n#define CPSW_FIFO_SHAPERS_NUM\t\t(CPSW_TC_NUM - 1)\n#define CPSW_PCT_MASK\t\t\t0x7f\n#define CPSW_BD_RAM_SIZE\t\t0x2000\n\n#define CPSW_RX_VLAN_ENCAP_HDR_PRIO_SHIFT\t29\n#define CPSW_RX_VLAN_ENCAP_HDR_PRIO_MSK\t\tGENMASK(2, 0)\n#define CPSW_RX_VLAN_ENCAP_HDR_VID_SHIFT\t16\n#define CPSW_RX_VLAN_ENCAP_HDR_PKT_TYPE_SHIFT\t8\n#define CPSW_RX_VLAN_ENCAP_HDR_PKT_TYPE_MSK\tGENMASK(1, 0)\nenum {\n\tCPSW_RX_VLAN_ENCAP_HDR_PKT_VLAN_TAG = 0,\n\tCPSW_RX_VLAN_ENCAP_HDR_PKT_RESERV,\n\tCPSW_RX_VLAN_ENCAP_HDR_PKT_PRIO_TAG,\n\tCPSW_RX_VLAN_ENCAP_HDR_PKT_UNTAG,\n};\n\nstruct cpsw_wr_regs {\n\tu32\tid_ver;\n\tu32\tsoft_reset;\n\tu32\tcontrol;\n\tu32\tint_control;\n\tu32\trx_thresh_en;\n\tu32\trx_en;\n\tu32\ttx_en;\n\tu32\tmisc_en;\n\tu32\tmem_allign1[8];\n\tu32\trx_thresh_stat;\n\tu32\trx_stat;\n\tu32\ttx_stat;\n\tu32\tmisc_stat;\n\tu32\tmem_allign2[8];\n\tu32\trx_imax;\n\tu32\ttx_imax;\n\n};\n\nstruct cpsw_ss_regs {\n\tu32\tid_ver;\n\tu32\tcontrol;\n\tu32\tsoft_reset;\n\tu32\tstat_port_en;\n\tu32\tptype;\n\tu32\tsoft_idle;\n\tu32\tthru_rate;\n\tu32\tgap_thresh;\n\tu32\ttx_start_wds;\n\tu32\tflow_control;\n\tu32\tvlan_ltype;\n\tu32\tts_ltype;\n\tu32\tdlr_ltype;\n};\n\n \n#define CPSW1_MAX_BLKS      0x00  \n#define CPSW1_BLK_CNT       0x04  \n#define CPSW1_TX_IN_CTL     0x08  \n#define CPSW1_PORT_VLAN     0x0c  \n#define CPSW1_TX_PRI_MAP    0x10  \n#define CPSW1_TS_CTL        0x14  \n#define CPSW1_TS_SEQ_LTYPE  0x18  \n#define CPSW1_TS_VLAN       0x1c  \n\n \n#define CPSW2_CONTROL       0x00  \n#define CPSW2_MAX_BLKS      0x08  \n#define CPSW2_BLK_CNT       0x0c  \n#define CPSW2_TX_IN_CTL     0x10  \n#define CPSW2_PORT_VLAN     0x14  \n#define CPSW2_TX_PRI_MAP    0x18  \n#define CPSW2_TS_SEQ_MTYPE  0x1c  \n\n \n#define SA_LO               0x20  \n#define SA_HI               0x24  \n#define SEND_PERCENT        0x28  \n\n \n#define RX_DSCP_PRI_MAP0    0x30  \n#define RX_DSCP_PRI_MAP1    0x34  \n#define RX_DSCP_PRI_MAP2    0x38  \n#define RX_DSCP_PRI_MAP3    0x3c  \n#define RX_DSCP_PRI_MAP4    0x40  \n#define RX_DSCP_PRI_MAP5    0x44  \n#define RX_DSCP_PRI_MAP6    0x48  \n#define RX_DSCP_PRI_MAP7    0x4c  \n\n \n#define PASS_PRI_TAGGED     BIT(24)  \n#define VLAN_LTYPE2_EN      BIT(21)  \n#define VLAN_LTYPE1_EN      BIT(20)  \n#define DSCP_PRI_EN         BIT(16)  \n#define TS_107              BIT(15)  \n#define TS_320              BIT(14)  \n#define TS_319              BIT(13)  \n#define TS_132              BIT(12)  \n#define TS_131              BIT(11)  \n#define TS_130              BIT(10)  \n#define TS_129              BIT(9)   \n#define TS_TTL_NONZERO      BIT(8)   \n#define TS_ANNEX_F_EN       BIT(6)   \n#define TS_ANNEX_D_EN       BIT(4)   \n#define TS_LTYPE2_EN        BIT(3)   \n#define TS_LTYPE1_EN        BIT(2)   \n#define TS_TX_EN            BIT(1)   \n#define TS_RX_EN            BIT(0)   \n\n#define CTRL_V2_TS_BITS \\\n\t(TS_320 | TS_319 | TS_132 | TS_131 | TS_130 | TS_129 |\\\n\t TS_TTL_NONZERO  | TS_ANNEX_D_EN | TS_LTYPE1_EN | VLAN_LTYPE1_EN)\n\n#define CTRL_V2_ALL_TS_MASK (CTRL_V2_TS_BITS | TS_TX_EN | TS_RX_EN)\n#define CTRL_V2_TX_TS_BITS  (CTRL_V2_TS_BITS | TS_TX_EN)\n#define CTRL_V2_RX_TS_BITS  (CTRL_V2_TS_BITS | TS_RX_EN)\n\n\n#define CTRL_V3_TS_BITS \\\n\t(TS_107 | TS_320 | TS_319 | TS_132 | TS_131 | TS_130 | TS_129 |\\\n\t TS_TTL_NONZERO | TS_ANNEX_F_EN | TS_ANNEX_D_EN |\\\n\t TS_LTYPE1_EN | VLAN_LTYPE1_EN)\n\n#define CTRL_V3_ALL_TS_MASK (CTRL_V3_TS_BITS | TS_TX_EN | TS_RX_EN)\n#define CTRL_V3_TX_TS_BITS  (CTRL_V3_TS_BITS | TS_TX_EN)\n#define CTRL_V3_RX_TS_BITS  (CTRL_V3_TS_BITS | TS_RX_EN)\n\n \n#define TS_SEQ_ID_OFFSET_SHIFT   (16)     \n#define TS_SEQ_ID_OFFSET_MASK    (0x3f)\n#define TS_MSG_TYPE_EN_SHIFT     (0)      \n#define TS_MSG_TYPE_EN_MASK      (0xffff)\n\n \n#define EVENT_MSG_BITS ((1<<0) | (1<<1) | (1<<2) | (1<<3))\n\n \n#define CPSW_V1_TS_RX_EN\t\tBIT(0)\n#define CPSW_V1_TS_TX_EN\t\tBIT(4)\n#define CPSW_V1_MSG_TYPE_OFS\t\t16\n\n \n#define CPSW_V1_SEQ_ID_OFS_SHIFT\t16\n\n#define CPSW_MAX_BLKS_TX\t\t15\n#define CPSW_MAX_BLKS_TX_SHIFT\t\t4\n#define CPSW_MAX_BLKS_RX\t\t5\n\nstruct cpsw_host_regs {\n\tu32\tmax_blks;\n\tu32\tblk_cnt;\n\tu32\ttx_in_ctl;\n\tu32\tport_vlan;\n\tu32\ttx_pri_map;\n\tu32\tcpdma_tx_pri_map;\n\tu32\tcpdma_rx_chan_map;\n};\n\nstruct cpsw_slave_data {\n\tstruct device_node *slave_node;\n\tstruct device_node *phy_node;\n\tchar\t\tphy_id[MII_BUS_ID_SIZE];\n\tphy_interface_t\tphy_if;\n\tu8\t\tmac_addr[ETH_ALEN];\n\tu16\t\tdual_emac_res_vlan;\t \n\tstruct phy\t*ifphy;\n\tbool\t\tdisabled;\n};\n\nstruct cpsw_platform_data {\n\tstruct cpsw_slave_data\t*slave_data;\n\tu32\tss_reg_ofs;\t \n\tu32\tchannels;\t \n\tu32\tslaves;\t\t \n\tu32\tactive_slave; \n\tu32\tbd_ram_size;\t \n\tu32\tmac_control;\t \n\tu16\tdefault_vlan;\t \n\tbool\tdual_emac;\t \n};\n\nstruct cpsw_slave {\n\tvoid __iomem\t\t\t*regs;\n\tint\t\t\t\tslave_num;\n\tu32\t\t\t\tmac_control;\n\tstruct cpsw_slave_data\t\t*data;\n\tstruct phy_device\t\t*phy;\n\tstruct net_device\t\t*ndev;\n\tu32\t\t\t\tport_vlan;\n\tstruct cpsw_sl\t\t\t*mac_sl;\n};\n\nstatic inline u32 slave_read(struct cpsw_slave *slave, u32 offset)\n{\n\treturn readl_relaxed(slave->regs + offset);\n}\n\nstatic inline void slave_write(struct cpsw_slave *slave, u32 val, u32 offset)\n{\n\twritel_relaxed(val, slave->regs + offset);\n}\n\nstruct cpsw_vector {\n\tstruct cpdma_chan *ch;\n\tint budget;\n};\n\nstruct cpsw_common {\n\tstruct device\t\t\t*dev;\n\tstruct cpsw_platform_data\tdata;\n\tstruct napi_struct\t\tnapi_rx;\n\tstruct napi_struct\t\tnapi_tx;\n\tstruct cpsw_ss_regs __iomem\t*regs;\n\tstruct cpsw_wr_regs __iomem\t*wr_regs;\n\tu8 __iomem\t\t\t*hw_stats;\n\tstruct cpsw_host_regs __iomem\t*host_port_regs;\n\tu32\t\t\t\tversion;\n\tu32\t\t\t\tcoal_intvl;\n\tu32\t\t\t\tbus_freq_mhz;\n\tint\t\t\t\trx_packet_max;\n\tint\t\t\t\tdescs_pool_size;\n\tstruct cpsw_slave\t\t*slaves;\n\tstruct cpdma_ctlr\t\t*dma;\n\tstruct cpsw_vector\t\ttxv[CPSW_MAX_QUEUES];\n\tstruct cpsw_vector\t\trxv[CPSW_MAX_QUEUES];\n\tstruct cpsw_ale\t\t\t*ale;\n\tbool\t\t\t\tquirk_irq;\n\tbool\t\t\t\trx_irq_disabled;\n\tbool\t\t\t\ttx_irq_disabled;\n\tu32 irqs_table[IRQ_NUM];\n\tint misc_irq;\n\tstruct cpts\t\t\t*cpts;\n\tstruct devlink *devlink;\n\tint\t\t\t\trx_ch_num, tx_ch_num;\n\tint\t\t\t\tspeed;\n\tint\t\t\t\tusage_count;\n\tstruct page_pool\t\t*page_pool[CPSW_MAX_QUEUES];\n\tu8 br_members;\n\tstruct net_device *hw_bridge_dev;\n\tbool ale_bypass;\n\tu8 base_mac[ETH_ALEN];\n};\n\nstruct cpsw_ale_ratelimit {\n\tunsigned long cookie;\n\tu64 rate_packet_ps;\n};\n\nstruct cpsw_priv {\n\tstruct net_device\t\t*ndev;\n\tstruct device\t\t\t*dev;\n\tu32\t\t\t\tmsg_enable;\n\tu8\t\t\t\tmac_addr[ETH_ALEN];\n\tbool\t\t\t\trx_pause;\n\tbool\t\t\t\ttx_pause;\n\tbool\t\t\t\tmqprio_hw;\n\tint\t\t\t\tfifo_bw[CPSW_TC_NUM];\n\tint\t\t\t\tshp_cfg_speed;\n\tint\t\t\t\ttx_ts_enabled;\n\tint\t\t\t\trx_ts_enabled;\n\tstruct bpf_prog\t\t\t*xdp_prog;\n\tstruct xdp_rxq_info\t\txdp_rxq[CPSW_MAX_QUEUES];\n\tstruct xdp_attachment_info\txdpi;\n\n\tu32 emac_port;\n\tstruct cpsw_common *cpsw;\n\tint offload_fwd_mark;\n\tu32 tx_packet_min;\n\tstruct cpsw_ale_ratelimit ale_bc_ratelimit;\n\tstruct cpsw_ale_ratelimit ale_mc_ratelimit;\n};\n\n#define ndev_to_cpsw(ndev) (((struct cpsw_priv *)netdev_priv(ndev))->cpsw)\n#define napi_to_cpsw(napi)\tcontainer_of(napi, struct cpsw_common, napi)\n\nextern int (*cpsw_slave_index)(struct cpsw_common *cpsw,\n\t\t\t       struct cpsw_priv *priv);\n\nstruct addr_sync_ctx {\n\tstruct net_device *ndev;\n\tconst u8 *addr;\t\t \n\tint consumed;\t\t \n\tint flush;\t\t \n};\n\n#define CPSW_XMETA_OFFSET\tALIGN(sizeof(struct xdp_frame), sizeof(long))\n\n#define CPSW_XDP_CONSUMED\t\t1\n#define CPSW_XDP_PASS\t\t\t0\n\nstruct __aligned(sizeof(long)) cpsw_meta_xdp {\n\tstruct net_device *ndev;\n\tint ch;\n};\n\n \n#define CPSW_HEADROOM_NA (max(XDP_PACKET_HEADROOM, NET_SKB_PAD) + NET_IP_ALIGN)\n\nstatic inline int cpsw_is_xdpf_handle(void *handle)\n{\n\treturn (unsigned long)handle & BIT(0);\n}\n\nstatic inline void *cpsw_xdpf_to_handle(struct xdp_frame *xdpf)\n{\n\treturn (void *)((unsigned long)xdpf | BIT(0));\n}\n\nstatic inline struct xdp_frame *cpsw_handle_to_xdpf(void *handle)\n{\n\treturn (struct xdp_frame *)((unsigned long)handle & ~BIT(0));\n}\n\nint cpsw_init_common(struct cpsw_common *cpsw, void __iomem *ss_regs,\n\t\t     int ale_ageout, phys_addr_t desc_mem_phys,\n\t\t     int descs_pool_size);\nvoid cpsw_split_res(struct cpsw_common *cpsw);\nint cpsw_fill_rx_channels(struct cpsw_priv *priv);\nvoid cpsw_intr_enable(struct cpsw_common *cpsw);\nvoid cpsw_intr_disable(struct cpsw_common *cpsw);\nvoid cpsw_tx_handler(void *token, int len, int status);\nint cpsw_create_xdp_rxqs(struct cpsw_common *cpsw);\nvoid cpsw_destroy_xdp_rxqs(struct cpsw_common *cpsw);\nint cpsw_ndo_bpf(struct net_device *ndev, struct netdev_bpf *bpf);\nint cpsw_xdp_tx_frame(struct cpsw_priv *priv, struct xdp_frame *xdpf,\n\t\t      struct page *page, int port);\nint cpsw_run_xdp(struct cpsw_priv *priv, int ch, struct xdp_buff *xdp,\n\t\t struct page *page, int port, int *len);\nirqreturn_t cpsw_tx_interrupt(int irq, void *dev_id);\nirqreturn_t cpsw_rx_interrupt(int irq, void *dev_id);\nirqreturn_t cpsw_misc_interrupt(int irq, void *dev_id);\nint cpsw_tx_mq_poll(struct napi_struct *napi_tx, int budget);\nint cpsw_tx_poll(struct napi_struct *napi_tx, int budget);\nint cpsw_rx_mq_poll(struct napi_struct *napi_rx, int budget);\nint cpsw_rx_poll(struct napi_struct *napi_rx, int budget);\nvoid cpsw_rx_vlan_encap(struct sk_buff *skb);\nvoid soft_reset(const char *module, void __iomem *reg);\nvoid cpsw_set_slave_mac(struct cpsw_slave *slave, struct cpsw_priv *priv);\nvoid cpsw_ndo_tx_timeout(struct net_device *ndev, unsigned int txqueue);\nint cpsw_need_resplit(struct cpsw_common *cpsw);\nint cpsw_ndo_ioctl(struct net_device *dev, struct ifreq *req, int cmd);\nint cpsw_ndo_set_tx_maxrate(struct net_device *ndev, int queue, u32 rate);\nint cpsw_ndo_setup_tc(struct net_device *ndev, enum tc_setup_type type,\n\t\t      void *type_data);\nbool cpsw_shp_is_off(struct cpsw_priv *priv);\nvoid cpsw_cbs_resume(struct cpsw_slave *slave, struct cpsw_priv *priv);\nvoid cpsw_mqprio_resume(struct cpsw_slave *slave, struct cpsw_priv *priv);\nvoid cpsw_qos_clsflower_resume(struct cpsw_priv *priv);\n\n \nu32 cpsw_get_msglevel(struct net_device *ndev);\nvoid cpsw_set_msglevel(struct net_device *ndev, u32 value);\nint cpsw_get_coalesce(struct net_device *ndev, struct ethtool_coalesce *coal,\n\t\t      struct kernel_ethtool_coalesce *kernel_coal,\n\t\t      struct netlink_ext_ack *extack);\nint cpsw_set_coalesce(struct net_device *ndev, struct ethtool_coalesce *coal,\n\t\t      struct kernel_ethtool_coalesce *kernel_coal,\n\t\t      struct netlink_ext_ack *extack);\nint cpsw_get_sset_count(struct net_device *ndev, int sset);\nvoid cpsw_get_strings(struct net_device *ndev, u32 stringset, u8 *data);\nvoid cpsw_get_ethtool_stats(struct net_device *ndev,\n\t\t\t    struct ethtool_stats *stats, u64 *data);\nvoid cpsw_get_pauseparam(struct net_device *ndev,\n\t\t\t struct ethtool_pauseparam *pause);\nvoid cpsw_get_wol(struct net_device *ndev, struct ethtool_wolinfo *wol);\nint cpsw_set_wol(struct net_device *ndev, struct ethtool_wolinfo *wol);\nint cpsw_get_regs_len(struct net_device *ndev);\nvoid cpsw_get_regs(struct net_device *ndev, struct ethtool_regs *regs, void *p);\nint cpsw_ethtool_op_begin(struct net_device *ndev);\nvoid cpsw_ethtool_op_complete(struct net_device *ndev);\nvoid cpsw_get_channels(struct net_device *ndev, struct ethtool_channels *ch);\nint cpsw_get_link_ksettings(struct net_device *ndev,\n\t\t\t    struct ethtool_link_ksettings *ecmd);\nint cpsw_set_link_ksettings(struct net_device *ndev,\n\t\t\t    const struct ethtool_link_ksettings *ecmd);\nint cpsw_get_eee(struct net_device *ndev, struct ethtool_eee *edata);\nint cpsw_set_eee(struct net_device *ndev, struct ethtool_eee *edata);\nint cpsw_nway_reset(struct net_device *ndev);\nvoid cpsw_get_ringparam(struct net_device *ndev,\n\t\t\tstruct ethtool_ringparam *ering,\n\t\t\tstruct kernel_ethtool_ringparam *kernel_ering,\n\t\t\tstruct netlink_ext_ack *extack);\nint cpsw_set_ringparam(struct net_device *ndev,\n\t\t       struct ethtool_ringparam *ering,\n\t\t       struct kernel_ethtool_ringparam *kernel_ering,\n\t\t       struct netlink_ext_ack *extack);\nint cpsw_set_channels_common(struct net_device *ndev,\n\t\t\t     struct ethtool_channels *chs,\n\t\t\t     cpdma_handler_fn rx_handler);\nint cpsw_get_ts_info(struct net_device *ndev, struct ethtool_ts_info *info);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}