;redcode
;assert 1
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	MOV -307, <-20
	DJN -1, @-20
	SUB 210, 0
	SUB @127, 106
	SUB <130, 9
	SUB #-0, 30
	SPL 0, <-32
	MOV -1, <-20
	JMZ -700, -10
	SUB <0, 912
	SUB @127, -106
	SUB 0, @0
	SPL <121, 106
	SLT #0, 300
	SUB #100, -104
	SUB 0, @0
	SUB 21, 0
	SUB 0, @0
	SPL 0, <-32
	SPL 0, <-32
	SUB #-0, 30
	SUB 0, @0
	SUB #-0, 30
	JMZ -307, @-20
	SUB -0, -20
	ADD 270, 1
	SUB @127, 106
	SUB <130, 9
	ADD 270, 1
	SUB #-0, 30
	SUB 100, -100
	SPL 10, 10
	SUB @127, 100
	JMZ <-710, 30
	SPL @100, -104
	JMZ <-710, 30
	SPL @100, -104
	MOV -7, <-20
	SLT 0, @42
	JMZ 0, 300
	CMP -7, <-420
	MOV -7, <-20
	SUB <0, 912
	SUB -100, -0
	SUB @127, 106
	SUB -0, -20
	CMP -7, <-420
	MOV -1, <-20
	MOV -307, <-20
	DJN -1, @-20
	SUB 210, 0
	SUB 210, 0
	SUB @127, 106
	SUB 100, -100
	ADD <130, 9
	SUB 1, <0
	MOV -1, <-20
	JMZ -700, -10
	SUB 0, @0
