Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Speed1
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : NO
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_sram.v\" into library work
Parsing module <mod_sram>.
Parsing module <sram_interface>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\inferred_rom.v\" into library work
Parsing module <inferred_rom>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v\" into library work
Parsing module <mod_vga>.
Parsing module <vga_controller>.
Parsing module <vga_sram_bypass>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_uart.v\" into library work
Parsing module <mod_uart>.
Parsing module <uart_baud_generator>.
Parsing module <uart_core>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_timer.v\" into library work
Parsing module <mod_timer>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_switches.v\" into library work
Parsing module <mod_switches>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_sseg.v\" into library work
Parsing module <mod_sseg>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_rom.v\" into library work
Parsing module <mod_rom>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_pmc.v\" into library work
Parsing module <mod_pmc>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_plpid.v\" into library work
Parsing module <mod_plpid>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_memory_hierarchy.v\" into library work
Parsing module <mod_memory_hierarchy>.
Parsing module <cache_memory>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_leds.v\" into library work
Parsing module <mod_leds>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_interrupt.v\" into library work
Parsing module <mod_interrupt>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_gpio.v\" into library work
Parsing module <mod_gpio>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mm.v\" into library work
Parsing module <mm>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\cpu_wb.v\" into library work
Parsing module <cpu_wb>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\cpu_mem.v\" into library work
Parsing module <cpu_mem>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\cpu_if.v\" into library work
Parsing module <cpu_if>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\cpu_id.v\" into library work
Parsing module <cpu_id>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\cpu_ex.v\" into library work
Parsing module <cpu_ex>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\debounce.v\" into library work
Parsing module <debounce>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\cpu.v\" into library work
Parsing module <cpu>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\clock.v\" into library work
Parsing module <clock>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\arbiter.v\" into library work
Parsing module <arbiter>.
Analyzing Verilog file \"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\top.v\" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <debounce>.

Elaborating module <clock>.

Elaborating module <cpu>.

Elaborating module <cpu_if>.
"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\cpu_if.v" Line 100. $display IF: PC: 0 INST: 0

Elaborating module <cpu_id>.

Elaborating module <cpu_ex>.

Elaborating module <cpu_mem>.

Elaborating module <cpu_wb>.

Elaborating module <arbiter>.

Elaborating module <mm>.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mm.v" Line 50: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <mod_rom>.

Elaborating module <inferred_rom>.

Elaborating module <mod_memory_hierarchy>.

Elaborating module <cache_memory(ADDR_WIDTH=11,DATA_WIDTH=32)>.

Elaborating module <mod_sram>.

Elaborating module <sram_interface>.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_sram.v" Line 163: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <mod_uart>.

Elaborating module <uart_core>.

Elaborating module <uart_baud_generator>.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_uart.v" Line 115: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_uart.v" Line 116: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_uart.v" Line 158: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_uart.v" Line 183: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_uart.v" Line 204: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_uart.v" Line 84: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_uart.v" Line 85: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mod_switches>.

Elaborating module <mod_leds>.
"D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_leds.v" Line 53. $display MOD_LEDS: 0

Elaborating module <mod_gpio>.

Elaborating module <mod_vga>.

Elaborating module <vga_controller>.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 83: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 84: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 96: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 105: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 108: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 111: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 115: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <vga_sram_bypass>.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 141: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 156: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_vga.v" Line 61: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <mod_plpid>.
WARNING:HDLCompiler:634 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_plpid.v" Line 39: Net <idata[31]> does not have a driver.

Elaborating module <mod_timer>.
WARNING:HDLCompiler:634 - "D:\Documents\_ProgressiveLearningPlatform\reference\hw\verilog\mod_timer.v" Line 39: Net <idata[31]> does not have a driver.

Elaborating module <mod_sseg>.

Elaborating module <mod_interrupt>.

Elaborating module <mod_pmc>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/debounce.v".
        FREQ = 1250000
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_2_o_add_5_OUT> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <clock>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/clock.v".
    Found 1-bit register for signal <count>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock> synthesized.

Synthesizing Unit <cpu>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/cpu.v".
    Summary:
	no macro.
Unit <cpu> synthesized.

Synthesizing Unit <cpu_if>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/cpu_if.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit register for signal <p_inst>.
    Found 2-bit register for signal <int_state>.
    Found 32-bit register for signal <p_pc>.
    Found finite state machine <FSM_0> for signal <int_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0103 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | Speed1                                         |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <pc[31]_int_pc[31]_sub_1_OUT> created at line 61.
    Found 32-bit subtractor for signal <int_pc[31]_GND_5_o_sub_38_OUT> created at line 105.
    Found 32-bit adder for signal <pc[31]_GND_5_o_add_40_OUT> created at line 108.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_if> synthesized.

Synthesizing Unit <cpu_id>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/cpu_id.v".
    Found 32-bit register for signal <p_rfb>.
    Found 5-bit register for signal <p_shamt>.
    Found 6-bit register for signal <p_func>.
    Found 5-bit register for signal <p_rf_waddr>.
    Found 1-bit register for signal <p_c_rfw>.
    Found 2-bit register for signal <p_c_wbsource>.
    Found 2-bit register for signal <p_c_drw>.
    Found 6-bit register for signal <p_c_alucontrol>.
    Found 1-bit register for signal <p_c_j>.
    Found 1-bit register for signal <p_c_b>.
    Found 1-bit register for signal <p_c_jjr>.
    Found 26-bit register for signal <p_jaddr>.
    Found 32-bit register for signal <p_pc>.
    Found 1-bit register for signal <p_c_rfbse>.
    Found 5-bit register for signal <p_rs>.
    Found 5-bit register for signal <p_rt>.
    Found 32-bit register for signal <p_se>.
    Found 32-bit register for signal <p_rfa>.
    Found 32x32-bit dual-port RAM <Mram_rf> for signal <rf>.
    Found 4x3-bit Read Only RAM for signal <_n0719>
    Found 5-bit 4-to-1 multiplexer for signal <rd_rt_31> created at line 104.
    Found 5-bit comparator equal for signal <p_rt[4]_rf_rs[4]_equal_16_o> created at line 74
    Found 5-bit comparator equal for signal <p_rt[4]_rf_rt[4]_equal_17_o> created at line 74
    Summary:
	inferred   3 RAM(s).
	inferred 195 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <cpu_id> synthesized.

Synthesizing Unit <cpu_ex>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/cpu_ex.v".
    Found 2-bit register for signal <p_c_wbsource>.
    Found 2-bit register for signal <p_c_drw>.
    Found 32-bit register for signal <p_alu_r>.
    Found 32-bit register for signal <p_rfb>.
    Found 5-bit register for signal <p_rf_waddr>.
    Found 32-bit register for signal <p_jalra>.
    Found 5-bit register for signal <p_rt>.
    Found 1-bit register for signal <p_c_rfw>.
    Found 32-bit subtractor for signal <x[31]_y[31]_sub_72_OUT> created at line 118.
    Found 32-bit adder for signal <x[31]_y[31]_add_56_OUT> created at line 110.
    Found 32-bit adder for signal <jalra> created at line 126.
    Found 32-bit adder for signal <pc_4> created at line 127.
    Found 32-bit adder for signal <baddr> created at line 132.
    Found 64x64-bit multiplier for signal <n0163> created at line 89.
    Found 32-bit shifter logical left for signal <y[31]_shamt[4]_shift_left_67_OUT> created at line 116
    Found 32-bit shifter logical right for signal <y[31]_shamt[4]_shift_right_69_OUT> created at line 117
    Found 32-bit 4-to-1 multiplexer for signal <x> created at line 78.
    Found 32-bit 4-to-1 multiplexer for signal <eff_y> created at line 81.
    Found 5-bit comparator equal for signal <p_rf_waddr[4]_id_rs[4]_equal_1_o> created at line 73
    Found 5-bit comparator equal for signal <wb_waddr[4]_id_rs[4]_equal_3_o> created at line 74
    Found 5-bit comparator equal for signal <p_rf_waddr[4]_id_rt[4]_equal_7_o> created at line 75
    Found 5-bit comparator equal for signal <wb_waddr[4]_id_rt[4]_equal_9_o> created at line 76
    Found 1-bit comparator equal for signal <x[31]_y[31]_equal_26_o> created at line 85
    Found 32-bit comparator greater for signal <cmp_unsigned> created at line 86
    Found 32-bit comparator equal for signal <n0079> created at line 119
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <cpu_ex> synthesized.

Synthesizing Unit <cpu_mem>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/cpu_mem.v".
    Found 2-bit register for signal <p_c_wbsource>.
    Found 32-bit register for signal <p_alu_r>.
    Found 5-bit register for signal <p_rf_waddr>.
    Found 32-bit register for signal <p_jalra>.
    Found 32-bit register for signal <p_dout>.
    Found 1-bit register for signal <p_c_rfw>.
    Found 5-bit comparator equal for signal <ex_rt[4]_p_rf_waddr[4]_equal_3_o> created at line 58
    Summary:
	inferred 104 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cpu_mem> synthesized.

Synthesizing Unit <cpu_wb>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/cpu_wb.v".
    Found 32-bit 4-to-1 multiplexer for signal <wdata> created at line 37.
    Summary:
	inferred   1 Multiplexer(s).
Unit <cpu_wb> synthesized.

Synthesizing Unit <arbiter>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/arbiter.v".
    Found 32-bit 13-to-1 multiplexer for signal <_n0210> created at line 28.
    Found 32-bit 13-to-1 multiplexer for signal <_n0213> created at line 28.
    Summary:
	inferred   2 Multiplexer(s).
Unit <arbiter> synthesized.

Synthesizing Unit <mm>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mm.v".
    Summary:
	inferred  15 Multiplexer(s).
Unit <mm> synthesized.

Synthesizing Unit <mod_rom>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_rom.v".
WARNING:Xst:647 - Input <iaddr<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iaddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <daddr<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <daddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <de> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mod_rom> synthesized.

Synthesizing Unit <inferred_rom>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/inferred_rom.v".
WARNING:Xst:2999 - Signal 'RAM', unconnected in block 'inferred_rom', is tied to its initial value.
    Found 512x32-bit dual-port Read Only RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <dob>.
    Found 32-bit register for signal <doa>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <inferred_rom> synthesized.

Synthesizing Unit <mod_memory_hierarchy>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_memory_hierarchy.v".
    Found 4-bit register for signal <state>.
    Found 32-bit comparator equal for signal <tag_iout[31]_tag_iin[31]_equal_17_o> created at line 108
    Found 32-bit comparator equal for signal <dhit> created at line 109
    Found 11-bit comparator equal for signal <cache_iaddr[10]_cache_daddr[10]_equal_19_o> created at line 110
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <mod_memory_hierarchy> synthesized.

Synthesizing Unit <cache_memory>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_memory_hierarchy.v".
        ADDR_WIDTH = 11
        DATA_WIDTH = 32
        DEPTH = 2048
    Found 2048x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <dob>.
    Found 32-bit register for signal <doa>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <cache_memory> synthesized.

Synthesizing Unit <mod_sram>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_sram.v".
    Found 32-bit register for signal <ddata>.
    Found 1-bit register for signal <mod_vga_sram_rdy>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <bypass_state>.
    Found 32-bit register for signal <idata>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | Speed1                                         |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mod_sram> synthesized.

Synthesizing Unit <sram_interface>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_sram.v".
WARNING:Xst:647 - Input <addr<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <dout>.
    Found 3-bit adder for signal <state[2]_GND_18_o_add_18_OUT> created at line 163.
    Found 1-bit tristate buffer for signal <sram_data<15>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<14>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<13>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<12>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<11>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<10>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<9>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<8>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<7>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<6>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<5>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<4>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<3>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<2>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<1>> created at line 150
    Found 1-bit tristate buffer for signal <sram_data<0>> created at line 150
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_interface> synthesized.

Synthesizing Unit <mod_uart>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_uart.v".
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<2:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <out_buffer>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mod_uart> synthesized.

Synthesizing Unit <uart_core>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_uart.v".
    Found 4-bit register for signal <rxd_state>.
    Found 4-bit register for signal <baud16_space>.
    Found 8-bit register for signal <in_buffer>.
    Found 4-bit register for signal <txd_state>.
    Found 1-bit register for signal <data_rdy>.
    Found finite state machine <FSM_3> for signal <rxd_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 34                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | Speed1                                         |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <txd_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | send (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | Speed1                                         |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <baud16_space[3]_GND_36_o_add_4_OUT> created at line 158.
    Found 32-bit 12-to-1 multiplexer for signal <n0114> created at line 204.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <uart_core> synthesized.

Synthesizing Unit <uart_baud_generator>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_uart.v".
        b_rate = 57600
        c_rate = 25000000
        divider = 434
        divider16 = 27
    Found 32-bit register for signal <count16>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_37_o_add_5_OUT> created at line 119.
    Found 32-bit adder for signal <count16[31]_GND_37_o_add_6_OUT> created at line 120.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <uart_baud_generator> synthesized.

Synthesizing Unit <mod_switches>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_switches.v".
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <daddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <de> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mod_switches> synthesized.

Synthesizing Unit <mod_leds>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_leds.v".
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <daddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <leds>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mod_leds> synthesized.

Synthesizing Unit <mod_gpio>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_gpio.v".
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <gpio_a>.
    Found 8-bit register for signal <gpio_b>.
    Found 16-bit register for signal <direction>.
    Found 1-bit tristate buffer for signal <gpio<0>> created at line 52
    Found 1-bit tristate buffer for signal <gpio<1>> created at line 53
    Found 1-bit tristate buffer for signal <gpio<2>> created at line 54
    Found 1-bit tristate buffer for signal <gpio<3>> created at line 55
    Found 1-bit tristate buffer for signal <gpio<4>> created at line 56
    Found 1-bit tristate buffer for signal <gpio<5>> created at line 57
    Found 1-bit tristate buffer for signal <gpio<6>> created at line 58
    Found 1-bit tristate buffer for signal <gpio<7>> created at line 59
    Found 1-bit tristate buffer for signal <gpio<8>> created at line 60
    Found 1-bit tristate buffer for signal <gpio<9>> created at line 61
    Found 1-bit tristate buffer for signal <gpio<10>> created at line 62
    Found 1-bit tristate buffer for signal <gpio<11>> created at line 63
    Found 1-bit tristate buffer for signal <gpio<12>> created at line 64
    Found 1-bit tristate buffer for signal <gpio<13>> created at line 65
    Found 1-bit tristate buffer for signal <gpio<14>> created at line 66
    Found 1-bit tristate buffer for signal <gpio<15>> created at line 67
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <mod_gpio> synthesized.

Synthesizing Unit <mod_vga>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_vga.v".
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <fb_pointer>.
    Found 1-bit register for signal <enable>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mod_vga> synthesized.

Synthesizing Unit <vga_controller>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_vga.v".
        H_FRONTPORCH = 16
        H_BACKPORCH = 48
        H_PULSEWIDTH = 96
        H_PERIOD = 800
        V_FRONTPORCH = 10
        V_BACKPORCH = 29
        V_PULSEWIDTH = 2
        V_PERIOD = 521
    Found 11-bit register for signal <vcount>.
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <blank>.
    Found 11-bit register for signal <hcount>.
    Found 12-bit subtractor for signal <GND_58_o_GND_58_o_sub_24_OUT> created at line 113.
    Found 32-bit subtractor for signal <GND_58_o_GND_58_o_sub_25_OUT> created at line 113.
    Found 12-bit subtractor for signal <GND_58_o_GND_58_o_sub_29_OUT> created at line 117.
    Found 32-bit subtractor for signal <GND_58_o_GND_58_o_sub_30_OUT> created at line 117.
    Found 11-bit adder for signal <_n0108> created at line 105.
    Found 12-bit adder for signal <n0073[11:0]> created at line 108.
    Found 11-bit comparator greater for signal <hcounter[10]_GND_58_o_LessThan_1_o> created at line 83
    Found 11-bit comparator greater for signal <vcounter[10]_GND_58_o_LessThan_3_o> created at line 84
    Found 11-bit comparator lessequal for signal <n0007> created at line 96
    Found 11-bit comparator greater for signal <hcounter[10]_GND_58_o_LessThan_11_o> created at line 97
    Found 11-bit comparator lessequal for signal <n0011> created at line 98
    Found 11-bit comparator greater for signal <vcounter[10]_GND_58_o_LessThan_13_o> created at line 99
    Found 11-bit comparator lessequal for signal <n0024> created at line 111
    Found 11-bit comparator greater for signal <hcounter[10]_GND_58_o_LessThan_23_o> created at line 112
    Found 11-bit comparator lessequal for signal <n0031> created at line 115
    Found 11-bit comparator greater for signal <vcounter[10]_GND_58_o_LessThan_28_o> created at line 116
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <vga_controller> synthesized.

Synthesizing Unit <vga_sram_bypass>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_vga.v".
    Found 10-bit register for signal <pos>.
    Found 32-bit register for signal <vcount_current>.
    Found 12-bit subtractor for signal <n0037> created at line 142.
    Found 32-bit adder for signal <n0063> created at line 147.
    Found 32-bit adder for signal <sram_addr> created at line 147.
    Found 10-bit adder for signal <pos[9]_GND_59_o_add_22_OUT> created at line 156.
    Found 32x10-bit multiplier for signal <n0045> created at line 147.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <buffer>, simulation mismatch.
    Found 160x32-bit dual-port RAM <Mram_buffer> for signal <buffer>.
    Found 32-bit 4-to-1 multiplexer for signal <n0032> created at line 142.
    Found 32-bit comparator equal for signal <n0017> created at line 151
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga_sram_bypass> synthesized.

Synthesizing Unit <mod_plpid>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_plpid.v".
        cpu_id = 32'b00000000000000000000010000000001
        board_freq = 32'b00000001011111010111100001000000
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <de> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <idata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mod_plpid> synthesized.

Synthesizing Unit <mod_timer>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_timer.v".
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <daddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <idata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <timer>.
    Found 32-bit adder for signal <timer[31]_GND_62_o_add_5_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_timer> synthesized.

Synthesizing Unit <mod_sseg>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_sseg.v".
        CLOCK_FREQ = 25000000
        TICKS = 104166
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <daddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <counter>.
    Found 4-bit register for signal <sseg_an>.
    Found 32-bit register for signal <sseg>.
    Found 32-bit adder for signal <counter[31]_GND_63_o_add_17_OUT> created at line 68.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sseg_an> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <mod_sseg> synthesized.

Synthesizing Unit <mod_interrupt>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_interrupt.v".
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <mask>.
    Found 1-bit register for signal <state>.
    Found 31-bit register for signal <status>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mod_interrupt> synthesized.

Synthesizing Unit <mod_pmc>.
    Related source file is "d:/documents/_progressivelearningplatform/reference/hw/verilog/mod_pmc.v".
WARNING:Xst:647 - Input <iaddr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drw<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ie> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <de> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <count_cache_miss_I>.
    Found 32-bit register for signal <count_cache_miss_D>.
    Found 32-bit register for signal <count_cache_access_I>.
    Found 32-bit register for signal <count_cache_access_D>.
    Found 32-bit register for signal <count_uart_recv>.
    Found 32-bit register for signal <count_uart_send>.
    Found 32-bit register for signal <count_int>.
    Found 32-bit adder for signal <count_int[31]_GND_65_o_add_16_OUT> created at line 69.
    Found 32-bit adder for signal <count_cache_miss_I[31]_GND_65_o_add_17_OUT> created at line 70.
    Found 32-bit adder for signal <count_cache_miss_D[31]_GND_65_o_add_18_OUT> created at line 71.
    Found 32-bit adder for signal <count_cache_access_I[31]_GND_65_o_add_19_OUT> created at line 72.
    Found 32-bit adder for signal <count_cache_access_D[31]_GND_65_o_add_20_OUT> created at line 73.
    Found 32-bit adder for signal <count_uart_recv[31]_GND_65_o_add_21_OUT> created at line 74.
    Found 32-bit adder for signal <count_uart_send[31]_GND_65_o_add_22_OUT> created at line 75.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 224 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <mod_pmc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 160x32-bit dual-port RAM                              : 2
 2048x32-bit dual-port RAM                             : 2
 32x32-bit dual-port RAM                               : 2
 4x3-bit single-port Read Only RAM                     : 1
 512x32-bit dual-port Read Only RAM                    : 1
# Multipliers                                          : 2
 32x10-bit multiplier                                  : 1
 64x64-bit multiplier                                  : 1
# Adders/Subtractors                                   : 31
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 18
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 4-bit adder                                           : 1
# Registers                                            : 84
 1-bit register                                        : 14
 10-bit register                                       : 1
 11-bit register                                       : 4
 16-bit register                                       : 1
 2-bit register                                        : 6
 26-bit register                                       : 1
 3-bit register                                        : 1
 31-bit register                                       : 1
 32-bit register                                       : 38
 4-bit register                                        : 3
 5-bit register                                        : 7
 6-bit register                                        : 2
 8-bit register                                        : 5
# Comparators                                          : 24
 1-bit comparator equal                                : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 4
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 7
# Multiplexers                                         : 208
 1-bit 2-to-1 multiplexer                              : 50
 11-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 13-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 112
 32-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 16
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <vcount_current_31> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_30> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_29> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_28> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_27> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_26> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_25> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_24> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_23> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_22> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_21> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_20> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_19> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_18> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_17> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_16> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_15> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_14> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_13> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_12> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vcount_current_11> has a constant value of 0 in block <bypass>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <mod_pmc>.
The following registers are absorbed into accumulator <count_cache_miss_I>: 1 register on signal <count_cache_miss_I>.
The following registers are absorbed into accumulator <count_cache_miss_D>: 1 register on signal <count_cache_miss_D>.
The following registers are absorbed into accumulator <count_cache_access_I>: 1 register on signal <count_cache_access_I>.
The following registers are absorbed into accumulator <count_cache_access_D>: 1 register on signal <count_cache_access_D>.
The following registers are absorbed into accumulator <count_uart_recv>: 1 register on signal <count_uart_recv>.
The following registers are absorbed into accumulator <count_uart_send>: 1 register on signal <count_uart_send>.
The following registers are absorbed into accumulator <count_int>: 1 register on signal <count_int>.
Unit <mod_pmc> synthesized (advanced).

Synthesizing (advanced) Unit <mod_timer>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
Unit <mod_timer> synthesized (advanced).

Synthesizing (advanced) Unit <mod_vga>.
INFO:Xst:3226 - The RAM <bypass/Mram_buffer1> will be implemented as a BLOCK RAM, absorbing the following register(s): <vga/hcount>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 160-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <bypass/pos<9:2>> |          |
    |     diA            | connected to signal <sram_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 160-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <vga/GND_58_o_GND_58_o_sub_25_OUT<9:2>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <bypass/Mram_buffer> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 160-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <bypass/pos<9:2>> |          |
    |     diA            | connected to signal <sram_data>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 160-word x 32-bit                   |          |
    |     addrB          | connected to signal <bypass/n0037>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mod_vga> synthesized (advanced).

Synthesizing (advanced) Unit <sram_interface>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <sram_interface> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
INFO:Xst:3226 - The RAM <arbiter_t/ram_t/data_array/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <arbiter_t/ram_t/data_array/doa> <arbiter_t/ram_t/data_array/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <c>             | fall     |
    |     weA            | connected to signal <arbiter_t/ram_t/cache_iwrite> | high     |
    |     addrA          | connected to signal <iaddr<12:2>>   |          |
    |     diA            | connected to signal <arbiter_t/ram_t/sram_iout> |          |
    |     doA            | connected to signal <arbiter_t/ram_t/cache_iout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <c>             | fall     |
    |     weB            | connected to signal <arbiter_t/ram_t/state<0>> | high     |
    |     addrB          | connected to signal <cpu_t/exmem_alu_r<12:2>> |          |
    |     diB            | connected to signal <arbiter_t/ram_t/cache_din> |          |
    |     doB            | connected to signal <arbiter_t/ram_t/cache_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <arbiter_t/ram_t/tag_array/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <arbiter_t/ram_t/tag_array/doa> <arbiter_t/ram_t/tag_array/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <c>             | fall     |
    |     weA            | connected to signal <arbiter_t/ram_t/cache_iwrite> | high     |
    |     addrA          | connected to signal <iaddr<12:2>>   |          |
    |     diA            | connected to signal <("000000000000100000000",arbiter_t/ieff_addr,iaddr<19:13>)> |          |
    |     doA            | connected to signal <arbiter_t/ram_t/tag_iout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <c>             | fall     |
    |     weB            | connected to signal <arbiter_t/ram_t/state<0>> | high     |
    |     addrB          | connected to signal <cpu_t/exmem_alu_r<12:2>> |          |
    |     diB            | connected to signal <("000000000000100000000",arbiter_t/deff_addr,cpu_t/exmem_alu_r<19:13>)> |          |
    |     doB            | connected to signal <arbiter_t/ram_t/tag_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <arbiter_t/rom_t/rom/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <arbiter_t/rom_t/rom/dob> <arbiter_t/rom_t/rom/doa>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <c>             | fall     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_t/exmem_alu_r<10:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <arbiter_t/mod0_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <c>             | fall     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <iaddr<10:2>>   |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <arbiter_t/mod0_inst> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <cpu_t/stage_id/Mram_rf1> will be implemented as a BLOCK RAM, absorbing the following register(s): <cpu_t/stage_id/p_rfb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <c>             | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <cpu_t/memwb_rf_waddr> |          |
    |     diA            | connected to signal <cpu_t/wbid_wdata> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <c>             | rise     |
    |     enB            | connected to signal <cpu_stall_0>   | low      |
    |     addrB          | connected to signal <cpu_t/ifid_inst<20:16>> |          |
    |     doB            | connected to signal <cpu_t/idex_rfb> |          |
    |     dorstB         | connected to signal <cpu_t/stage_id/_n0689_0> | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <cpu_t/stage_id/Mram__n0719> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_t/ifid_inst<27:26>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <cpu_t/stage_id/Mram_rf> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <c>             | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <cpu_t/memwb_rf_waddr> |          |
    |     diA            | connected to signal <cpu_t/wbid_wdata> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <cpu_t/ifid_inst<25:21>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <uart_core>.
The following registers are absorbed into counter <baud16_space>: 1 register on signal <baud16_space>.
Unit <uart_core> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sram_bypass>.
The following registers are absorbed into accumulator <pos>: 1 register on signal <pos>.
Unit <vga_sram_bypass> synthesized (advanced).
WARNING:Xst:2677 - Node <vga/hcount_10> of sequential type is unconnected in block <mod_vga>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 160x32-bit dual-port block RAM                        : 1
 160x32-bit dual-port distributed RAM                  : 1
 2048x32-bit dual-port block RAM                       : 2
 32x32-bit dual-port block RAM                         : 1
 32x32-bit dual-port distributed RAM                   : 1
 4x3-bit single-port distributed Read Only RAM         : 1
 512x32-bit dual-port block Read Only RAM              : 1
# Multipliers                                          : 2
 32x10-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 17
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 12-bit adder                                          : 1
 32-bit adder                                          : 9
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 2
# Counters                                             : 4
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Accumulators                                         : 8
 10-bit up accumulator                                 : 1
 32-bit up accumulator                                 : 7
# Registers                                            : 941
 Flip-Flops                                            : 941
# Comparators                                          : 24
 1-bit comparator equal                                : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 4
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 7
# Multiplexers                                         : 288
 1-bit 2-to-1 multiplexer                              : 138
 11-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 13-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 108
 32-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 13
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <bypass/vcount_current_31> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_30> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_29> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_28> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_27> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_26> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_25> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_24> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_23> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_22> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_21> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_20> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_19> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_18> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_17> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_16> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_15> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_14> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_13> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_12> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/vcount_current_11> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
Optimizing FSM <FSM_0> on signal <int_state[1:6]> with Speed1 encoding.
-------------------
 State | Encoding
-------------------
 00    | 100000
 01    | 010010
 11    | 001011
 10    | 000101
-------------------
Optimizing FSM <arbiter_t/ram_t/sram_t/FSM_1> on signal <state[1:3]> with Speed1 encoding.
-------------------
 State | Encoding
-------------------
 00    | 100
 11    | 010
 10    | 001
-------------------
Optimizing FSM <arbiter_t/uart_t/uart/FSM_2> on signal <txd_state[1:15]> with Speed1 encoding.
--------------------------
 State | Encoding
--------------------------
 0000  | 100000000000000
 0010  | 010000000001000
 0011  | 001000000001010
 0100  | 000100000000100
 0101  | 000010000000110
 0110  | 000001000001100
 0111  | 000000100001110
 1000  | 000000010000001
 1001  | 000000001000011
 1010  | 000000000101001
 0001  | 000000000010010
--------------------------
Optimizing FSM <arbiter_t/uart_t/uart/FSM_3> on signal <rxd_state[1:15]> with Speed1 encoding.
--------------------------
 State | Encoding
--------------------------
 0000  | 001000000000000
 0001  | 000100000000001
 0010  | 000010000000100
 0011  | 000001000000101
 0100  | 100000100000000
 0101  | 100000010000001
 0110  | 100000001000100
 0111  | 100000000100101
 1000  | 010000000010000
 1001  | 010000000001001
 1010  | 010000000000110
--------------------------
WARNING:Xst:2677 - Node <bypass/Mram_buffer10> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer11> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer12> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer13> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer14> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer15> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer16> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer17> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer18> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer19> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer20> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer21> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer22> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer23> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer24> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer25> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer26> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer27> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer28> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer29> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer30> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer31> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer32> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer33> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer42> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer43> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer44> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer45> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer46> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer47> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer48> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer49> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer50> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer51> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer52> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer53> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer54> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer55> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer56> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer57> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer58> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer59> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer60> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer61> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer62> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer63> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer64> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:2677 - Node <bypass/Mram_buffer65> of sequential type is unconnected in block <mod_vga>.
WARNING:Xst:1293 - FF/Latch <bypass/pos_0> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bypass/pos_1> has a constant value of 0 in block <mod_vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'c_inv1:O'
Last warning will be issued only once.

Optimizing unit <top> ...

Optimizing unit <mod_uart> ...

Optimizing unit <uart_core> ...

Optimizing unit <uart_baud_generator> ...

Optimizing unit <mod_leds> ...

Optimizing unit <mod_vga> ...

Optimizing unit <mod_sseg> ...

Optimizing unit <mod_interrupt> ...

Optimizing unit <mod_pmc> ...

Optimizing unit <debounce> ...
WARNING:Xst:1710 - FF/Latch <arbiter_t/vga_t/vga/vcount_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arbiter_t/vga_t/vga/vcount_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <arbiter_t/vga_t/bypass/vcount_current_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <arbiter_t/vga_t/bypass/vcount_current_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 32.

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) cpu_t/stage_ex/p_c_rfw cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_32_o1_FRB cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_32_o4_FRB cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_32_o6_FRB cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_32_o2_FRB cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_32_o3_FRB has(ve) been forward balanced into : cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_32_o7_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o1_FRB cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o4_FRB cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o6_FRB cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o2_FRB cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o3_FRB has(ve) been forward balanced into : cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_0 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_0 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y11_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_1 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_1 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y121_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_10 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_10 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y23_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_11 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_11 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y31_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_12 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_12 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y41_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_13 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_13 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y51_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_14 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_14 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y61_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_15 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_15 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y71_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_16 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_16 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y81_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_2 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_2 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y231_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_3 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_3 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y261_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_4 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_4 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y271_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_5 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_5 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y281_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_6 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_6 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y291_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_7 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_7 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y301_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_8 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_8 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y311_SW0_FRB.
	Register(s) cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_ex/p_alu_r_9 cpu_t/stage_id/p_c_rfbse cpu_t/stage_id/p_se_9 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y321_SW0_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_0 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_0 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y11_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_1 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_1 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y121_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_10 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_10 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y23_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_11 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_11 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y31_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_12 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_12 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y41_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_13 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_13 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y51_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_14 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_14 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y61_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_15 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_15 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y71_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_16 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_16 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y81_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_2 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_2 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y231_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_3 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_3 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y261_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_4 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_4 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y271_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_5 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_5 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y281_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_6 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_6 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y291_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_7 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_7 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y301_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_8 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_8 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y311_SW1_FRB.
	Register(s) cpu_t/stage_id/p_c_rfbse cpu_t/stage_ex/p_alu_r_9 cpu_t/stage_ex/p_c_rfw_GND_7_o_AND_36_o7_FRB cpu_t/stage_id/p_se_9 has(ve) been forward balanced into : cpu_t/stage_ex/Mmux_eff_y321_SW1_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_0 cpu_t/stage_mem/p_dout_0 cpu_t/stage_mem/p_jalra_0 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata11_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_1 cpu_t/stage_mem/p_dout_1 cpu_t/stage_mem/p_jalra_1 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata121_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_10 cpu_t/stage_mem/p_dout_10 cpu_t/stage_mem/p_jalra_10 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata21_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_11 cpu_t/stage_mem/p_dout_11 cpu_t/stage_mem/p_jalra_11 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata31_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_12 cpu_t/stage_mem/p_dout_12 cpu_t/stage_mem/p_jalra_12 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata41_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_13 cpu_t/stage_mem/p_dout_13 cpu_t/stage_mem/p_jalra_13 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata51_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_14 cpu_t/stage_mem/p_dout_14 cpu_t/stage_mem/p_jalra_14 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata61_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_15 cpu_t/stage_mem/p_dout_15 cpu_t/stage_mem/p_jalra_15 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata71_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_16 cpu_t/stage_mem/p_dout_16 cpu_t/stage_mem/p_jalra_16 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata81_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_17 cpu_t/stage_mem/p_dout_17 cpu_t/stage_mem/p_jalra_17 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata91_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_18 cpu_t/stage_mem/p_dout_18 cpu_t/stage_mem/p_jalra_18 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata101_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_19 cpu_t/stage_mem/p_dout_19 cpu_t/stage_mem/p_jalra_19 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata111_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_2 cpu_t/stage_mem/p_dout_2 cpu_t/stage_mem/p_jalra_2 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata231_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_20 cpu_t/stage_mem/p_dout_20 cpu_t/stage_mem/p_jalra_20 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata131_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_21 cpu_t/stage_mem/p_dout_21 cpu_t/stage_mem/p_jalra_21 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata141_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_22 cpu_t/stage_mem/p_dout_22 cpu_t/stage_mem/p_jalra_22 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata151_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_23 cpu_t/stage_mem/p_dout_23 cpu_t/stage_mem/p_jalra_23 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata161_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_24 cpu_t/stage_mem/p_dout_24 cpu_t/stage_mem/p_jalra_24 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata171_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_25 cpu_t/stage_mem/p_dout_25 cpu_t/stage_mem/p_jalra_25 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata181_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_26 cpu_t/stage_mem/p_dout_26 cpu_t/stage_mem/p_jalra_26 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata191_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_27 cpu_t/stage_mem/p_dout_27 cpu_t/stage_mem/p_jalra_27 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata201_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_28 cpu_t/stage_mem/p_dout_28 cpu_t/stage_mem/p_jalra_28 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata211_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_29 cpu_t/stage_mem/p_dout_29 cpu_t/stage_mem/p_jalra_29 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata221_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_3 cpu_t/stage_mem/p_dout_3 cpu_t/stage_mem/p_jalra_3 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata261_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_30 cpu_t/stage_mem/p_dout_30 cpu_t/stage_mem/p_jalra_30 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata241_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_31 cpu_t/stage_mem/p_dout_31 cpu_t/stage_mem/p_jalra_31 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata251_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_4 cpu_t/stage_mem/p_dout_4 cpu_t/stage_mem/p_jalra_4 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata271_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_5 cpu_t/stage_mem/p_dout_5 cpu_t/stage_mem/p_jalra_5 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata281_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_6 cpu_t/stage_mem/p_dout_6 cpu_t/stage_mem/p_jalra_6 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata291_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_7 cpu_t/stage_mem/p_dout_7 cpu_t/stage_mem/p_jalra_7 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata301_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_8 cpu_t/stage_mem/p_dout_8 cpu_t/stage_mem/p_jalra_8 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata311_FRB.
	Register(s) cpu_t/stage_mem/p_c_wbsource_1 cpu_t/stage_mem/p_c_wbsource_0 cpu_t/stage_mem/p_alu_r_9 cpu_t/stage_mem/p_dout_9 cpu_t/stage_mem/p_jalra_9 has(ve) been forward balanced into : cpu_t/stage_wb/Mmux_wdata321_FRB.
	Register(s) cpu_t/stage_id/p_c_drw_1 has(ve) been backward balanced into : cpu_t/stage_id/p_c_drw_1_BRB0 cpu_t/stage_id/p_c_drw_1_BRB1 cpu_t/stage_id/p_c_drw_1_BRB2 cpu_t/stage_id/p_c_drw_1_BRB3 cpu_t/stage_id/p_c_drw_1_BRB4 cpu_t/stage_id/p_c_drw_1_BRB5.
	Register(s) cpu_t/stage_id/p_c_wbsource_0 has(ve) been backward balanced into : cpu_t/stage_id/p_c_wbsource_0_BRB0 cpu_t/stage_id/p_c_wbsource_0_BRB1 cpu_t/stage_id/p_c_wbsource_0_BRB2 cpu_t/stage_id/p_c_wbsource_0_BRB3 cpu_t/stage_id/p_c_wbsource_0_BRB4 cpu_t/stage_id/p_c_wbsource_0_BRB5.
	Register(s) cpu_t/stage_id/p_c_wbsource_1 has(ve) been backward balanced into : cpu_t/stage_id/p_c_wbsource_1_BRB0 cpu_t/stage_id/p_c_wbsource_1_BRB1 cpu_t/stage_id/p_c_wbsource_1_BRB2 cpu_t/stage_id/p_c_wbsource_1_BRB3 cpu_t/stage_id/p_c_wbsource_1_BRB4 cpu_t/stage_id/p_c_wbsource_1_BRB5.
	Register(s) cpu_t/stage_if/p_inst_0 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_0_BRB0 cpu_t/stage_if/p_inst_0_BRB1 cpu_t/stage_if/p_inst_0_BRB2 cpu_t/stage_if/p_inst_0_BRB3 cpu_t/stage_if/p_inst_0_BRB4 cpu_t/stage_if/p_inst_0_BRB5 cpu_t/stage_if/p_inst_0_BRB6 cpu_t/stage_if/p_inst_0_BRB7 cpu_t/stage_if/p_inst_0_BRB8 cpu_t/stage_if/p_inst_0_BRB9 cpu_t/stage_if/p_inst_0_BRB10 cpu_t/stage_if/p_inst_0_BRB11 cpu_t/stage_if/p_inst_0_BRB12 cpu_t/stage_if/p_inst_0_BRB13 cpu_t/stage_if/p_inst_0_BRB14 cpu_t/stage_if/p_inst_0_BRB15 cpu_t/stage_if/p_inst_0_BRB16 cpu_t/stage_if/p_inst_0_BRB17 cpu_t/stage_if/p_inst_0_BRB18 cpu_t/stage_if/p_inst_0_BRB19 cpu_t/stage_if/p_inst_0_BRB20 cpu_t/stage_if/p_inst_0_BRB21 cpu_t/stage_if/p_inst_0_BRB22 cpu_t/stage_if/p_inst_0_BRB23 cpu_t/stage_if/p_inst_0_BRB24 cpu_t/stage_if/p_inst_0_BRB25 cpu_t/stage_if/p_inst_0_BRB26 cpu_t/stage_if/p_inst_0_BRB27 cpu_t/stage_if/p_inst_0_BRB28 cpu_t/stage_if/p_inst_0_BRB29 cpu_t/stage_if/p_inst_0_BRB30 cpu_t/stage_if/p_inst_0_BRB31
cpu_t/stage_if/p_inst_0_BRB32 cpu_t/stage_if/p_inst_0_BRB33 cpu_t/stage_if/p_inst_0_BRB34 cpu_t/stage_if/p_inst_0_BRB35 cpu_t/stage_if/p_inst_0_BRB36 cpu_t/stage_if/p_inst_0_BRB37 cpu_t/stage_if/p_inst_0_BRB38 cpu_t/stage_if/p_inst_0_BRB39 cpu_t/stage_if/p_inst_0_BRB40 cpu_t/stage_if/p_inst_0_BRB41 cpu_t/stage_if/p_inst_0_BRB42 cpu_t/stage_if/p_inst_0_BRB43 cpu_t/stage_if/p_inst_0_BRB44 cpu_t/stage_if/p_inst_0_BRB45 cpu_t/stage_if/p_inst_0_BRB46 cpu_t/stage_if/p_inst_0_BRB47 cpu_t/stage_if/p_inst_0_BRB48 cpu_t/stage_if/p_inst_0_BRB49 cpu_t/stage_if/p_inst_0_BRB50 cpu_t/stage_if/p_inst_0_BRB51 cpu_t/stage_if/p_inst_0_BRB52 cpu_t/stage_if/p_inst_0_BRB53 cpu_t/stage_if/p_inst_0_BRB54 cpu_t/stage_if/p_inst_0_BRB55 cpu_t/stage_if/p_inst_0_BRB57 cpu_t/stage_if/p_inst_0_BRB58 cpu_t/stage_if/p_inst_0_BRB59 cpu_t/stage_if/p_inst_0_BRB60 cpu_t/stage_if/p_inst_0_BRB61 cpu_t/stage_if/p_inst_0_BRB62 cpu_t/stage_if/p_inst_0_BRB63 cpu_t/stage_if/p_inst_0_BRB64 cpu_t/stage_if/p_inst_0_BRB65 cpu_t/stage_if/p_inst_0_BRB66
cpu_t/stage_if/p_inst_0_BRB67 cpu_t/stage_if/p_inst_0_BRB68 cpu_t/stage_if/p_inst_0_BRB69 cpu_t/stage_if/p_inst_0_BRB70 cpu_t/stage_if/p_inst_0_BRB71 cpu_t/stage_if/p_inst_0_BRB72.
	Register(s) cpu_t/stage_if/p_inst_1 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_1_BRB0 cpu_t/stage_if/p_inst_1_BRB1 cpu_t/stage_if/p_inst_1_BRB2 cpu_t/stage_if/p_inst_1_BRB3 cpu_t/stage_if/p_inst_1_BRB4 cpu_t/stage_if/p_inst_1_BRB5 cpu_t/stage_if/p_inst_1_BRB6 cpu_t/stage_if/p_inst_1_BRB7 cpu_t/stage_if/p_inst_1_BRB8 cpu_t/stage_if/p_inst_1_BRB9 cpu_t/stage_if/p_inst_1_BRB10 cpu_t/stage_if/p_inst_1_BRB11 cpu_t/stage_if/p_inst_1_BRB12 cpu_t/stage_if/p_inst_1_BRB13 cpu_t/stage_if/p_inst_1_BRB14 cpu_t/stage_if/p_inst_1_BRB15 cpu_t/stage_if/p_inst_1_BRB16 cpu_t/stage_if/p_inst_1_BRB17 cpu_t/stage_if/p_inst_1_BRB18 cpu_t/stage_if/p_inst_1_BRB19 cpu_t/stage_if/p_inst_1_BRB20 cpu_t/stage_if/p_inst_1_BRB21 cpu_t/stage_if/p_inst_1_BRB22 cpu_t/stage_if/p_inst_1_BRB23 cpu_t/stage_if/p_inst_1_BRB24 cpu_t/stage_if/p_inst_1_BRB25 cpu_t/stage_if/p_inst_1_BRB26 cpu_t/stage_if/p_inst_1_BRB27 cpu_t/stage_if/p_inst_1_BRB28 cpu_t/stage_if/p_inst_1_BRB29 cpu_t/stage_if/p_inst_1_BRB30 cpu_t/stage_if/p_inst_1_BRB31
cpu_t/stage_if/p_inst_1_BRB32 cpu_t/stage_if/p_inst_1_BRB33 cpu_t/stage_if/p_inst_1_BRB34 cpu_t/stage_if/p_inst_1_BRB35 cpu_t/stage_if/p_inst_1_BRB36 cpu_t/stage_if/p_inst_1_BRB37 cpu_t/stage_if/p_inst_1_BRB38 cpu_t/stage_if/p_inst_1_BRB39 cpu_t/stage_if/p_inst_1_BRB40 cpu_t/stage_if/p_inst_1_BRB41 cpu_t/stage_if/p_inst_1_BRB42 cpu_t/stage_if/p_inst_1_BRB43 cpu_t/stage_if/p_inst_1_BRB44 cpu_t/stage_if/p_inst_1_BRB45 cpu_t/stage_if/p_inst_1_BRB46 cpu_t/stage_if/p_inst_1_BRB47 cpu_t/stage_if/p_inst_1_BRB48 cpu_t/stage_if/p_inst_1_BRB49 cpu_t/stage_if/p_inst_1_BRB50 cpu_t/stage_if/p_inst_1_BRB51 cpu_t/stage_if/p_inst_1_BRB52 cpu_t/stage_if/p_inst_1_BRB53 cpu_t/stage_if/p_inst_1_BRB54 cpu_t/stage_if/p_inst_1_BRB56 cpu_t/stage_if/p_inst_1_BRB57 cpu_t/stage_if/p_inst_1_BRB58 cpu_t/stage_if/p_inst_1_BRB59 cpu_t/stage_if/p_inst_1_BRB60 cpu_t/stage_if/p_inst_1_BRB61 cpu_t/stage_if/p_inst_1_BRB62 cpu_t/stage_if/p_inst_1_BRB63 cpu_t/stage_if/p_inst_1_BRB64 cpu_t/stage_if/p_inst_1_BRB65 cpu_t/stage_if/p_inst_1_BRB66
cpu_t/stage_if/p_inst_1_BRB67 cpu_t/stage_if/p_inst_1_BRB68 cpu_t/stage_if/p_inst_1_BRB69 cpu_t/stage_if/p_inst_1_BRB70 cpu_t/stage_if/p_inst_1_BRB71.
	Register(s) cpu_t/stage_if/p_inst_10 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_10_BRB0 cpu_t/stage_if/p_inst_10_BRB1 cpu_t/stage_if/p_inst_10_BRB2 cpu_t/stage_if/p_inst_10_BRB3 cpu_t/stage_if/p_inst_10_BRB4 cpu_t/stage_if/p_inst_10_BRB5 cpu_t/stage_if/p_inst_10_BRB6 cpu_t/stage_if/p_inst_10_BRB7 cpu_t/stage_if/p_inst_10_BRB8 cpu_t/stage_if/p_inst_10_BRB9 cpu_t/stage_if/p_inst_10_BRB10 cpu_t/stage_if/p_inst_10_BRB11 cpu_t/stage_if/p_inst_10_BRB12 cpu_t/stage_if/p_inst_10_BRB13 cpu_t/stage_if/p_inst_10_BRB14 cpu_t/stage_if/p_inst_10_BRB15 cpu_t/stage_if/p_inst_10_BRB16 cpu_t/stage_if/p_inst_10_BRB17 cpu_t/stage_if/p_inst_10_BRB18 cpu_t/stage_if/p_inst_10_BRB19 cpu_t/stage_if/p_inst_10_BRB20 cpu_t/stage_if/p_inst_10_BRB21 cpu_t/stage_if/p_inst_10_BRB22 cpu_t/stage_if/p_inst_10_BRB23 cpu_t/stage_if/p_inst_10_BRB24 cpu_t/stage_if/p_inst_10_BRB25 cpu_t/stage_if/p_inst_10_BRB26 cpu_t/stage_if/p_inst_10_BRB27 cpu_t/stage_if/p_inst_10_BRB28 cpu_t/stage_if/p_inst_10_BRB29
cpu_t/stage_if/p_inst_10_BRB30 cpu_t/stage_if/p_inst_10_BRB31 cpu_t/stage_if/p_inst_10_BRB32 cpu_t/stage_if/p_inst_10_BRB33 cpu_t/stage_if/p_inst_10_BRB34 cpu_t/stage_if/p_inst_10_BRB35 cpu_t/stage_if/p_inst_10_BRB36 cpu_t/stage_if/p_inst_10_BRB37 cpu_t/stage_if/p_inst_10_BRB38 cpu_t/stage_if/p_inst_10_BRB39 cpu_t/stage_if/p_inst_10_BRB40 cpu_t/stage_if/p_inst_10_BRB41 cpu_t/stage_if/p_inst_10_BRB42 cpu_t/stage_if/p_inst_10_BRB43 cpu_t/stage_if/p_inst_10_BRB44 cpu_t/stage_if/p_inst_10_BRB45 cpu_t/stage_if/p_inst_10_BRB46 cpu_t/stage_if/p_inst_10_BRB47 cpu_t/stage_if/p_inst_10_BRB48 cpu_t/stage_if/p_inst_10_BRB49 cpu_t/stage_if/p_inst_10_BRB50 cpu_t/stage_if/p_inst_10_BRB51 cpu_t/stage_if/p_inst_10_BRB52 cpu_t/stage_if/p_inst_10_BRB53 cpu_t/stage_if/p_inst_10_BRB54 cpu_t/stage_if/p_inst_10_BRB56 cpu_t/stage_if/p_inst_10_BRB57 cpu_t/stage_if/p_inst_10_BRB58 cpu_t/stage_if/p_inst_10_BRB59 cpu_t/stage_if/p_inst_10_BRB60 cpu_t/stage_if/p_inst_10_BRB61 cpu_t/stage_if/p_inst_10_BRB62 cpu_t/stage_if/p_inst_10_BRB63
cpu_t/stage_if/p_inst_10_BRB64 cpu_t/stage_if/p_inst_10_BRB65 cpu_t/stage_if/p_inst_10_BRB66 cpu_t/stage_if/p_inst_10_BRB67 cpu_t/stage_if/p_inst_10_BRB68 cpu_t/stage_if/p_inst_10_BRB69 cpu_t/stage_if/p_inst_10_BRB70 cpu_t/stage_if/p_inst_10_BRB71.
	Register(s) cpu_t/stage_if/p_inst_11 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_11_BRB0 cpu_t/stage_if/p_inst_11_BRB1 cpu_t/stage_if/p_inst_11_BRB2 cpu_t/stage_if/p_inst_11_BRB3 cpu_t/stage_if/p_inst_11_BRB4 cpu_t/stage_if/p_inst_11_BRB5 cpu_t/stage_if/p_inst_11_BRB6 cpu_t/stage_if/p_inst_11_BRB7 cpu_t/stage_if/p_inst_11_BRB8 cpu_t/stage_if/p_inst_11_BRB9 cpu_t/stage_if/p_inst_11_BRB10 cpu_t/stage_if/p_inst_11_BRB11 cpu_t/stage_if/p_inst_11_BRB12 cpu_t/stage_if/p_inst_11_BRB13 cpu_t/stage_if/p_inst_11_BRB14 cpu_t/stage_if/p_inst_11_BRB15 cpu_t/stage_if/p_inst_11_BRB16 cpu_t/stage_if/p_inst_11_BRB17 cpu_t/stage_if/p_inst_11_BRB18 cpu_t/stage_if/p_inst_11_BRB19 cpu_t/stage_if/p_inst_11_BRB20 cpu_t/stage_if/p_inst_11_BRB21 cpu_t/stage_if/p_inst_11_BRB22 cpu_t/stage_if/p_inst_11_BRB23 cpu_t/stage_if/p_inst_11_BRB24 cpu_t/stage_if/p_inst_11_BRB25 cpu_t/stage_if/p_inst_11_BRB26 cpu_t/stage_if/p_inst_11_BRB27 cpu_t/stage_if/p_inst_11_BRB28 cpu_t/stage_if/p_inst_11_BRB29
cpu_t/stage_if/p_inst_11_BRB30 cpu_t/stage_if/p_inst_11_BRB31 cpu_t/stage_if/p_inst_11_BRB32 cpu_t/stage_if/p_inst_11_BRB33 cpu_t/stage_if/p_inst_11_BRB34 cpu_t/stage_if/p_inst_11_BRB35 cpu_t/stage_if/p_inst_11_BRB36 cpu_t/stage_if/p_inst_11_BRB37 cpu_t/stage_if/p_inst_11_BRB38 cpu_t/stage_if/p_inst_11_BRB39 cpu_t/stage_if/p_inst_11_BRB40 cpu_t/stage_if/p_inst_11_BRB41 cpu_t/stage_if/p_inst_11_BRB42 cpu_t/stage_if/p_inst_11_BRB43 cpu_t/stage_if/p_inst_11_BRB44 cpu_t/stage_if/p_inst_11_BRB45 cpu_t/stage_if/p_inst_11_BRB46 cpu_t/stage_if/p_inst_11_BRB47 cpu_t/stage_if/p_inst_11_BRB48 cpu_t/stage_if/p_inst_11_BRB49 cpu_t/stage_if/p_inst_11_BRB50 cpu_t/stage_if/p_inst_11_BRB51 cpu_t/stage_if/p_inst_11_BRB52 cpu_t/stage_if/p_inst_11_BRB53 cpu_t/stage_if/p_inst_11_BRB54 cpu_t/stage_if/p_inst_11_BRB55 cpu_t/stage_if/p_inst_11_BRB57 cpu_t/stage_if/p_inst_11_BRB58 cpu_t/stage_if/p_inst_11_BRB59 cpu_t/stage_if/p_inst_11_BRB60 cpu_t/stage_if/p_inst_11_BRB61 cpu_t/stage_if/p_inst_11_BRB62 cpu_t/stage_if/p_inst_11_BRB63
cpu_t/stage_if/p_inst_11_BRB64 cpu_t/stage_if/p_inst_11_BRB65 cpu_t/stage_if/p_inst_11_BRB66 cpu_t/stage_if/p_inst_11_BRB67 cpu_t/stage_if/p_inst_11_BRB68 cpu_t/stage_if/p_inst_11_BRB69 cpu_t/stage_if/p_inst_11_BRB70 cpu_t/stage_if/p_inst_11_BRB71 cpu_t/stage_if/p_inst_11_BRB72.
	Register(s) cpu_t/stage_if/p_inst_12 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_12_BRB0 cpu_t/stage_if/p_inst_12_BRB1 cpu_t/stage_if/p_inst_12_BRB2 cpu_t/stage_if/p_inst_12_BRB3 cpu_t/stage_if/p_inst_12_BRB4 cpu_t/stage_if/p_inst_12_BRB5 cpu_t/stage_if/p_inst_12_BRB6 cpu_t/stage_if/p_inst_12_BRB7 cpu_t/stage_if/p_inst_12_BRB8 cpu_t/stage_if/p_inst_12_BRB9 cpu_t/stage_if/p_inst_12_BRB10 cpu_t/stage_if/p_inst_12_BRB11 cpu_t/stage_if/p_inst_12_BRB12 cpu_t/stage_if/p_inst_12_BRB13 cpu_t/stage_if/p_inst_12_BRB14 cpu_t/stage_if/p_inst_12_BRB15 cpu_t/stage_if/p_inst_12_BRB16 cpu_t/stage_if/p_inst_12_BRB17 cpu_t/stage_if/p_inst_12_BRB18 cpu_t/stage_if/p_inst_12_BRB19 cpu_t/stage_if/p_inst_12_BRB20 cpu_t/stage_if/p_inst_12_BRB21 cpu_t/stage_if/p_inst_12_BRB22 cpu_t/stage_if/p_inst_12_BRB23 cpu_t/stage_if/p_inst_12_BRB24 cpu_t/stage_if/p_inst_12_BRB25 cpu_t/stage_if/p_inst_12_BRB26 cpu_t/stage_if/p_inst_12_BRB27 cpu_t/stage_if/p_inst_12_BRB28 cpu_t/stage_if/p_inst_12_BRB29
cpu_t/stage_if/p_inst_12_BRB30 cpu_t/stage_if/p_inst_12_BRB31 cpu_t/stage_if/p_inst_12_BRB32 cpu_t/stage_if/p_inst_12_BRB33 cpu_t/stage_if/p_inst_12_BRB34 cpu_t/stage_if/p_inst_12_BRB35 cpu_t/stage_if/p_inst_12_BRB36 cpu_t/stage_if/p_inst_12_BRB37 cpu_t/stage_if/p_inst_12_BRB38 cpu_t/stage_if/p_inst_12_BRB39 cpu_t/stage_if/p_inst_12_BRB40 cpu_t/stage_if/p_inst_12_BRB41 cpu_t/stage_if/p_inst_12_BRB42 cpu_t/stage_if/p_inst_12_BRB43 cpu_t/stage_if/p_inst_12_BRB44 cpu_t/stage_if/p_inst_12_BRB45 cpu_t/stage_if/p_inst_12_BRB46 cpu_t/stage_if/p_inst_12_BRB47 cpu_t/stage_if/p_inst_12_BRB48 cpu_t/stage_if/p_inst_12_BRB49 cpu_t/stage_if/p_inst_12_BRB50 cpu_t/stage_if/p_inst_12_BRB51 cpu_t/stage_if/p_inst_12_BRB52 cpu_t/stage_if/p_inst_12_BRB53 cpu_t/stage_if/p_inst_12_BRB54 cpu_t/stage_if/p_inst_12_BRB55 cpu_t/stage_if/p_inst_12_BRB57 cpu_t/stage_if/p_inst_12_BRB58 cpu_t/stage_if/p_inst_12_BRB59 cpu_t/stage_if/p_inst_12_BRB60 cpu_t/stage_if/p_inst_12_BRB61 cpu_t/stage_if/p_inst_12_BRB62 cpu_t/stage_if/p_inst_12_BRB63
cpu_t/stage_if/p_inst_12_BRB64 cpu_t/stage_if/p_inst_12_BRB65 cpu_t/stage_if/p_inst_12_BRB66 cpu_t/stage_if/p_inst_12_BRB67 cpu_t/stage_if/p_inst_12_BRB68 cpu_t/stage_if/p_inst_12_BRB69 cpu_t/stage_if/p_inst_12_BRB70 cpu_t/stage_if/p_inst_12_BRB71 cpu_t/stage_if/p_inst_12_BRB72.
	Register(s) cpu_t/stage_if/p_inst_13 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_13_BRB0 cpu_t/stage_if/p_inst_13_BRB1 cpu_t/stage_if/p_inst_13_BRB2 cpu_t/stage_if/p_inst_13_BRB3 cpu_t/stage_if/p_inst_13_BRB4 cpu_t/stage_if/p_inst_13_BRB5 cpu_t/stage_if/p_inst_13_BRB6 cpu_t/stage_if/p_inst_13_BRB7 cpu_t/stage_if/p_inst_13_BRB8 cpu_t/stage_if/p_inst_13_BRB9 cpu_t/stage_if/p_inst_13_BRB10 cpu_t/stage_if/p_inst_13_BRB11 cpu_t/stage_if/p_inst_13_BRB12 cpu_t/stage_if/p_inst_13_BRB13 cpu_t/stage_if/p_inst_13_BRB14 cpu_t/stage_if/p_inst_13_BRB15 cpu_t/stage_if/p_inst_13_BRB16 cpu_t/stage_if/p_inst_13_BRB17 cpu_t/stage_if/p_inst_13_BRB18 cpu_t/stage_if/p_inst_13_BRB19 cpu_t/stage_if/p_inst_13_BRB20 cpu_t/stage_if/p_inst_13_BRB21 cpu_t/stage_if/p_inst_13_BRB22 cpu_t/stage_if/p_inst_13_BRB23 cpu_t/stage_if/p_inst_13_BRB24 cpu_t/stage_if/p_inst_13_BRB25 cpu_t/stage_if/p_inst_13_BRB26 cpu_t/stage_if/p_inst_13_BRB27 cpu_t/stage_if/p_inst_13_BRB28 cpu_t/stage_if/p_inst_13_BRB29
cpu_t/stage_if/p_inst_13_BRB30 cpu_t/stage_if/p_inst_13_BRB31 cpu_t/stage_if/p_inst_13_BRB32 cpu_t/stage_if/p_inst_13_BRB33 cpu_t/stage_if/p_inst_13_BRB34 cpu_t/stage_if/p_inst_13_BRB35 cpu_t/stage_if/p_inst_13_BRB36 cpu_t/stage_if/p_inst_13_BRB37 cpu_t/stage_if/p_inst_13_BRB38 cpu_t/stage_if/p_inst_13_BRB39 cpu_t/stage_if/p_inst_13_BRB40 cpu_t/stage_if/p_inst_13_BRB41 cpu_t/stage_if/p_inst_13_BRB42 cpu_t/stage_if/p_inst_13_BRB43 cpu_t/stage_if/p_inst_13_BRB44 cpu_t/stage_if/p_inst_13_BRB45 cpu_t/stage_if/p_inst_13_BRB46 cpu_t/stage_if/p_inst_13_BRB47 cpu_t/stage_if/p_inst_13_BRB48 cpu_t/stage_if/p_inst_13_BRB49 cpu_t/stage_if/p_inst_13_BRB50 cpu_t/stage_if/p_inst_13_BRB51 cpu_t/stage_if/p_inst_13_BRB52 cpu_t/stage_if/p_inst_13_BRB53 cpu_t/stage_if/p_inst_13_BRB54 cpu_t/stage_if/p_inst_13_BRB56 cpu_t/stage_if/p_inst_13_BRB57 cpu_t/stage_if/p_inst_13_BRB58 cpu_t/stage_if/p_inst_13_BRB59 cpu_t/stage_if/p_inst_13_BRB60 cpu_t/stage_if/p_inst_13_BRB61 cpu_t/stage_if/p_inst_13_BRB62 cpu_t/stage_if/p_inst_13_BRB63
cpu_t/stage_if/p_inst_13_BRB64 cpu_t/stage_if/p_inst_13_BRB65 cpu_t/stage_if/p_inst_13_BRB66 cpu_t/stage_if/p_inst_13_BRB67 cpu_t/stage_if/p_inst_13_BRB68 cpu_t/stage_if/p_inst_13_BRB69 cpu_t/stage_if/p_inst_13_BRB70 cpu_t/stage_if/p_inst_13_BRB71.
	Register(s) cpu_t/stage_if/p_inst_14 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_14_BRB0 cpu_t/stage_if/p_inst_14_BRB1 cpu_t/stage_if/p_inst_14_BRB2 cpu_t/stage_if/p_inst_14_BRB3 cpu_t/stage_if/p_inst_14_BRB4 cpu_t/stage_if/p_inst_14_BRB5 cpu_t/stage_if/p_inst_14_BRB6 cpu_t/stage_if/p_inst_14_BRB7 cpu_t/stage_if/p_inst_14_BRB8 cpu_t/stage_if/p_inst_14_BRB9 cpu_t/stage_if/p_inst_14_BRB10 cpu_t/stage_if/p_inst_14_BRB11 cpu_t/stage_if/p_inst_14_BRB12 cpu_t/stage_if/p_inst_14_BRB13 cpu_t/stage_if/p_inst_14_BRB14 cpu_t/stage_if/p_inst_14_BRB15 cpu_t/stage_if/p_inst_14_BRB16 cpu_t/stage_if/p_inst_14_BRB17 cpu_t/stage_if/p_inst_14_BRB18 cpu_t/stage_if/p_inst_14_BRB19 cpu_t/stage_if/p_inst_14_BRB20 cpu_t/stage_if/p_inst_14_BRB21 cpu_t/stage_if/p_inst_14_BRB22 cpu_t/stage_if/p_inst_14_BRB23 cpu_t/stage_if/p_inst_14_BRB24 cpu_t/stage_if/p_inst_14_BRB25 cpu_t/stage_if/p_inst_14_BRB26 cpu_t/stage_if/p_inst_14_BRB27 cpu_t/stage_if/p_inst_14_BRB28 cpu_t/stage_if/p_inst_14_BRB29
cpu_t/stage_if/p_inst_14_BRB30 cpu_t/stage_if/p_inst_14_BRB31 cpu_t/stage_if/p_inst_14_BRB32 cpu_t/stage_if/p_inst_14_BRB33 cpu_t/stage_if/p_inst_14_BRB34 cpu_t/stage_if/p_inst_14_BRB35 cpu_t/stage_if/p_inst_14_BRB36 cpu_t/stage_if/p_inst_14_BRB37 cpu_t/stage_if/p_inst_14_BRB38 cpu_t/stage_if/p_inst_14_BRB39 cpu_t/stage_if/p_inst_14_BRB40 cpu_t/stage_if/p_inst_14_BRB41 cpu_t/stage_if/p_inst_14_BRB42 cpu_t/stage_if/p_inst_14_BRB43 cpu_t/stage_if/p_inst_14_BRB44 cpu_t/stage_if/p_inst_14_BRB45 cpu_t/stage_if/p_inst_14_BRB46 cpu_t/stage_if/p_inst_14_BRB47 cpu_t/stage_if/p_inst_14_BRB48 cpu_t/stage_if/p_inst_14_BRB49 cpu_t/stage_if/p_inst_14_BRB50 cpu_t/stage_if/p_inst_14_BRB51 cpu_t/stage_if/p_inst_14_BRB52 cpu_t/stage_if/p_inst_14_BRB53 cpu_t/stage_if/p_inst_14_BRB54 cpu_t/stage_if/p_inst_14_BRB55 cpu_t/stage_if/p_inst_14_BRB57 cpu_t/stage_if/p_inst_14_BRB58 cpu_t/stage_if/p_inst_14_BRB59 cpu_t/stage_if/p_inst_14_BRB60 cpu_t/stage_if/p_inst_14_BRB61 cpu_t/stage_if/p_inst_14_BRB62 cpu_t/stage_if/p_inst_14_BRB63
cpu_t/stage_if/p_inst_14_BRB64 cpu_t/stage_if/p_inst_14_BRB65 cpu_t/stage_if/p_inst_14_BRB66 cpu_t/stage_if/p_inst_14_BRB67 cpu_t/stage_if/p_inst_14_BRB68 cpu_t/stage_if/p_inst_14_BRB69 cpu_t/stage_if/p_inst_14_BRB70 cpu_t/stage_if/p_inst_14_BRB71 cpu_t/stage_if/p_inst_14_BRB72.
	Register(s) cpu_t/stage_if/p_inst_15 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_15_BRB0 cpu_t/stage_if/p_inst_15_BRB1 cpu_t/stage_if/p_inst_15_BRB2 cpu_t/stage_if/p_inst_15_BRB3 cpu_t/stage_if/p_inst_15_BRB4 cpu_t/stage_if/p_inst_15_BRB5 cpu_t/stage_if/p_inst_15_BRB6 cpu_t/stage_if/p_inst_15_BRB7 cpu_t/stage_if/p_inst_15_BRB8 cpu_t/stage_if/p_inst_15_BRB9 cpu_t/stage_if/p_inst_15_BRB10 cpu_t/stage_if/p_inst_15_BRB11 cpu_t/stage_if/p_inst_15_BRB12 cpu_t/stage_if/p_inst_15_BRB13 cpu_t/stage_if/p_inst_15_BRB14 cpu_t/stage_if/p_inst_15_BRB15 cpu_t/stage_if/p_inst_15_BRB16 cpu_t/stage_if/p_inst_15_BRB17 cpu_t/stage_if/p_inst_15_BRB18 cpu_t/stage_if/p_inst_15_BRB19 cpu_t/stage_if/p_inst_15_BRB20 cpu_t/stage_if/p_inst_15_BRB21 cpu_t/stage_if/p_inst_15_BRB22 cpu_t/stage_if/p_inst_15_BRB23 cpu_t/stage_if/p_inst_15_BRB24 cpu_t/stage_if/p_inst_15_BRB25 cpu_t/stage_if/p_inst_15_BRB26 cpu_t/stage_if/p_inst_15_BRB27 cpu_t/stage_if/p_inst_15_BRB28 cpu_t/stage_if/p_inst_15_BRB29
cpu_t/stage_if/p_inst_15_BRB30 cpu_t/stage_if/p_inst_15_BRB31 cpu_t/stage_if/p_inst_15_BRB32 cpu_t/stage_if/p_inst_15_BRB33 cpu_t/stage_if/p_inst_15_BRB34 cpu_t/stage_if/p_inst_15_BRB35 cpu_t/stage_if/p_inst_15_BRB36 cpu_t/stage_if/p_inst_15_BRB37 cpu_t/stage_if/p_inst_15_BRB38 cpu_t/stage_if/p_inst_15_BRB39 cpu_t/stage_if/p_inst_15_BRB40 cpu_t/stage_if/p_inst_15_BRB41 cpu_t/stage_if/p_inst_15_BRB42 cpu_t/stage_if/p_inst_15_BRB43 cpu_t/stage_if/p_inst_15_BRB44 cpu_t/stage_if/p_inst_15_BRB45 cpu_t/stage_if/p_inst_15_BRB46 cpu_t/stage_if/p_inst_15_BRB47 cpu_t/stage_if/p_inst_15_BRB48 cpu_t/stage_if/p_inst_15_BRB49 cpu_t/stage_if/p_inst_15_BRB50 cpu_t/stage_if/p_inst_15_BRB51 cpu_t/stage_if/p_inst_15_BRB52 cpu_t/stage_if/p_inst_15_BRB53 cpu_t/stage_if/p_inst_15_BRB54 cpu_t/stage_if/p_inst_15_BRB55 cpu_t/stage_if/p_inst_15_BRB57 cpu_t/stage_if/p_inst_15_BRB58 cpu_t/stage_if/p_inst_15_BRB59 cpu_t/stage_if/p_inst_15_BRB60 cpu_t/stage_if/p_inst_15_BRB61 cpu_t/stage_if/p_inst_15_BRB62 cpu_t/stage_if/p_inst_15_BRB63
cpu_t/stage_if/p_inst_15_BRB64 cpu_t/stage_if/p_inst_15_BRB65 cpu_t/stage_if/p_inst_15_BRB66 cpu_t/stage_if/p_inst_15_BRB67 cpu_t/stage_if/p_inst_15_BRB68 cpu_t/stage_if/p_inst_15_BRB69 cpu_t/stage_if/p_inst_15_BRB70 cpu_t/stage_if/p_inst_15_BRB71 cpu_t/stage_if/p_inst_15_BRB72.
	Register(s) cpu_t/stage_if/p_inst_16 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_16_BRB0 cpu_t/stage_if/p_inst_16_BRB1 cpu_t/stage_if/p_inst_16_BRB2 cpu_t/stage_if/p_inst_16_BRB3 cpu_t/stage_if/p_inst_16_BRB4 cpu_t/stage_if/p_inst_16_BRB5 cpu_t/stage_if/p_inst_16_BRB6 cpu_t/stage_if/p_inst_16_BRB7 cpu_t/stage_if/p_inst_16_BRB8 cpu_t/stage_if/p_inst_16_BRB9 cpu_t/stage_if/p_inst_16_BRB10 cpu_t/stage_if/p_inst_16_BRB11 cpu_t/stage_if/p_inst_16_BRB12 cpu_t/stage_if/p_inst_16_BRB13 cpu_t/stage_if/p_inst_16_BRB14 cpu_t/stage_if/p_inst_16_BRB15 cpu_t/stage_if/p_inst_16_BRB16 cpu_t/stage_if/p_inst_16_BRB17 cpu_t/stage_if/p_inst_16_BRB18 cpu_t/stage_if/p_inst_16_BRB19 cpu_t/stage_if/p_inst_16_BRB20 cpu_t/stage_if/p_inst_16_BRB21 cpu_t/stage_if/p_inst_16_BRB22 cpu_t/stage_if/p_inst_16_BRB23 cpu_t/stage_if/p_inst_16_BRB24 cpu_t/stage_if/p_inst_16_BRB25 cpu_t/stage_if/p_inst_16_BRB26 cpu_t/stage_if/p_inst_16_BRB27 cpu_t/stage_if/p_inst_16_BRB28 cpu_t/stage_if/p_inst_16_BRB29
cpu_t/stage_if/p_inst_16_BRB30 cpu_t/stage_if/p_inst_16_BRB31 cpu_t/stage_if/p_inst_16_BRB32 cpu_t/stage_if/p_inst_16_BRB33 cpu_t/stage_if/p_inst_16_BRB34 cpu_t/stage_if/p_inst_16_BRB35 cpu_t/stage_if/p_inst_16_BRB36 cpu_t/stage_if/p_inst_16_BRB37 cpu_t/stage_if/p_inst_16_BRB38 cpu_t/stage_if/p_inst_16_BRB39 cpu_t/stage_if/p_inst_16_BRB40 cpu_t/stage_if/p_inst_16_BRB41 cpu_t/stage_if/p_inst_16_BRB42 cpu_t/stage_if/p_inst_16_BRB43 cpu_t/stage_if/p_inst_16_BRB44 cpu_t/stage_if/p_inst_16_BRB45 cpu_t/stage_if/p_inst_16_BRB46 cpu_t/stage_if/p_inst_16_BRB47 cpu_t/stage_if/p_inst_16_BRB48 cpu_t/stage_if/p_inst_16_BRB49 cpu_t/stage_if/p_inst_16_BRB50 cpu_t/stage_if/p_inst_16_BRB51 cpu_t/stage_if/p_inst_16_BRB52 cpu_t/stage_if/p_inst_16_BRB53 cpu_t/stage_if/p_inst_16_BRB54 cpu_t/stage_if/p_inst_16_BRB56 cpu_t/stage_if/p_inst_16_BRB57 cpu_t/stage_if/p_inst_16_BRB58 cpu_t/stage_if/p_inst_16_BRB59 cpu_t/stage_if/p_inst_16_BRB60 cpu_t/stage_if/p_inst_16_BRB61 cpu_t/stage_if/p_inst_16_BRB62 cpu_t/stage_if/p_inst_16_BRB63
cpu_t/stage_if/p_inst_16_BRB64 cpu_t/stage_if/p_inst_16_BRB65 cpu_t/stage_if/p_inst_16_BRB66 cpu_t/stage_if/p_inst_16_BRB67 cpu_t/stage_if/p_inst_16_BRB68 cpu_t/stage_if/p_inst_16_BRB69 cpu_t/stage_if/p_inst_16_BRB70 cpu_t/stage_if/p_inst_16_BRB71.
	Register(s) cpu_t/stage_if/p_inst_17 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_17_BRB0 cpu_t/stage_if/p_inst_17_BRB1 cpu_t/stage_if/p_inst_17_BRB2 cpu_t/stage_if/p_inst_17_BRB3 cpu_t/stage_if/p_inst_17_BRB4 cpu_t/stage_if/p_inst_17_BRB5 cpu_t/stage_if/p_inst_17_BRB6 cpu_t/stage_if/p_inst_17_BRB7 cpu_t/stage_if/p_inst_17_BRB8 cpu_t/stage_if/p_inst_17_BRB9 cpu_t/stage_if/p_inst_17_BRB10 cpu_t/stage_if/p_inst_17_BRB11 cpu_t/stage_if/p_inst_17_BRB12 cpu_t/stage_if/p_inst_17_BRB13 cpu_t/stage_if/p_inst_17_BRB14 cpu_t/stage_if/p_inst_17_BRB15 cpu_t/stage_if/p_inst_17_BRB16 cpu_t/stage_if/p_inst_17_BRB17 cpu_t/stage_if/p_inst_17_BRB18 cpu_t/stage_if/p_inst_17_BRB19 cpu_t/stage_if/p_inst_17_BRB20 cpu_t/stage_if/p_inst_17_BRB21 cpu_t/stage_if/p_inst_17_BRB22 cpu_t/stage_if/p_inst_17_BRB23 cpu_t/stage_if/p_inst_17_BRB24 cpu_t/stage_if/p_inst_17_BRB25 cpu_t/stage_if/p_inst_17_BRB26 cpu_t/stage_if/p_inst_17_BRB27 cpu_t/stage_if/p_inst_17_BRB28 cpu_t/stage_if/p_inst_17_BRB29
cpu_t/stage_if/p_inst_17_BRB30 cpu_t/stage_if/p_inst_17_BRB31 cpu_t/stage_if/p_inst_17_BRB32 cpu_t/stage_if/p_inst_17_BRB33 cpu_t/stage_if/p_inst_17_BRB34 cpu_t/stage_if/p_inst_17_BRB35 cpu_t/stage_if/p_inst_17_BRB36 cpu_t/stage_if/p_inst_17_BRB37 cpu_t/stage_if/p_inst_17_BRB38 cpu_t/stage_if/p_inst_17_BRB39 cpu_t/stage_if/p_inst_17_BRB40 cpu_t/stage_if/p_inst_17_BRB41 cpu_t/stage_if/p_inst_17_BRB42 cpu_t/stage_if/p_inst_17_BRB43 cpu_t/stage_if/p_inst_17_BRB44 cpu_t/stage_if/p_inst_17_BRB45 cpu_t/stage_if/p_inst_17_BRB46 cpu_t/stage_if/p_inst_17_BRB47 cpu_t/stage_if/p_inst_17_BRB48 cpu_t/stage_if/p_inst_17_BRB49 cpu_t/stage_if/p_inst_17_BRB50 cpu_t/stage_if/p_inst_17_BRB51 cpu_t/stage_if/p_inst_17_BRB52 cpu_t/stage_if/p_inst_17_BRB53 cpu_t/stage_if/p_inst_17_BRB54 cpu_t/stage_if/p_inst_17_BRB56 cpu_t/stage_if/p_inst_17_BRB57 cpu_t/stage_if/p_inst_17_BRB58 cpu_t/stage_if/p_inst_17_BRB59 cpu_t/stage_if/p_inst_17_BRB60 cpu_t/stage_if/p_inst_17_BRB61 cpu_t/stage_if/p_inst_17_BRB62 cpu_t/stage_if/p_inst_17_BRB63
cpu_t/stage_if/p_inst_17_BRB64 cpu_t/stage_if/p_inst_17_BRB65 cpu_t/stage_if/p_inst_17_BRB66 cpu_t/stage_if/p_inst_17_BRB67 cpu_t/stage_if/p_inst_17_BRB68 cpu_t/stage_if/p_inst_17_BRB69 cpu_t/stage_if/p_inst_17_BRB70 cpu_t/stage_if/p_inst_17_BRB71.
	Register(s) cpu_t/stage_if/p_inst_18 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_18_BRB0 cpu_t/stage_if/p_inst_18_BRB1 cpu_t/stage_if/p_inst_18_BRB2 cpu_t/stage_if/p_inst_18_BRB3 cpu_t/stage_if/p_inst_18_BRB4 cpu_t/stage_if/p_inst_18_BRB5 cpu_t/stage_if/p_inst_18_BRB6 cpu_t/stage_if/p_inst_18_BRB7 cpu_t/stage_if/p_inst_18_BRB8 cpu_t/stage_if/p_inst_18_BRB9 cpu_t/stage_if/p_inst_18_BRB10 cpu_t/stage_if/p_inst_18_BRB11 cpu_t/stage_if/p_inst_18_BRB12 cpu_t/stage_if/p_inst_18_BRB13 cpu_t/stage_if/p_inst_18_BRB14 cpu_t/stage_if/p_inst_18_BRB15 cpu_t/stage_if/p_inst_18_BRB16 cpu_t/stage_if/p_inst_18_BRB17 cpu_t/stage_if/p_inst_18_BRB18 cpu_t/stage_if/p_inst_18_BRB19 cpu_t/stage_if/p_inst_18_BRB20 cpu_t/stage_if/p_inst_18_BRB21 cpu_t/stage_if/p_inst_18_BRB22 cpu_t/stage_if/p_inst_18_BRB23 cpu_t/stage_if/p_inst_18_BRB24 cpu_t/stage_if/p_inst_18_BRB25 cpu_t/stage_if/p_inst_18_BRB26 cpu_t/stage_if/p_inst_18_BRB27 cpu_t/stage_if/p_inst_18_BRB28 cpu_t/stage_if/p_inst_18_BRB29
cpu_t/stage_if/p_inst_18_BRB30 cpu_t/stage_if/p_inst_18_BRB31 cpu_t/stage_if/p_inst_18_BRB32 cpu_t/stage_if/p_inst_18_BRB33 cpu_t/stage_if/p_inst_18_BRB34 cpu_t/stage_if/p_inst_18_BRB35 cpu_t/stage_if/p_inst_18_BRB36 cpu_t/stage_if/p_inst_18_BRB37 cpu_t/stage_if/p_inst_18_BRB38 cpu_t/stage_if/p_inst_18_BRB39 cpu_t/stage_if/p_inst_18_BRB40 cpu_t/stage_if/p_inst_18_BRB41 cpu_t/stage_if/p_inst_18_BRB42 cpu_t/stage_if/p_inst_18_BRB43 cpu_t/stage_if/p_inst_18_BRB44 cpu_t/stage_if/p_inst_18_BRB45 cpu_t/stage_if/p_inst_18_BRB46 cpu_t/stage_if/p_inst_18_BRB47 cpu_t/stage_if/p_inst_18_BRB48 cpu_t/stage_if/p_inst_18_BRB49 cpu_t/stage_if/p_inst_18_BRB50 cpu_t/stage_if/p_inst_18_BRB51 cpu_t/stage_if/p_inst_18_BRB52 cpu_t/stage_if/p_inst_18_BRB53 cpu_t/stage_if/p_inst_18_BRB54 cpu_t/stage_if/p_inst_18_BRB56 cpu_t/stage_if/p_inst_18_BRB57 cpu_t/stage_if/p_inst_18_BRB58 cpu_t/stage_if/p_inst_18_BRB59 cpu_t/stage_if/p_inst_18_BRB60 cpu_t/stage_if/p_inst_18_BRB61 cpu_t/stage_if/p_inst_18_BRB62 cpu_t/stage_if/p_inst_18_BRB63
cpu_t/stage_if/p_inst_18_BRB64 cpu_t/stage_if/p_inst_18_BRB65 cpu_t/stage_if/p_inst_18_BRB66 cpu_t/stage_if/p_inst_18_BRB67 cpu_t/stage_if/p_inst_18_BRB68 cpu_t/stage_if/p_inst_18_BRB69 cpu_t/stage_if/p_inst_18_BRB70 cpu_t/stage_if/p_inst_18_BRB71.
	Register(s) cpu_t/stage_if/p_inst_19 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_19_BRB0 cpu_t/stage_if/p_inst_19_BRB1 cpu_t/stage_if/p_inst_19_BRB2 cpu_t/stage_if/p_inst_19_BRB3 cpu_t/stage_if/p_inst_19_BRB4 cpu_t/stage_if/p_inst_19_BRB5 cpu_t/stage_if/p_inst_19_BRB6 cpu_t/stage_if/p_inst_19_BRB7 cpu_t/stage_if/p_inst_19_BRB8 cpu_t/stage_if/p_inst_19_BRB9 cpu_t/stage_if/p_inst_19_BRB10 cpu_t/stage_if/p_inst_19_BRB11 cpu_t/stage_if/p_inst_19_BRB12 cpu_t/stage_if/p_inst_19_BRB13 cpu_t/stage_if/p_inst_19_BRB14 cpu_t/stage_if/p_inst_19_BRB15 cpu_t/stage_if/p_inst_19_BRB16 cpu_t/stage_if/p_inst_19_BRB17 cpu_t/stage_if/p_inst_19_BRB18 cpu_t/stage_if/p_inst_19_BRB19 cpu_t/stage_if/p_inst_19_BRB20 cpu_t/stage_if/p_inst_19_BRB21 cpu_t/stage_if/p_inst_19_BRB22 cpu_t/stage_if/p_inst_19_BRB23 cpu_t/stage_if/p_inst_19_BRB24 cpu_t/stage_if/p_inst_19_BRB25 cpu_t/stage_if/p_inst_19_BRB26 cpu_t/stage_if/p_inst_19_BRB27 cpu_t/stage_if/p_inst_19_BRB28 cpu_t/stage_if/p_inst_19_BRB29
cpu_t/stage_if/p_inst_19_BRB30 cpu_t/stage_if/p_inst_19_BRB31 cpu_t/stage_if/p_inst_19_BRB32 cpu_t/stage_if/p_inst_19_BRB33 cpu_t/stage_if/p_inst_19_BRB34 cpu_t/stage_if/p_inst_19_BRB35 cpu_t/stage_if/p_inst_19_BRB36 cpu_t/stage_if/p_inst_19_BRB37 cpu_t/stage_if/p_inst_19_BRB38 cpu_t/stage_if/p_inst_19_BRB39 cpu_t/stage_if/p_inst_19_BRB40 cpu_t/stage_if/p_inst_19_BRB41 cpu_t/stage_if/p_inst_19_BRB42 cpu_t/stage_if/p_inst_19_BRB43 cpu_t/stage_if/p_inst_19_BRB44 cpu_t/stage_if/p_inst_19_BRB45 cpu_t/stage_if/p_inst_19_BRB46 cpu_t/stage_if/p_inst_19_BRB47 cpu_t/stage_if/p_inst_19_BRB48 cpu_t/stage_if/p_inst_19_BRB49 cpu_t/stage_if/p_inst_19_BRB50 cpu_t/stage_if/p_inst_19_BRB51 cpu_t/stage_if/p_inst_19_BRB52 cpu_t/stage_if/p_inst_19_BRB53 cpu_t/stage_if/p_inst_19_BRB54 cpu_t/stage_if/p_inst_19_BRB56 cpu_t/stage_if/p_inst_19_BRB57 cpu_t/stage_if/p_inst_19_BRB58 cpu_t/stage_if/p_inst_19_BRB59 cpu_t/stage_if/p_inst_19_BRB60 cpu_t/stage_if/p_inst_19_BRB61 cpu_t/stage_if/p_inst_19_BRB62 cpu_t/stage_if/p_inst_19_BRB63
cpu_t/stage_if/p_inst_19_BRB64 cpu_t/stage_if/p_inst_19_BRB65 cpu_t/stage_if/p_inst_19_BRB66 cpu_t/stage_if/p_inst_19_BRB67 cpu_t/stage_if/p_inst_19_BRB68 cpu_t/stage_if/p_inst_19_BRB69 cpu_t/stage_if/p_inst_19_BRB70 cpu_t/stage_if/p_inst_19_BRB71.
	Register(s) cpu_t/stage_if/p_inst_2 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_2_BRB0 cpu_t/stage_if/p_inst_2_BRB1 cpu_t/stage_if/p_inst_2_BRB2 cpu_t/stage_if/p_inst_2_BRB3 cpu_t/stage_if/p_inst_2_BRB4 cpu_t/stage_if/p_inst_2_BRB5 cpu_t/stage_if/p_inst_2_BRB6 cpu_t/stage_if/p_inst_2_BRB7 cpu_t/stage_if/p_inst_2_BRB8 cpu_t/stage_if/p_inst_2_BRB9 cpu_t/stage_if/p_inst_2_BRB10 cpu_t/stage_if/p_inst_2_BRB11 cpu_t/stage_if/p_inst_2_BRB12 cpu_t/stage_if/p_inst_2_BRB13 cpu_t/stage_if/p_inst_2_BRB14 cpu_t/stage_if/p_inst_2_BRB15 cpu_t/stage_if/p_inst_2_BRB16 cpu_t/stage_if/p_inst_2_BRB17 cpu_t/stage_if/p_inst_2_BRB18 cpu_t/stage_if/p_inst_2_BRB19 cpu_t/stage_if/p_inst_2_BRB20 cpu_t/stage_if/p_inst_2_BRB21 cpu_t/stage_if/p_inst_2_BRB22 cpu_t/stage_if/p_inst_2_BRB23 cpu_t/stage_if/p_inst_2_BRB24 cpu_t/stage_if/p_inst_2_BRB25 cpu_t/stage_if/p_inst_2_BRB26 cpu_t/stage_if/p_inst_2_BRB27 cpu_t/stage_if/p_inst_2_BRB28 cpu_t/stage_if/p_inst_2_BRB29 cpu_t/stage_if/p_inst_2_BRB30 cpu_t/stage_if/p_inst_2_BRB31
cpu_t/stage_if/p_inst_2_BRB32 cpu_t/stage_if/p_inst_2_BRB33 cpu_t/stage_if/p_inst_2_BRB34 cpu_t/stage_if/p_inst_2_BRB35 cpu_t/stage_if/p_inst_2_BRB36 cpu_t/stage_if/p_inst_2_BRB37 cpu_t/stage_if/p_inst_2_BRB38 cpu_t/stage_if/p_inst_2_BRB39 cpu_t/stage_if/p_inst_2_BRB40 cpu_t/stage_if/p_inst_2_BRB41 cpu_t/stage_if/p_inst_2_BRB42 cpu_t/stage_if/p_inst_2_BRB43 cpu_t/stage_if/p_inst_2_BRB44 cpu_t/stage_if/p_inst_2_BRB45 cpu_t/stage_if/p_inst_2_BRB46 cpu_t/stage_if/p_inst_2_BRB47 cpu_t/stage_if/p_inst_2_BRB48 cpu_t/stage_if/p_inst_2_BRB49 cpu_t/stage_if/p_inst_2_BRB50 cpu_t/stage_if/p_inst_2_BRB51 cpu_t/stage_if/p_inst_2_BRB52 cpu_t/stage_if/p_inst_2_BRB53 cpu_t/stage_if/p_inst_2_BRB54 cpu_t/stage_if/p_inst_2_BRB56 cpu_t/stage_if/p_inst_2_BRB57 cpu_t/stage_if/p_inst_2_BRB58 cpu_t/stage_if/p_inst_2_BRB59 cpu_t/stage_if/p_inst_2_BRB60 cpu_t/stage_if/p_inst_2_BRB61 cpu_t/stage_if/p_inst_2_BRB62 cpu_t/stage_if/p_inst_2_BRB63 cpu_t/stage_if/p_inst_2_BRB64 cpu_t/stage_if/p_inst_2_BRB65 cpu_t/stage_if/p_inst_2_BRB66
cpu_t/stage_if/p_inst_2_BRB67 cpu_t/stage_if/p_inst_2_BRB68 cpu_t/stage_if/p_inst_2_BRB69 cpu_t/stage_if/p_inst_2_BRB70 cpu_t/stage_if/p_inst_2_BRB71.
	Register(s) cpu_t/stage_if/p_inst_20 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_20_BRB0 cpu_t/stage_if/p_inst_20_BRB1 cpu_t/stage_if/p_inst_20_BRB2 cpu_t/stage_if/p_inst_20_BRB3 cpu_t/stage_if/p_inst_20_BRB4 cpu_t/stage_if/p_inst_20_BRB5 cpu_t/stage_if/p_inst_20_BRB6 cpu_t/stage_if/p_inst_20_BRB7 cpu_t/stage_if/p_inst_20_BRB8 cpu_t/stage_if/p_inst_20_BRB9 cpu_t/stage_if/p_inst_20_BRB10 cpu_t/stage_if/p_inst_20_BRB11 cpu_t/stage_if/p_inst_20_BRB12 cpu_t/stage_if/p_inst_20_BRB13 cpu_t/stage_if/p_inst_20_BRB14 cpu_t/stage_if/p_inst_20_BRB15 cpu_t/stage_if/p_inst_20_BRB16 cpu_t/stage_if/p_inst_20_BRB17 cpu_t/stage_if/p_inst_20_BRB18 cpu_t/stage_if/p_inst_20_BRB19 cpu_t/stage_if/p_inst_20_BRB20 cpu_t/stage_if/p_inst_20_BRB21 cpu_t/stage_if/p_inst_20_BRB22 cpu_t/stage_if/p_inst_20_BRB23 cpu_t/stage_if/p_inst_20_BRB24 cpu_t/stage_if/p_inst_20_BRB25 cpu_t/stage_if/p_inst_20_BRB26 cpu_t/stage_if/p_inst_20_BRB27 cpu_t/stage_if/p_inst_20_BRB28 cpu_t/stage_if/p_inst_20_BRB29
cpu_t/stage_if/p_inst_20_BRB30 cpu_t/stage_if/p_inst_20_BRB31 cpu_t/stage_if/p_inst_20_BRB32 cpu_t/stage_if/p_inst_20_BRB33 cpu_t/stage_if/p_inst_20_BRB34 cpu_t/stage_if/p_inst_20_BRB35 cpu_t/stage_if/p_inst_20_BRB36 cpu_t/stage_if/p_inst_20_BRB37 cpu_t/stage_if/p_inst_20_BRB38 cpu_t/stage_if/p_inst_20_BRB39 cpu_t/stage_if/p_inst_20_BRB40 cpu_t/stage_if/p_inst_20_BRB41 cpu_t/stage_if/p_inst_20_BRB42 cpu_t/stage_if/p_inst_20_BRB43 cpu_t/stage_if/p_inst_20_BRB44 cpu_t/stage_if/p_inst_20_BRB45 cpu_t/stage_if/p_inst_20_BRB46 cpu_t/stage_if/p_inst_20_BRB47 cpu_t/stage_if/p_inst_20_BRB48 cpu_t/stage_if/p_inst_20_BRB49 cpu_t/stage_if/p_inst_20_BRB50 cpu_t/stage_if/p_inst_20_BRB51 cpu_t/stage_if/p_inst_20_BRB52 cpu_t/stage_if/p_inst_20_BRB53 cpu_t/stage_if/p_inst_20_BRB54 cpu_t/stage_if/p_inst_20_BRB56 cpu_t/stage_if/p_inst_20_BRB57 cpu_t/stage_if/p_inst_20_BRB58 cpu_t/stage_if/p_inst_20_BRB59 cpu_t/stage_if/p_inst_20_BRB60 cpu_t/stage_if/p_inst_20_BRB61 cpu_t/stage_if/p_inst_20_BRB62 cpu_t/stage_if/p_inst_20_BRB63
cpu_t/stage_if/p_inst_20_BRB64 cpu_t/stage_if/p_inst_20_BRB65 cpu_t/stage_if/p_inst_20_BRB66 cpu_t/stage_if/p_inst_20_BRB67 cpu_t/stage_if/p_inst_20_BRB68 cpu_t/stage_if/p_inst_20_BRB69 cpu_t/stage_if/p_inst_20_BRB70 cpu_t/stage_if/p_inst_20_BRB71.
	Register(s) cpu_t/stage_if/p_inst_21 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_21_BRB0 cpu_t/stage_if/p_inst_21_BRB1 cpu_t/stage_if/p_inst_21_BRB2 cpu_t/stage_if/p_inst_21_BRB3 cpu_t/stage_if/p_inst_21_BRB4 cpu_t/stage_if/p_inst_21_BRB5 cpu_t/stage_if/p_inst_21_BRB6 cpu_t/stage_if/p_inst_21_BRB7 cpu_t/stage_if/p_inst_21_BRB8 cpu_t/stage_if/p_inst_21_BRB9 cpu_t/stage_if/p_inst_21_BRB10 cpu_t/stage_if/p_inst_21_BRB11 cpu_t/stage_if/p_inst_21_BRB12 cpu_t/stage_if/p_inst_21_BRB13 cpu_t/stage_if/p_inst_21_BRB14 cpu_t/stage_if/p_inst_21_BRB15 cpu_t/stage_if/p_inst_21_BRB16 cpu_t/stage_if/p_inst_21_BRB17 cpu_t/stage_if/p_inst_21_BRB18 cpu_t/stage_if/p_inst_21_BRB19 cpu_t/stage_if/p_inst_21_BRB20 cpu_t/stage_if/p_inst_21_BRB21 cpu_t/stage_if/p_inst_21_BRB22 cpu_t/stage_if/p_inst_21_BRB23 cpu_t/stage_if/p_inst_21_BRB24 cpu_t/stage_if/p_inst_21_BRB25 cpu_t/stage_if/p_inst_21_BRB26 cpu_t/stage_if/p_inst_21_BRB27 cpu_t/stage_if/p_inst_21_BRB28 cpu_t/stage_if/p_inst_21_BRB29
cpu_t/stage_if/p_inst_21_BRB30 cpu_t/stage_if/p_inst_21_BRB31 cpu_t/stage_if/p_inst_21_BRB32 cpu_t/stage_if/p_inst_21_BRB33 cpu_t/stage_if/p_inst_21_BRB34 cpu_t/stage_if/p_inst_21_BRB35 cpu_t/stage_if/p_inst_21_BRB36 cpu_t/stage_if/p_inst_21_BRB37 cpu_t/stage_if/p_inst_21_BRB38 cpu_t/stage_if/p_inst_21_BRB39 cpu_t/stage_if/p_inst_21_BRB40 cpu_t/stage_if/p_inst_21_BRB41 cpu_t/stage_if/p_inst_21_BRB42 cpu_t/stage_if/p_inst_21_BRB43 cpu_t/stage_if/p_inst_21_BRB44 cpu_t/stage_if/p_inst_21_BRB45 cpu_t/stage_if/p_inst_21_BRB46 cpu_t/stage_if/p_inst_21_BRB47 cpu_t/stage_if/p_inst_21_BRB48 cpu_t/stage_if/p_inst_21_BRB49 cpu_t/stage_if/p_inst_21_BRB50 cpu_t/stage_if/p_inst_21_BRB51 cpu_t/stage_if/p_inst_21_BRB52 cpu_t/stage_if/p_inst_21_BRB53 cpu_t/stage_if/p_inst_21_BRB54 cpu_t/stage_if/p_inst_21_BRB56 cpu_t/stage_if/p_inst_21_BRB57 cpu_t/stage_if/p_inst_21_BRB58 cpu_t/stage_if/p_inst_21_BRB59 cpu_t/stage_if/p_inst_21_BRB60 cpu_t/stage_if/p_inst_21_BRB61 cpu_t/stage_if/p_inst_21_BRB62 cpu_t/stage_if/p_inst_21_BRB63
cpu_t/stage_if/p_inst_21_BRB64 cpu_t/stage_if/p_inst_21_BRB65 cpu_t/stage_if/p_inst_21_BRB66 cpu_t/stage_if/p_inst_21_BRB67 cpu_t/stage_if/p_inst_21_BRB68 cpu_t/stage_if/p_inst_21_BRB69 cpu_t/stage_if/p_inst_21_BRB70 cpu_t/stage_if/p_inst_21_BRB71.
	Register(s) cpu_t/stage_if/p_inst_22 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_22_BRB0 cpu_t/stage_if/p_inst_22_BRB1 cpu_t/stage_if/p_inst_22_BRB2 cpu_t/stage_if/p_inst_22_BRB3 cpu_t/stage_if/p_inst_22_BRB4 cpu_t/stage_if/p_inst_22_BRB5 cpu_t/stage_if/p_inst_22_BRB6 cpu_t/stage_if/p_inst_22_BRB7 cpu_t/stage_if/p_inst_22_BRB8 cpu_t/stage_if/p_inst_22_BRB9 cpu_t/stage_if/p_inst_22_BRB10 cpu_t/stage_if/p_inst_22_BRB11 cpu_t/stage_if/p_inst_22_BRB12 cpu_t/stage_if/p_inst_22_BRB13 cpu_t/stage_if/p_inst_22_BRB14 cpu_t/stage_if/p_inst_22_BRB15 cpu_t/stage_if/p_inst_22_BRB16 cpu_t/stage_if/p_inst_22_BRB17 cpu_t/stage_if/p_inst_22_BRB18 cpu_t/stage_if/p_inst_22_BRB19 cpu_t/stage_if/p_inst_22_BRB20 cpu_t/stage_if/p_inst_22_BRB21 cpu_t/stage_if/p_inst_22_BRB22 cpu_t/stage_if/p_inst_22_BRB23 cpu_t/stage_if/p_inst_22_BRB24 cpu_t/stage_if/p_inst_22_BRB25 cpu_t/stage_if/p_inst_22_BRB26 cpu_t/stage_if/p_inst_22_BRB27 cpu_t/stage_if/p_inst_22_BRB28 cpu_t/stage_if/p_inst_22_BRB29
cpu_t/stage_if/p_inst_22_BRB30 cpu_t/stage_if/p_inst_22_BRB31 cpu_t/stage_if/p_inst_22_BRB32 cpu_t/stage_if/p_inst_22_BRB33 cpu_t/stage_if/p_inst_22_BRB34 cpu_t/stage_if/p_inst_22_BRB35 cpu_t/stage_if/p_inst_22_BRB36 cpu_t/stage_if/p_inst_22_BRB37 cpu_t/stage_if/p_inst_22_BRB38 cpu_t/stage_if/p_inst_22_BRB39 cpu_t/stage_if/p_inst_22_BRB40 cpu_t/stage_if/p_inst_22_BRB41 cpu_t/stage_if/p_inst_22_BRB42 cpu_t/stage_if/p_inst_22_BRB43 cpu_t/stage_if/p_inst_22_BRB44 cpu_t/stage_if/p_inst_22_BRB45 cpu_t/stage_if/p_inst_22_BRB46 cpu_t/stage_if/p_inst_22_BRB47 cpu_t/stage_if/p_inst_22_BRB48 cpu_t/stage_if/p_inst_22_BRB49 cpu_t/stage_if/p_inst_22_BRB50 cpu_t/stage_if/p_inst_22_BRB51 cpu_t/stage_if/p_inst_22_BRB52 cpu_t/stage_if/p_inst_22_BRB53 cpu_t/stage_if/p_inst_22_BRB54 cpu_t/stage_if/p_inst_22_BRB55 cpu_t/stage_if/p_inst_22_BRB57 cpu_t/stage_if/p_inst_22_BRB58 cpu_t/stage_if/p_inst_22_BRB59 cpu_t/stage_if/p_inst_22_BRB60 cpu_t/stage_if/p_inst_22_BRB61 cpu_t/stage_if/p_inst_22_BRB62 cpu_t/stage_if/p_inst_22_BRB63
cpu_t/stage_if/p_inst_22_BRB64 cpu_t/stage_if/p_inst_22_BRB65 cpu_t/stage_if/p_inst_22_BRB66 cpu_t/stage_if/p_inst_22_BRB67 cpu_t/stage_if/p_inst_22_BRB68 cpu_t/stage_if/p_inst_22_BRB69 cpu_t/stage_if/p_inst_22_BRB70 cpu_t/stage_if/p_inst_22_BRB71 cpu_t/stage_if/p_inst_22_BRB72.
	Register(s) cpu_t/stage_if/p_inst_23 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_23_BRB0 cpu_t/stage_if/p_inst_23_BRB1 cpu_t/stage_if/p_inst_23_BRB2 cpu_t/stage_if/p_inst_23_BRB3 cpu_t/stage_if/p_inst_23_BRB4 cpu_t/stage_if/p_inst_23_BRB5 cpu_t/stage_if/p_inst_23_BRB6 cpu_t/stage_if/p_inst_23_BRB7 cpu_t/stage_if/p_inst_23_BRB8 cpu_t/stage_if/p_inst_23_BRB9 cpu_t/stage_if/p_inst_23_BRB10 cpu_t/stage_if/p_inst_23_BRB11 cpu_t/stage_if/p_inst_23_BRB12 cpu_t/stage_if/p_inst_23_BRB13 cpu_t/stage_if/p_inst_23_BRB14 cpu_t/stage_if/p_inst_23_BRB15 cpu_t/stage_if/p_inst_23_BRB16 cpu_t/stage_if/p_inst_23_BRB17 cpu_t/stage_if/p_inst_23_BRB18 cpu_t/stage_if/p_inst_23_BRB19 cpu_t/stage_if/p_inst_23_BRB20 cpu_t/stage_if/p_inst_23_BRB21 cpu_t/stage_if/p_inst_23_BRB22 cpu_t/stage_if/p_inst_23_BRB23 cpu_t/stage_if/p_inst_23_BRB24 cpu_t/stage_if/p_inst_23_BRB25 cpu_t/stage_if/p_inst_23_BRB26 cpu_t/stage_if/p_inst_23_BRB27 cpu_t/stage_if/p_inst_23_BRB28 cpu_t/stage_if/p_inst_23_BRB29
cpu_t/stage_if/p_inst_23_BRB30 cpu_t/stage_if/p_inst_23_BRB31 cpu_t/stage_if/p_inst_23_BRB32 cpu_t/stage_if/p_inst_23_BRB33 cpu_t/stage_if/p_inst_23_BRB34 cpu_t/stage_if/p_inst_23_BRB35 cpu_t/stage_if/p_inst_23_BRB36 cpu_t/stage_if/p_inst_23_BRB37 cpu_t/stage_if/p_inst_23_BRB38 cpu_t/stage_if/p_inst_23_BRB39 cpu_t/stage_if/p_inst_23_BRB40 cpu_t/stage_if/p_inst_23_BRB41 cpu_t/stage_if/p_inst_23_BRB42 cpu_t/stage_if/p_inst_23_BRB43 cpu_t/stage_if/p_inst_23_BRB44 cpu_t/stage_if/p_inst_23_BRB45 cpu_t/stage_if/p_inst_23_BRB46 cpu_t/stage_if/p_inst_23_BRB47 cpu_t/stage_if/p_inst_23_BRB48 cpu_t/stage_if/p_inst_23_BRB49 cpu_t/stage_if/p_inst_23_BRB50 cpu_t/stage_if/p_inst_23_BRB51 cpu_t/stage_if/p_inst_23_BRB52 cpu_t/stage_if/p_inst_23_BRB53 cpu_t/stage_if/p_inst_23_BRB54 cpu_t/stage_if/p_inst_23_BRB56 cpu_t/stage_if/p_inst_23_BRB57 cpu_t/stage_if/p_inst_23_BRB58 cpu_t/stage_if/p_inst_23_BRB59 cpu_t/stage_if/p_inst_23_BRB60 cpu_t/stage_if/p_inst_23_BRB61 cpu_t/stage_if/p_inst_23_BRB62 cpu_t/stage_if/p_inst_23_BRB63
cpu_t/stage_if/p_inst_23_BRB64 cpu_t/stage_if/p_inst_23_BRB65 cpu_t/stage_if/p_inst_23_BRB66 cpu_t/stage_if/p_inst_23_BRB67 cpu_t/stage_if/p_inst_23_BRB68 cpu_t/stage_if/p_inst_23_BRB69 cpu_t/stage_if/p_inst_23_BRB70 cpu_t/stage_if/p_inst_23_BRB71.
	Register(s) cpu_t/stage_if/p_inst_24 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_24_BRB0 cpu_t/stage_if/p_inst_24_BRB1 cpu_t/stage_if/p_inst_24_BRB2 cpu_t/stage_if/p_inst_24_BRB3 cpu_t/stage_if/p_inst_24_BRB4 cpu_t/stage_if/p_inst_24_BRB5 cpu_t/stage_if/p_inst_24_BRB6 cpu_t/stage_if/p_inst_24_BRB7 cpu_t/stage_if/p_inst_24_BRB8 cpu_t/stage_if/p_inst_24_BRB9 cpu_t/stage_if/p_inst_24_BRB10 cpu_t/stage_if/p_inst_24_BRB11 cpu_t/stage_if/p_inst_24_BRB12 cpu_t/stage_if/p_inst_24_BRB13 cpu_t/stage_if/p_inst_24_BRB14 cpu_t/stage_if/p_inst_24_BRB15 cpu_t/stage_if/p_inst_24_BRB16 cpu_t/stage_if/p_inst_24_BRB17 cpu_t/stage_if/p_inst_24_BRB18 cpu_t/stage_if/p_inst_24_BRB19 cpu_t/stage_if/p_inst_24_BRB20 cpu_t/stage_if/p_inst_24_BRB21 cpu_t/stage_if/p_inst_24_BRB22 cpu_t/stage_if/p_inst_24_BRB23 cpu_t/stage_if/p_inst_24_BRB24 cpu_t/stage_if/p_inst_24_BRB25 cpu_t/stage_if/p_inst_24_BRB26 cpu_t/stage_if/p_inst_24_BRB27 cpu_t/stage_if/p_inst_24_BRB28 cpu_t/stage_if/p_inst_24_BRB29
cpu_t/stage_if/p_inst_24_BRB30 cpu_t/stage_if/p_inst_24_BRB31 cpu_t/stage_if/p_inst_24_BRB32 cpu_t/stage_if/p_inst_24_BRB33 cpu_t/stage_if/p_inst_24_BRB34 cpu_t/stage_if/p_inst_24_BRB35 cpu_t/stage_if/p_inst_24_BRB36 cpu_t/stage_if/p_inst_24_BRB37 cpu_t/stage_if/p_inst_24_BRB38 cpu_t/stage_if/p_inst_24_BRB39 cpu_t/stage_if/p_inst_24_BRB40 cpu_t/stage_if/p_inst_24_BRB41 cpu_t/stage_if/p_inst_24_BRB42 cpu_t/stage_if/p_inst_24_BRB43 cpu_t/stage_if/p_inst_24_BRB44 cpu_t/stage_if/p_inst_24_BRB45 cpu_t/stage_if/p_inst_24_BRB46 cpu_t/stage_if/p_inst_24_BRB47 cpu_t/stage_if/p_inst_24_BRB48 cpu_t/stage_if/p_inst_24_BRB49 cpu_t/stage_if/p_inst_24_BRB50 cpu_t/stage_if/p_inst_24_BRB51 cpu_t/stage_if/p_inst_24_BRB52 cpu_t/stage_if/p_inst_24_BRB53 cpu_t/stage_if/p_inst_24_BRB54 cpu_t/stage_if/p_inst_24_BRB55 cpu_t/stage_if/p_inst_24_BRB57 cpu_t/stage_if/p_inst_24_BRB58 cpu_t/stage_if/p_inst_24_BRB59 cpu_t/stage_if/p_inst_24_BRB60 cpu_t/stage_if/p_inst_24_BRB61 cpu_t/stage_if/p_inst_24_BRB62 cpu_t/stage_if/p_inst_24_BRB63
cpu_t/stage_if/p_inst_24_BRB64 cpu_t/stage_if/p_inst_24_BRB65 cpu_t/stage_if/p_inst_24_BRB66 cpu_t/stage_if/p_inst_24_BRB67 cpu_t/stage_if/p_inst_24_BRB68 cpu_t/stage_if/p_inst_24_BRB69 cpu_t/stage_if/p_inst_24_BRB70 cpu_t/stage_if/p_inst_24_BRB71 cpu_t/stage_if/p_inst_24_BRB72.
	Register(s) cpu_t/stage_if/p_inst_25 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_25_BRB0 cpu_t/stage_if/p_inst_25_BRB1 cpu_t/stage_if/p_inst_25_BRB2 cpu_t/stage_if/p_inst_25_BRB3 cpu_t/stage_if/p_inst_25_BRB4 cpu_t/stage_if/p_inst_25_BRB5 cpu_t/stage_if/p_inst_25_BRB6 cpu_t/stage_if/p_inst_25_BRB7 cpu_t/stage_if/p_inst_25_BRB8 cpu_t/stage_if/p_inst_25_BRB9 cpu_t/stage_if/p_inst_25_BRB10 cpu_t/stage_if/p_inst_25_BRB11 cpu_t/stage_if/p_inst_25_BRB12 cpu_t/stage_if/p_inst_25_BRB13 cpu_t/stage_if/p_inst_25_BRB14 cpu_t/stage_if/p_inst_25_BRB15 cpu_t/stage_if/p_inst_25_BRB16 cpu_t/stage_if/p_inst_25_BRB17 cpu_t/stage_if/p_inst_25_BRB18 cpu_t/stage_if/p_inst_25_BRB19 cpu_t/stage_if/p_inst_25_BRB20 cpu_t/stage_if/p_inst_25_BRB21 cpu_t/stage_if/p_inst_25_BRB22 cpu_t/stage_if/p_inst_25_BRB23 cpu_t/stage_if/p_inst_25_BRB24 cpu_t/stage_if/p_inst_25_BRB25 cpu_t/stage_if/p_inst_25_BRB26 cpu_t/stage_if/p_inst_25_BRB27 cpu_t/stage_if/p_inst_25_BRB28 cpu_t/stage_if/p_inst_25_BRB29
cpu_t/stage_if/p_inst_25_BRB30 cpu_t/stage_if/p_inst_25_BRB31 cpu_t/stage_if/p_inst_25_BRB32 cpu_t/stage_if/p_inst_25_BRB33 cpu_t/stage_if/p_inst_25_BRB34 cpu_t/stage_if/p_inst_25_BRB35 cpu_t/stage_if/p_inst_25_BRB36 cpu_t/stage_if/p_inst_25_BRB37 cpu_t/stage_if/p_inst_25_BRB38 cpu_t/stage_if/p_inst_25_BRB39 cpu_t/stage_if/p_inst_25_BRB40 cpu_t/stage_if/p_inst_25_BRB41 cpu_t/stage_if/p_inst_25_BRB42 cpu_t/stage_if/p_inst_25_BRB43 cpu_t/stage_if/p_inst_25_BRB44 cpu_t/stage_if/p_inst_25_BRB45 cpu_t/stage_if/p_inst_25_BRB46 cpu_t/stage_if/p_inst_25_BRB47 cpu_t/stage_if/p_inst_25_BRB48 cpu_t/stage_if/p_inst_25_BRB49 cpu_t/stage_if/p_inst_25_BRB50 cpu_t/stage_if/p_inst_25_BRB51 cpu_t/stage_if/p_inst_25_BRB52 cpu_t/stage_if/p_inst_25_BRB53 cpu_t/stage_if/p_inst_25_BRB54 cpu_t/stage_if/p_inst_25_BRB55 cpu_t/stage_if/p_inst_25_BRB57 cpu_t/stage_if/p_inst_25_BRB58 cpu_t/stage_if/p_inst_25_BRB59 cpu_t/stage_if/p_inst_25_BRB60 cpu_t/stage_if/p_inst_25_BRB61 cpu_t/stage_if/p_inst_25_BRB62 cpu_t/stage_if/p_inst_25_BRB63
cpu_t/stage_if/p_inst_25_BRB64 cpu_t/stage_if/p_inst_25_BRB65 cpu_t/stage_if/p_inst_25_BRB66 cpu_t/stage_if/p_inst_25_BRB67 cpu_t/stage_if/p_inst_25_BRB68 cpu_t/stage_if/p_inst_25_BRB69 cpu_t/stage_if/p_inst_25_BRB70 cpu_t/stage_if/p_inst_25_BRB71 cpu_t/stage_if/p_inst_25_BRB72.
	Register(s) cpu_t/stage_if/p_inst_26 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_26_BRB0 cpu_t/stage_if/p_inst_26_BRB1 cpu_t/stage_if/p_inst_26_BRB2 cpu_t/stage_if/p_inst_26_BRB3 cpu_t/stage_if/p_inst_26_BRB4 cpu_t/stage_if/p_inst_26_BRB5 cpu_t/stage_if/p_inst_26_BRB6 cpu_t/stage_if/p_inst_26_BRB7 cpu_t/stage_if/p_inst_26_BRB8 cpu_t/stage_if/p_inst_26_BRB9 cpu_t/stage_if/p_inst_26_BRB10 cpu_t/stage_if/p_inst_26_BRB11 cpu_t/stage_if/p_inst_26_BRB12 cpu_t/stage_if/p_inst_26_BRB13 cpu_t/stage_if/p_inst_26_BRB14 cpu_t/stage_if/p_inst_26_BRB15 cpu_t/stage_if/p_inst_26_BRB16 cpu_t/stage_if/p_inst_26_BRB17 cpu_t/stage_if/p_inst_26_BRB18 cpu_t/stage_if/p_inst_26_BRB19 cpu_t/stage_if/p_inst_26_BRB20 cpu_t/stage_if/p_inst_26_BRB21 cpu_t/stage_if/p_inst_26_BRB22 cpu_t/stage_if/p_inst_26_BRB23 cpu_t/stage_if/p_inst_26_BRB24 cpu_t/stage_if/p_inst_26_BRB25 cpu_t/stage_if/p_inst_26_BRB26 cpu_t/stage_if/p_inst_26_BRB27 cpu_t/stage_if/p_inst_26_BRB28 cpu_t/stage_if/p_inst_26_BRB29
cpu_t/stage_if/p_inst_26_BRB30 cpu_t/stage_if/p_inst_26_BRB31 cpu_t/stage_if/p_inst_26_BRB32 cpu_t/stage_if/p_inst_26_BRB33 cpu_t/stage_if/p_inst_26_BRB34 cpu_t/stage_if/p_inst_26_BRB35 cpu_t/stage_if/p_inst_26_BRB36 cpu_t/stage_if/p_inst_26_BRB37 cpu_t/stage_if/p_inst_26_BRB38 cpu_t/stage_if/p_inst_26_BRB39 cpu_t/stage_if/p_inst_26_BRB40 cpu_t/stage_if/p_inst_26_BRB41 cpu_t/stage_if/p_inst_26_BRB42 cpu_t/stage_if/p_inst_26_BRB43 cpu_t/stage_if/p_inst_26_BRB44 cpu_t/stage_if/p_inst_26_BRB45 cpu_t/stage_if/p_inst_26_BRB46 cpu_t/stage_if/p_inst_26_BRB47 cpu_t/stage_if/p_inst_26_BRB48 cpu_t/stage_if/p_inst_26_BRB49 cpu_t/stage_if/p_inst_26_BRB50 cpu_t/stage_if/p_inst_26_BRB51 cpu_t/stage_if/p_inst_26_BRB52 cpu_t/stage_if/p_inst_26_BRB53 cpu_t/stage_if/p_inst_26_BRB54 cpu_t/stage_if/p_inst_26_BRB56 cpu_t/stage_if/p_inst_26_BRB57 cpu_t/stage_if/p_inst_26_BRB58 cpu_t/stage_if/p_inst_26_BRB59 cpu_t/stage_if/p_inst_26_BRB60 cpu_t/stage_if/p_inst_26_BRB61 cpu_t/stage_if/p_inst_26_BRB62 cpu_t/stage_if/p_inst_26_BRB63
cpu_t/stage_if/p_inst_26_BRB64 cpu_t/stage_if/p_inst_26_BRB65 cpu_t/stage_if/p_inst_26_BRB66 cpu_t/stage_if/p_inst_26_BRB67 cpu_t/stage_if/p_inst_26_BRB68 cpu_t/stage_if/p_inst_26_BRB69 cpu_t/stage_if/p_inst_26_BRB70 cpu_t/stage_if/p_inst_26_BRB71.
	Register(s) cpu_t/stage_if/p_inst_27 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_27_BRB0 cpu_t/stage_if/p_inst_27_BRB1 cpu_t/stage_if/p_inst_27_BRB2 cpu_t/stage_if/p_inst_27_BRB3 cpu_t/stage_if/p_inst_27_BRB4 cpu_t/stage_if/p_inst_27_BRB5 cpu_t/stage_if/p_inst_27_BRB6 cpu_t/stage_if/p_inst_27_BRB7 cpu_t/stage_if/p_inst_27_BRB8 cpu_t/stage_if/p_inst_27_BRB9 cpu_t/stage_if/p_inst_27_BRB10 cpu_t/stage_if/p_inst_27_BRB11 cpu_t/stage_if/p_inst_27_BRB12 cpu_t/stage_if/p_inst_27_BRB13 cpu_t/stage_if/p_inst_27_BRB14 cpu_t/stage_if/p_inst_27_BRB15 cpu_t/stage_if/p_inst_27_BRB16 cpu_t/stage_if/p_inst_27_BRB17 cpu_t/stage_if/p_inst_27_BRB18 cpu_t/stage_if/p_inst_27_BRB19 cpu_t/stage_if/p_inst_27_BRB20 cpu_t/stage_if/p_inst_27_BRB21 cpu_t/stage_if/p_inst_27_BRB22 cpu_t/stage_if/p_inst_27_BRB23 cpu_t/stage_if/p_inst_27_BRB24 cpu_t/stage_if/p_inst_27_BRB25 cpu_t/stage_if/p_inst_27_BRB26 cpu_t/stage_if/p_inst_27_BRB27 cpu_t/stage_if/p_inst_27_BRB28 cpu_t/stage_if/p_inst_27_BRB29
cpu_t/stage_if/p_inst_27_BRB30 cpu_t/stage_if/p_inst_27_BRB31 cpu_t/stage_if/p_inst_27_BRB32 cpu_t/stage_if/p_inst_27_BRB33 cpu_t/stage_if/p_inst_27_BRB34 cpu_t/stage_if/p_inst_27_BRB35 cpu_t/stage_if/p_inst_27_BRB36 cpu_t/stage_if/p_inst_27_BRB37 cpu_t/stage_if/p_inst_27_BRB38 cpu_t/stage_if/p_inst_27_BRB39 cpu_t/stage_if/p_inst_27_BRB40 cpu_t/stage_if/p_inst_27_BRB41 cpu_t/stage_if/p_inst_27_BRB42 cpu_t/stage_if/p_inst_27_BRB43 cpu_t/stage_if/p_inst_27_BRB44 cpu_t/stage_if/p_inst_27_BRB45 cpu_t/stage_if/p_inst_27_BRB46 cpu_t/stage_if/p_inst_27_BRB47 cpu_t/stage_if/p_inst_27_BRB48 cpu_t/stage_if/p_inst_27_BRB49 cpu_t/stage_if/p_inst_27_BRB50 cpu_t/stage_if/p_inst_27_BRB51 cpu_t/stage_if/p_inst_27_BRB52 cpu_t/stage_if/p_inst_27_BRB53 cpu_t/stage_if/p_inst_27_BRB54 cpu_t/stage_if/p_inst_27_BRB56 cpu_t/stage_if/p_inst_27_BRB57 cpu_t/stage_if/p_inst_27_BRB58 cpu_t/stage_if/p_inst_27_BRB59 cpu_t/stage_if/p_inst_27_BRB60 cpu_t/stage_if/p_inst_27_BRB61 cpu_t/stage_if/p_inst_27_BRB62 cpu_t/stage_if/p_inst_27_BRB63
cpu_t/stage_if/p_inst_27_BRB64 cpu_t/stage_if/p_inst_27_BRB65 cpu_t/stage_if/p_inst_27_BRB66 cpu_t/stage_if/p_inst_27_BRB67 cpu_t/stage_if/p_inst_27_BRB68 cpu_t/stage_if/p_inst_27_BRB69 cpu_t/stage_if/p_inst_27_BRB70 cpu_t/stage_if/p_inst_27_BRB71.
	Register(s) cpu_t/stage_if/p_inst_28 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_28_BRB0 cpu_t/stage_if/p_inst_28_BRB1 cpu_t/stage_if/p_inst_28_BRB2 cpu_t/stage_if/p_inst_28_BRB3 cpu_t/stage_if/p_inst_28_BRB4 cpu_t/stage_if/p_inst_28_BRB5 cpu_t/stage_if/p_inst_28_BRB6 cpu_t/stage_if/p_inst_28_BRB7 cpu_t/stage_if/p_inst_28_BRB8 cpu_t/stage_if/p_inst_28_BRB9 cpu_t/stage_if/p_inst_28_BRB10 cpu_t/stage_if/p_inst_28_BRB11 cpu_t/stage_if/p_inst_28_BRB12 cpu_t/stage_if/p_inst_28_BRB13 cpu_t/stage_if/p_inst_28_BRB14 cpu_t/stage_if/p_inst_28_BRB15 cpu_t/stage_if/p_inst_28_BRB16 cpu_t/stage_if/p_inst_28_BRB17 cpu_t/stage_if/p_inst_28_BRB18 cpu_t/stage_if/p_inst_28_BRB19 cpu_t/stage_if/p_inst_28_BRB20 cpu_t/stage_if/p_inst_28_BRB21 cpu_t/stage_if/p_inst_28_BRB22 cpu_t/stage_if/p_inst_28_BRB23 cpu_t/stage_if/p_inst_28_BRB24 cpu_t/stage_if/p_inst_28_BRB25 cpu_t/stage_if/p_inst_28_BRB26 cpu_t/stage_if/p_inst_28_BRB27 cpu_t/stage_if/p_inst_28_BRB28 cpu_t/stage_if/p_inst_28_BRB29
cpu_t/stage_if/p_inst_28_BRB30 cpu_t/stage_if/p_inst_28_BRB31 cpu_t/stage_if/p_inst_28_BRB32 cpu_t/stage_if/p_inst_28_BRB33 cpu_t/stage_if/p_inst_28_BRB34 cpu_t/stage_if/p_inst_28_BRB35 cpu_t/stage_if/p_inst_28_BRB36 cpu_t/stage_if/p_inst_28_BRB37 cpu_t/stage_if/p_inst_28_BRB38 cpu_t/stage_if/p_inst_28_BRB39 cpu_t/stage_if/p_inst_28_BRB40 cpu_t/stage_if/p_inst_28_BRB41 cpu_t/stage_if/p_inst_28_BRB42 cpu_t/stage_if/p_inst_28_BRB43 cpu_t/stage_if/p_inst_28_BRB44 cpu_t/stage_if/p_inst_28_BRB45 cpu_t/stage_if/p_inst_28_BRB46 cpu_t/stage_if/p_inst_28_BRB47 cpu_t/stage_if/p_inst_28_BRB48 cpu_t/stage_if/p_inst_28_BRB49 cpu_t/stage_if/p_inst_28_BRB50 cpu_t/stage_if/p_inst_28_BRB51 cpu_t/stage_if/p_inst_28_BRB52 cpu_t/stage_if/p_inst_28_BRB53 cpu_t/stage_if/p_inst_28_BRB54 cpu_t/stage_if/p_inst_28_BRB56 cpu_t/stage_if/p_inst_28_BRB57 cpu_t/stage_if/p_inst_28_BRB58 cpu_t/stage_if/p_inst_28_BRB59 cpu_t/stage_if/p_inst_28_BRB60 cpu_t/stage_if/p_inst_28_BRB61 cpu_t/stage_if/p_inst_28_BRB62 cpu_t/stage_if/p_inst_28_BRB63
cpu_t/stage_if/p_inst_28_BRB64 cpu_t/stage_if/p_inst_28_BRB65 cpu_t/stage_if/p_inst_28_BRB66 cpu_t/stage_if/p_inst_28_BRB67 cpu_t/stage_if/p_inst_28_BRB68 cpu_t/stage_if/p_inst_28_BRB69 cpu_t/stage_if/p_inst_28_BRB70 cpu_t/stage_if/p_inst_28_BRB71.
	Register(s) cpu_t/stage_if/p_inst_29 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_29_BRB0 cpu_t/stage_if/p_inst_29_BRB1 cpu_t/stage_if/p_inst_29_BRB2 cpu_t/stage_if/p_inst_29_BRB3 cpu_t/stage_if/p_inst_29_BRB4 cpu_t/stage_if/p_inst_29_BRB5 cpu_t/stage_if/p_inst_29_BRB6 cpu_t/stage_if/p_inst_29_BRB7 cpu_t/stage_if/p_inst_29_BRB8 cpu_t/stage_if/p_inst_29_BRB9 cpu_t/stage_if/p_inst_29_BRB10 cpu_t/stage_if/p_inst_29_BRB11 cpu_t/stage_if/p_inst_29_BRB12 cpu_t/stage_if/p_inst_29_BRB13 cpu_t/stage_if/p_inst_29_BRB14 cpu_t/stage_if/p_inst_29_BRB15 cpu_t/stage_if/p_inst_29_BRB16 cpu_t/stage_if/p_inst_29_BRB17 cpu_t/stage_if/p_inst_29_BRB18 cpu_t/stage_if/p_inst_29_BRB19 cpu_t/stage_if/p_inst_29_BRB20 cpu_t/stage_if/p_inst_29_BRB21 cpu_t/stage_if/p_inst_29_BRB22 cpu_t/stage_if/p_inst_29_BRB23 cpu_t/stage_if/p_inst_29_BRB24 cpu_t/stage_if/p_inst_29_BRB25 cpu_t/stage_if/p_inst_29_BRB26 cpu_t/stage_if/p_inst_29_BRB27 cpu_t/stage_if/p_inst_29_BRB28 cpu_t/stage_if/p_inst_29_BRB29
cpu_t/stage_if/p_inst_29_BRB30 cpu_t/stage_if/p_inst_29_BRB31 cpu_t/stage_if/p_inst_29_BRB32 cpu_t/stage_if/p_inst_29_BRB33 cpu_t/stage_if/p_inst_29_BRB34 cpu_t/stage_if/p_inst_29_BRB35 cpu_t/stage_if/p_inst_29_BRB36 cpu_t/stage_if/p_inst_29_BRB37 cpu_t/stage_if/p_inst_29_BRB38 cpu_t/stage_if/p_inst_29_BRB39 cpu_t/stage_if/p_inst_29_BRB40 cpu_t/stage_if/p_inst_29_BRB41 cpu_t/stage_if/p_inst_29_BRB42 cpu_t/stage_if/p_inst_29_BRB43 cpu_t/stage_if/p_inst_29_BRB44 cpu_t/stage_if/p_inst_29_BRB45 cpu_t/stage_if/p_inst_29_BRB46 cpu_t/stage_if/p_inst_29_BRB47 cpu_t/stage_if/p_inst_29_BRB48 cpu_t/stage_if/p_inst_29_BRB49 cpu_t/stage_if/p_inst_29_BRB50 cpu_t/stage_if/p_inst_29_BRB51 cpu_t/stage_if/p_inst_29_BRB52 cpu_t/stage_if/p_inst_29_BRB53 cpu_t/stage_if/p_inst_29_BRB54 cpu_t/stage_if/p_inst_29_BRB56 cpu_t/stage_if/p_inst_29_BRB57 cpu_t/stage_if/p_inst_29_BRB58 cpu_t/stage_if/p_inst_29_BRB59 cpu_t/stage_if/p_inst_29_BRB60 cpu_t/stage_if/p_inst_29_BRB61 cpu_t/stage_if/p_inst_29_BRB62 cpu_t/stage_if/p_inst_29_BRB63
cpu_t/stage_if/p_inst_29_BRB64 cpu_t/stage_if/p_inst_29_BRB65 cpu_t/stage_if/p_inst_29_BRB66 cpu_t/stage_if/p_inst_29_BRB67 cpu_t/stage_if/p_inst_29_BRB68 cpu_t/stage_if/p_inst_29_BRB69 cpu_t/stage_if/p_inst_29_BRB70 cpu_t/stage_if/p_inst_29_BRB71.
	Register(s) cpu_t/stage_if/p_inst_3 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_3_BRB0 cpu_t/stage_if/p_inst_3_BRB1 cpu_t/stage_if/p_inst_3_BRB2 cpu_t/stage_if/p_inst_3_BRB3 cpu_t/stage_if/p_inst_3_BRB4 cpu_t/stage_if/p_inst_3_BRB5 cpu_t/stage_if/p_inst_3_BRB6 cpu_t/stage_if/p_inst_3_BRB7 cpu_t/stage_if/p_inst_3_BRB8 cpu_t/stage_if/p_inst_3_BRB9 cpu_t/stage_if/p_inst_3_BRB10 cpu_t/stage_if/p_inst_3_BRB11 cpu_t/stage_if/p_inst_3_BRB12 cpu_t/stage_if/p_inst_3_BRB13 cpu_t/stage_if/p_inst_3_BRB14 cpu_t/stage_if/p_inst_3_BRB15 cpu_t/stage_if/p_inst_3_BRB16 cpu_t/stage_if/p_inst_3_BRB17 cpu_t/stage_if/p_inst_3_BRB18 cpu_t/stage_if/p_inst_3_BRB19 cpu_t/stage_if/p_inst_3_BRB20 cpu_t/stage_if/p_inst_3_BRB21 cpu_t/stage_if/p_inst_3_BRB22 cpu_t/stage_if/p_inst_3_BRB23 cpu_t/stage_if/p_inst_3_BRB24 cpu_t/stage_if/p_inst_3_BRB25 cpu_t/stage_if/p_inst_3_BRB26 cpu_t/stage_if/p_inst_3_BRB27 cpu_t/stage_if/p_inst_3_BRB28 cpu_t/stage_if/p_inst_3_BRB29 cpu_t/stage_if/p_inst_3_BRB30 cpu_t/stage_if/p_inst_3_BRB31
cpu_t/stage_if/p_inst_3_BRB32 cpu_t/stage_if/p_inst_3_BRB33 cpu_t/stage_if/p_inst_3_BRB34 cpu_t/stage_if/p_inst_3_BRB35 cpu_t/stage_if/p_inst_3_BRB36 cpu_t/stage_if/p_inst_3_BRB37 cpu_t/stage_if/p_inst_3_BRB38 cpu_t/stage_if/p_inst_3_BRB39 cpu_t/stage_if/p_inst_3_BRB40 cpu_t/stage_if/p_inst_3_BRB41 cpu_t/stage_if/p_inst_3_BRB42 cpu_t/stage_if/p_inst_3_BRB43 cpu_t/stage_if/p_inst_3_BRB44 cpu_t/stage_if/p_inst_3_BRB45 cpu_t/stage_if/p_inst_3_BRB46 cpu_t/stage_if/p_inst_3_BRB47 cpu_t/stage_if/p_inst_3_BRB48 cpu_t/stage_if/p_inst_3_BRB49 cpu_t/stage_if/p_inst_3_BRB50 cpu_t/stage_if/p_inst_3_BRB51 cpu_t/stage_if/p_inst_3_BRB52 cpu_t/stage_if/p_inst_3_BRB53 cpu_t/stage_if/p_inst_3_BRB54 cpu_t/stage_if/p_inst_3_BRB55 cpu_t/stage_if/p_inst_3_BRB57 cpu_t/stage_if/p_inst_3_BRB58 cpu_t/stage_if/p_inst_3_BRB59 cpu_t/stage_if/p_inst_3_BRB60 cpu_t/stage_if/p_inst_3_BRB61 cpu_t/stage_if/p_inst_3_BRB62 cpu_t/stage_if/p_inst_3_BRB63 cpu_t/stage_if/p_inst_3_BRB64 cpu_t/stage_if/p_inst_3_BRB65 cpu_t/stage_if/p_inst_3_BRB66
cpu_t/stage_if/p_inst_3_BRB67 cpu_t/stage_if/p_inst_3_BRB68 cpu_t/stage_if/p_inst_3_BRB69 cpu_t/stage_if/p_inst_3_BRB70 cpu_t/stage_if/p_inst_3_BRB71 cpu_t/stage_if/p_inst_3_BRB72.
	Register(s) cpu_t/stage_if/p_inst_30 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_30_BRB0 cpu_t/stage_if/p_inst_30_BRB1 cpu_t/stage_if/p_inst_30_BRB2 cpu_t/stage_if/p_inst_30_BRB3 cpu_t/stage_if/p_inst_30_BRB4 cpu_t/stage_if/p_inst_30_BRB5 cpu_t/stage_if/p_inst_30_BRB6 cpu_t/stage_if/p_inst_30_BRB7 cpu_t/stage_if/p_inst_30_BRB8 cpu_t/stage_if/p_inst_30_BRB9 cpu_t/stage_if/p_inst_30_BRB10 cpu_t/stage_if/p_inst_30_BRB11 cpu_t/stage_if/p_inst_30_BRB12 cpu_t/stage_if/p_inst_30_BRB13 cpu_t/stage_if/p_inst_30_BRB14 cpu_t/stage_if/p_inst_30_BRB15 cpu_t/stage_if/p_inst_30_BRB16 cpu_t/stage_if/p_inst_30_BRB17 cpu_t/stage_if/p_inst_30_BRB18 cpu_t/stage_if/p_inst_30_BRB19 cpu_t/stage_if/p_inst_30_BRB20 cpu_t/stage_if/p_inst_30_BRB21 cpu_t/stage_if/p_inst_30_BRB22 cpu_t/stage_if/p_inst_30_BRB23 cpu_t/stage_if/p_inst_30_BRB24 cpu_t/stage_if/p_inst_30_BRB25 cpu_t/stage_if/p_inst_30_BRB26 cpu_t/stage_if/p_inst_30_BRB27 cpu_t/stage_if/p_inst_30_BRB28 cpu_t/stage_if/p_inst_30_BRB29
cpu_t/stage_if/p_inst_30_BRB30 cpu_t/stage_if/p_inst_30_BRB31 cpu_t/stage_if/p_inst_30_BRB32 cpu_t/stage_if/p_inst_30_BRB33 cpu_t/stage_if/p_inst_30_BRB34 cpu_t/stage_if/p_inst_30_BRB35 cpu_t/stage_if/p_inst_30_BRB36 cpu_t/stage_if/p_inst_30_BRB37 cpu_t/stage_if/p_inst_30_BRB38 cpu_t/stage_if/p_inst_30_BRB39 cpu_t/stage_if/p_inst_30_BRB40 cpu_t/stage_if/p_inst_30_BRB41 cpu_t/stage_if/p_inst_30_BRB42 cpu_t/stage_if/p_inst_30_BRB43 cpu_t/stage_if/p_inst_30_BRB44 cpu_t/stage_if/p_inst_30_BRB45 cpu_t/stage_if/p_inst_30_BRB46 cpu_t/stage_if/p_inst_30_BRB47 cpu_t/stage_if/p_inst_30_BRB48 cpu_t/stage_if/p_inst_30_BRB49 cpu_t/stage_if/p_inst_30_BRB50 cpu_t/stage_if/p_inst_30_BRB51 cpu_t/stage_if/p_inst_30_BRB52 cpu_t/stage_if/p_inst_30_BRB53 cpu_t/stage_if/p_inst_30_BRB54 cpu_t/stage_if/p_inst_30_BRB56 cpu_t/stage_if/p_inst_30_BRB57 cpu_t/stage_if/p_inst_30_BRB58 cpu_t/stage_if/p_inst_30_BRB59 cpu_t/stage_if/p_inst_30_BRB60 cpu_t/stage_if/p_inst_30_BRB61 cpu_t/stage_if/p_inst_30_BRB62 cpu_t/stage_if/p_inst_30_BRB63
cpu_t/stage_if/p_inst_30_BRB64 cpu_t/stage_if/p_inst_30_BRB65 cpu_t/stage_if/p_inst_30_BRB66 cpu_t/stage_if/p_inst_30_BRB67 cpu_t/stage_if/p_inst_30_BRB68 cpu_t/stage_if/p_inst_30_BRB69 cpu_t/stage_if/p_inst_30_BRB70 cpu_t/stage_if/p_inst_30_BRB71.
	Register(s) cpu_t/stage_if/p_inst_31 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_31_BRB0 cpu_t/stage_if/p_inst_31_BRB1 cpu_t/stage_if/p_inst_31_BRB2 cpu_t/stage_if/p_inst_31_BRB3 cpu_t/stage_if/p_inst_31_BRB4 cpu_t/stage_if/p_inst_31_BRB5 cpu_t/stage_if/p_inst_31_BRB6 cpu_t/stage_if/p_inst_31_BRB7 cpu_t/stage_if/p_inst_31_BRB8 cpu_t/stage_if/p_inst_31_BRB9 cpu_t/stage_if/p_inst_31_BRB10 cpu_t/stage_if/p_inst_31_BRB11 cpu_t/stage_if/p_inst_31_BRB12 cpu_t/stage_if/p_inst_31_BRB13 cpu_t/stage_if/p_inst_31_BRB14 cpu_t/stage_if/p_inst_31_BRB15 cpu_t/stage_if/p_inst_31_BRB16 cpu_t/stage_if/p_inst_31_BRB17 cpu_t/stage_if/p_inst_31_BRB18 cpu_t/stage_if/p_inst_31_BRB19 cpu_t/stage_if/p_inst_31_BRB20 cpu_t/stage_if/p_inst_31_BRB21 cpu_t/stage_if/p_inst_31_BRB22 cpu_t/stage_if/p_inst_31_BRB23 cpu_t/stage_if/p_inst_31_BRB24 cpu_t/stage_if/p_inst_31_BRB25 cpu_t/stage_if/p_inst_31_BRB26 cpu_t/stage_if/p_inst_31_BRB27 cpu_t/stage_if/p_inst_31_BRB28 cpu_t/stage_if/p_inst_31_BRB29
cpu_t/stage_if/p_inst_31_BRB30 cpu_t/stage_if/p_inst_31_BRB31 cpu_t/stage_if/p_inst_31_BRB32 cpu_t/stage_if/p_inst_31_BRB33 cpu_t/stage_if/p_inst_31_BRB34 cpu_t/stage_if/p_inst_31_BRB35 cpu_t/stage_if/p_inst_31_BRB36 cpu_t/stage_if/p_inst_31_BRB37 cpu_t/stage_if/p_inst_31_BRB38 cpu_t/stage_if/p_inst_31_BRB39 cpu_t/stage_if/p_inst_31_BRB40 cpu_t/stage_if/p_inst_31_BRB41 cpu_t/stage_if/p_inst_31_BRB42 cpu_t/stage_if/p_inst_31_BRB43 cpu_t/stage_if/p_inst_31_BRB44 cpu_t/stage_if/p_inst_31_BRB45 cpu_t/stage_if/p_inst_31_BRB46 cpu_t/stage_if/p_inst_31_BRB47 cpu_t/stage_if/p_inst_31_BRB48 cpu_t/stage_if/p_inst_31_BRB49 cpu_t/stage_if/p_inst_31_BRB50 cpu_t/stage_if/p_inst_31_BRB51 cpu_t/stage_if/p_inst_31_BRB52 cpu_t/stage_if/p_inst_31_BRB53 cpu_t/stage_if/p_inst_31_BRB54 cpu_t/stage_if/p_inst_31_BRB56 cpu_t/stage_if/p_inst_31_BRB57 cpu_t/stage_if/p_inst_31_BRB58 cpu_t/stage_if/p_inst_31_BRB59 cpu_t/stage_if/p_inst_31_BRB60 cpu_t/stage_if/p_inst_31_BRB61 cpu_t/stage_if/p_inst_31_BRB62 cpu_t/stage_if/p_inst_31_BRB63
cpu_t/stage_if/p_inst_31_BRB64 cpu_t/stage_if/p_inst_31_BRB65 cpu_t/stage_if/p_inst_31_BRB66 cpu_t/stage_if/p_inst_31_BRB67 cpu_t/stage_if/p_inst_31_BRB68 cpu_t/stage_if/p_inst_31_BRB69 cpu_t/stage_if/p_inst_31_BRB70 cpu_t/stage_if/p_inst_31_BRB71.
	Register(s) cpu_t/stage_if/p_inst_4 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_4_BRB0 cpu_t/stage_if/p_inst_4_BRB1 cpu_t/stage_if/p_inst_4_BRB2 cpu_t/stage_if/p_inst_4_BRB3 cpu_t/stage_if/p_inst_4_BRB4 cpu_t/stage_if/p_inst_4_BRB5 cpu_t/stage_if/p_inst_4_BRB6 cpu_t/stage_if/p_inst_4_BRB7 cpu_t/stage_if/p_inst_4_BRB8 cpu_t/stage_if/p_inst_4_BRB9 cpu_t/stage_if/p_inst_4_BRB10 cpu_t/stage_if/p_inst_4_BRB11 cpu_t/stage_if/p_inst_4_BRB12 cpu_t/stage_if/p_inst_4_BRB13 cpu_t/stage_if/p_inst_4_BRB14 cpu_t/stage_if/p_inst_4_BRB15 cpu_t/stage_if/p_inst_4_BRB16 cpu_t/stage_if/p_inst_4_BRB17 cpu_t/stage_if/p_inst_4_BRB18 cpu_t/stage_if/p_inst_4_BRB19 cpu_t/stage_if/p_inst_4_BRB20 cpu_t/stage_if/p_inst_4_BRB21 cpu_t/stage_if/p_inst_4_BRB22 cpu_t/stage_if/p_inst_4_BRB23 cpu_t/stage_if/p_inst_4_BRB24 cpu_t/stage_if/p_inst_4_BRB25 cpu_t/stage_if/p_inst_4_BRB26 cpu_t/stage_if/p_inst_4_BRB27 cpu_t/stage_if/p_inst_4_BRB28 cpu_t/stage_if/p_inst_4_BRB29 cpu_t/stage_if/p_inst_4_BRB30 cpu_t/stage_if/p_inst_4_BRB31
cpu_t/stage_if/p_inst_4_BRB32 cpu_t/stage_if/p_inst_4_BRB33 cpu_t/stage_if/p_inst_4_BRB34 cpu_t/stage_if/p_inst_4_BRB35 cpu_t/stage_if/p_inst_4_BRB36 cpu_t/stage_if/p_inst_4_BRB37 cpu_t/stage_if/p_inst_4_BRB38 cpu_t/stage_if/p_inst_4_BRB39 cpu_t/stage_if/p_inst_4_BRB40 cpu_t/stage_if/p_inst_4_BRB41 cpu_t/stage_if/p_inst_4_BRB42 cpu_t/stage_if/p_inst_4_BRB43 cpu_t/stage_if/p_inst_4_BRB44 cpu_t/stage_if/p_inst_4_BRB45 cpu_t/stage_if/p_inst_4_BRB46 cpu_t/stage_if/p_inst_4_BRB47 cpu_t/stage_if/p_inst_4_BRB48 cpu_t/stage_if/p_inst_4_BRB49 cpu_t/stage_if/p_inst_4_BRB50 cpu_t/stage_if/p_inst_4_BRB51 cpu_t/stage_if/p_inst_4_BRB52 cpu_t/stage_if/p_inst_4_BRB53 cpu_t/stage_if/p_inst_4_BRB54 cpu_t/stage_if/p_inst_4_BRB56 cpu_t/stage_if/p_inst_4_BRB57 cpu_t/stage_if/p_inst_4_BRB58 cpu_t/stage_if/p_inst_4_BRB59 cpu_t/stage_if/p_inst_4_BRB60 cpu_t/stage_if/p_inst_4_BRB61 cpu_t/stage_if/p_inst_4_BRB62 cpu_t/stage_if/p_inst_4_BRB63 cpu_t/stage_if/p_inst_4_BRB64 cpu_t/stage_if/p_inst_4_BRB65 cpu_t/stage_if/p_inst_4_BRB66
cpu_t/stage_if/p_inst_4_BRB67 cpu_t/stage_if/p_inst_4_BRB68 cpu_t/stage_if/p_inst_4_BRB69 cpu_t/stage_if/p_inst_4_BRB70 cpu_t/stage_if/p_inst_4_BRB71.
	Register(s) cpu_t/stage_if/p_inst_5 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_5_BRB0 cpu_t/stage_if/p_inst_5_BRB1 cpu_t/stage_if/p_inst_5_BRB2 cpu_t/stage_if/p_inst_5_BRB3 cpu_t/stage_if/p_inst_5_BRB4 cpu_t/stage_if/p_inst_5_BRB5 cpu_t/stage_if/p_inst_5_BRB6 cpu_t/stage_if/p_inst_5_BRB7 cpu_t/stage_if/p_inst_5_BRB8 cpu_t/stage_if/p_inst_5_BRB9 cpu_t/stage_if/p_inst_5_BRB10 cpu_t/stage_if/p_inst_5_BRB11 cpu_t/stage_if/p_inst_5_BRB12 cpu_t/stage_if/p_inst_5_BRB13 cpu_t/stage_if/p_inst_5_BRB14 cpu_t/stage_if/p_inst_5_BRB15 cpu_t/stage_if/p_inst_5_BRB16 cpu_t/stage_if/p_inst_5_BRB17 cpu_t/stage_if/p_inst_5_BRB18 cpu_t/stage_if/p_inst_5_BRB19 cpu_t/stage_if/p_inst_5_BRB20 cpu_t/stage_if/p_inst_5_BRB21 cpu_t/stage_if/p_inst_5_BRB22 cpu_t/stage_if/p_inst_5_BRB23 cpu_t/stage_if/p_inst_5_BRB24 cpu_t/stage_if/p_inst_5_BRB25 cpu_t/stage_if/p_inst_5_BRB26 cpu_t/stage_if/p_inst_5_BRB27 cpu_t/stage_if/p_inst_5_BRB28 cpu_t/stage_if/p_inst_5_BRB29 cpu_t/stage_if/p_inst_5_BRB30 cpu_t/stage_if/p_inst_5_BRB31
cpu_t/stage_if/p_inst_5_BRB32 cpu_t/stage_if/p_inst_5_BRB33 cpu_t/stage_if/p_inst_5_BRB34 cpu_t/stage_if/p_inst_5_BRB35 cpu_t/stage_if/p_inst_5_BRB36 cpu_t/stage_if/p_inst_5_BRB37 cpu_t/stage_if/p_inst_5_BRB38 cpu_t/stage_if/p_inst_5_BRB39 cpu_t/stage_if/p_inst_5_BRB40 cpu_t/stage_if/p_inst_5_BRB41 cpu_t/stage_if/p_inst_5_BRB42 cpu_t/stage_if/p_inst_5_BRB43 cpu_t/stage_if/p_inst_5_BRB44 cpu_t/stage_if/p_inst_5_BRB45 cpu_t/stage_if/p_inst_5_BRB46 cpu_t/stage_if/p_inst_5_BRB47 cpu_t/stage_if/p_inst_5_BRB48 cpu_t/stage_if/p_inst_5_BRB49 cpu_t/stage_if/p_inst_5_BRB50 cpu_t/stage_if/p_inst_5_BRB51 cpu_t/stage_if/p_inst_5_BRB52 cpu_t/stage_if/p_inst_5_BRB53 cpu_t/stage_if/p_inst_5_BRB54 cpu_t/stage_if/p_inst_5_BRB56 cpu_t/stage_if/p_inst_5_BRB57 cpu_t/stage_if/p_inst_5_BRB58 cpu_t/stage_if/p_inst_5_BRB59 cpu_t/stage_if/p_inst_5_BRB60 cpu_t/stage_if/p_inst_5_BRB61 cpu_t/stage_if/p_inst_5_BRB62 cpu_t/stage_if/p_inst_5_BRB63 cpu_t/stage_if/p_inst_5_BRB64 cpu_t/stage_if/p_inst_5_BRB65 cpu_t/stage_if/p_inst_5_BRB66
cpu_t/stage_if/p_inst_5_BRB67 cpu_t/stage_if/p_inst_5_BRB68 cpu_t/stage_if/p_inst_5_BRB69 cpu_t/stage_if/p_inst_5_BRB70 cpu_t/stage_if/p_inst_5_BRB71.
	Register(s) cpu_t/stage_if/p_inst_6 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_6_BRB0 cpu_t/stage_if/p_inst_6_BRB1 cpu_t/stage_if/p_inst_6_BRB2 cpu_t/stage_if/p_inst_6_BRB3 cpu_t/stage_if/p_inst_6_BRB4 cpu_t/stage_if/p_inst_6_BRB5 cpu_t/stage_if/p_inst_6_BRB6 cpu_t/stage_if/p_inst_6_BRB7 cpu_t/stage_if/p_inst_6_BRB8 cpu_t/stage_if/p_inst_6_BRB9 cpu_t/stage_if/p_inst_6_BRB10 cpu_t/stage_if/p_inst_6_BRB11 cpu_t/stage_if/p_inst_6_BRB12 cpu_t/stage_if/p_inst_6_BRB13 cpu_t/stage_if/p_inst_6_BRB14 cpu_t/stage_if/p_inst_6_BRB15 cpu_t/stage_if/p_inst_6_BRB16 cpu_t/stage_if/p_inst_6_BRB17 cpu_t/stage_if/p_inst_6_BRB18 cpu_t/stage_if/p_inst_6_BRB19 cpu_t/stage_if/p_inst_6_BRB20 cpu_t/stage_if/p_inst_6_BRB21 cpu_t/stage_if/p_inst_6_BRB22 cpu_t/stage_if/p_inst_6_BRB23 cpu_t/stage_if/p_inst_6_BRB24 cpu_t/stage_if/p_inst_6_BRB25 cpu_t/stage_if/p_inst_6_BRB26 cpu_t/stage_if/p_inst_6_BRB27 cpu_t/stage_if/p_inst_6_BRB28 cpu_t/stage_if/p_inst_6_BRB29 cpu_t/stage_if/p_inst_6_BRB30 cpu_t/stage_if/p_inst_6_BRB31
cpu_t/stage_if/p_inst_6_BRB32 cpu_t/stage_if/p_inst_6_BRB33 cpu_t/stage_if/p_inst_6_BRB34 cpu_t/stage_if/p_inst_6_BRB35 cpu_t/stage_if/p_inst_6_BRB36 cpu_t/stage_if/p_inst_6_BRB37 cpu_t/stage_if/p_inst_6_BRB38 cpu_t/stage_if/p_inst_6_BRB39 cpu_t/stage_if/p_inst_6_BRB40 cpu_t/stage_if/p_inst_6_BRB41 cpu_t/stage_if/p_inst_6_BRB42 cpu_t/stage_if/p_inst_6_BRB43 cpu_t/stage_if/p_inst_6_BRB44 cpu_t/stage_if/p_inst_6_BRB45 cpu_t/stage_if/p_inst_6_BRB46 cpu_t/stage_if/p_inst_6_BRB47 cpu_t/stage_if/p_inst_6_BRB48 cpu_t/stage_if/p_inst_6_BRB49 cpu_t/stage_if/p_inst_6_BRB50 cpu_t/stage_if/p_inst_6_BRB51 cpu_t/stage_if/p_inst_6_BRB52 cpu_t/stage_if/p_inst_6_BRB53 cpu_t/stage_if/p_inst_6_BRB54 cpu_t/stage_if/p_inst_6_BRB56 cpu_t/stage_if/p_inst_6_BRB57 cpu_t/stage_if/p_inst_6_BRB58 cpu_t/stage_if/p_inst_6_BRB59 cpu_t/stage_if/p_inst_6_BRB60 cpu_t/stage_if/p_inst_6_BRB61 cpu_t/stage_if/p_inst_6_BRB62 cpu_t/stage_if/p_inst_6_BRB63 cpu_t/stage_if/p_inst_6_BRB64 cpu_t/stage_if/p_inst_6_BRB65 cpu_t/stage_if/p_inst_6_BRB66
cpu_t/stage_if/p_inst_6_BRB67 cpu_t/stage_if/p_inst_6_BRB68 cpu_t/stage_if/p_inst_6_BRB69 cpu_t/stage_if/p_inst_6_BRB70 cpu_t/stage_if/p_inst_6_BRB71.
	Register(s) cpu_t/stage_if/p_inst_7 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_7_BRB0 cpu_t/stage_if/p_inst_7_BRB1 cpu_t/stage_if/p_inst_7_BRB2 cpu_t/stage_if/p_inst_7_BRB3 cpu_t/stage_if/p_inst_7_BRB4 cpu_t/stage_if/p_inst_7_BRB5 cpu_t/stage_if/p_inst_7_BRB6 cpu_t/stage_if/p_inst_7_BRB7 cpu_t/stage_if/p_inst_7_BRB8 cpu_t/stage_if/p_inst_7_BRB9 cpu_t/stage_if/p_inst_7_BRB10 cpu_t/stage_if/p_inst_7_BRB11 cpu_t/stage_if/p_inst_7_BRB12 cpu_t/stage_if/p_inst_7_BRB13 cpu_t/stage_if/p_inst_7_BRB14 cpu_t/stage_if/p_inst_7_BRB15 cpu_t/stage_if/p_inst_7_BRB16 cpu_t/stage_if/p_inst_7_BRB17 cpu_t/stage_if/p_inst_7_BRB18 cpu_t/stage_if/p_inst_7_BRB19 cpu_t/stage_if/p_inst_7_BRB20 cpu_t/stage_if/p_inst_7_BRB21 cpu_t/stage_if/p_inst_7_BRB22 cpu_t/stage_if/p_inst_7_BRB23 cpu_t/stage_if/p_inst_7_BRB24 cpu_t/stage_if/p_inst_7_BRB25 cpu_t/stage_if/p_inst_7_BRB26 cpu_t/stage_if/p_inst_7_BRB27 cpu_t/stage_if/p_inst_7_BRB28 cpu_t/stage_if/p_inst_7_BRB29 cpu_t/stage_if/p_inst_7_BRB30 cpu_t/stage_if/p_inst_7_BRB31
cpu_t/stage_if/p_inst_7_BRB32 cpu_t/stage_if/p_inst_7_BRB33 cpu_t/stage_if/p_inst_7_BRB34 cpu_t/stage_if/p_inst_7_BRB35 cpu_t/stage_if/p_inst_7_BRB36 cpu_t/stage_if/p_inst_7_BRB37 cpu_t/stage_if/p_inst_7_BRB38 cpu_t/stage_if/p_inst_7_BRB39 cpu_t/stage_if/p_inst_7_BRB40 cpu_t/stage_if/p_inst_7_BRB41 cpu_t/stage_if/p_inst_7_BRB42 cpu_t/stage_if/p_inst_7_BRB43 cpu_t/stage_if/p_inst_7_BRB44 cpu_t/stage_if/p_inst_7_BRB45 cpu_t/stage_if/p_inst_7_BRB46 cpu_t/stage_if/p_inst_7_BRB47 cpu_t/stage_if/p_inst_7_BRB48 cpu_t/stage_if/p_inst_7_BRB49 cpu_t/stage_if/p_inst_7_BRB50 cpu_t/stage_if/p_inst_7_BRB51 cpu_t/stage_if/p_inst_7_BRB52 cpu_t/stage_if/p_inst_7_BRB53 cpu_t/stage_if/p_inst_7_BRB54 cpu_t/stage_if/p_inst_7_BRB56 cpu_t/stage_if/p_inst_7_BRB57 cpu_t/stage_if/p_inst_7_BRB58 cpu_t/stage_if/p_inst_7_BRB59 cpu_t/stage_if/p_inst_7_BRB60 cpu_t/stage_if/p_inst_7_BRB61 cpu_t/stage_if/p_inst_7_BRB62 cpu_t/stage_if/p_inst_7_BRB63 cpu_t/stage_if/p_inst_7_BRB64 cpu_t/stage_if/p_inst_7_BRB65 cpu_t/stage_if/p_inst_7_BRB66
cpu_t/stage_if/p_inst_7_BRB67 cpu_t/stage_if/p_inst_7_BRB68 cpu_t/stage_if/p_inst_7_BRB69 cpu_t/stage_if/p_inst_7_BRB70 cpu_t/stage_if/p_inst_7_BRB71.
	Register(s) cpu_t/stage_if/p_inst_8 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_8_BRB0 cpu_t/stage_if/p_inst_8_BRB1 cpu_t/stage_if/p_inst_8_BRB2 cpu_t/stage_if/p_inst_8_BRB3 cpu_t/stage_if/p_inst_8_BRB4 cpu_t/stage_if/p_inst_8_BRB5 cpu_t/stage_if/p_inst_8_BRB6 cpu_t/stage_if/p_inst_8_BRB7 cpu_t/stage_if/p_inst_8_BRB8 cpu_t/stage_if/p_inst_8_BRB9 cpu_t/stage_if/p_inst_8_BRB10 cpu_t/stage_if/p_inst_8_BRB11 cpu_t/stage_if/p_inst_8_BRB12 cpu_t/stage_if/p_inst_8_BRB13 cpu_t/stage_if/p_inst_8_BRB14 cpu_t/stage_if/p_inst_8_BRB15 cpu_t/stage_if/p_inst_8_BRB16 cpu_t/stage_if/p_inst_8_BRB17 cpu_t/stage_if/p_inst_8_BRB18 cpu_t/stage_if/p_inst_8_BRB19 cpu_t/stage_if/p_inst_8_BRB20 cpu_t/stage_if/p_inst_8_BRB21 cpu_t/stage_if/p_inst_8_BRB22 cpu_t/stage_if/p_inst_8_BRB23 cpu_t/stage_if/p_inst_8_BRB24 cpu_t/stage_if/p_inst_8_BRB25 cpu_t/stage_if/p_inst_8_BRB26 cpu_t/stage_if/p_inst_8_BRB27 cpu_t/stage_if/p_inst_8_BRB28 cpu_t/stage_if/p_inst_8_BRB29 cpu_t/stage_if/p_inst_8_BRB30 cpu_t/stage_if/p_inst_8_BRB31
cpu_t/stage_if/p_inst_8_BRB32 cpu_t/stage_if/p_inst_8_BRB33 cpu_t/stage_if/p_inst_8_BRB34 cpu_t/stage_if/p_inst_8_BRB35 cpu_t/stage_if/p_inst_8_BRB36 cpu_t/stage_if/p_inst_8_BRB37 cpu_t/stage_if/p_inst_8_BRB38 cpu_t/stage_if/p_inst_8_BRB39 cpu_t/stage_if/p_inst_8_BRB40 cpu_t/stage_if/p_inst_8_BRB41 cpu_t/stage_if/p_inst_8_BRB42 cpu_t/stage_if/p_inst_8_BRB43 cpu_t/stage_if/p_inst_8_BRB44 cpu_t/stage_if/p_inst_8_BRB45 cpu_t/stage_if/p_inst_8_BRB46 cpu_t/stage_if/p_inst_8_BRB47 cpu_t/stage_if/p_inst_8_BRB48 cpu_t/stage_if/p_inst_8_BRB49 cpu_t/stage_if/p_inst_8_BRB50 cpu_t/stage_if/p_inst_8_BRB51 cpu_t/stage_if/p_inst_8_BRB52 cpu_t/stage_if/p_inst_8_BRB53 cpu_t/stage_if/p_inst_8_BRB54 cpu_t/stage_if/p_inst_8_BRB56 cpu_t/stage_if/p_inst_8_BRB57 cpu_t/stage_if/p_inst_8_BRB58 cpu_t/stage_if/p_inst_8_BRB59 cpu_t/stage_if/p_inst_8_BRB60 cpu_t/stage_if/p_inst_8_BRB61 cpu_t/stage_if/p_inst_8_BRB62 cpu_t/stage_if/p_inst_8_BRB63 cpu_t/stage_if/p_inst_8_BRB64 cpu_t/stage_if/p_inst_8_BRB65 cpu_t/stage_if/p_inst_8_BRB66
cpu_t/stage_if/p_inst_8_BRB67 cpu_t/stage_if/p_inst_8_BRB68 cpu_t/stage_if/p_inst_8_BRB69 cpu_t/stage_if/p_inst_8_BRB70 cpu_t/stage_if/p_inst_8_BRB71.
	Register(s) cpu_t/stage_if/p_inst_9 has(ve) been backward balanced into : cpu_t/stage_if/p_inst_9_BRB0 cpu_t/stage_if/p_inst_9_BRB1 cpu_t/stage_if/p_inst_9_BRB2 cpu_t/stage_if/p_inst_9_BRB3 cpu_t/stage_if/p_inst_9_BRB4 cpu_t/stage_if/p_inst_9_BRB5 cpu_t/stage_if/p_inst_9_BRB6 cpu_t/stage_if/p_inst_9_BRB7 cpu_t/stage_if/p_inst_9_BRB8 cpu_t/stage_if/p_inst_9_BRB9 cpu_t/stage_if/p_inst_9_BRB10 cpu_t/stage_if/p_inst_9_BRB11 cpu_t/stage_if/p_inst_9_BRB12 cpu_t/stage_if/p_inst_9_BRB13 cpu_t/stage_if/p_inst_9_BRB14 cpu_t/stage_if/p_inst_9_BRB15 cpu_t/stage_if/p_inst_9_BRB16 cpu_t/stage_if/p_inst_9_BRB17 cpu_t/stage_if/p_inst_9_BRB18 cpu_t/stage_if/p_inst_9_BRB19 cpu_t/stage_if/p_inst_9_BRB20 cpu_t/stage_if/p_inst_9_BRB21 cpu_t/stage_if/p_inst_9_BRB22 cpu_t/stage_if/p_inst_9_BRB23 cpu_t/stage_if/p_inst_9_BRB24 cpu_t/stage_if/p_inst_9_BRB25 cpu_t/stage_if/p_inst_9_BRB26 cpu_t/stage_if/p_inst_9_BRB27 cpu_t/stage_if/p_inst_9_BRB28 cpu_t/stage_if/p_inst_9_BRB29 cpu_t/stage_if/p_inst_9_BRB30 cpu_t/stage_if/p_inst_9_BRB31
cpu_t/stage_if/p_inst_9_BRB32 cpu_t/stage_if/p_inst_9_BRB33 cpu_t/stage_if/p_inst_9_BRB34 cpu_t/stage_if/p_inst_9_BRB35 cpu_t/stage_if/p_inst_9_BRB36 cpu_t/stage_if/p_inst_9_BRB37 cpu_t/stage_if/p_inst_9_BRB38 cpu_t/stage_if/p_inst_9_BRB39 cpu_t/stage_if/p_inst_9_BRB40 cpu_t/stage_if/p_inst_9_BRB41 cpu_t/stage_if/p_inst_9_BRB42 cpu_t/stage_if/p_inst_9_BRB43 cpu_t/stage_if/p_inst_9_BRB44 cpu_t/stage_if/p_inst_9_BRB45 cpu_t/stage_if/p_inst_9_BRB46 cpu_t/stage_if/p_inst_9_BRB47 cpu_t/stage_if/p_inst_9_BRB48 cpu_t/stage_if/p_inst_9_BRB49 cpu_t/stage_if/p_inst_9_BRB50 cpu_t/stage_if/p_inst_9_BRB51 cpu_t/stage_if/p_inst_9_BRB52 cpu_t/stage_if/p_inst_9_BRB53 cpu_t/stage_if/p_inst_9_BRB54 cpu_t/stage_if/p_inst_9_BRB56 cpu_t/stage_if/p_inst_9_BRB57 cpu_t/stage_if/p_inst_9_BRB58 cpu_t/stage_if/p_inst_9_BRB59 cpu_t/stage_if/p_inst_9_BRB60 cpu_t/stage_if/p_inst_9_BRB61 cpu_t/stage_if/p_inst_9_BRB62 cpu_t/stage_if/p_inst_9_BRB63 cpu_t/stage_if/p_inst_9_BRB64 cpu_t/stage_if/p_inst_9_BRB65 cpu_t/stage_if/p_inst_9_BRB66
cpu_t/stage_if/p_inst_9_BRB67 cpu_t/stage_if/p_inst_9_BRB68 cpu_t/stage_if/p_inst_9_BRB69 cpu_t/stage_if/p_inst_9_BRB70 cpu_t/stage_if/p_inst_9_BRB71.
	Register(s) cpu_t/stage_if/p_pc_0 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_0_BRB0 cpu_t/stage_if/p_pc_0_BRB1 cpu_t/stage_if/p_pc_0_BRB2 cpu_t/stage_if/p_pc_0_BRB3 cpu_t/stage_if/p_pc_0_BRB4 cpu_t/stage_if/p_pc_0_BRB5 cpu_t/stage_if/p_pc_0_BRB6 cpu_t/stage_if/p_pc_0_BRB7 cpu_t/stage_if/p_pc_0_BRB8 cpu_t/stage_if/p_pc_0_BRB9 cpu_t/stage_if/p_pc_0_BRB10 cpu_t/stage_if/p_pc_0_BRB11 cpu_t/stage_if/p_pc_0_BRB12 cpu_t/stage_if/p_pc_0_BRB13 cpu_t/stage_if/p_pc_0_BRB14 cpu_t/stage_if/p_pc_0_BRB15 cpu_t/stage_if/p_pc_0_BRB16 cpu_t/stage_if/p_pc_0_BRB17 cpu_t/stage_if/p_pc_0_BRB18 cpu_t/stage_if/p_pc_0_BRB19 cpu_t/stage_if/p_pc_0_BRB20 cpu_t/stage_if/p_pc_0_BRB21 cpu_t/stage_if/p_pc_0_BRB22 cpu_t/stage_if/p_pc_0_BRB23 cpu_t/stage_if/p_pc_0_BRB24 cpu_t/stage_if/p_pc_0_BRB25 cpu_t/stage_if/p_pc_0_BRB27 cpu_t/stage_if/p_pc_0_BRB28 cpu_t/stage_if/p_pc_0_BRB29 cpu_t/stage_if/p_pc_0_BRB30 cpu_t/stage_if/p_pc_0_BRB31 cpu_t/stage_if/p_pc_0_BRB32 cpu_t/stage_if/p_pc_0_BRB33 cpu_t/stage_if/p_pc_0_BRB34
cpu_t/stage_if/p_pc_0_BRB35 cpu_t/stage_if/p_pc_0_BRB36.
	Register(s) cpu_t/stage_if/p_pc_1 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_1_BRB0 cpu_t/stage_if/p_pc_1_BRB1 cpu_t/stage_if/p_pc_1_BRB2 cpu_t/stage_if/p_pc_1_BRB3 cpu_t/stage_if/p_pc_1_BRB4 cpu_t/stage_if/p_pc_1_BRB5 cpu_t/stage_if/p_pc_1_BRB6 cpu_t/stage_if/p_pc_1_BRB7 cpu_t/stage_if/p_pc_1_BRB8 cpu_t/stage_if/p_pc_1_BRB9 cpu_t/stage_if/p_pc_1_BRB10 cpu_t/stage_if/p_pc_1_BRB11 cpu_t/stage_if/p_pc_1_BRB12 cpu_t/stage_if/p_pc_1_BRB13 cpu_t/stage_if/p_pc_1_BRB14 cpu_t/stage_if/p_pc_1_BRB15 cpu_t/stage_if/p_pc_1_BRB16 cpu_t/stage_if/p_pc_1_BRB17 cpu_t/stage_if/p_pc_1_BRB18 cpu_t/stage_if/p_pc_1_BRB19 cpu_t/stage_if/p_pc_1_BRB20 cpu_t/stage_if/p_pc_1_BRB21 cpu_t/stage_if/p_pc_1_BRB22 cpu_t/stage_if/p_pc_1_BRB23 cpu_t/stage_if/p_pc_1_BRB24 cpu_t/stage_if/p_pc_1_BRB25 cpu_t/stage_if/p_pc_1_BRB27 cpu_t/stage_if/p_pc_1_BRB28 cpu_t/stage_if/p_pc_1_BRB29 cpu_t/stage_if/p_pc_1_BRB30 cpu_t/stage_if/p_pc_1_BRB31 cpu_t/stage_if/p_pc_1_BRB32 cpu_t/stage_if/p_pc_1_BRB33 cpu_t/stage_if/p_pc_1_BRB34
cpu_t/stage_if/p_pc_1_BRB35 cpu_t/stage_if/p_pc_1_BRB36.
	Register(s) cpu_t/stage_if/p_pc_10 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_10_BRB0 cpu_t/stage_if/p_pc_10_BRB1 cpu_t/stage_if/p_pc_10_BRB2 cpu_t/stage_if/p_pc_10_BRB3 cpu_t/stage_if/p_pc_10_BRB4 cpu_t/stage_if/p_pc_10_BRB5 cpu_t/stage_if/p_pc_10_BRB6 cpu_t/stage_if/p_pc_10_BRB7 cpu_t/stage_if/p_pc_10_BRB8 cpu_t/stage_if/p_pc_10_BRB9 cpu_t/stage_if/p_pc_10_BRB10 cpu_t/stage_if/p_pc_10_BRB11 cpu_t/stage_if/p_pc_10_BRB12 cpu_t/stage_if/p_pc_10_BRB13 cpu_t/stage_if/p_pc_10_BRB14 cpu_t/stage_if/p_pc_10_BRB15 cpu_t/stage_if/p_pc_10_BRB16 cpu_t/stage_if/p_pc_10_BRB17 cpu_t/stage_if/p_pc_10_BRB18 cpu_t/stage_if/p_pc_10_BRB19 cpu_t/stage_if/p_pc_10_BRB20 cpu_t/stage_if/p_pc_10_BRB21 cpu_t/stage_if/p_pc_10_BRB22 cpu_t/stage_if/p_pc_10_BRB23 cpu_t/stage_if/p_pc_10_BRB24 cpu_t/stage_if/p_pc_10_BRB25 cpu_t/stage_if/p_pc_10_BRB27 cpu_t/stage_if/p_pc_10_BRB28 cpu_t/stage_if/p_pc_10_BRB29 cpu_t/stage_if/p_pc_10_BRB30 cpu_t/stage_if/p_pc_10_BRB31 cpu_t/stage_if/p_pc_10_BRB32 cpu_t/stage_if/p_pc_10_BRB33
cpu_t/stage_if/p_pc_10_BRB34 cpu_t/stage_if/p_pc_10_BRB35 cpu_t/stage_if/p_pc_10_BRB36.
	Register(s) cpu_t/stage_if/p_pc_11 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_11_BRB0 cpu_t/stage_if/p_pc_11_BRB1 cpu_t/stage_if/p_pc_11_BRB2 cpu_t/stage_if/p_pc_11_BRB3 cpu_t/stage_if/p_pc_11_BRB4 cpu_t/stage_if/p_pc_11_BRB5 cpu_t/stage_if/p_pc_11_BRB6 cpu_t/stage_if/p_pc_11_BRB7 cpu_t/stage_if/p_pc_11_BRB8 cpu_t/stage_if/p_pc_11_BRB9 cpu_t/stage_if/p_pc_11_BRB10 cpu_t/stage_if/p_pc_11_BRB11 cpu_t/stage_if/p_pc_11_BRB12 cpu_t/stage_if/p_pc_11_BRB13 cpu_t/stage_if/p_pc_11_BRB14 cpu_t/stage_if/p_pc_11_BRB15 cpu_t/stage_if/p_pc_11_BRB16 cpu_t/stage_if/p_pc_11_BRB17 cpu_t/stage_if/p_pc_11_BRB18 cpu_t/stage_if/p_pc_11_BRB19 cpu_t/stage_if/p_pc_11_BRB20 cpu_t/stage_if/p_pc_11_BRB21 cpu_t/stage_if/p_pc_11_BRB22 cpu_t/stage_if/p_pc_11_BRB23 cpu_t/stage_if/p_pc_11_BRB24 cpu_t/stage_if/p_pc_11_BRB25 cpu_t/stage_if/p_pc_11_BRB27 cpu_t/stage_if/p_pc_11_BRB28 cpu_t/stage_if/p_pc_11_BRB29 cpu_t/stage_if/p_pc_11_BRB30 cpu_t/stage_if/p_pc_11_BRB31 cpu_t/stage_if/p_pc_11_BRB32 cpu_t/stage_if/p_pc_11_BRB33
cpu_t/stage_if/p_pc_11_BRB34 cpu_t/stage_if/p_pc_11_BRB35 cpu_t/stage_if/p_pc_11_BRB36.
	Register(s) cpu_t/stage_if/p_pc_12 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_12_BRB0 cpu_t/stage_if/p_pc_12_BRB1 cpu_t/stage_if/p_pc_12_BRB2 cpu_t/stage_if/p_pc_12_BRB3 cpu_t/stage_if/p_pc_12_BRB4 cpu_t/stage_if/p_pc_12_BRB5 cpu_t/stage_if/p_pc_12_BRB6 cpu_t/stage_if/p_pc_12_BRB7 cpu_t/stage_if/p_pc_12_BRB8 cpu_t/stage_if/p_pc_12_BRB9 cpu_t/stage_if/p_pc_12_BRB10 cpu_t/stage_if/p_pc_12_BRB11 cpu_t/stage_if/p_pc_12_BRB12 cpu_t/stage_if/p_pc_12_BRB13 cpu_t/stage_if/p_pc_12_BRB14 cpu_t/stage_if/p_pc_12_BRB15 cpu_t/stage_if/p_pc_12_BRB16 cpu_t/stage_if/p_pc_12_BRB17 cpu_t/stage_if/p_pc_12_BRB18 cpu_t/stage_if/p_pc_12_BRB19 cpu_t/stage_if/p_pc_12_BRB20 cpu_t/stage_if/p_pc_12_BRB21 cpu_t/stage_if/p_pc_12_BRB22 cpu_t/stage_if/p_pc_12_BRB23 cpu_t/stage_if/p_pc_12_BRB24 cpu_t/stage_if/p_pc_12_BRB25 cpu_t/stage_if/p_pc_12_BRB27 cpu_t/stage_if/p_pc_12_BRB28 cpu_t/stage_if/p_pc_12_BRB29 cpu_t/stage_if/p_pc_12_BRB30 cpu_t/stage_if/p_pc_12_BRB31 cpu_t/stage_if/p_pc_12_BRB32 cpu_t/stage_if/p_pc_12_BRB33
cpu_t/stage_if/p_pc_12_BRB34 cpu_t/stage_if/p_pc_12_BRB35 cpu_t/stage_if/p_pc_12_BRB36.
	Register(s) cpu_t/stage_if/p_pc_13 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_13_BRB0 cpu_t/stage_if/p_pc_13_BRB1 cpu_t/stage_if/p_pc_13_BRB2 cpu_t/stage_if/p_pc_13_BRB3 cpu_t/stage_if/p_pc_13_BRB4 cpu_t/stage_if/p_pc_13_BRB5 cpu_t/stage_if/p_pc_13_BRB6 cpu_t/stage_if/p_pc_13_BRB7 cpu_t/stage_if/p_pc_13_BRB8 cpu_t/stage_if/p_pc_13_BRB9 cpu_t/stage_if/p_pc_13_BRB10 cpu_t/stage_if/p_pc_13_BRB11 cpu_t/stage_if/p_pc_13_BRB12 cpu_t/stage_if/p_pc_13_BRB13 cpu_t/stage_if/p_pc_13_BRB14 cpu_t/stage_if/p_pc_13_BRB15 cpu_t/stage_if/p_pc_13_BRB16 cpu_t/stage_if/p_pc_13_BRB17 cpu_t/stage_if/p_pc_13_BRB18 cpu_t/stage_if/p_pc_13_BRB19 cpu_t/stage_if/p_pc_13_BRB20 cpu_t/stage_if/p_pc_13_BRB21 cpu_t/stage_if/p_pc_13_BRB22 cpu_t/stage_if/p_pc_13_BRB23 cpu_t/stage_if/p_pc_13_BRB24 cpu_t/stage_if/p_pc_13_BRB25 cpu_t/stage_if/p_pc_13_BRB27 cpu_t/stage_if/p_pc_13_BRB28 cpu_t/stage_if/p_pc_13_BRB29 cpu_t/stage_if/p_pc_13_BRB30 cpu_t/stage_if/p_pc_13_BRB31 cpu_t/stage_if/p_pc_13_BRB32 cpu_t/stage_if/p_pc_13_BRB33
cpu_t/stage_if/p_pc_13_BRB34 cpu_t/stage_if/p_pc_13_BRB35 cpu_t/stage_if/p_pc_13_BRB36.
	Register(s) cpu_t/stage_if/p_pc_14 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_14_BRB0 cpu_t/stage_if/p_pc_14_BRB1 cpu_t/stage_if/p_pc_14_BRB2 cpu_t/stage_if/p_pc_14_BRB3 cpu_t/stage_if/p_pc_14_BRB4 cpu_t/stage_if/p_pc_14_BRB5 cpu_t/stage_if/p_pc_14_BRB6 cpu_t/stage_if/p_pc_14_BRB7 cpu_t/stage_if/p_pc_14_BRB8 cpu_t/stage_if/p_pc_14_BRB9 cpu_t/stage_if/p_pc_14_BRB10 cpu_t/stage_if/p_pc_14_BRB11 cpu_t/stage_if/p_pc_14_BRB12 cpu_t/stage_if/p_pc_14_BRB13 cpu_t/stage_if/p_pc_14_BRB14 cpu_t/stage_if/p_pc_14_BRB15 cpu_t/stage_if/p_pc_14_BRB16 cpu_t/stage_if/p_pc_14_BRB17 cpu_t/stage_if/p_pc_14_BRB18 cpu_t/stage_if/p_pc_14_BRB19 cpu_t/stage_if/p_pc_14_BRB20 cpu_t/stage_if/p_pc_14_BRB21 cpu_t/stage_if/p_pc_14_BRB22 cpu_t/stage_if/p_pc_14_BRB23 cpu_t/stage_if/p_pc_14_BRB24 cpu_t/stage_if/p_pc_14_BRB25 cpu_t/stage_if/p_pc_14_BRB27 cpu_t/stage_if/p_pc_14_BRB28 cpu_t/stage_if/p_pc_14_BRB29 cpu_t/stage_if/p_pc_14_BRB30 cpu_t/stage_if/p_pc_14_BRB31 cpu_t/stage_if/p_pc_14_BRB32 cpu_t/stage_if/p_pc_14_BRB33
cpu_t/stage_if/p_pc_14_BRB34 cpu_t/stage_if/p_pc_14_BRB35 cpu_t/stage_if/p_pc_14_BRB36.
	Register(s) cpu_t/stage_if/p_pc_15 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_15_BRB0 cpu_t/stage_if/p_pc_15_BRB1 cpu_t/stage_if/p_pc_15_BRB2 cpu_t/stage_if/p_pc_15_BRB3 cpu_t/stage_if/p_pc_15_BRB4 cpu_t/stage_if/p_pc_15_BRB5 cpu_t/stage_if/p_pc_15_BRB6 cpu_t/stage_if/p_pc_15_BRB7 cpu_t/stage_if/p_pc_15_BRB8 cpu_t/stage_if/p_pc_15_BRB9 cpu_t/stage_if/p_pc_15_BRB10 cpu_t/stage_if/p_pc_15_BRB11 cpu_t/stage_if/p_pc_15_BRB12 cpu_t/stage_if/p_pc_15_BRB13 cpu_t/stage_if/p_pc_15_BRB14 cpu_t/stage_if/p_pc_15_BRB15 cpu_t/stage_if/p_pc_15_BRB16 cpu_t/stage_if/p_pc_15_BRB17 cpu_t/stage_if/p_pc_15_BRB18 cpu_t/stage_if/p_pc_15_BRB19 cpu_t/stage_if/p_pc_15_BRB20 cpu_t/stage_if/p_pc_15_BRB21 cpu_t/stage_if/p_pc_15_BRB22 cpu_t/stage_if/p_pc_15_BRB23 cpu_t/stage_if/p_pc_15_BRB24 cpu_t/stage_if/p_pc_15_BRB25 cpu_t/stage_if/p_pc_15_BRB27 cpu_t/stage_if/p_pc_15_BRB28 cpu_t/stage_if/p_pc_15_BRB29 cpu_t/stage_if/p_pc_15_BRB30 cpu_t/stage_if/p_pc_15_BRB31 cpu_t/stage_if/p_pc_15_BRB32 cpu_t/stage_if/p_pc_15_BRB33
cpu_t/stage_if/p_pc_15_BRB34 cpu_t/stage_if/p_pc_15_BRB35 cpu_t/stage_if/p_pc_15_BRB36.
	Register(s) cpu_t/stage_if/p_pc_16 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_16_BRB0 cpu_t/stage_if/p_pc_16_BRB1 cpu_t/stage_if/p_pc_16_BRB2 cpu_t/stage_if/p_pc_16_BRB3 cpu_t/stage_if/p_pc_16_BRB4 cpu_t/stage_if/p_pc_16_BRB5 cpu_t/stage_if/p_pc_16_BRB6 cpu_t/stage_if/p_pc_16_BRB7 cpu_t/stage_if/p_pc_16_BRB8 cpu_t/stage_if/p_pc_16_BRB9 cpu_t/stage_if/p_pc_16_BRB10 cpu_t/stage_if/p_pc_16_BRB11 cpu_t/stage_if/p_pc_16_BRB12 cpu_t/stage_if/p_pc_16_BRB13 cpu_t/stage_if/p_pc_16_BRB14 cpu_t/stage_if/p_pc_16_BRB15 cpu_t/stage_if/p_pc_16_BRB16 cpu_t/stage_if/p_pc_16_BRB17 cpu_t/stage_if/p_pc_16_BRB18 cpu_t/stage_if/p_pc_16_BRB19 cpu_t/stage_if/p_pc_16_BRB20 cpu_t/stage_if/p_pc_16_BRB21 cpu_t/stage_if/p_pc_16_BRB22 cpu_t/stage_if/p_pc_16_BRB23 cpu_t/stage_if/p_pc_16_BRB24 cpu_t/stage_if/p_pc_16_BRB25 cpu_t/stage_if/p_pc_16_BRB27 cpu_t/stage_if/p_pc_16_BRB28 cpu_t/stage_if/p_pc_16_BRB29 cpu_t/stage_if/p_pc_16_BRB30 cpu_t/stage_if/p_pc_16_BRB31 cpu_t/stage_if/p_pc_16_BRB32 cpu_t/stage_if/p_pc_16_BRB33
cpu_t/stage_if/p_pc_16_BRB34 cpu_t/stage_if/p_pc_16_BRB35 cpu_t/stage_if/p_pc_16_BRB36.
	Register(s) cpu_t/stage_if/p_pc_17 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_17_BRB0 cpu_t/stage_if/p_pc_17_BRB1 cpu_t/stage_if/p_pc_17_BRB2 cpu_t/stage_if/p_pc_17_BRB3 cpu_t/stage_if/p_pc_17_BRB4 cpu_t/stage_if/p_pc_17_BRB5 cpu_t/stage_if/p_pc_17_BRB6 cpu_t/stage_if/p_pc_17_BRB7 cpu_t/stage_if/p_pc_17_BRB8 cpu_t/stage_if/p_pc_17_BRB9 cpu_t/stage_if/p_pc_17_BRB10 cpu_t/stage_if/p_pc_17_BRB11 cpu_t/stage_if/p_pc_17_BRB12 cpu_t/stage_if/p_pc_17_BRB13 cpu_t/stage_if/p_pc_17_BRB14 cpu_t/stage_if/p_pc_17_BRB15 cpu_t/stage_if/p_pc_17_BRB16 cpu_t/stage_if/p_pc_17_BRB17 cpu_t/stage_if/p_pc_17_BRB18 cpu_t/stage_if/p_pc_17_BRB19 cpu_t/stage_if/p_pc_17_BRB20 cpu_t/stage_if/p_pc_17_BRB21 cpu_t/stage_if/p_pc_17_BRB22 cpu_t/stage_if/p_pc_17_BRB23 cpu_t/stage_if/p_pc_17_BRB24 cpu_t/stage_if/p_pc_17_BRB25 cpu_t/stage_if/p_pc_17_BRB27 cpu_t/stage_if/p_pc_17_BRB28 cpu_t/stage_if/p_pc_17_BRB29 cpu_t/stage_if/p_pc_17_BRB30 cpu_t/stage_if/p_pc_17_BRB31 cpu_t/stage_if/p_pc_17_BRB32 cpu_t/stage_if/p_pc_17_BRB33
cpu_t/stage_if/p_pc_17_BRB34 cpu_t/stage_if/p_pc_17_BRB35 cpu_t/stage_if/p_pc_17_BRB36.
	Register(s) cpu_t/stage_if/p_pc_18 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_18_BRB0 cpu_t/stage_if/p_pc_18_BRB1 cpu_t/stage_if/p_pc_18_BRB2 cpu_t/stage_if/p_pc_18_BRB3 cpu_t/stage_if/p_pc_18_BRB4 cpu_t/stage_if/p_pc_18_BRB5 cpu_t/stage_if/p_pc_18_BRB6 cpu_t/stage_if/p_pc_18_BRB7 cpu_t/stage_if/p_pc_18_BRB8 cpu_t/stage_if/p_pc_18_BRB9 cpu_t/stage_if/p_pc_18_BRB10 cpu_t/stage_if/p_pc_18_BRB11 cpu_t/stage_if/p_pc_18_BRB12 cpu_t/stage_if/p_pc_18_BRB13 cpu_t/stage_if/p_pc_18_BRB14 cpu_t/stage_if/p_pc_18_BRB15 cpu_t/stage_if/p_pc_18_BRB16 cpu_t/stage_if/p_pc_18_BRB17 cpu_t/stage_if/p_pc_18_BRB18 cpu_t/stage_if/p_pc_18_BRB19 cpu_t/stage_if/p_pc_18_BRB20 cpu_t/stage_if/p_pc_18_BRB21 cpu_t/stage_if/p_pc_18_BRB22 cpu_t/stage_if/p_pc_18_BRB23 cpu_t/stage_if/p_pc_18_BRB24 cpu_t/stage_if/p_pc_18_BRB25 cpu_t/stage_if/p_pc_18_BRB27 cpu_t/stage_if/p_pc_18_BRB28 cpu_t/stage_if/p_pc_18_BRB29 cpu_t/stage_if/p_pc_18_BRB30 cpu_t/stage_if/p_pc_18_BRB31 cpu_t/stage_if/p_pc_18_BRB32 cpu_t/stage_if/p_pc_18_BRB33
cpu_t/stage_if/p_pc_18_BRB34 cpu_t/stage_if/p_pc_18_BRB35 cpu_t/stage_if/p_pc_18_BRB36.
	Register(s) cpu_t/stage_if/p_pc_19 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_19_BRB0 cpu_t/stage_if/p_pc_19_BRB1 cpu_t/stage_if/p_pc_19_BRB2 cpu_t/stage_if/p_pc_19_BRB3 cpu_t/stage_if/p_pc_19_BRB4 cpu_t/stage_if/p_pc_19_BRB5 cpu_t/stage_if/p_pc_19_BRB6 cpu_t/stage_if/p_pc_19_BRB7 cpu_t/stage_if/p_pc_19_BRB8 cpu_t/stage_if/p_pc_19_BRB9 cpu_t/stage_if/p_pc_19_BRB10 cpu_t/stage_if/p_pc_19_BRB11 cpu_t/stage_if/p_pc_19_BRB12 cpu_t/stage_if/p_pc_19_BRB13 cpu_t/stage_if/p_pc_19_BRB14 cpu_t/stage_if/p_pc_19_BRB15 cpu_t/stage_if/p_pc_19_BRB16 cpu_t/stage_if/p_pc_19_BRB17 cpu_t/stage_if/p_pc_19_BRB18 cpu_t/stage_if/p_pc_19_BRB19 cpu_t/stage_if/p_pc_19_BRB20 cpu_t/stage_if/p_pc_19_BRB21 cpu_t/stage_if/p_pc_19_BRB22 cpu_t/stage_if/p_pc_19_BRB23 cpu_t/stage_if/p_pc_19_BRB24 cpu_t/stage_if/p_pc_19_BRB25 cpu_t/stage_if/p_pc_19_BRB27 cpu_t/stage_if/p_pc_19_BRB28 cpu_t/stage_if/p_pc_19_BRB29 cpu_t/stage_if/p_pc_19_BRB30 cpu_t/stage_if/p_pc_19_BRB31 cpu_t/stage_if/p_pc_19_BRB32 cpu_t/stage_if/p_pc_19_BRB33
cpu_t/stage_if/p_pc_19_BRB34 cpu_t/stage_if/p_pc_19_BRB35 cpu_t/stage_if/p_pc_19_BRB36.
	Register(s) cpu_t/stage_if/p_pc_2 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_2_BRB0 cpu_t/stage_if/p_pc_2_BRB1 cpu_t/stage_if/p_pc_2_BRB2 cpu_t/stage_if/p_pc_2_BRB3 cpu_t/stage_if/p_pc_2_BRB4 cpu_t/stage_if/p_pc_2_BRB5 cpu_t/stage_if/p_pc_2_BRB6 cpu_t/stage_if/p_pc_2_BRB7 cpu_t/stage_if/p_pc_2_BRB8 cpu_t/stage_if/p_pc_2_BRB9 cpu_t/stage_if/p_pc_2_BRB10 cpu_t/stage_if/p_pc_2_BRB11 cpu_t/stage_if/p_pc_2_BRB12 cpu_t/stage_if/p_pc_2_BRB13 cpu_t/stage_if/p_pc_2_BRB14 cpu_t/stage_if/p_pc_2_BRB15 cpu_t/stage_if/p_pc_2_BRB16 cpu_t/stage_if/p_pc_2_BRB17 cpu_t/stage_if/p_pc_2_BRB18 cpu_t/stage_if/p_pc_2_BRB19 cpu_t/stage_if/p_pc_2_BRB20 cpu_t/stage_if/p_pc_2_BRB21 cpu_t/stage_if/p_pc_2_BRB22 cpu_t/stage_if/p_pc_2_BRB23 cpu_t/stage_if/p_pc_2_BRB24 cpu_t/stage_if/p_pc_2_BRB25 cpu_t/stage_if/p_pc_2_BRB27 cpu_t/stage_if/p_pc_2_BRB28 cpu_t/stage_if/p_pc_2_BRB29 cpu_t/stage_if/p_pc_2_BRB30 cpu_t/stage_if/p_pc_2_BRB31 cpu_t/stage_if/p_pc_2_BRB32 cpu_t/stage_if/p_pc_2_BRB33 cpu_t/stage_if/p_pc_2_BRB34
cpu_t/stage_if/p_pc_2_BRB35 cpu_t/stage_if/p_pc_2_BRB36.
	Register(s) cpu_t/stage_if/p_pc_20 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_20_BRB0 cpu_t/stage_if/p_pc_20_BRB1 cpu_t/stage_if/p_pc_20_BRB2 cpu_t/stage_if/p_pc_20_BRB3 cpu_t/stage_if/p_pc_20_BRB4 cpu_t/stage_if/p_pc_20_BRB5 cpu_t/stage_if/p_pc_20_BRB6 cpu_t/stage_if/p_pc_20_BRB7 cpu_t/stage_if/p_pc_20_BRB8 cpu_t/stage_if/p_pc_20_BRB9 cpu_t/stage_if/p_pc_20_BRB10 cpu_t/stage_if/p_pc_20_BRB11 cpu_t/stage_if/p_pc_20_BRB12 cpu_t/stage_if/p_pc_20_BRB13 cpu_t/stage_if/p_pc_20_BRB14 cpu_t/stage_if/p_pc_20_BRB15 cpu_t/stage_if/p_pc_20_BRB16 cpu_t/stage_if/p_pc_20_BRB17 cpu_t/stage_if/p_pc_20_BRB18 cpu_t/stage_if/p_pc_20_BRB19 cpu_t/stage_if/p_pc_20_BRB20 cpu_t/stage_if/p_pc_20_BRB21 cpu_t/stage_if/p_pc_20_BRB22 cpu_t/stage_if/p_pc_20_BRB23 cpu_t/stage_if/p_pc_20_BRB24 cpu_t/stage_if/p_pc_20_BRB25 cpu_t/stage_if/p_pc_20_BRB27 cpu_t/stage_if/p_pc_20_BRB28 cpu_t/stage_if/p_pc_20_BRB29 cpu_t/stage_if/p_pc_20_BRB30 cpu_t/stage_if/p_pc_20_BRB31 cpu_t/stage_if/p_pc_20_BRB32 cpu_t/stage_if/p_pc_20_BRB33
cpu_t/stage_if/p_pc_20_BRB34 cpu_t/stage_if/p_pc_20_BRB35 cpu_t/stage_if/p_pc_20_BRB36.
	Register(s) cpu_t/stage_if/p_pc_21 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_21_BRB0 cpu_t/stage_if/p_pc_21_BRB1 cpu_t/stage_if/p_pc_21_BRB2 cpu_t/stage_if/p_pc_21_BRB3 cpu_t/stage_if/p_pc_21_BRB4 cpu_t/stage_if/p_pc_21_BRB5 cpu_t/stage_if/p_pc_21_BRB6 cpu_t/stage_if/p_pc_21_BRB7 cpu_t/stage_if/p_pc_21_BRB8 cpu_t/stage_if/p_pc_21_BRB9 cpu_t/stage_if/p_pc_21_BRB10 cpu_t/stage_if/p_pc_21_BRB11 cpu_t/stage_if/p_pc_21_BRB12 cpu_t/stage_if/p_pc_21_BRB13 cpu_t/stage_if/p_pc_21_BRB14 cpu_t/stage_if/p_pc_21_BRB15 cpu_t/stage_if/p_pc_21_BRB16 cpu_t/stage_if/p_pc_21_BRB17 cpu_t/stage_if/p_pc_21_BRB18 cpu_t/stage_if/p_pc_21_BRB19 cpu_t/stage_if/p_pc_21_BRB20 cpu_t/stage_if/p_pc_21_BRB21 cpu_t/stage_if/p_pc_21_BRB22 cpu_t/stage_if/p_pc_21_BRB23 cpu_t/stage_if/p_pc_21_BRB24 cpu_t/stage_if/p_pc_21_BRB25 cpu_t/stage_if/p_pc_21_BRB27 cpu_t/stage_if/p_pc_21_BRB28 cpu_t/stage_if/p_pc_21_BRB29 cpu_t/stage_if/p_pc_21_BRB30 cpu_t/stage_if/p_pc_21_BRB31 cpu_t/stage_if/p_pc_21_BRB32 cpu_t/stage_if/p_pc_21_BRB33
cpu_t/stage_if/p_pc_21_BRB34 cpu_t/stage_if/p_pc_21_BRB35 cpu_t/stage_if/p_pc_21_BRB36.
	Register(s) cpu_t/stage_if/p_pc_22 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_22_BRB0 cpu_t/stage_if/p_pc_22_BRB1 cpu_t/stage_if/p_pc_22_BRB2 cpu_t/stage_if/p_pc_22_BRB3 cpu_t/stage_if/p_pc_22_BRB4 cpu_t/stage_if/p_pc_22_BRB5 cpu_t/stage_if/p_pc_22_BRB6 cpu_t/stage_if/p_pc_22_BRB7 cpu_t/stage_if/p_pc_22_BRB8 cpu_t/stage_if/p_pc_22_BRB9 cpu_t/stage_if/p_pc_22_BRB10 cpu_t/stage_if/p_pc_22_BRB11 cpu_t/stage_if/p_pc_22_BRB12 cpu_t/stage_if/p_pc_22_BRB13 cpu_t/stage_if/p_pc_22_BRB14 cpu_t/stage_if/p_pc_22_BRB15 cpu_t/stage_if/p_pc_22_BRB16 cpu_t/stage_if/p_pc_22_BRB17 cpu_t/stage_if/p_pc_22_BRB18 cpu_t/stage_if/p_pc_22_BRB19 cpu_t/stage_if/p_pc_22_BRB20 cpu_t/stage_if/p_pc_22_BRB21 cpu_t/stage_if/p_pc_22_BRB22 cpu_t/stage_if/p_pc_22_BRB23 cpu_t/stage_if/p_pc_22_BRB24 cpu_t/stage_if/p_pc_22_BRB25 cpu_t/stage_if/p_pc_22_BRB27 cpu_t/stage_if/p_pc_22_BRB28 cpu_t/stage_if/p_pc_22_BRB29 cpu_t/stage_if/p_pc_22_BRB30 cpu_t/stage_if/p_pc_22_BRB31 cpu_t/stage_if/p_pc_22_BRB32 cpu_t/stage_if/p_pc_22_BRB33
cpu_t/stage_if/p_pc_22_BRB34 cpu_t/stage_if/p_pc_22_BRB35 cpu_t/stage_if/p_pc_22_BRB36.
	Register(s) cpu_t/stage_if/p_pc_23 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_23_BRB0 cpu_t/stage_if/p_pc_23_BRB1 cpu_t/stage_if/p_pc_23_BRB2 cpu_t/stage_if/p_pc_23_BRB3 cpu_t/stage_if/p_pc_23_BRB4 cpu_t/stage_if/p_pc_23_BRB5 cpu_t/stage_if/p_pc_23_BRB6 cpu_t/stage_if/p_pc_23_BRB7 cpu_t/stage_if/p_pc_23_BRB8 cpu_t/stage_if/p_pc_23_BRB9 cpu_t/stage_if/p_pc_23_BRB10 cpu_t/stage_if/p_pc_23_BRB11 cpu_t/stage_if/p_pc_23_BRB12 cpu_t/stage_if/p_pc_23_BRB13 cpu_t/stage_if/p_pc_23_BRB14 cpu_t/stage_if/p_pc_23_BRB15 cpu_t/stage_if/p_pc_23_BRB16 cpu_t/stage_if/p_pc_23_BRB17 cpu_t/stage_if/p_pc_23_BRB18 cpu_t/stage_if/p_pc_23_BRB19 cpu_t/stage_if/p_pc_23_BRB20 cpu_t/stage_if/p_pc_23_BRB21 cpu_t/stage_if/p_pc_23_BRB22 cpu_t/stage_if/p_pc_23_BRB23 cpu_t/stage_if/p_pc_23_BRB24 cpu_t/stage_if/p_pc_23_BRB25 cpu_t/stage_if/p_pc_23_BRB27 cpu_t/stage_if/p_pc_23_BRB28 cpu_t/stage_if/p_pc_23_BRB29 cpu_t/stage_if/p_pc_23_BRB30 cpu_t/stage_if/p_pc_23_BRB31 cpu_t/stage_if/p_pc_23_BRB32 cpu_t/stage_if/p_pc_23_BRB33
cpu_t/stage_if/p_pc_23_BRB34 cpu_t/stage_if/p_pc_23_BRB35 cpu_t/stage_if/p_pc_23_BRB36.
	Register(s) cpu_t/stage_if/p_pc_24 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_24_BRB0 cpu_t/stage_if/p_pc_24_BRB1 cpu_t/stage_if/p_pc_24_BRB2 cpu_t/stage_if/p_pc_24_BRB3 cpu_t/stage_if/p_pc_24_BRB4 cpu_t/stage_if/p_pc_24_BRB5 cpu_t/stage_if/p_pc_24_BRB6 cpu_t/stage_if/p_pc_24_BRB7 cpu_t/stage_if/p_pc_24_BRB8 cpu_t/stage_if/p_pc_24_BRB9 cpu_t/stage_if/p_pc_24_BRB10 cpu_t/stage_if/p_pc_24_BRB11 cpu_t/stage_if/p_pc_24_BRB12 cpu_t/stage_if/p_pc_24_BRB13 cpu_t/stage_if/p_pc_24_BRB14 cpu_t/stage_if/p_pc_24_BRB15 cpu_t/stage_if/p_pc_24_BRB16 cpu_t/stage_if/p_pc_24_BRB17 cpu_t/stage_if/p_pc_24_BRB18 cpu_t/stage_if/p_pc_24_BRB19 cpu_t/stage_if/p_pc_24_BRB20 cpu_t/stage_if/p_pc_24_BRB21 cpu_t/stage_if/p_pc_24_BRB22 cpu_t/stage_if/p_pc_24_BRB23 cpu_t/stage_if/p_pc_24_BRB24 cpu_t/stage_if/p_pc_24_BRB25 cpu_t/stage_if/p_pc_24_BRB27 cpu_t/stage_if/p_pc_24_BRB28 cpu_t/stage_if/p_pc_24_BRB29 cpu_t/stage_if/p_pc_24_BRB30 cpu_t/stage_if/p_pc_24_BRB31 cpu_t/stage_if/p_pc_24_BRB32 cpu_t/stage_if/p_pc_24_BRB33
cpu_t/stage_if/p_pc_24_BRB34 cpu_t/stage_if/p_pc_24_BRB35 cpu_t/stage_if/p_pc_24_BRB36.
	Register(s) cpu_t/stage_if/p_pc_25 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_25_BRB0 cpu_t/stage_if/p_pc_25_BRB1 cpu_t/stage_if/p_pc_25_BRB2 cpu_t/stage_if/p_pc_25_BRB3 cpu_t/stage_if/p_pc_25_BRB4 cpu_t/stage_if/p_pc_25_BRB5 cpu_t/stage_if/p_pc_25_BRB6 cpu_t/stage_if/p_pc_25_BRB7 cpu_t/stage_if/p_pc_25_BRB8 cpu_t/stage_if/p_pc_25_BRB9 cpu_t/stage_if/p_pc_25_BRB10 cpu_t/stage_if/p_pc_25_BRB11 cpu_t/stage_if/p_pc_25_BRB12 cpu_t/stage_if/p_pc_25_BRB13 cpu_t/stage_if/p_pc_25_BRB14 cpu_t/stage_if/p_pc_25_BRB15 cpu_t/stage_if/p_pc_25_BRB16 cpu_t/stage_if/p_pc_25_BRB17 cpu_t/stage_if/p_pc_25_BRB18 cpu_t/stage_if/p_pc_25_BRB19 cpu_t/stage_if/p_pc_25_BRB20 cpu_t/stage_if/p_pc_25_BRB21 cpu_t/stage_if/p_pc_25_BRB22 cpu_t/stage_if/p_pc_25_BRB23 cpu_t/stage_if/p_pc_25_BRB24 cpu_t/stage_if/p_pc_25_BRB25 cpu_t/stage_if/p_pc_25_BRB27 cpu_t/stage_if/p_pc_25_BRB28 cpu_t/stage_if/p_pc_25_BRB29 cpu_t/stage_if/p_pc_25_BRB30 cpu_t/stage_if/p_pc_25_BRB31 cpu_t/stage_if/p_pc_25_BRB32 cpu_t/stage_if/p_pc_25_BRB33
cpu_t/stage_if/p_pc_25_BRB34 cpu_t/stage_if/p_pc_25_BRB35 cpu_t/stage_if/p_pc_25_BRB36.
	Register(s) cpu_t/stage_if/p_pc_26 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_26_BRB0 cpu_t/stage_if/p_pc_26_BRB1 cpu_t/stage_if/p_pc_26_BRB2 cpu_t/stage_if/p_pc_26_BRB3 cpu_t/stage_if/p_pc_26_BRB4 cpu_t/stage_if/p_pc_26_BRB5 cpu_t/stage_if/p_pc_26_BRB6 cpu_t/stage_if/p_pc_26_BRB7 cpu_t/stage_if/p_pc_26_BRB8 cpu_t/stage_if/p_pc_26_BRB9 cpu_t/stage_if/p_pc_26_BRB10 cpu_t/stage_if/p_pc_26_BRB11 cpu_t/stage_if/p_pc_26_BRB12 cpu_t/stage_if/p_pc_26_BRB13 cpu_t/stage_if/p_pc_26_BRB14 cpu_t/stage_if/p_pc_26_BRB15 cpu_t/stage_if/p_pc_26_BRB16 cpu_t/stage_if/p_pc_26_BRB17 cpu_t/stage_if/p_pc_26_BRB18 cpu_t/stage_if/p_pc_26_BRB19 cpu_t/stage_if/p_pc_26_BRB20 cpu_t/stage_if/p_pc_26_BRB21 cpu_t/stage_if/p_pc_26_BRB22 cpu_t/stage_if/p_pc_26_BRB23 cpu_t/stage_if/p_pc_26_BRB24 cpu_t/stage_if/p_pc_26_BRB25 cpu_t/stage_if/p_pc_26_BRB27 cpu_t/stage_if/p_pc_26_BRB28 cpu_t/stage_if/p_pc_26_BRB29 cpu_t/stage_if/p_pc_26_BRB30 cpu_t/stage_if/p_pc_26_BRB31 cpu_t/stage_if/p_pc_26_BRB32 cpu_t/stage_if/p_pc_26_BRB33
cpu_t/stage_if/p_pc_26_BRB34 cpu_t/stage_if/p_pc_26_BRB35 cpu_t/stage_if/p_pc_26_BRB36.
	Register(s) cpu_t/stage_if/p_pc_27 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_27_BRB0 cpu_t/stage_if/p_pc_27_BRB1 cpu_t/stage_if/p_pc_27_BRB2 cpu_t/stage_if/p_pc_27_BRB3 cpu_t/stage_if/p_pc_27_BRB4 cpu_t/stage_if/p_pc_27_BRB5 cpu_t/stage_if/p_pc_27_BRB6 cpu_t/stage_if/p_pc_27_BRB7 cpu_t/stage_if/p_pc_27_BRB8 cpu_t/stage_if/p_pc_27_BRB9 cpu_t/stage_if/p_pc_27_BRB10 cpu_t/stage_if/p_pc_27_BRB11 cpu_t/stage_if/p_pc_27_BRB12 cpu_t/stage_if/p_pc_27_BRB13 cpu_t/stage_if/p_pc_27_BRB14 cpu_t/stage_if/p_pc_27_BRB15 cpu_t/stage_if/p_pc_27_BRB16 cpu_t/stage_if/p_pc_27_BRB17 cpu_t/stage_if/p_pc_27_BRB18 cpu_t/stage_if/p_pc_27_BRB19 cpu_t/stage_if/p_pc_27_BRB20 cpu_t/stage_if/p_pc_27_BRB21 cpu_t/stage_if/p_pc_27_BRB22 cpu_t/stage_if/p_pc_27_BRB23 cpu_t/stage_if/p_pc_27_BRB24 cpu_t/stage_if/p_pc_27_BRB25 cpu_t/stage_if/p_pc_27_BRB27 cpu_t/stage_if/p_pc_27_BRB28 cpu_t/stage_if/p_pc_27_BRB29 cpu_t/stage_if/p_pc_27_BRB30 cpu_t/stage_if/p_pc_27_BRB31 cpu_t/stage_if/p_pc_27_BRB32 cpu_t/stage_if/p_pc_27_BRB33
cpu_t/stage_if/p_pc_27_BRB34 cpu_t/stage_if/p_pc_27_BRB35 cpu_t/stage_if/p_pc_27_BRB36.
	Register(s) cpu_t/stage_if/p_pc_28 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_28_BRB0 cpu_t/stage_if/p_pc_28_BRB1 cpu_t/stage_if/p_pc_28_BRB2 cpu_t/stage_if/p_pc_28_BRB3 cpu_t/stage_if/p_pc_28_BRB4 cpu_t/stage_if/p_pc_28_BRB5 cpu_t/stage_if/p_pc_28_BRB6 cpu_t/stage_if/p_pc_28_BRB7 cpu_t/stage_if/p_pc_28_BRB8 cpu_t/stage_if/p_pc_28_BRB9 cpu_t/stage_if/p_pc_28_BRB10 cpu_t/stage_if/p_pc_28_BRB11 cpu_t/stage_if/p_pc_28_BRB12 cpu_t/stage_if/p_pc_28_BRB13 cpu_t/stage_if/p_pc_28_BRB14 cpu_t/stage_if/p_pc_28_BRB15 cpu_t/stage_if/p_pc_28_BRB16 cpu_t/stage_if/p_pc_28_BRB17 cpu_t/stage_if/p_pc_28_BRB18 cpu_t/stage_if/p_pc_28_BRB19 cpu_t/stage_if/p_pc_28_BRB20 cpu_t/stage_if/p_pc_28_BRB21 cpu_t/stage_if/p_pc_28_BRB22 cpu_t/stage_if/p_pc_28_BRB23 cpu_t/stage_if/p_pc_28_BRB24 cpu_t/stage_if/p_pc_28_BRB25 cpu_t/stage_if/p_pc_28_BRB27 cpu_t/stage_if/p_pc_28_BRB28 cpu_t/stage_if/p_pc_28_BRB29 cpu_t/stage_if/p_pc_28_BRB30 cpu_t/stage_if/p_pc_28_BRB31 cpu_t/stage_if/p_pc_28_BRB32 cpu_t/stage_if/p_pc_28_BRB33
cpu_t/stage_if/p_pc_28_BRB34 cpu_t/stage_if/p_pc_28_BRB35 cpu_t/stage_if/p_pc_28_BRB36.
	Register(s) cpu_t/stage_if/p_pc_29 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_29_BRB0 cpu_t/stage_if/p_pc_29_BRB1 cpu_t/stage_if/p_pc_29_BRB2 cpu_t/stage_if/p_pc_29_BRB3 cpu_t/stage_if/p_pc_29_BRB4 cpu_t/stage_if/p_pc_29_BRB5 cpu_t/stage_if/p_pc_29_BRB6 cpu_t/stage_if/p_pc_29_BRB7 cpu_t/stage_if/p_pc_29_BRB8 cpu_t/stage_if/p_pc_29_BRB9 cpu_t/stage_if/p_pc_29_BRB10 cpu_t/stage_if/p_pc_29_BRB11 cpu_t/stage_if/p_pc_29_BRB12 cpu_t/stage_if/p_pc_29_BRB13 cpu_t/stage_if/p_pc_29_BRB14 cpu_t/stage_if/p_pc_29_BRB15 cpu_t/stage_if/p_pc_29_BRB16 cpu_t/stage_if/p_pc_29_BRB17 cpu_t/stage_if/p_pc_29_BRB18 cpu_t/stage_if/p_pc_29_BRB19 cpu_t/stage_if/p_pc_29_BRB20 cpu_t/stage_if/p_pc_29_BRB21 cpu_t/stage_if/p_pc_29_BRB22 cpu_t/stage_if/p_pc_29_BRB23 cpu_t/stage_if/p_pc_29_BRB24 cpu_t/stage_if/p_pc_29_BRB25 cpu_t/stage_if/p_pc_29_BRB27 cpu_t/stage_if/p_pc_29_BRB28 cpu_t/stage_if/p_pc_29_BRB29 cpu_t/stage_if/p_pc_29_BRB30 cpu_t/stage_if/p_pc_29_BRB31 cpu_t/stage_if/p_pc_29_BRB32 cpu_t/stage_if/p_pc_29_BRB33
cpu_t/stage_if/p_pc_29_BRB34 cpu_t/stage_if/p_pc_29_BRB35 cpu_t/stage_if/p_pc_29_BRB36.
	Register(s) cpu_t/stage_if/p_pc_3 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_3_BRB0 cpu_t/stage_if/p_pc_3_BRB1 cpu_t/stage_if/p_pc_3_BRB2 cpu_t/stage_if/p_pc_3_BRB3 cpu_t/stage_if/p_pc_3_BRB4 cpu_t/stage_if/p_pc_3_BRB5 cpu_t/stage_if/p_pc_3_BRB6 cpu_t/stage_if/p_pc_3_BRB7 cpu_t/stage_if/p_pc_3_BRB8 cpu_t/stage_if/p_pc_3_BRB9 cpu_t/stage_if/p_pc_3_BRB10 cpu_t/stage_if/p_pc_3_BRB11 cpu_t/stage_if/p_pc_3_BRB12 cpu_t/stage_if/p_pc_3_BRB13 cpu_t/stage_if/p_pc_3_BRB14 cpu_t/stage_if/p_pc_3_BRB15 cpu_t/stage_if/p_pc_3_BRB16 cpu_t/stage_if/p_pc_3_BRB17 cpu_t/stage_if/p_pc_3_BRB18 cpu_t/stage_if/p_pc_3_BRB19 cpu_t/stage_if/p_pc_3_BRB20 cpu_t/stage_if/p_pc_3_BRB21 cpu_t/stage_if/p_pc_3_BRB22 cpu_t/stage_if/p_pc_3_BRB23 cpu_t/stage_if/p_pc_3_BRB24 cpu_t/stage_if/p_pc_3_BRB25 cpu_t/stage_if/p_pc_3_BRB27 cpu_t/stage_if/p_pc_3_BRB28 cpu_t/stage_if/p_pc_3_BRB29 cpu_t/stage_if/p_pc_3_BRB30 cpu_t/stage_if/p_pc_3_BRB31 cpu_t/stage_if/p_pc_3_BRB32 cpu_t/stage_if/p_pc_3_BRB33 cpu_t/stage_if/p_pc_3_BRB34
cpu_t/stage_if/p_pc_3_BRB35 cpu_t/stage_if/p_pc_3_BRB36.
	Register(s) cpu_t/stage_if/p_pc_30 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_30_BRB0 cpu_t/stage_if/p_pc_30_BRB1 cpu_t/stage_if/p_pc_30_BRB2 cpu_t/stage_if/p_pc_30_BRB3 cpu_t/stage_if/p_pc_30_BRB4 cpu_t/stage_if/p_pc_30_BRB5 cpu_t/stage_if/p_pc_30_BRB6 cpu_t/stage_if/p_pc_30_BRB7 cpu_t/stage_if/p_pc_30_BRB8 cpu_t/stage_if/p_pc_30_BRB9 cpu_t/stage_if/p_pc_30_BRB10 cpu_t/stage_if/p_pc_30_BRB11 cpu_t/stage_if/p_pc_30_BRB12 cpu_t/stage_if/p_pc_30_BRB13 cpu_t/stage_if/p_pc_30_BRB14 cpu_t/stage_if/p_pc_30_BRB15 cpu_t/stage_if/p_pc_30_BRB16 cpu_t/stage_if/p_pc_30_BRB17 cpu_t/stage_if/p_pc_30_BRB18 cpu_t/stage_if/p_pc_30_BRB19 cpu_t/stage_if/p_pc_30_BRB20 cpu_t/stage_if/p_pc_30_BRB21 cpu_t/stage_if/p_pc_30_BRB22 cpu_t/stage_if/p_pc_30_BRB23 cpu_t/stage_if/p_pc_30_BRB24 cpu_t/stage_if/p_pc_30_BRB25 cpu_t/stage_if/p_pc_30_BRB27 cpu_t/stage_if/p_pc_30_BRB28 cpu_t/stage_if/p_pc_30_BRB29 cpu_t/stage_if/p_pc_30_BRB30 cpu_t/stage_if/p_pc_30_BRB31 cpu_t/stage_if/p_pc_30_BRB32 cpu_t/stage_if/p_pc_30_BRB33
cpu_t/stage_if/p_pc_30_BRB34 cpu_t/stage_if/p_pc_30_BRB35 cpu_t/stage_if/p_pc_30_BRB36.
	Register(s) cpu_t/stage_if/p_pc_31 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_31_BRB0 cpu_t/stage_if/p_pc_31_BRB1 cpu_t/stage_if/p_pc_31_BRB2 cpu_t/stage_if/p_pc_31_BRB3 cpu_t/stage_if/p_pc_31_BRB4 cpu_t/stage_if/p_pc_31_BRB5 cpu_t/stage_if/p_pc_31_BRB6 cpu_t/stage_if/p_pc_31_BRB7 cpu_t/stage_if/p_pc_31_BRB8 cpu_t/stage_if/p_pc_31_BRB9 cpu_t/stage_if/p_pc_31_BRB10 cpu_t/stage_if/p_pc_31_BRB11 cpu_t/stage_if/p_pc_31_BRB12 cpu_t/stage_if/p_pc_31_BRB13 cpu_t/stage_if/p_pc_31_BRB14 cpu_t/stage_if/p_pc_31_BRB15 cpu_t/stage_if/p_pc_31_BRB16 cpu_t/stage_if/p_pc_31_BRB17 cpu_t/stage_if/p_pc_31_BRB18 cpu_t/stage_if/p_pc_31_BRB19 cpu_t/stage_if/p_pc_31_BRB20 cpu_t/stage_if/p_pc_31_BRB21 cpu_t/stage_if/p_pc_31_BRB22 cpu_t/stage_if/p_pc_31_BRB23 cpu_t/stage_if/p_pc_31_BRB24 cpu_t/stage_if/p_pc_31_BRB25 cpu_t/stage_if/p_pc_31_BRB27 cpu_t/stage_if/p_pc_31_BRB28 cpu_t/stage_if/p_pc_31_BRB29 cpu_t/stage_if/p_pc_31_BRB30 cpu_t/stage_if/p_pc_31_BRB31 cpu_t/stage_if/p_pc_31_BRB32 cpu_t/stage_if/p_pc_31_BRB33
cpu_t/stage_if/p_pc_31_BRB34 cpu_t/stage_if/p_pc_31_BRB35 cpu_t/stage_if/p_pc_31_BRB36.
	Register(s) cpu_t/stage_if/p_pc_4 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_4_BRB0 cpu_t/stage_if/p_pc_4_BRB1 cpu_t/stage_if/p_pc_4_BRB2 cpu_t/stage_if/p_pc_4_BRB3 cpu_t/stage_if/p_pc_4_BRB4 cpu_t/stage_if/p_pc_4_BRB5 cpu_t/stage_if/p_pc_4_BRB6 cpu_t/stage_if/p_pc_4_BRB7 cpu_t/stage_if/p_pc_4_BRB8 cpu_t/stage_if/p_pc_4_BRB9 cpu_t/stage_if/p_pc_4_BRB10 cpu_t/stage_if/p_pc_4_BRB11 cpu_t/stage_if/p_pc_4_BRB12 cpu_t/stage_if/p_pc_4_BRB13 cpu_t/stage_if/p_pc_4_BRB14 cpu_t/stage_if/p_pc_4_BRB15 cpu_t/stage_if/p_pc_4_BRB16 cpu_t/stage_if/p_pc_4_BRB17 cpu_t/stage_if/p_pc_4_BRB18 cpu_t/stage_if/p_pc_4_BRB19 cpu_t/stage_if/p_pc_4_BRB20 cpu_t/stage_if/p_pc_4_BRB21 cpu_t/stage_if/p_pc_4_BRB22 cpu_t/stage_if/p_pc_4_BRB23 cpu_t/stage_if/p_pc_4_BRB24 cpu_t/stage_if/p_pc_4_BRB25 cpu_t/stage_if/p_pc_4_BRB27 cpu_t/stage_if/p_pc_4_BRB28 cpu_t/stage_if/p_pc_4_BRB29 cpu_t/stage_if/p_pc_4_BRB30 cpu_t/stage_if/p_pc_4_BRB31 cpu_t/stage_if/p_pc_4_BRB32 cpu_t/stage_if/p_pc_4_BRB33 cpu_t/stage_if/p_pc_4_BRB34
cpu_t/stage_if/p_pc_4_BRB35 cpu_t/stage_if/p_pc_4_BRB36.
	Register(s) cpu_t/stage_if/p_pc_5 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_5_BRB0 cpu_t/stage_if/p_pc_5_BRB1 cpu_t/stage_if/p_pc_5_BRB2 cpu_t/stage_if/p_pc_5_BRB3 cpu_t/stage_if/p_pc_5_BRB4 cpu_t/stage_if/p_pc_5_BRB5 cpu_t/stage_if/p_pc_5_BRB6 cpu_t/stage_if/p_pc_5_BRB7 cpu_t/stage_if/p_pc_5_BRB8 cpu_t/stage_if/p_pc_5_BRB9 cpu_t/stage_if/p_pc_5_BRB10 cpu_t/stage_if/p_pc_5_BRB11 cpu_t/stage_if/p_pc_5_BRB12 cpu_t/stage_if/p_pc_5_BRB13 cpu_t/stage_if/p_pc_5_BRB14 cpu_t/stage_if/p_pc_5_BRB15 cpu_t/stage_if/p_pc_5_BRB16 cpu_t/stage_if/p_pc_5_BRB17 cpu_t/stage_if/p_pc_5_BRB18 cpu_t/stage_if/p_pc_5_BRB19 cpu_t/stage_if/p_pc_5_BRB20 cpu_t/stage_if/p_pc_5_BRB21 cpu_t/stage_if/p_pc_5_BRB22 cpu_t/stage_if/p_pc_5_BRB23 cpu_t/stage_if/p_pc_5_BRB24 cpu_t/stage_if/p_pc_5_BRB25 cpu_t/stage_if/p_pc_5_BRB27 cpu_t/stage_if/p_pc_5_BRB28 cpu_t/stage_if/p_pc_5_BRB29 cpu_t/stage_if/p_pc_5_BRB30 cpu_t/stage_if/p_pc_5_BRB31 cpu_t/stage_if/p_pc_5_BRB32 cpu_t/stage_if/p_pc_5_BRB33 cpu_t/stage_if/p_pc_5_BRB34
cpu_t/stage_if/p_pc_5_BRB35 cpu_t/stage_if/p_pc_5_BRB36.
	Register(s) cpu_t/stage_if/p_pc_6 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_6_BRB0 cpu_t/stage_if/p_pc_6_BRB1 cpu_t/stage_if/p_pc_6_BRB2 cpu_t/stage_if/p_pc_6_BRB3 cpu_t/stage_if/p_pc_6_BRB4 cpu_t/stage_if/p_pc_6_BRB5 cpu_t/stage_if/p_pc_6_BRB6 cpu_t/stage_if/p_pc_6_BRB7 cpu_t/stage_if/p_pc_6_BRB8 cpu_t/stage_if/p_pc_6_BRB9 cpu_t/stage_if/p_pc_6_BRB10 cpu_t/stage_if/p_pc_6_BRB11 cpu_t/stage_if/p_pc_6_BRB12 cpu_t/stage_if/p_pc_6_BRB13 cpu_t/stage_if/p_pc_6_BRB14 cpu_t/stage_if/p_pc_6_BRB15 cpu_t/stage_if/p_pc_6_BRB16 cpu_t/stage_if/p_pc_6_BRB17 cpu_t/stage_if/p_pc_6_BRB18 cpu_t/stage_if/p_pc_6_BRB19 cpu_t/stage_if/p_pc_6_BRB20 cpu_t/stage_if/p_pc_6_BRB21 cpu_t/stage_if/p_pc_6_BRB22 cpu_t/stage_if/p_pc_6_BRB23 cpu_t/stage_if/p_pc_6_BRB24 cpu_t/stage_if/p_pc_6_BRB25 cpu_t/stage_if/p_pc_6_BRB27 cpu_t/stage_if/p_pc_6_BRB28 cpu_t/stage_if/p_pc_6_BRB29 cpu_t/stage_if/p_pc_6_BRB30 cpu_t/stage_if/p_pc_6_BRB31 cpu_t/stage_if/p_pc_6_BRB32 cpu_t/stage_if/p_pc_6_BRB33 cpu_t/stage_if/p_pc_6_BRB34
cpu_t/stage_if/p_pc_6_BRB35 cpu_t/stage_if/p_pc_6_BRB36.
	Register(s) cpu_t/stage_if/p_pc_7 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_7_BRB0 cpu_t/stage_if/p_pc_7_BRB1 cpu_t/stage_if/p_pc_7_BRB2 cpu_t/stage_if/p_pc_7_BRB3 cpu_t/stage_if/p_pc_7_BRB4 cpu_t/stage_if/p_pc_7_BRB5 cpu_t/stage_if/p_pc_7_BRB6 cpu_t/stage_if/p_pc_7_BRB7 cpu_t/stage_if/p_pc_7_BRB8 cpu_t/stage_if/p_pc_7_BRB9 cpu_t/stage_if/p_pc_7_BRB10 cpu_t/stage_if/p_pc_7_BRB11 cpu_t/stage_if/p_pc_7_BRB12 cpu_t/stage_if/p_pc_7_BRB13 cpu_t/stage_if/p_pc_7_BRB14 cpu_t/stage_if/p_pc_7_BRB15 cpu_t/stage_if/p_pc_7_BRB16 cpu_t/stage_if/p_pc_7_BRB17 cpu_t/stage_if/p_pc_7_BRB18 cpu_t/stage_if/p_pc_7_BRB19 cpu_t/stage_if/p_pc_7_BRB20 cpu_t/stage_if/p_pc_7_BRB21 cpu_t/stage_if/p_pc_7_BRB22 cpu_t/stage_if/p_pc_7_BRB23 cpu_t/stage_if/p_pc_7_BRB24 cpu_t/stage_if/p_pc_7_BRB25 cpu_t/stage_if/p_pc_7_BRB27 cpu_t/stage_if/p_pc_7_BRB28 cpu_t/stage_if/p_pc_7_BRB29 cpu_t/stage_if/p_pc_7_BRB30 cpu_t/stage_if/p_pc_7_BRB31 cpu_t/stage_if/p_pc_7_BRB32 cpu_t/stage_if/p_pc_7_BRB33 cpu_t/stage_if/p_pc_7_BRB34
cpu_t/stage_if/p_pc_7_BRB35 cpu_t/stage_if/p_pc_7_BRB36.
	Register(s) cpu_t/stage_if/p_pc_8 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_8_BRB0 cpu_t/stage_if/p_pc_8_BRB1 cpu_t/stage_if/p_pc_8_BRB2 cpu_t/stage_if/p_pc_8_BRB3 cpu_t/stage_if/p_pc_8_BRB4 cpu_t/stage_if/p_pc_8_BRB5 cpu_t/stage_if/p_pc_8_BRB6 cpu_t/stage_if/p_pc_8_BRB7 cpu_t/stage_if/p_pc_8_BRB8 cpu_t/stage_if/p_pc_8_BRB9 cpu_t/stage_if/p_pc_8_BRB10 cpu_t/stage_if/p_pc_8_BRB11 cpu_t/stage_if/p_pc_8_BRB12 cpu_t/stage_if/p_pc_8_BRB13 cpu_t/stage_if/p_pc_8_BRB14 cpu_t/stage_if/p_pc_8_BRB15 cpu_t/stage_if/p_pc_8_BRB16 cpu_t/stage_if/p_pc_8_BRB17 cpu_t/stage_if/p_pc_8_BRB18 cpu_t/stage_if/p_pc_8_BRB19 cpu_t/stage_if/p_pc_8_BRB20 cpu_t/stage_if/p_pc_8_BRB21 cpu_t/stage_if/p_pc_8_BRB22 cpu_t/stage_if/p_pc_8_BRB23 cpu_t/stage_if/p_pc_8_BRB24 cpu_t/stage_if/p_pc_8_BRB25 cpu_t/stage_if/p_pc_8_BRB27 cpu_t/stage_if/p_pc_8_BRB28 cpu_t/stage_if/p_pc_8_BRB29 cpu_t/stage_if/p_pc_8_BRB30 cpu_t/stage_if/p_pc_8_BRB31 cpu_t/stage_if/p_pc_8_BRB32 cpu_t/stage_if/p_pc_8_BRB33 cpu_t/stage_if/p_pc_8_BRB34
cpu_t/stage_if/p_pc_8_BRB35 cpu_t/stage_if/p_pc_8_BRB36.
	Register(s) cpu_t/stage_if/p_pc_9 has(ve) been backward balanced into : cpu_t/stage_if/p_pc_9_BRB0 cpu_t/stage_if/p_pc_9_BRB1 cpu_t/stage_if/p_pc_9_BRB2 cpu_t/stage_if/p_pc_9_BRB3 cpu_t/stage_if/p_pc_9_BRB4 cpu_t/stage_if/p_pc_9_BRB5 cpu_t/stage_if/p_pc_9_BRB6 cpu_t/stage_if/p_pc_9_BRB7 cpu_t/stage_if/p_pc_9_BRB8 cpu_t/stage_if/p_pc_9_BRB9 cpu_t/stage_if/p_pc_9_BRB10 cpu_t/stage_if/p_pc_9_BRB11 cpu_t/stage_if/p_pc_9_BRB12 cpu_t/stage_if/p_pc_9_BRB13 cpu_t/stage_if/p_pc_9_BRB14 cpu_t/stage_if/p_pc_9_BRB15 cpu_t/stage_if/p_pc_9_BRB16 cpu_t/stage_if/p_pc_9_BRB17 cpu_t/stage_if/p_pc_9_BRB18 cpu_t/stage_if/p_pc_9_BRB19 cpu_t/stage_if/p_pc_9_BRB20 cpu_t/stage_if/p_pc_9_BRB21 cpu_t/stage_if/p_pc_9_BRB22 cpu_t/stage_if/p_pc_9_BRB23 cpu_t/stage_if/p_pc_9_BRB24 cpu_t/stage_if/p_pc_9_BRB25 cpu_t/stage_if/p_pc_9_BRB27 cpu_t/stage_if/p_pc_9_BRB28 cpu_t/stage_if/p_pc_9_BRB29 cpu_t/stage_if/p_pc_9_BRB30 cpu_t/stage_if/p_pc_9_BRB31 cpu_t/stage_if/p_pc_9_BRB32 cpu_t/stage_if/p_pc_9_BRB33 cpu_t/stage_if/p_pc_9_BRB34
cpu_t/stage_if/p_pc_9_BRB35 cpu_t/stage_if/p_pc_9_BRB36.
	Register(s) cpu_t/stage_if/pc_0 has(ve) been backward balanced into : cpu_t/stage_if/pc_0_BRB0 cpu_t/stage_if/pc_0_BRB1 cpu_t/stage_if/pc_0_BRB2 cpu_t/stage_if/pc_0_BRB3 cpu_t/stage_if/pc_0_BRB4 cpu_t/stage_if/pc_0_BRB5 cpu_t/stage_if/pc_0_BRB6 cpu_t/stage_if/pc_0_BRB8 cpu_t/stage_if/pc_0_BRB9 cpu_t/stage_if/pc_0_BRB10 cpu_t/stage_if/pc_0_BRB11 cpu_t/stage_if/pc_0_BRB12 cpu_t/stage_if/pc_0_BRB13 cpu_t/stage_if/pc_0_BRB14.
Unit <top> processed.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4625
 Flip-Flops                                            : 4625

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4854
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 398
#      LUT2                        : 162
#      LUT3                        : 216
#      LUT4                        : 824
#      LUT5                        : 612
#      LUT6                        : 1302
#      MUXCY                       : 648
#      MUXF7                       : 37
#      VCC                         : 1
#      XORCY                       : 623
# FlipFlops/Latches                : 4625
#      FD                          : 2788
#      FD_1                        : 26
#      FDE                         : 716
#      FDE_1                       : 84
#      FDR                         : 268
#      FDR_1                       : 146
#      FDRE                        : 400
#      FDRE_1                      : 159
#      FDS                         : 1
#      FDS_1                       : 4
#      FDSE                        : 25
#      FDSE_1                      : 8
# RAMS                             : 59
#      RAM128X1D                   : 8
#      RAM32X1D                    : 40
#      RAMB16BWER                  : 9
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 105
#      IBUF                        : 11
#      IOBUF                       : 32
#      OBUF                        : 62
# DSPs                             : 5
#      DSP48A1                     : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4625  out of  18224    25%  
 Number of Slice LUTs:                 3656  out of   9112    40%  
    Number used as Logic:              3544  out of   9112    38%  
    Number used as Memory:              112  out of   2176     5%  
       Number used as RAM:              112

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7098
   Number with an unused Flip Flop:    2473  out of   7098    34%  
   Number with an unused LUT:          3442  out of   7098    48%  
   Number of fully used LUT-FF pairs:  1183  out of   7098    16%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                         106
 Number of bonded IOBs:                 106  out of    232    45%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of     32    31%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
c_t/count                          | BUFG                   | 4654  |
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 25.506ns (Maximum Frequency: 39.206MHz)
   Minimum input arrival time before clock: 5.237ns
   Maximum output required time after clock: 10.788ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'c_t/count'
  Clock period: 25.506ns (frequency: 39.206MHz)
  Total number of paths / destination ports: 4040536117770 / 7300
-------------------------------------------------------------------------
Delay:               25.506ns (Levels of Logic = 37)
  Source:            cpu_t/stage_mem/p_rf_waddr_1 (FF)
  Destination:       cpu_t/stage_if/pc_24 (FF)
  Source Clock:      c_t/count rising
  Destination Clock: c_t/count rising

  Data Path: cpu_t/stage_mem/p_rf_waddr_1 to cpu_t/stage_if/pc_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            40   0.447   1.510  cpu_t/stage_mem/p_rf_waddr_1 (cpu_t/stage_mem/p_rf_waddr_1)
     LUT4:I2->O            2   0.203   0.864  cpu_t/stage_ex/wb_rfw_GND_7_o_AND_38_o1 (cpu_t/stage_ex/wb_rfw_GND_7_o_AND_38_o1)
     LUT6:I2->O           17   0.203   1.028  cpu_t/stage_ex/wb_rfw_GND_7_o_AND_38_o7_1 (cpu_t/stage_ex/wb_rfw_GND_7_o_AND_38_o7)
     LUT5:I4->O           18   0.205   1.049  mux1061 (cpu_t/stage_ex/y<16>)
     DSP48A1:B16->P47     18   4.394   1.049  cpu_t/stage_ex/Mmult_n0163 (cpu_t/stage_ex/Mmult_n0163_P47_to_cpu_t/stage_ex/Mmult_n01631)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  cpu_t/stage_ex/Mmult_n01631 (cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.264   1.049  cpu_t/stage_ex/Mmult_n01632 (cpu_t/stage_ex/Mmult_n01632_P47_to_cpu_t/stage_ex/Mmult_n01633)
     DSP48A1:C30->P28      1   2.687   0.580  cpu_t/stage_ex/Mmult_n01633 (cpu_t/stage_ex/n0163<62>)
     LUT6:I5->O            3   0.205   0.898  cpu_t/stage_ex/Mmux_alu_r737 (cpu_t/stage_ex/alu_r<30>)
     LUT6:I2->O            4   0.203   0.912  cpu_t/stage_ex/c_b6_1 (cpu_t/stage_ex/c_b61)
     LUT4:I1->O           15   0.205   0.982  cpu_t/stage_ex/c_b91111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111_2 (cpu_t/stage_ex/c_b911111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111112)
     LUT6:I5->O            1   0.205   0.000  cpu_t/stage_if/Mmux_next_pc_rs_lut<0> (cpu_t/stage_if/Mmux_next_pc_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<0> (cpu_t/stage_if/Mmux_next_pc_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<1> (cpu_t/stage_if/Mmux_next_pc_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<2> (cpu_t/stage_if/Mmux_next_pc_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<3> (cpu_t/stage_if/Mmux_next_pc_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<4> (cpu_t/stage_if/Mmux_next_pc_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<5> (cpu_t/stage_if/Mmux_next_pc_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<6> (cpu_t/stage_if/Mmux_next_pc_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<7> (cpu_t/stage_if/Mmux_next_pc_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<8> (cpu_t/stage_if/Mmux_next_pc_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<9> (cpu_t/stage_if/Mmux_next_pc_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<10> (cpu_t/stage_if/Mmux_next_pc_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<11> (cpu_t/stage_if/Mmux_next_pc_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<12> (cpu_t/stage_if/Mmux_next_pc_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<13> (cpu_t/stage_if/Mmux_next_pc_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<14> (cpu_t/stage_if/Mmux_next_pc_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<15> (cpu_t/stage_if/Mmux_next_pc_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<16> (cpu_t/stage_if/Mmux_next_pc_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<17> (cpu_t/stage_if/Mmux_next_pc_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<18> (cpu_t/stage_if/Mmux_next_pc_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<19> (cpu_t/stage_if/Mmux_next_pc_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<20> (cpu_t/stage_if/Mmux_next_pc_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<21> (cpu_t/stage_if/Mmux_next_pc_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<22> (cpu_t/stage_if/Mmux_next_pc_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  cpu_t/stage_if/Mmux_next_pc_rs_cy<23> (cpu_t/stage_if/Mmux_next_pc_rs_cy<23>)
     XORCY:CI->O           1   0.180   0.580  cpu_t/stage_if/Mmux_next_pc_rs_xor<24> (cpu_t/stage_if/next_pc<24>)
     LUT3:I2->O            1   0.205   0.000  cpu_t/stage_if/pc_24_dpot (cpu_t/stage_if/pc_24_dpot)
     FDRE:D                    0.102          cpu_t/stage_if/pc_24
    ----------------------------------------
    Total                     25.506ns (15.006ns logic, 10.500ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.922ns (frequency: 126.234MHz)
  Total number of paths / destination ports: 4562 / 95
-------------------------------------------------------------------------
Delay:               7.922ns (Levels of Logic = 4)
  Source:            d_t/count_19 (FF)
  Destination:       d_t/count_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d_t/count_19 to d_t/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  d_t/count_19 (d_t/count_19)
     LUT6:I0->O            1   0.203   0.827  d_t/count[31]_GND_2_o_equal_3_o<31>11 (d_t/count[31]_GND_2_o_equal_3_o<31>11)
     LUT4:I0->O            3   0.203   1.015  d_t/count[31]_GND_2_o_equal_3_o<31>15 (d_t/count[31]_GND_2_o_equal_3_o<31>1)
     LUT6:I0->O          678   0.203   2.130  d_t/rst_debounced<31> (rst_debounced)
     LUT3:I2->O           31   0.205   1.277  d_t/Mcount_count_val311 (d_t/Mcount_count_val)
     FDRE:R                    0.430          d_t/count_1
    ----------------------------------------
    Total                      7.922ns (1.691ns logic, 6.231ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c_t/count'
  Total number of paths / destination ports: 72 / 56
-------------------------------------------------------------------------
Offset:              5.237ns (Levels of Logic = 5)
  Source:            mod_gpio_gpio<15> (PAD)
  Destination:       cpu_t/stage_wb/Mmux_wdata301_FRB (FF)
  Destination Clock: c_t/count rising

  Data Path: mod_gpio_gpio<15> to cpu_t/stage_wb/Mmux_wdata301_FRB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.924  mod_gpio_gpio_15_IOBUF (N200)
     LUT6:I1->O            1   0.203   0.684  arbiter_t/Mmux__n0213_758_SW0 (N4969)
     LUT6:I4->O            1   0.203   0.808  arbiter_t/Mmux__n0213_758 (arbiter_t/Mmux__n0213_758)
     LUT5:I2->O            1   0.205   0.684  arbiter_t/dmod<3>291 (arbiter_t/_n0213<7>)
     LUT5:I3->O            1   0.203   0.000  cpu_t/stage_wb/Mmux_wdata301 (N250)
     FDRE:D                    0.102          cpu_t/stage_wb/Mmux_wdata301_FRB
    ----------------------------------------
    Total                      5.237ns (2.138ns logic, 3.099ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.979ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       d_t/count_31 (FF)
  Destination Clock: clk rising

  Data Path: rst to d_t/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  rst_IBUF (rst_IBUF)
     LUT3:I0->O           31   0.205   1.277  d_t/Mcount_count_val311 (d_t/Mcount_count_val)
     FDRE:R                    0.430          d_t/count_1
    ----------------------------------------
    Total                      3.979ns (1.857ns logic, 2.122ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c_t/count'
  Total number of paths / destination ports: 3819 / 87
-------------------------------------------------------------------------
Offset:              10.788ns (Levels of Logic = 6)
  Source:            cpu_t/stage_mem/p_rf_waddr_2 (FF)
  Destination:       mod_sram_data<15> (PAD)
  Source Clock:      c_t/count rising

  Data Path: cpu_t/stage_mem/p_rf_waddr_2 to mod_sram_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            41   0.447   1.764  cpu_t/stage_mem/p_rf_waddr_2 (cpu_t/stage_mem/p_rf_waddr_2)
     LUT6:I1->O            1   0.203   0.684  cpu_t/stage_mem/forward1 (cpu_t/stage_mem/forward1)
     LUT6:I4->O            1   0.203   0.580  cpu_t/stage_mem/forward4 (cpu_t/stage_mem/forward5)
     LUT6:I5->O          160   0.205   2.246  cpu_t/stage_mem/forward6 (cpu_t/stage_mem/forward)
     LUT3:I0->O            3   0.205   0.898  cpu_t/stage_mem/Mmux_dmem_data81 (dout<16>)
     LUT5:I1->O            1   0.203   0.579  arbiter_t/ram_t/sram_t/sram/Mmux_din[15]_din[31]_mux_7_OUT17 (mod_sram_data_0_IOBUF)
     IOBUF:I->IO               2.571          mod_sram_data_0_IOBUF (mod_sram_data<0>)
    ----------------------------------------
    Total                     10.788ns (4.037ns logic, 6.751ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 544 / 17
-------------------------------------------------------------------------
Offset:              10.150ns (Levels of Logic = 6)
  Source:            d_t/count_19 (FF)
  Destination:       mod_sram_we (PAD)
  Source Clock:      clk rising

  Data Path: d_t/count_19 to mod_sram_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  d_t/count_19 (d_t/count_19)
     LUT6:I0->O            1   0.203   0.827  d_t/count[31]_GND_2_o_equal_3_o<31>11 (d_t/count[31]_GND_2_o_equal_3_o<31>11)
     LUT4:I0->O            3   0.203   1.015  d_t/count[31]_GND_2_o_equal_3_o<31>15 (d_t/count[31]_GND_2_o_equal_3_o<31>1)
     LUT6:I0->O          678   0.203   2.130  d_t/rst_debounced<31> (rst_debounced)
     LUT4:I3->O            1   0.205   0.580  arbiter_t/ram_t/sram_t/sram/sram_we_SW0 (N2)
     LUT6:I5->O            1   0.205   0.579  arbiter_t/ram_t/sram_t/sram/sram_we (mod_sram_we_OBUF)
     OBUF:I->O                 2.571          mod_sram_we_OBUF (mod_sram_we)
    ----------------------------------------
    Total                     10.150ns (4.037ns logic, 6.113ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c_t/count
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c_t/count      |   25.506|   11.126|   10.846|         |
clk            |    9.786|         |   11.978|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.922|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 85.00 secs
Total CPU time to Xst completion: 85.81 secs
 
--> 

Total memory usage is 313952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  180 (   0 filtered)
Number of infos    :    9 (   0 filtered)

