Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Apr 21 15:46:53 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   P0in<0>_IBUF
   P0in<1>_IBUF
   P0in<2>_IBUF
   P0in<3>_IBUF
   P0in<4>_IBUF
   P0in<5>_IBUF
   P0in<6>_IBUF
   P0in<7>_IBUF


