;-------------------------------------------------------------------------------
;Constraints File
;   Device  : Xilinx Spartan-6 - XC6SLX16-2CSG324C
;   Board   : Digital Designer Series - Xilinx Version Rev.1 - DDXN.S6.01.A
;   Project : Any
;
;   Created 16-Oct-2013
;   Altium Limited
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=FileHeader | Id=DXP Constraints V1.0
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Part       | TargetId=XC6SLX16-2CSG324C
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Main Clock
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=CLK_BRD         | FPGA_PINNUM=U10| FPGA_CLOCK_FREQUENCY=50MHz
;-------------------------------------------------------------------------------

; SOFT JTAG
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=JTAG_NEXUS_TCK  | FPGA_PINNUM=L5 | FPGA_CLOCK=True | FPGA_CLOCK_FREQUENCY=5MHz
Record=Constraint | TargetKind=Port       | TargetId=JTAG_NEXUS_TDI  | FPGA_PINNUM=K1
Record=Constraint | TargetKind=Port       | TargetId=JTAG_NEXUS_TDO  | FPGA_PINNUM=N3
Record=Constraint | TargetKind=Port       | TargetId=JTAG_NEXUS_TMS  | FPGA_PINNUM=P2
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; SRAM0
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=SRAM0_A[17..0]     | FPGA_PINNUM=K14,M18,F14,K13,F17,K12,G14,G13,H17,H16,L17,L18,J13,K15,H14,H15,J18,J16
Record=Constraint | TargetKind=Port       | TargetId=SRAM0_D[15..0]     | FPGA_PINNUM=H18,F18,G18,E18,D18,C18,D17,C17,M13,L13,H12,H13,N14,F16,L12,G16
Record=Constraint | TargetKind=Port       | TargetId=SRAM0_CS           | FPGA_PINNUM=F15
Record=Constraint | TargetKind=Port       | TargetId=SRAM0_UB           | FPGA_PINNUM=K16
Record=Constraint | TargetKind=Port       | TargetId=SRAM0_LB           | FPGA_PINNUM=K17
Record=Constraint | TargetKind=Port       | TargetId=SRAM0_E            | FPGA_PINNUM=K18
Record=Constraint | TargetKind=Port       | TargetId=SRAM0_W            | FPGA_PINNUM=E16
;-------------------------------------------------------------------------------
;-------------------------------------------------------------------------------
; SRAM1
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=SRAM1_A[17..0]     | FPGA_PINNUM=K14,M18,F14,K13,F17,K12,G14,G13,H17,H16,L17,L18,J13,K15,H14,H15,J18,J16
Record=Constraint | TargetKind=Port       | TargetId=SRAM1_D[15..0]     | FPGA_PINNUM=U17,T17,U18,T18,P17,N17,P18,N18,L14,L16,L15,M16,P16,N16,P15,N15
Record=Constraint | TargetKind=Port       | TargetId=SRAM1_CS           | FPGA_PINNUM=F15
Record=Constraint | TargetKind=Port       | TargetId=SRAM1_UB           | FPGA_PINNUM=L7
Record=Constraint | TargetKind=Port       | TargetId=SRAM1_LB           | FPGA_PINNUM=M14
Record=Constraint | TargetKind=Port       | TargetId=SRAM1_E            | FPGA_PINNUM=K18
Record=Constraint | TargetKind=Port       | TargetId=SRAM1_W            | FPGA_PINNUM=E16
;-------------------------------------------------------------------------------


;-------------------------------------------------------------------------------
; MODE SETTING
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=M0                  | FPGA_PINNUM=T15
Record=Constraint | TargetKind=Port       | TargetId=M1                  | FPGA_PINNUM=N12
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; User I/O
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=IOA[15..0]           | FPGA_PINNUM=R7,P12,P11,N11,N10,T6,P4,R3,V7,U13,V13,V12,T10,T7,U5,T3

Record=Constraint | TargetKind=Port       | TargetId=IOB[15..0]           | FPGA_PINNUM=F10,G9,E8,D8,F8,B6,A4,A3,F11,F9,C9,C8,F6,A5,B4,B3

Record=Constraint | TargetKind=Port       | TargetId=IOC[15..0]           | FPGA_PINNUM=H2,H3,G3,F4,F5,D2,C1,A2,H6,G6,F3,H4,E3,D4,C2,B2

Record=Constraint | TargetKind=Port       | TargetId=IOD[15..0]           | FPGA_PINNUM=N6,N9,T11,E13,B16,C14,C13,B12,U7,U11,T12,R11,D14,C15,B14,E12
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; RESET
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=TEST_BUTTON | FPGA_PINNUM=A16
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; PUSH BUTTON
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=SW_USER[3..0]              | FPGA_PINNUM=V11,V9,T8,V8
;-------------------------------------------------------------------------------

; 5 WAYS SW
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=5WAY_SW[4..0]              | FPGA_PINNUM=U1,U2,T1,P1,T2
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; FTDI
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=FTDI_CLK          | FPGA_PINNUM=J3
Record=Constraint | TargetKind=Port       | TargetId=FTDI_DOUT         | FPGA_PINNUM=J1
Record=Constraint | TargetKind=Port       | TargetId=FTDI_DIN          | FPGA_PINNUM=H1
Record=Constraint | TargetKind=Port       | TargetId=FTDI_CS0          | FPGA_PINNUM=G1
Record=Constraint | TargetKind=Port       | TargetId=FTDI_CS1          | FPGA_PINNUM=F1
Record=Constraint | TargetKind=Port       | TargetId=FTDI_CS2          | FPGA_PINNUM=F2
Record=Constraint | TargetKind=Port       | TargetId=FTDI_CS3          | FPGA_PINNUM=E1
Record=Constraint | TargetKind=Port       | TargetId=FTDI_CS4          | FPGA_PINNUM=D1
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; FLASH
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=Flash_CLK          | FPGA_PINNUM=R15
Record=Constraint | TargetKind=Port       | TargetId=Flash_DOUT         | FPGA_PINNUM=T13
Record=Constraint | TargetKind=Port       | TargetId=Flash_DIN          | FPGA_PINNUM=R13
Record=Constraint | TargetKind=Port       | TargetId=Flash_CS           | FPGA_PINNUM=V3
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; RS232
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=RS_CTS          | FPGA_PINNUM=K4
Record=Constraint | TargetKind=Port       | TargetId=RS_RTS          | FPGA_PINNUM=K5
Record=Constraint | TargetKind=Port       | TargetId=RS_RX           | FPGA_PINNUM=J7
Record=Constraint | TargetKind=Port       | TargetId=RS_TX           | FPGA_PINNUM=K6
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; SVGA
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=VGA_BLUE[2..0]     | FPGA_PINNUM=A12,A11,A10
Record=Constraint | TargetKind=Port       | TargetId=VGA_GREEN[2..0]    | FPGA_PINNUM=A9,B9,A8
Record=Constraint | TargetKind=Port       | TargetId=VGA_RED[2..0]      | FPGA_PINNUM=B8,A7,A6
Record=Constraint | TargetKind=Port       | TargetId=VGA_HSYNC          | FPGA_PINNUM=A13
Record=Constraint | TargetKind=Port       | TargetId=VGA_VSYNC          | FPGA_PINNUM=A14
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; PS2
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=PS2_CLK             | FPGA_PINNUM=R8
Record=Constraint | TargetKind=Port       | TargetId=PS2_DATA            | FPGA_PINNUM=T14
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Accelerometer
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=ACM_CLK             | FPGA_PINNUM=T9
Record=Constraint | TargetKind=Port       | TargetId=ACM_DOUT            | FPGA_PINNUM=U16
Record=Constraint | TargetKind=Port       | TargetId=ACM_DIN             | FPGA_PINNUM=V16
Record=Constraint | TargetKind=Port       | TargetId=ACM_CS              | FPGA_PINNUM=U15
Record=Constraint | TargetKind=Port       | TargetId=ACM_INT1            | FPGA_PINNUM=V14
Record=Constraint | TargetKind=Port       | TargetId=ACM_INT2            | FPGA_PINNUM=V15
;-------------------------------------------------------------------------------
; 7 SEGMENT DISPLAY
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=SEG_CTL[7..0]              | FPGA_PINNUM=E6,E7,D3,C10,C7,C6,D6,C5
Record=Constraint | TargetKind=Port       | TargetId=SEG_DIG[7..0]              | FPGA_PINNUM=C4,E4,D12,E11,B11,G11,F12,C12              ;D12,E11,B11,G11,F12,C12,C4,E4
;-------------------------------------------------------------------------------
; RGB LED
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=LED[7..0]             | FPGA_PINNUM=M5,N4,T4,R5,P3,N1,N5,V10 
Record=Constraint | TargetKind=Port       | TargetId=CTL[2..0]             | FPGA_PINNUM=V4,M1,L6
;-------------------------------------------------------------------------------

 ; DIP
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=DIP[7..0]              | FPGA_PINNUM=T5,V5,P6,V6,P7,P8,N8,M10
;-------------------------------------------------------------------------------

; STATUS LED
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port       | TargetId=STATUS              | FPGA_PINNUM=A15
;-------------------------------------------------------------------------------

