// Seed: 2331955968
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    output uwire id_3,
    output tri   id_4
);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd26,
    parameter id_10 = 32'd91,
    parameter id_6  = 32'd80
) (
    input supply0 _id_0,
    output supply1 id_1,
    input wire id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor _id_6,
    output wire id_7,
    output supply1 id_8
);
  wire [1 : id_6] _id_10;
  logic id_11;
  wire [(  id_6  *  1 'b0 )  ==  id_0 : id_0  -  id_10] id_12;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_8,
      id_4
  );
  wire id_13;
  ;
  assign id_4 = 1'h0;
  always_comb #1;
  wire id_14;
endmodule
