Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 26 21:04:46 2020
| Host         : Pietro running 64-bit major release  (build 9200)
| Command      : report_drc -file pwm_bd_wrapper_drc_routed.rpt -pb pwm_bd_wrapper_drc_routed.pb -rpx pwm_bd_wrapper_drc_routed.rpx
| Design       : pwm_bd_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1468
+----------+----------+------------------------+------------+
| Rule     | Severity | Description            | Violations |
+----------+----------+------------------------+------------+
| DPIP-1   | Warning  | Input pipelining       | 404        |
| DPOP-1   | Warning  | PREG Output pipelining | 172        |
| DPOP-2   | Warning  | MREG Output pipelining | 172        |
| PDRC-153 | Warning  | Gated clock check      | 720        |
+----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#198 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#199 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#200 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#201 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#202 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#203 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#204 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#205 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#206 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#207 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#208 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#209 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#210 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#211 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#212 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#213 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#214 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#215 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#216 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#217 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#218 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#219 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#220 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#221 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#222 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#223 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#224 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#225 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#226 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#227 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#228 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#229 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#230 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#231 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#232 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#233 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#234 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#235 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#236 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#237 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#238 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#239 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#240 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#241 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#242 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#243 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#244 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#245 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#246 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#247 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#248 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#249 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#250 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#251 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#252 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#253 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#254 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#255 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#256 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#257 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#258 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#259 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#260 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#261 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#262 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#263 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#264 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#265 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#266 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#267 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#268 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#269 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#270 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#271 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#272 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#273 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#274 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#275 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#276 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#277 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#278 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#279 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#280 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#281 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#282 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#283 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#284 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#285 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#286 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#287 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#288 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#289 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#290 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#291 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#292 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#293 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#294 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#295 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#296 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#297 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#298 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#299 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#300 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#301 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#302 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#303 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#304 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#305 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#306 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#307 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#308 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#309 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#310 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#311 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#312 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#313 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#314 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#315 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#316 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#317 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#318 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#319 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#320 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#321 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#322 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#323 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#324 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#325 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#326 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#327 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#328 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#329 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#330 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#331 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#332 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#333 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#334 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#335 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#336 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#337 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#338 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#339 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#340 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#341 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#342 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#343 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#344 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#345 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#346 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#347 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#348 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#349 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#350 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#351 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#352 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#353 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#354 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#355 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#356 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#357 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#358 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#359 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#360 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#361 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#362 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#363 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#364 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#365 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#366 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#367 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#368 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#369 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#370 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#371 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#372 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#373 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#374 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#375 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#376 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#377 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#378 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#379 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#380 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#381 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#382 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#383 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#384 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#385 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#386 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#387 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#388 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#389 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#390 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#391 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/multi/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/multi/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#392 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/multi/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/multi/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#393 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#394 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#395 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#396 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#397 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#398 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#399 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#400 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#401 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#402 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#403 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#404 Warning
Input pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#141 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#142 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#143 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#144 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#145 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#146 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#147 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#148 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#149 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#150 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#151 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#152 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#153 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#154 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#155 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#156 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#157 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#158 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#159 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#160 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#161 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#162 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#163 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#164 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#165 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#166 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#167 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/multi/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/multi/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#168 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#169 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#170 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#171 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#172 Warning
PREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/multi/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/multi/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#171 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#172 Warning
MREG Output pipelining  
DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D11/Mux_mp/MP_array[11][2] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D11/Mux_mp/i___3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D11/Mux_mp/i___3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D14/Mux_mp/MP_array[14][3] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D14/Mux_mp/i___3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D14/Mux_mp/i___3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D15/Mux_mp/MP_array[15][0] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D15/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D15/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D24/Mux_mp/MP_array24[24]_58[3] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D24/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D24/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D25/Mux_mp/MP_array[25][8] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D25/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D25/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D29/Mux_mp/MP_array[29][2] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D29/Mux_mp/i___3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D29/Mux_mp/i___3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D32/Mux_mp/MP_array[32][3] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D32/Mux_mp/i___3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D32/Mux_mp/i___3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D33/Mux_mp/MP_array[33][0] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D33/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D33/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D6/Mux_mp/MP_array6[6]_41[3] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D6/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D6/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D7/Mux_mp/MP_array[7][8] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D7/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D7/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___82_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___82/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___82. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___84_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___84/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___84. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___85_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___85/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___86_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___86/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___86. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___87_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___87/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___88_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___88/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___88. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___89_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___89/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___89. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___90_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___90/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___90. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___91_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___91/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___92_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___92/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___92. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___93_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___93/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___94_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___94/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___94. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___95_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___95/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___95. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___103_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___103/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___104_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___104/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___105_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___105/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___106_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___106/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___107_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___107/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___108_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___108/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___109_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___109/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___110_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___110/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___110. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___111_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___111/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___111. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___112_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___112/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___112. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___113_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___113/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___113. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___114_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___114/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___114. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___115_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___115/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___116_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___116/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___102_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___102/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___102. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___78_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___78/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___78_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___78/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___81_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___81/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___49_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___49/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___51_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___51/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___53_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___53/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___55_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___55/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___48_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___48/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___81_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___81/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___85_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___85/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___87_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___87/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___89_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___89/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___89. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___91_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___91/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/i___91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___53_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___53/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___55_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___55/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___82_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___82/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___82. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___84_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___84/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___84. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___85_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___85/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___86_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___86/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___86. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___87_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___87/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___88_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___88/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___88. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___89_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___89/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___89. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___90_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___90/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___90. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___91_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___91/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___92_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___92/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___92. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___93_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___93/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___94_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___94/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___94. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___95_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___95/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/i___95. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___103_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___103/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___104_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___104/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___105_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___105/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___106_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___106/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___107_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___107/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___108_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___108/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___109_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___109/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___110_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___110/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___110. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___111_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___111/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___111. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___112_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___112/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___112. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___113_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___113/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___113. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___114_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___114/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___114. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___115_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___115/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___116_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___116/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___100_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___100/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___100. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___101_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___101/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___101. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___102_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___102/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___102. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___103_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___103/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___104_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___104/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___105_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___105/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___106_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___106/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___107_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___107/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___108_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___108/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___95_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___95/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___95. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___96_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___96/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___96. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___97_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___97/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___97. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___98_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___98/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___98. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___99_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___99/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___99. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___100_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___100/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___100. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___101_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___101/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___101. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___102_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___102/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___102. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___103_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___103/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___104_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___104/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___105_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___105/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___106_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___106/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___107_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___107/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___108_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___108/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___95_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___95/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___95. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___96_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___96/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___96. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___97_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___97/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___97. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___98_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___98/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___98. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___99_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___99/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/i___99. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___104_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___104/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___105_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___105/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___106_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___106/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___107_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___107/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___108_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___108/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___109_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___109/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___110_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___110/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___110. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___111_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___111/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___111. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___112_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___112/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___112. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___113_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___113/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___113. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___114_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___114/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___114. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___115_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___115/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___116_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___116/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___117_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___117/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/i___117. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/CH/reg1/C[0] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/CH/reg1/sum0_i_4__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/CH/reg1/sum0_i_4__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___44_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___44/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___46_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___46/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___48_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___48/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___46_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___46/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___48_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___48/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___53_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___53/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___55_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___55/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___44_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___44/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___46_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___46/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___48_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___48/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___103_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___103/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___78_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___78/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/i___78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___109_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___109/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___81_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___81/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___85_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___85/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___87_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___87/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/i___87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___102_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___102/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___102. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___78_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___78/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___78_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___78/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/i___78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___104_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___104/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___105_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___105/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___106_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___106/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___107_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___107/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___108_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___108/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___109_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___109/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___110_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___110/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___110. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___111_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___111/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___111. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___112_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___112/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___112. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___113_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___113/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___113. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___114_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___114/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___114. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___115_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___115/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___116_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___116/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___117_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___117/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/i___117. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___81_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___81/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___49_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___49/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___51_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___51/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___53_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___53/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___55_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___55/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___48_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___48/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#401 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#402 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___81_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___81/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#403 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#404 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___85_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___85/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#405 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___87_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___87/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#406 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___89_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___89/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___89. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#407 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___91_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___91/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/i___91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#408 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___53_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___53/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#409 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___55_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___55/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#410 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#411 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#412 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#413 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#414 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#415 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#416 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#417 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#418 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#419 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#420 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#421 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#422 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#423 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#424 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#425 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#426 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#427 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#428 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#429 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#430 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#431 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#432 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#433 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#434 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#435 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#436 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/CH/reg1/C[0] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/CH/reg1/sum0_i_4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/CH/reg1/sum0_i_4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#437 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___44_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___44/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#438 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___46_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___46/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#439 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___48_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___48/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#440 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#441 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#442 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#443 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#444 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#445 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#446 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#447 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#448 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#449 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#450 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#451 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___47_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___47/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___47. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#452 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___49_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___49/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#453 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___51_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___51/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#454 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___53_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___53/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#455 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___55_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___55/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#456 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#457 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#458 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#459 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#460 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#461 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#462 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#463 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#464 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#465 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___53_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___53/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#466 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___55_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___55/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#467 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#468 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#469 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#470 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#471 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#472 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#473 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#474 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#475 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#476 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#477 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#478 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#479 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___44_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___44/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#480 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___46_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___46/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#481 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___48_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___48/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#482 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#483 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#484 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#485 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#486 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#487 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#488 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#489 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#490 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#491 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#492 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#493 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___103_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___103/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#494 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#495 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#496 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#497 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#498 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#499 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#500 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#501 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#502 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#503 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#504 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#505 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#506 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#507 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___78_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___78/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/i___78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#508 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___109_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___109/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#509 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#510 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#511 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#512 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#513 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#514 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#515 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#516 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#517 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#518 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#519 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___81_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___81/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#520 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#521 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___85_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___85/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#522 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___87_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___87/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/i___87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#523 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__6/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#524 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__12_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__12/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#525 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__14_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__14/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#526 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#527 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__6/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#528 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__9_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__9/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#529 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__10_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__10/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#530 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__9_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__9/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#531 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__10_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__10/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#532 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__9_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__9/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#533 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#534 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#535 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#536 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__5/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#537 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__6/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#538 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__6/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#539 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__6/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#540 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__5/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#541 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[7]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#542 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#543 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__5/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#544 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__5/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#545 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__5/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#546 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#547 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#548 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#549 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#550 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#551 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#552 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__10_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__10/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#553 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__11_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__11/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#554 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__12_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__12/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#555 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__12_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__12/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#556 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__13_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__13/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#557 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__12_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__12/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#558 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__8/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#559 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__14_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__14/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#560 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__18_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__18/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#561 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__19_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__19/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#562 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__19_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__19/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#563 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__18_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__18/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#564 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__17_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__17/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#565 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__5/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#566 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__25_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__25/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#567 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__27_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__27/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#568 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[3]_LDC_i_2__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[3]_LDC_i_2__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[3]_LDC_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#569 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__23_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__23/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#570 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__23_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__23/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#571 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__26_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__26/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#572 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__9_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__9/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#573 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__24_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__24/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#574 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__26_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__26/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#575 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[3]_LDC_i_2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[3]_LDC_i_2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#576 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__22_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__22/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#577 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__25_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__25/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#578 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__8/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#579 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref18/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__24_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref18/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__24/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref18/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#580 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__12_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__12/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#581 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__23_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__23/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#582 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__25_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__25/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#583 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__23_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__23/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#584 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__13_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__13/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#585 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#586 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__19_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__19/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#587 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__24_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__24/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#588 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__22_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__22/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#589 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__21_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__21/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#590 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__22_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__22/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#591 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__11_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__11/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#592 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__18_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__18/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#593 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__22_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__22/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#594 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__23_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__23/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#595 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#596 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__20_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__20/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#597 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__21_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__21/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#598 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__10_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__10/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#599 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__17_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__17/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#600 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__21_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__21/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#601 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__22_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__22/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#602 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__21_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__21/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#603 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__20_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__20/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#604 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__7/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#605 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__9_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__9/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#606 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__16_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__16/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#607 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__20_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__20/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#608 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__21_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__21/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#609 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[4]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#610 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__19_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__19/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#611 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__6/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#612 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#613 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#614 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#615 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#616 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#617 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#618 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#619 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#620 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#621 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#622 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__15_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__15/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#623 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__19_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__19/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#624 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__20_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__20/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#625 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__20_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__20/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#626 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__19_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__19/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#627 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__18_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__18/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#628 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#629 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#630 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#631 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#632 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#633 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#634 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[0]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#635 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#636 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[2]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#637 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#638 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#639 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#640 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[6]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/sel_rf_counter/cnt_out_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#641 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[1]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#642 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[3]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#643 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[4]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#644 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[5]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#645 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[6]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#646 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[6]_LDC_i_2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[6]_LDC_i_2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/sel_rf_counter/cnt_out_reg[6]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#647 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__5/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#648 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#649 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#650 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__13_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__13/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#651 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__14_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__14/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#652 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__7/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#653 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__13_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__13/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#654 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__15_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__15/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#655 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__15_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__15/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#656 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__15_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__15/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#657 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__13_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__13/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#658 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#659 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__11_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__11/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#660 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__14_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__14/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#661 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__16_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__16/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#662 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__16_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__16/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#663 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__16_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__16/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#664 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__14_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__14/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#665 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#666 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__15_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__15/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#667 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__17_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__17/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#668 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__15_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__15/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#669 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#670 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__12_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__12/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#671 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__16_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__16/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#672 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__18_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__18/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#673 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__17_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__17/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#674 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__17_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__17/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#675 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__16_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__16/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#676 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#677 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__13_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__13/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#678 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__17_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__17/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#679 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__18_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__18/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#680 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[7]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#681 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[7]_LDC_i_2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[7]_LDC_i_2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/sel_rf_counter/cnt_out_reg[7]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#682 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__26_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__26/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#683 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__24_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__24/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#684 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#685 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[7]_LDC_i_2__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[7]_LDC_i_2__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/sel_rf_counter/cnt_out_reg[7]_LDC_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#686 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#687 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__9_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__9/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#688 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#689 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#690 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__11_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__11/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#691 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__12_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__12/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#692 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#693 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__8/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#694 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[2]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#695 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[3]_LDC_i_1/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#696 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__10_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__10/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#697 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__11_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__11/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#698 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__2_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__2/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#699 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__7/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#700 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__10_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__10/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#701 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__11_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__11/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#702 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__11_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__11/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#703 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__10_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__10/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#704 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__3_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#705 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__6/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#706 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__7/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#707 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__7/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#708 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__6_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__6/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#709 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__4_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__4/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#710 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__7/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#711 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__8/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#712 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__7/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#713 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__8/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#714 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__7_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__7/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#715 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__5_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__5/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#716 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__8/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[2]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#717 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__9_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__9/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#718 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__8/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#719 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__9_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__9/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[5]_LDC_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#720 Warning
Gated clock check  
Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__8_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__8/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


