{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 21:31:56 2009 " "Info: Processing started: Wed Nov 04 21:31:56 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter:c1\|cout " "Info: Detected ripple clock \"counter:c1\|cout\" as buffer" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:c1\|cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:c1\|out\[0\] counter:c1\|cout 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"counter:c1\|out\[0\]\" and destination register \"counter:c1\|cout\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.298 ns + Longest register register " "Info: + Longest register to register delay is 1.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:c1\|out\[0\] 1 REG LCFF_X11_Y9_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y9_N3; Fanout = 6; REG Node = 'counter:c1\|out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:c1|out[0] } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.346 ns) 0.788 ns counter:c1\|cout~2 2 COMB LCCOMB_X11_Y9_N8 1 " "Info: 2: + IC(0.442 ns) + CELL(0.346 ns) = 0.788 ns; Loc. = LCCOMB_X11_Y9_N8; Fanout = 1; COMB Node = 'counter:c1\|cout~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { counter:c1|out[0] counter:c1|cout~2 } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 1.143 ns counter:c1\|cout~3 3 COMB LCCOMB_X10_Y9_N22 1 " "Info: 3: + IC(0.302 ns) + CELL(0.053 ns) = 1.143 ns; Loc. = LCCOMB_X10_Y9_N22; Fanout = 1; COMB Node = 'counter:c1\|cout~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.355 ns" { counter:c1|cout~2 counter:c1|cout~3 } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.298 ns counter:c1\|cout 4 REG LCFF_X10_Y9_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.298 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1\|cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter:c1|cout~3 counter:c1|cout } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.554 ns ( 42.68 % ) " "Info: Total cell delay = 0.554 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.744 ns ( 57.32 % ) " "Info: Total interconnect delay = 0.744 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { counter:c1|out[0] counter:c1|cout~2 counter:c1|cout~3 counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.298 ns" { counter:c1|out[0] {} counter:c1|cout~2 {} counter:c1|cout~3 {} counter:c1|cout {} } { 0.000ns 0.442ns 0.302ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.041 ns - Smallest " "Info: - Smallest clock skew is 0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.526 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.618 ns) 2.526 ns counter:c1\|cout 2 REG LCFF_X10_Y9_N23 2 " "Info: 2: + IC(1.054 ns) + CELL(0.618 ns) = 2.526 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1\|cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk counter:c1|cout } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.27 % ) " "Info: Total cell delay = 1.472 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.054 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clk counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { clk {} clk~combout {} counter:c1|cout {} } { 0.000ns 0.000ns 1.054ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.485 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns counter:c1\|out\[0\] 3 REG LCFF_X11_Y9_N3 6 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X11_Y9_N3; Fanout = 6; REG Node = 'counter:c1\|out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl counter:c1|out[0] } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl counter:c1|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} counter:c1|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clk counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { clk {} clk~combout {} counter:c1|cout {} } { 0.000ns 0.000ns 1.054ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl counter:c1|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} counter:c1|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { counter:c1|out[0] counter:c1|cout~2 counter:c1|cout~3 counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.298 ns" { counter:c1|out[0] {} counter:c1|cout~2 {} counter:c1|cout~3 {} counter:c1|cout {} } { 0.000ns 0.442ns 0.302ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clk counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { clk {} clk~combout {} counter:c1|cout {} } { 0.000ns 0.000ns 1.054ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl counter:c1|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} counter:c1|out[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { counter:c1|cout {} } {  } {  } "" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:c1\|cout load clk 3.457 ns register " "Info: tsu for register \"counter:c1\|cout\" (data pin = \"load\", clock pin = \"clk\") is 3.457 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.893 ns + Longest pin register " "Info: + Longest pin to register delay is 5.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns load 1 PIN PIN_F15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_F15; Fanout = 2; PIN Node = 'load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.555 ns) + CELL(0.366 ns) 5.738 ns counter:c1\|cout~3 2 COMB LCCOMB_X10_Y9_N22 1 " "Info: 2: + IC(4.555 ns) + CELL(0.366 ns) = 5.738 ns; Loc. = LCCOMB_X10_Y9_N22; Fanout = 1; COMB Node = 'counter:c1\|cout~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { load counter:c1|cout~3 } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.893 ns counter:c1\|cout 3 REG LCFF_X10_Y9_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.893 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1\|cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter:c1|cout~3 counter:c1|cout } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 22.70 % ) " "Info: Total cell delay = 1.338 ns ( 22.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.555 ns ( 77.30 % ) " "Info: Total interconnect delay = 4.555 ns ( 77.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { load counter:c1|cout~3 counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { load {} load~combout {} counter:c1|cout~3 {} counter:c1|cout {} } { 0.000ns 0.000ns 4.555ns 0.000ns } { 0.000ns 0.817ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.526 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.618 ns) 2.526 ns counter:c1\|cout 2 REG LCFF_X10_Y9_N23 2 " "Info: 2: + IC(1.054 ns) + CELL(0.618 ns) = 2.526 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1\|cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk counter:c1|cout } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.27 % ) " "Info: Total cell delay = 1.472 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.054 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clk counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { clk {} clk~combout {} counter:c1|cout {} } { 0.000ns 0.000ns 1.054ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { load counter:c1|cout~3 counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { load {} load~combout {} counter:c1|cout~3 {} counter:c1|cout {} } { 0.000ns 0.000ns 4.555ns 0.000ns } { 0.000ns 0.817ns 0.366ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { clk counter:c1|cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { clk {} clk~combout {} counter:c1|cout {} } { 0.000ns 0.000ns 1.054ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outd\[4\] counter:c2\|out\[0\] 10.161 ns register " "Info: tco from clock \"clk\" to destination pin \"outd\[4\]\" through register \"counter:c2\|out\[0\]\" is 10.161 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.844 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.712 ns) 2.620 ns counter:c1\|cout 2 REG LCFF_X10_Y9_N23 2 " "Info: 2: + IC(1.054 ns) + CELL(0.712 ns) = 2.620 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1\|cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { clk counter:c1|cout } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.000 ns) 4.532 ns counter:c1\|cout~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(1.912 ns) + CELL(0.000 ns) = 4.532 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'counter:c1\|cout~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { counter:c1|cout counter:c1|cout~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.618 ns) 5.844 ns counter:c2\|out\[0\] 4 REG LCFF_X11_Y9_N17 5 " "Info: 4: + IC(0.694 ns) + CELL(0.618 ns) = 5.844 ns; Loc. = LCFF_X11_Y9_N17; Fanout = 5; REG Node = 'counter:c2\|out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { counter:c1|cout~clkctrl counter:c2|out[0] } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.37 % ) " "Info: Total cell delay = 2.184 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.660 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.660 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { clk counter:c1|cout counter:c1|cout~clkctrl counter:c2|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { clk {} clk~combout {} counter:c1|cout {} counter:c1|cout~clkctrl {} counter:c2|out[0] {} } { 0.000ns 0.000ns 1.054ns 1.912ns 0.694ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.223 ns + Longest register pin " "Info: + Longest register to pin delay is 4.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:c2\|out\[0\] 1 REG LCFF_X11_Y9_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y9_N17; Fanout = 5; REG Node = 'counter:c2\|out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:c2|out[0] } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.235 ns) + CELL(1.988 ns) 4.223 ns outd\[4\] 2 PIN PIN_C13 0 " "Info: 2: + IC(2.235 ns) + CELL(1.988 ns) = 4.223 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'outd\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { counter:c2|out[0] outd[4] } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 47.08 % ) " "Info: Total cell delay = 1.988 ns ( 47.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.235 ns ( 52.92 % ) " "Info: Total interconnect delay = 2.235 ns ( 52.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { counter:c2|out[0] outd[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.223 ns" { counter:c2|out[0] {} outd[4] {} } { 0.000ns 2.235ns } { 0.000ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { clk counter:c1|cout counter:c1|cout~clkctrl counter:c2|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { clk {} clk~combout {} counter:c1|cout {} counter:c1|cout~clkctrl {} counter:c2|out[0] {} } { 0.000ns 0.000ns 1.054ns 1.912ns 0.694ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { counter:c2|out[0] outd[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.223 ns" { counter:c2|out[0] {} outd[4] {} } { 0.000ns 2.235ns } { 0.000ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:c2\|out\[0\] count clk 0.322 ns register " "Info: th for register \"counter:c2\|out\[0\]\" (data pin = \"count\", clock pin = \"clk\") is 0.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.844 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.712 ns) 2.620 ns counter:c1\|cout 2 REG LCFF_X10_Y9_N23 2 " "Info: 2: + IC(1.054 ns) + CELL(0.712 ns) = 2.620 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'counter:c1\|cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { clk counter:c1|cout } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.000 ns) 4.532 ns counter:c1\|cout~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(1.912 ns) + CELL(0.000 ns) = 4.532 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'counter:c1\|cout~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { counter:c1|cout counter:c1|cout~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.618 ns) 5.844 ns counter:c2\|out\[0\] 4 REG LCFF_X11_Y9_N17 5 " "Info: 4: + IC(0.694 ns) + CELL(0.618 ns) = 5.844 ns; Loc. = LCFF_X11_Y9_N17; Fanout = 5; REG Node = 'counter:c2\|out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { counter:c1|cout~clkctrl counter:c2|out[0] } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.37 % ) " "Info: Total cell delay = 2.184 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.660 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.660 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { clk counter:c1|cout counter:c1|cout~clkctrl counter:c2|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { clk {} clk~combout {} counter:c1|cout {} counter:c1|cout~clkctrl {} counter:c2|out[0] {} } { 0.000ns 0.000ns 1.054ns 1.912ns 0.694ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.671 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns count 1 PIN PIN_AA18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 9; PIN Node = 'count'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.068 ns) + CELL(0.746 ns) 5.671 ns counter:c2\|out\[0\] 2 REG LCFF_X11_Y9_N17 5 " "Info: 2: + IC(4.068 ns) + CELL(0.746 ns) = 5.671 ns; Loc. = LCFF_X11_Y9_N17; Fanout = 5; REG Node = 'counter:c2\|out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.814 ns" { count counter:c2|out[0] } "NODE_NAME" } } { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 28.27 % ) " "Info: Total cell delay = 1.603 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 71.73 % ) " "Info: Total interconnect delay = 4.068 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.671 ns" { count counter:c2|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.671 ns" { count {} count~combout {} counter:c2|out[0] {} } { 0.000ns 0.000ns 4.068ns } { 0.000ns 0.857ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { clk counter:c1|cout counter:c1|cout~clkctrl counter:c2|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { clk {} clk~combout {} counter:c1|cout {} counter:c1|cout~clkctrl {} counter:c2|out[0] {} } { 0.000ns 0.000ns 1.054ns 1.912ns 0.694ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.671 ns" { count counter:c2|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.671 ns" { count {} count~combout {} counter:c2|out[0] {} } { 0.000ns 0.000ns 4.068ns } { 0.000ns 0.857ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 21:31:57 2009 " "Info: Processing ended: Wed Nov 04 21:31:57 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
