#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2220aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21f9aa0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x21fa8e0 .functor NOT 1, L_0x22500a0, C4<0>, C4<0>, C4<0>;
L_0x224fe00 .functor XOR 4, L_0x224fcc0, L_0x224fd60, C4<0000>, C4<0000>;
L_0x224ff90 .functor XOR 4, L_0x224fe00, L_0x224fec0, C4<0000>, C4<0000>;
v0x224c3d0_0 .net *"_ivl_10", 3 0, L_0x224fec0;  1 drivers
v0x224c4d0_0 .net *"_ivl_12", 3 0, L_0x224ff90;  1 drivers
v0x224c5b0_0 .net *"_ivl_2", 3 0, L_0x224fc20;  1 drivers
v0x224c670_0 .net *"_ivl_4", 3 0, L_0x224fcc0;  1 drivers
v0x224c750_0 .net *"_ivl_6", 3 0, L_0x224fd60;  1 drivers
v0x224c830_0 .net *"_ivl_8", 3 0, L_0x224fe00;  1 drivers
v0x224c910_0 .net "c", 0 0, v0x2245560_0;  1 drivers
v0x224c9b0_0 .var "clk", 0 0;
v0x224ca50_0 .net "d", 0 0, v0x22456a0_0;  1 drivers
v0x224caf0_0 .net "mux_in_dut", 3 0, L_0x224d680;  1 drivers
v0x224cb90_0 .net "mux_in_ref", 3 0, L_0x224d3a0;  1 drivers
v0x224cc30_0 .var/2u "stats1", 159 0;
v0x224ccf0_0 .var/2u "strobe", 0 0;
v0x224cdb0_0 .net "tb_match", 0 0, L_0x22500a0;  1 drivers
v0x224ce70_0 .net "tb_mismatch", 0 0, L_0x21fa8e0;  1 drivers
v0x224cf30_0 .net "wavedrom_enable", 0 0, v0x2245740_0;  1 drivers
v0x224cfd0_0 .net "wavedrom_title", 511 0, v0x22457e0_0;  1 drivers
L_0x224fc20 .concat [ 4 0 0 0], L_0x224d3a0;
L_0x224fcc0 .concat [ 4 0 0 0], L_0x224d3a0;
L_0x224fd60 .concat [ 4 0 0 0], L_0x224d680;
L_0x224fec0 .concat [ 4 0 0 0], L_0x224d3a0;
L_0x22500a0 .cmp/eeq 4, L_0x224fc20, L_0x224ff90;
S_0x221dc30 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x21f9aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x21fabe0 .functor OR 1, v0x2245560_0, v0x22456a0_0, C4<0>, C4<0>;
L_0x21faf20 .functor NOT 1, v0x22456a0_0, C4<0>, C4<0>, C4<0>;
L_0x220ea10 .functor AND 1, v0x2245560_0, v0x22456a0_0, C4<1>, C4<1>;
v0x2224300_0 .net *"_ivl_10", 0 0, L_0x21faf20;  1 drivers
v0x22243a0_0 .net *"_ivl_15", 0 0, L_0x220ea10;  1 drivers
v0x21fa6a0_0 .net *"_ivl_2", 0 0, L_0x21fabe0;  1 drivers
L_0x7f5bbd5eb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x21fa9b0_0 .net/2s *"_ivl_6", 0 0, L_0x7f5bbd5eb018;  1 drivers
v0x21facf0_0 .net "c", 0 0, v0x2245560_0;  alias, 1 drivers
v0x21fb030_0 .net "d", 0 0, v0x22456a0_0;  alias, 1 drivers
v0x2244c10_0 .net "mux_in", 3 0, L_0x224d3a0;  alias, 1 drivers
L_0x224d3a0 .concat8 [ 1 1 1 1], L_0x21fabe0, L_0x7f5bbd5eb018, L_0x21faf20, L_0x220ea10;
S_0x2244d70 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x21f9aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2245560_0 .var "c", 0 0;
v0x2245600_0 .net "clk", 0 0, v0x224c9b0_0;  1 drivers
v0x22456a0_0 .var "d", 0 0;
v0x2245740_0 .var "wavedrom_enable", 0 0;
v0x22457e0_0 .var "wavedrom_title", 511 0;
E_0x2205350/0 .event negedge, v0x2245600_0;
E_0x2205350/1 .event posedge, v0x2245600_0;
E_0x2205350 .event/or E_0x2205350/0, E_0x2205350/1;
E_0x22055a0 .event negedge, v0x2245600_0;
E_0x2205800 .event posedge, v0x2245600_0;
S_0x2245060 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x2244d70;
 .timescale -12 -12;
v0x2245260_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2245360 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x2244d70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2245990 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x21f9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x2224100 .functor BUFZ 1, L_0x224da70, C4<0>, C4<0>, C4<0>;
L_0x224d580 .functor BUFZ 1, L_0x224ddb0, C4<0>, C4<0>, C4<0>;
L_0x224d610 .functor BUFZ 1, L_0x224e0f0, C4<0>, C4<0>, C4<0>;
L_0x224d810 .functor BUFZ 1, L_0x224e3f0, C4<0>, C4<0>, C4<0>;
v0x224b0b0_0 .net "M0", 0 0, L_0x224da70;  1 drivers
v0x224b1c0_0 .net "M1", 0 0, L_0x224ddb0;  1 drivers
v0x224b2d0_0 .net "M2", 0 0, L_0x224e0f0;  1 drivers
v0x224b370_0 .net "M3", 0 0, L_0x224e3f0;  1 drivers
v0x224b410_0 .net "M4", 0 0, L_0x224e6f0;  1 drivers
v0x224b500_0 .net "M5", 0 0, L_0x224ea30;  1 drivers
v0x224b5a0_0 .net "M6", 0 0, L_0x224ed70;  1 drivers
v0x224b6d0_0 .net "M7", 0 0, L_0x224f070;  1 drivers
v0x224b800_0 .net *"_ivl_11", 0 0, L_0x224d610;  1 drivers
v0x224b930_0 .net *"_ivl_16", 0 0, L_0x224d810;  1 drivers
L_0x7f5bbd5eb138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x224ba10_0 .net *"_ivl_20", 0 0, L_0x7f5bbd5eb138;  1 drivers
L_0x7f5bbd5eb180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x224baf0_0 .net *"_ivl_25", 2 0, L_0x7f5bbd5eb180;  1 drivers
v0x224bbd0_0 .net *"_ivl_3", 0 0, L_0x2224100;  1 drivers
v0x224bcb0_0 .net *"_ivl_7", 0 0, L_0x224d580;  1 drivers
v0x224bd90_0 .net "c", 0 0, v0x2245560_0;  alias, 1 drivers
v0x224be30_0 .net "d", 0 0, v0x22456a0_0;  alias, 1 drivers
v0x224bed0_0 .net "mux_in", 3 0, L_0x224d680;  alias, 1 drivers
v0x224c0c0_0 .net "mux_out", 3 0, L_0x224fae0;  1 drivers
L_0x224d680 .concat8 [ 1 1 1 1], L_0x2224100, L_0x224d580, L_0x224d610, L_0x224d810;
L_0x224f9f0 .concat [ 1 1 0 0], v0x22456a0_0, L_0x7f5bbd5eb138;
L_0x224fae0 .concat [ 1 3 0 0], L_0x224f870, L_0x7f5bbd5eb180;
S_0x2245b70 .scope module, "MUX" "mux4_1" 4 32, 4 43 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 1 "y";
L_0x7f5bbd5eb060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2245d70_0 .net/2u *"_ivl_0", 1 0, L_0x7f5bbd5eb060;  1 drivers
v0x2245e70_0 .net *"_ivl_10", 0 0, L_0x224f410;  1 drivers
v0x2245f30_0 .net *"_ivl_12", 0 0, L_0x224f500;  1 drivers
v0x2245ff0_0 .net *"_ivl_14", 0 0, L_0x224f730;  1 drivers
v0x22460d0_0 .net *"_ivl_2", 0 0, L_0x224f1b0;  1 drivers
L_0x7f5bbd5eb0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x22461e0_0 .net/2u *"_ivl_4", 1 0, L_0x7f5bbd5eb0a8;  1 drivers
v0x22462c0_0 .net *"_ivl_6", 0 0, L_0x224f2a0;  1 drivers
L_0x7f5bbd5eb0f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x2246380_0 .net/2u *"_ivl_8", 1 0, L_0x7f5bbd5eb0f0;  1 drivers
v0x2246460_0 .net "a", 0 0, L_0x224e6f0;  alias, 1 drivers
v0x2246520_0 .net "b", 0 0, L_0x224ea30;  alias, 1 drivers
v0x22465e0_0 .net "c", 0 0, L_0x224ed70;  alias, 1 drivers
v0x22466a0_0 .net "d", 0 0, L_0x224f070;  alias, 1 drivers
v0x2246760_0 .net "s", 1 0, L_0x224f9f0;  1 drivers
v0x2246840_0 .net "y", 0 0, L_0x224f870;  1 drivers
L_0x224f1b0 .cmp/eq 2, L_0x224f9f0, L_0x7f5bbd5eb060;
L_0x224f2a0 .cmp/eq 2, L_0x224f9f0, L_0x7f5bbd5eb0a8;
L_0x224f410 .cmp/eq 2, L_0x224f9f0, L_0x7f5bbd5eb0f0;
L_0x224f500 .functor MUXZ 1, L_0x224f070, L_0x224ed70, L_0x224f410, C4<>;
L_0x224f730 .functor MUXZ 1, L_0x224f500, L_0x224ea30, L_0x224f2a0, C4<>;
L_0x224f870 .functor MUXZ 1, L_0x224f730, L_0x224e6f0, L_0x224f1b0, C4<>;
S_0x22469c0 .scope module, "MUX0" "mux2_1" 4 22, 4 35 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x224d900 .functor NOT 1, v0x2245560_0, C4<0>, C4<0>, C4<0>;
L_0x224d970 .functor AND 1, L_0x224d900, L_0x224e0f0, C4<1>, C4<1>;
L_0x224da00 .functor AND 1, v0x2245560_0, L_0x224e3f0, C4<1>, C4<1>;
L_0x224da70 .functor OR 1, L_0x224d970, L_0x224da00, C4<0>, C4<0>;
v0x2246c00_0 .net *"_ivl_0", 0 0, L_0x224d900;  1 drivers
v0x2246ce0_0 .net *"_ivl_2", 0 0, L_0x224d970;  1 drivers
v0x2246dc0_0 .net *"_ivl_4", 0 0, L_0x224da00;  1 drivers
v0x2246eb0_0 .net "a", 0 0, L_0x224e0f0;  alias, 1 drivers
v0x2246f70_0 .net "b", 0 0, L_0x224e3f0;  alias, 1 drivers
v0x2247080_0 .net "s", 0 0, v0x2245560_0;  alias, 1 drivers
v0x2247170_0 .net "y", 0 0, L_0x224da70;  alias, 1 drivers
S_0x22472b0 .scope module, "MUX1" "mux2_1" 4 23, 4 35 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x224dbf0 .functor NOT 1, v0x2245560_0, C4<0>, C4<0>, C4<0>;
L_0x224dc60 .functor AND 1, L_0x224dbf0, L_0x224ed70, C4<1>, C4<1>;
L_0x224dd40 .functor AND 1, v0x2245560_0, L_0x224f070, C4<1>, C4<1>;
L_0x224ddb0 .functor OR 1, L_0x224dc60, L_0x224dd40, C4<0>, C4<0>;
v0x2247520_0 .net *"_ivl_0", 0 0, L_0x224dbf0;  1 drivers
v0x2247600_0 .net *"_ivl_2", 0 0, L_0x224dc60;  1 drivers
v0x22476e0_0 .net *"_ivl_4", 0 0, L_0x224dd40;  1 drivers
v0x22477d0_0 .net "a", 0 0, L_0x224ed70;  alias, 1 drivers
v0x22478a0_0 .net "b", 0 0, L_0x224f070;  alias, 1 drivers
v0x2247990_0 .net "s", 0 0, v0x2245560_0;  alias, 1 drivers
v0x2247a30_0 .net "y", 0 0, L_0x224ddb0;  alias, 1 drivers
S_0x2247b60 .scope module, "MUX2" "mux2_1" 4 24, 4 35 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x224df30 .functor NOT 1, v0x2245560_0, C4<0>, C4<0>, C4<0>;
L_0x224dfa0 .functor AND 1, L_0x224df30, v0x22456a0_0, C4<1>, C4<1>;
L_0x224e080 .functor AND 1, v0x2245560_0, L_0x224e0f0, C4<1>, C4<1>;
L_0x224e0f0 .functor OR 1, L_0x224dfa0, L_0x224e080, C4<0>, C4<0>;
v0x2247dd0_0 .net *"_ivl_0", 0 0, L_0x224df30;  1 drivers
v0x2247ed0_0 .net *"_ivl_2", 0 0, L_0x224dfa0;  1 drivers
v0x2247fb0_0 .net *"_ivl_4", 0 0, L_0x224e080;  1 drivers
v0x22480a0_0 .net "a", 0 0, v0x22456a0_0;  alias, 1 drivers
v0x2248190_0 .net "b", 0 0, L_0x224e0f0;  alias, 1 drivers
v0x2248280_0 .net "s", 0 0, v0x2245560_0;  alias, 1 drivers
v0x22483b0_0 .net "y", 0 0, L_0x224e0f0;  alias, 1 drivers
S_0x22484b0 .scope module, "MUX3" "mux2_1" 4 25, 4 35 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x224e230 .functor NOT 1, v0x2245560_0, C4<0>, C4<0>, C4<0>;
L_0x224e2a0 .functor AND 1, L_0x224e230, L_0x224f070, C4<1>, C4<1>;
L_0x224e380 .functor AND 1, v0x2245560_0, L_0x224e3f0, C4<1>, C4<1>;
L_0x224e3f0 .functor OR 1, L_0x224e2a0, L_0x224e380, C4<0>, C4<0>;
v0x2248770_0 .net *"_ivl_0", 0 0, L_0x224e230;  1 drivers
v0x2248870_0 .net *"_ivl_2", 0 0, L_0x224e2a0;  1 drivers
v0x2248950_0 .net *"_ivl_4", 0 0, L_0x224e380;  1 drivers
v0x2248a10_0 .net "a", 0 0, L_0x224f070;  alias, 1 drivers
v0x2248b00_0 .net "b", 0 0, L_0x224e3f0;  alias, 1 drivers
v0x2248bf0_0 .net "s", 0 0, v0x2245560_0;  alias, 1 drivers
v0x2248c90_0 .net "y", 0 0, L_0x224e3f0;  alias, 1 drivers
S_0x2248de0 .scope module, "MUX4" "mux2_1" 4 26, 4 35 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x224e530 .functor NOT 1, v0x2245560_0, C4<0>, C4<0>, C4<0>;
L_0x224e5a0 .functor AND 1, L_0x224e530, v0x22456a0_0, C4<1>, C4<1>;
L_0x224e680 .functor AND 1, v0x2245560_0, L_0x224ddb0, C4<1>, C4<1>;
L_0x224e6f0 .functor OR 1, L_0x224e5a0, L_0x224e680, C4<0>, C4<0>;
v0x2249050_0 .net *"_ivl_0", 0 0, L_0x224e530;  1 drivers
v0x2249150_0 .net *"_ivl_2", 0 0, L_0x224e5a0;  1 drivers
v0x2249230_0 .net *"_ivl_4", 0 0, L_0x224e680;  1 drivers
v0x22492f0_0 .net "a", 0 0, v0x22456a0_0;  alias, 1 drivers
v0x2249390_0 .net "b", 0 0, L_0x224ddb0;  alias, 1 drivers
v0x2249480_0 .net "s", 0 0, v0x2245560_0;  alias, 1 drivers
v0x2249520_0 .net "y", 0 0, L_0x224e6f0;  alias, 1 drivers
S_0x2249630 .scope module, "MUX5" "mux2_1" 4 27, 4 35 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x224e870 .functor NOT 1, v0x2245560_0, C4<0>, C4<0>, C4<0>;
L_0x224e8e0 .functor AND 1, L_0x224e870, L_0x224ed70, C4<1>, C4<1>;
L_0x224e9c0 .functor AND 1, v0x2245560_0, v0x22456a0_0, C4<1>, C4<1>;
L_0x224ea30 .functor OR 1, L_0x224e8e0, L_0x224e9c0, C4<0>, C4<0>;
v0x22498a0_0 .net *"_ivl_0", 0 0, L_0x224e870;  1 drivers
v0x22499a0_0 .net *"_ivl_2", 0 0, L_0x224e8e0;  1 drivers
v0x2249a80_0 .net *"_ivl_4", 0 0, L_0x224e9c0;  1 drivers
v0x2249b70_0 .net "a", 0 0, L_0x224ed70;  alias, 1 drivers
v0x2249c60_0 .net "b", 0 0, v0x22456a0_0;  alias, 1 drivers
v0x2249de0_0 .net "s", 0 0, v0x2245560_0;  alias, 1 drivers
v0x2249e80_0 .net "y", 0 0, L_0x224ea30;  alias, 1 drivers
S_0x2249f80 .scope module, "MUX6" "mux2_1" 4 28, 4 35 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x224ebb0 .functor NOT 1, v0x2245560_0, C4<0>, C4<0>, C4<0>;
L_0x224ec20 .functor AND 1, L_0x224ebb0, v0x22456a0_0, C4<1>, C4<1>;
L_0x224ed00 .functor AND 1, v0x2245560_0, L_0x224da70, C4<1>, C4<1>;
L_0x224ed70 .functor OR 1, L_0x224ec20, L_0x224ed00, C4<0>, C4<0>;
v0x224a1a0_0 .net *"_ivl_0", 0 0, L_0x224ebb0;  1 drivers
v0x224a2a0_0 .net *"_ivl_2", 0 0, L_0x224ec20;  1 drivers
v0x224a380_0 .net *"_ivl_4", 0 0, L_0x224ed00;  1 drivers
v0x224a470_0 .net "a", 0 0, v0x22456a0_0;  alias, 1 drivers
v0x224a510_0 .net "b", 0 0, L_0x224da70;  alias, 1 drivers
v0x224a600_0 .net "s", 0 0, v0x2245560_0;  alias, 1 drivers
v0x224a6a0_0 .net "y", 0 0, L_0x224ed70;  alias, 1 drivers
S_0x224a7d0 .scope module, "MUX7" "mux2_1" 4 29, 4 35 0, S_0x2245990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_0x224eeb0 .functor NOT 1, v0x2245560_0, C4<0>, C4<0>, C4<0>;
L_0x224ef20 .functor AND 1, L_0x224eeb0, L_0x224ea30, C4<1>, C4<1>;
L_0x224f000 .functor AND 1, v0x2245560_0, L_0x224e6f0, C4<1>, C4<1>;
L_0x224f070 .functor OR 1, L_0x224ef20, L_0x224f000, C4<0>, C4<0>;
v0x224aa40_0 .net *"_ivl_0", 0 0, L_0x224eeb0;  1 drivers
v0x224ab40_0 .net *"_ivl_2", 0 0, L_0x224ef20;  1 drivers
v0x224ac20_0 .net *"_ivl_4", 0 0, L_0x224f000;  1 drivers
v0x224ad10_0 .net "a", 0 0, L_0x224ea30;  alias, 1 drivers
v0x224adb0_0 .net "b", 0 0, L_0x224e6f0;  alias, 1 drivers
v0x224aef0_0 .net "s", 0 0, v0x2245560_0;  alias, 1 drivers
v0x224af90_0 .net "y", 0 0, L_0x224f070;  alias, 1 drivers
S_0x224c220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x21f9aa0;
 .timescale -12 -12;
E_0x21ec9f0 .event anyedge, v0x224ccf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x224ccf0_0;
    %nor/r;
    %assign/vec4 v0x224ccf0_0, 0;
    %wait E_0x21ec9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2244d70;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x22456a0_0, 0;
    %assign/vec4 v0x2245560_0, 0;
    %wait E_0x22055a0;
    %wait E_0x2205800;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x22456a0_0, 0;
    %assign/vec4 v0x2245560_0, 0;
    %wait E_0x2205800;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x22456a0_0, 0;
    %assign/vec4 v0x2245560_0, 0;
    %wait E_0x2205800;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x22456a0_0, 0;
    %assign/vec4 v0x2245560_0, 0;
    %wait E_0x2205800;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x22456a0_0, 0;
    %assign/vec4 v0x2245560_0, 0;
    %wait E_0x22055a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2245360;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2205350;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x22456a0_0, 0;
    %assign/vec4 v0x2245560_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x21f9aa0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x224c9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x224ccf0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x21f9aa0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x224c9b0_0;
    %inv;
    %store/vec4 v0x224c9b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x21f9aa0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2245600_0, v0x224ce70_0, v0x224c910_0, v0x224ca50_0, v0x224cb90_0, v0x224caf0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x21f9aa0;
T_7 ;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x21f9aa0;
T_8 ;
    %wait E_0x2205350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x224cc30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224cc30_0, 4, 32;
    %load/vec4 v0x224cdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224cc30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x224cc30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224cc30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x224cb90_0;
    %load/vec4 v0x224cb90_0;
    %load/vec4 v0x224caf0_0;
    %xor;
    %load/vec4 v0x224cb90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224cc30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x224cc30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x224cc30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2014_q3/iter0/response21/top_module.sv";
