[
  {
    "year": 2009,
    "paper_code": "CS",
    "question_no": "Q.27",
    "question_text": "Given the following state table of an FSM with two states A and B, one input and one output :\n(table provided)\nIf the initial state is A = 0, B = 0, what is the minimum length of an input string which will take the machine to the state A = 0, B = 1 with Output = 1?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits.",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2009 CS",
    "confidence": 1
  },
  {
    "year": 2009,
    "paper_code": "CS",
    "question_no": "Q.5",
    "question_text": "(1217)8 is equivalent to\n(A) (1217)16\n(B) (028F)16\n(C) (2297)10\n(D) (0B17)16",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point).",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2009 CS",
    "confidence": 1
  },
  {
    "year": 2009,
    "paper_code": "CS",
    "question_no": "Q.6",
    "question_text": "What is the minimum number of gates required to implement the Boolean function (AB + C) if we have to use only 2-input NOR gates ?\n(A) 2\n(B) 3\n(C) 4\n(D) 5",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra.",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2009 CS",
    "confidence": 0.9
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "31",
    "question_text": "What is the Boolean expression for the output f of the combinational logic circuit of NOR gates given below?\n(A) Q+R\n(B) P+Q\n(C) P+R\n(D) P+Q+R",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "32",
    "question_text": "In the sequential circuit shown below, if the initial value of the output Q₁Q₀ is 00, what are the next four values of Q₁Q₀?\n(A) 11,10,01,00\n(B) 10,11,01,00\n(C) 10,00,01,11\n(D) 11,10,00,01",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "6",
    "question_text": "The minterm expansion of f (P, Q, R) = PQ + QR + PR is\n(A) m₂ + m₄ + m₆ + m₇\n(B) m₀ + m₁ + m₃ + m₅\n(C) m₀ + m₁ + m₆ + m₇\n(D) m₂ + m₃ + m₄ + m₅",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "8",
    "question_text": "P is a 16-bit signed integer. The 2's complement representation of P is (F87B)₁₆. The 2's complement representation of 8*P is\n(A) (C3D8)₁₆\n(B) (187B)₁₆\n(C) (F878)₁₆\n(D) (987B)₁₆",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "9",
    "question_text": "The Boolean expression for the output f of the multiplexer shown below is\n(A) P̅⊕Q⊕R\n(B) P⊕Q⊕R\n(C) P+Q+R\n(D) P̅+Q+R",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.13",
    "question_text": "Which one of the following circuits is NOT equivalent to a 2-input XNOR (exclusive NOR) gate?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.14",
    "question_text": "The simplified SOP (Sum of Product) form of the Boolean expression (P+Q'+R').(P+Q'+R).(P+Q+R') is\n(A) (P'.Q+R')\n(B) (P+Q'.R)\n(C) (P'.Q+R)\n(D) (P.Q+R')",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.15",
    "question_text": "The minimum number of D flip-flops needed to design a mod-258 counter is\n(A) 9\n(B) 8\n(C) 512\n(D) 258",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.50",
    "question_text": "Common Data for Questions 50 and 51:\nConsider the following circuit involving three D-type flip-flops used in a certain type of counter configuration.\nIf at some instance prior to the occurrence of the clock edge, P, Q and R have a value 0, 1 and 0 respectively, what shall be the value of PQR after the clock edge?\n(A) 000\n(B) 001\n(C) 010\n(D) 011",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.51",
    "question_text": "Common Data for Questions 50 and 51:\nConsider the following circuit involving three D-type flip-flops used in a certain type of counter configuration.\nIf all the flip-flops were reset to 0 at power on, what is the total number of distinct outputs (states) represented by PQR generated by the counter?\n(A) 3\n(B) 4\n(C) 5\n(D) 6",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2012,
    "paper_code": "CS",
    "question_no": "Q.19",
    "question_text": "The amount of ROM needed to implement a 4 bit multiplier is",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits.",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2012 Question Paper",
    "confidence": 0.9
  },
  {
    "year": 2012,
    "paper_code": "CS",
    "question_no": "Q.30",
    "question_text": "What is the minimal form of the Karnaugh map shown below? Assume that X denotes a don't care term.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization.",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2012 Question Paper",
    "confidence": 1
  },
  {
    "year": 2012,
    "paper_code": "CS",
    "question_no": "Q.6",
    "question_text": "The truth table represents the Boolean function",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra.",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2012 Question Paper",
    "confidence": 1
  },
  {
    "year": 2012,
    "paper_code": "CS",
    "question_no": "Q.7",
    "question_text": "The decimal value 0.5 in IEEE single precision floating point representation has",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point).",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2012 Question Paper",
    "confidence": 1
  },
  {
    "year": 2013,
    "paper_code": "CS",
    "question_no": "Q.21",
    "question_text": "Which one of the following expressions does NOT represent exclusive NOR of x and y?\n(A) xy+x'y'\n(B) x⊕y'\n(C) x'⊕y\n(D) x'⊕y'",
    "subject": "Digital Logic",
    "chapter": "Boolean algebra.",
    "subtopic": "Boolean algebra.",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2013 Paper",
    "confidence": 1
  },
  {
    "year": 2013,
    "paper_code": "CS",
    "question_no": "Q.4",
    "question_text": "The smallest integer that can be represented by an 8-bit number in 2's complement form is\n(A) -256\n(B) -128\n(C) -127\n(D) 0",
    "subject": "Digital Logic",
    "chapter": "Number representations and computer arithmetic (fixed and floating point).",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point).",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2013 Paper",
    "confidence": 1
  },
  {
    "year": 2013,
    "paper_code": "CS",
    "question_no": "Q.5",
    "question_text": "In the following truth table, V = 1 if and only if the input is valid.\nInputs Outputs\nD0 D1 D2 D3 X0 X1 V\n0 0 0 0 x x 0\n1 0 0 0 0 0 1\nx 1 0 0 0 1 1\nx x 1 0 1 0 1\nx x x 1 1 1 1\nWhat function does the truth table represent?\n(A) Priority encoder\n(B) Decoder\n(C) Multiplexer\n(D) Demultiplexer",
    "subject": "Digital Logic",
    "chapter": "Combinational and sequential circuits.",
    "subtopic": "Combinational and sequential circuits.",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2013 Paper",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS",
    "question_no": "45",
    "question_text": "Consider the 4-to-1 multiplexer with two select lines S₁ and S₀ given below. The minimal sum-of-products form of the Boolean expression for the output F of the multiplexer is\n(A) P'Q + QR' + P'QR\n(B) P'Q + P'QR + PQR' + P'Q'R\n(C) PQR' + P'QR + Q'R' + P'QR'\n(D) PQR'",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2014_CS_OCR",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS",
    "question_no": "7",
    "question_text": "Consider the following Boolean expression for F:\nF(P,Q,R,S) = PQ + P'QR + P'Q'RS\nThe minimal sum-of-products form of F is\n(A) PQ + QR + QS\n(B) P + Q + R + S\n(C) P' + Q' + R' + S'\n(D) P'R' + P'R'S' + P",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2014_CS_OCR",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS",
    "question_no": "8",
    "question_text": "The base (or radix) of the number system such that the following equation holds is ______.\n312 / 20 = 13.1",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2014_CS_OCR",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS SET-3",
    "question_no": "Q.7",
    "question_text": "Consider the following minterm expression for F:\n\nF (P,Q,R,S) = Σ 0, 2, 5, 7, 8, 10, 13, 15\n\nThe minterms 2, 7, 8 and 13 are ‘do not care’ terms. The minimal sum-of-products form for F is\n\n(A) Q'S' + QS\n(B) Q'S + Q'S'\n(C) Q'RS' + Q'R'S' + QRS + QR'S\n(D) P'Q'S' + P'QS + PQS + PQ'S'",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2014_CS_SET3",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS SET-3",
    "question_no": "Q.8",
    "question_text": "Consider the following combinational function block involving four Boolean variables x, y, a, b where x, a, b are inputs and y is the output.\n\nf(x, y, a, b)\n{\n  if (x is 1) y = a;\n  else y = b;\n}\n\nWhich one of the following digital logic blocks is the most suitable for implementing this function?\n\n(A) Full adder\n(B) Priority encoder\n(C) Multiplexor\n(D) Flip-flop",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2014_CS_SET3",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS-2",
    "question_no": "45",
    "question_text": "The value of a float type variable is represented using the single-precision 32-bit floating point format of IEEE-754 standard that uses 1 bit for sign, 8 bits for biased exponent and 23 bits for mantissa. A float type variable X is assigned the decimal value of −14.25. The representation of X in hexadecimal notation is",
    "subject": "Digital Logic",
    "chapter": "Number representations and computer arithmetic (fixed and floating point)",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2014 CS SET-2",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS-2",
    "question_no": "6",
    "question_text": "The dual of a Boolean function F(X1, X2, ..., Xn, +, ·, '), written as F^D, is the same expression as that of F with + and · swapped. F is said to be self-dual if F = F^D. The number of self-dual functions with n Boolean variables is",
    "subject": "Digital Logic",
    "chapter": "Boolean algebra",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2014 CS SET-2",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS-2",
    "question_no": "7",
    "question_text": "Let k = 2^n. A circuit is built by giving the output of an n-bit binary counter as input to an n-to-2^n bit decoder. This circuit is equivalent to a",
    "subject": "Digital Logic",
    "chapter": "Combinational and sequential circuits",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2014 CS SET-2",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS-2",
    "question_no": "8",
    "question_text": "Consider the equation (123)5 = (x8)y with x and y as unknown. The number of possible solutions is",
    "subject": "Digital Logic",
    "chapter": "Number representations and computer arithmetic (fixed and floating point)",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2014 CS SET-2",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "2",
    "question_text": "Let # be a binary operator defined as\nX # Y = X' + Y' where X and Y are Boolean variables.\nConsider the following two statements.\n(S1) (P # Q)#R = P#(Q # R)\n(S2) Q#R = R#Q\nWhich of the following is/are true for the Boolean variables P, Q and R?\n(A) Only S1 is true\n(B) Only S2 is true\n(C) Both S1 and S2 are true\n(D) Neither S1 nor S2 are true",
    "subject": "Digital Logic",
    "chapter": "Boolean algebra.",
    "subtopic": "Boolean algebra.",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 CS Set 3",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "35",
    "question_text": "Consider the equation (43)ₓ = (y3)₈ where x and y are unknown. The number of possible solutions is __________.",
    "subject": "Digital Logic",
    "chapter": "Number representations and computer arithmetic (fixed and floating point).",
    "subtopic": "Number representations",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 CS Set 3",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "37",
    "question_text": "The number of min-terms after minimizing the following Boolean expression is __________.\n[D' + AB' + A'C + AC'D + A'C'D]'",
    "subject": "Digital Logic",
    "chapter": "Minimization",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 Examination - CS (Set 2, 7th February, Afternoon Session)",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "43",
    "question_text": "The total number of prime implicants of the function f(w,x,y,z) = Σ(0, 2, 4, 5, 6, 10) is _________.",
    "subject": "Digital Logic",
    "chapter": "Minimization.",
    "subtopic": "Minimization.",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 CS Set 3",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "44",
    "question_text": "Given the function F = P' + QR, where F is a function in three Boolean variables P, Q and R and P' = !P, consider the following statements.\n(S1) F = Σ(4,5,6)\n(S2) F = Σ(0,1,2,3,7)\n(S3) F = Π(4,5,6)\n(S4) F = Π(0,1,2,3,7)\nWhich of the following is true?\n(A) (S1)-False, (S2)-True, (S3)-True, (S4)-False\n(B) (S1)-True, (S2)-False, (S3)-False, (S4)-True\n(C) (S1)-False, (S2)-False, (S3)-True, (S4)-True\n(D) (S1)-True, (S2)-True, (S3)-False, (S4)-False",
    "subject": "Digital Logic",
    "chapter": "Boolean algebra.",
    "subtopic": "Boolean algebra.",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 CS Set 3",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "48",
    "question_text": "A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using four full adders. The total propagation time of this 4-bit binary adder in microseconds is __________.",
    "subject": "Digital Logic",
    "chapter": "Combinational and sequential circuits",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 Examination - CS (Set 2, 7th February, Afternoon Session)",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "7",
    "question_text": "The minimum number of JK flip-flops required to construct a synchronous counter with the count sequence (0,0,1,1,2,2,3,3,0,0,...) is __________.",
    "subject": "Digital Logic",
    "chapter": "Combinational and sequential circuits",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 Examination - CS (Set 2, 7th February, Afternoon Session)",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "Q. 20",
    "question_text": "Consider a 4-bit Johnson counter with an initial value of 0000. The counting sequence of this counter is\n(A) 0, 1, 3, 7, 15, 14, 12, 8, 0\n(B) 0, 1, 3, 5, 7, 9, 11, 13, 15, 0\n(C) 0, 2, 4, 6, 8, 10, 12, 14, 0\n(D) 0, 8, 12, 14, 15, 7, 3, 1, 0",
    "subject": "Digital Logic",
    "chapter": "Combinational and sequential circuits",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE_2015_CS_Set1_Feb7_FN",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "Q. 37",
    "question_text": "A positive edge-triggered D flip-flop is connected to a positive edge-triggered JK flip-flop as follows. The Q output of the D flip-flop is connected to both the J and K inputs of the JK flip-flop, while the Q' output of the JK flip-flop is connected to the input of the D flip-flop. Initially, the output of the D flip-flop is set to logic one and the output of the JK flip-flop is cleared. Which one of the following is the bit sequence (including the initial state) generated at the Q output of the JK flip-flop when the flip-flops are connected to a free-running common clock? Assume that J = K = 1 is the toggle mode and J = K = 0 is the state-holding mode of the JK flip-flop. Both the flip-flops have non-zero propagation delays.\n(A) 0110110...\n(B) 0100100...\n(C) 011101110...\n(D) 011001100...",
    "subject": "Digital Logic",
    "chapter": "Combinational and sequential circuits",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE_2015_CS_Set1_Feb7_FN",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "Q. 39",
    "question_text": "Consider the operations\nf(X,Y,Z) = X'YZ + XY' + Y'Z' and g(X,Y,Z) = X'YZ + X'YZ' + XY.\nWhich one of the following is correct?\n(A) Both {f} and {g} are functionally complete\n(B) Only {f} is functionally complete\n(C) Only {g} is functionally complete\n(D) Neither {f} nor {g} is functionally complete",
    "subject": "Digital Logic",
    "chapter": "Boolean algebra",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "theoretical",
    "marks": 2,
    "provenance": "GATE_2015_CS_Set1_Feb7_FN",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.30",
    "question_text": "Consider the two cascaded 2-to-1 multiplexers as shown in the figure.\n[Image of two connected multiplexers]\nThe minimal sum of products form of the output X is\n(A) P'Q' + PQR\n(B) P'Q + QR\n(C) PQ + P'QR'\n(D) Q'R' + PQR",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set A",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.33",
    "question_text": "Consider a carry lookahead adder for adding two n-bit integers, built using gates of fan-in at most two. The time to perform addition using this adder is\n(A) Θ(1)\n(B) Θ(log(n))\n(C) Θ(√n)\n(D) Θ(n)",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "theoretical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set A",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.6",
    "question_text": "Consider the Boolean operator # with the following properties:\nx#0 = x, x#1 = x̄, x#x = 0 and x#x̄ = 1. Then x#y is equivalent to\n(A) xȳ + x̄y\n(B) xy + x̄ȳ\n(C) x̄y + xy\n(D) xy + x̄ȳ",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2016 CS Set A",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.7",
    "question_text": "Consider an eight-bit ripple-carry adder for computing the sum of A and B, where A and B are integers represented in 2's complement form. If the decimal value of A is one, the decimal value of B that leads to the longest latency for the sum to stabilize is __________.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.7",
    "question_text": "The 16-bit 2’s complement representation of an integer is 1111 1111 1111 0101; its decimal representation is __________.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2016 CS Set A",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.8",
    "question_text": "Let, x1 ⊕ x2 ⊕ x3 ⊕ x4 = 0 where x1, x2, x3, x4 are Boolean variables, and ⊕ is the XOR operator. Which one of the following must always be TRUE?\n(A) x1x2x3x4 = 0\n(B) x1x3 + x2 = 0\n(C) x̅1 ⊕ x̅3 = x̅2 ⊕ x̅4\n(D) x1 + x2 + x3 + x4 = 0",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.8",
    "question_text": "We want to design a synchronous counter that counts the sequence 0-1-0-2-0-3 and then repeats. The minimum number of J-K flip-flops required to implement this counter is __________.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2016 CS Set A",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.9",
    "question_text": "Let X be the number of distinct 16-bit integers in 2's complement representation. Let Y be the number of distinct 16-bit integers in sign magnitude representation. Then X − Y is __________.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "1",
    "question_text": "The representation of the value of a 16-bit unsigned integer X in hexadecimal number system is BCA9. The representation of the value of X in octal number system is",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2017 Session 2",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "21",
    "question_text": "Consider the Karnaugh map given below, where X represents “don’t care” and blank represents 0.\nba\ndc 00 01 11 10\n00    x  x\n01 1     x\n11 1     1\n10    x  x\nAssume for all inputs (a, b, c, d), the respective complements (ā, b̄, c̄, d̄) are also available. The above logic is implemented using 2-input NOR gates only. The minimum number of gates required is _____.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "33",
    "question_text": "Consider a combination of T and D flip-flops connected as shown below. The output of the D flip-flop is connected to the input of the T flip-flop and the output of the T flip-flop is connected to the input of the D flip-flop.\n[Diagram showing a T flip-flop (output Q1) and a D flip-flop (output Q0). Q0 is input to T. Q1 is input to D. Both are clocked by the same clock signal.]\nInitially, both Q₀ and Q₁ are set to 1 (before the 1st clock cycle). The outputs\n(A) Q₁Q₀ after the 3rd cycle are 11 and after the 4th cycle are 00 respectively\n(B) Q₁Q₀ after the 3rd cycle are 11 and after the 4th cycle are 01 respectively\n(C) Q₁Q₀ after the 3rd cycle are 00 and after the 4th cycle are 11 respectively\n(D) Q₁Q₀ after the 3rd cycle are 01 and after the 4th cycle are 01 respectively",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "7",
    "question_text": "The n-bit fixed-point representation of an unsigned real number X uses f bits for the fraction part. Let i = n−f. The range of decimal values for X in this representation is\n(A) 2⁻ᶠ to 2ⁱ\n(B) 2⁻ᶠ to (2ⁱ − 2⁻ᶠ)\n(C) 0 to 2ⁱ\n(D) 0 to (2ⁱ − 2⁻ᶠ)",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "9",
    "question_text": "When two 8-bit numbers A₇...A₀ and B₇...B₀ in 2's complement representation (with A₀ and B₀ as the least significant bits) are added using a ripple-carry adder, the sum bits obtained are S₇...S₀ and the carry bits are C₇...C₀. An overflow is said to have occurred if\n(A) the carry bit C₇ is 1\n(B) all the carry bits (C₇,...,C₀) are 1\n(C) (A₇.B₇.S̅₇ + A̅₇.B̅₇.S₇) is 1\n(D) (A₀.B₀.S̅₀ + A̅₀.B̅₀.S₀) is 1",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "22",
    "question_text": "Consider the sequential circuit shown in the figure, where both flip-flops used are positive edge-triggered D flip-flops. The number of states in the state transition diagram of this circuit that have a transition back to the same state on some value of “in” is ____.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "33",
    "question_text": "Consider the unsigned 8-bit fixed point binary number representation below,\nb₇ b₆ b₅ b₄ b₃. b₂ b₁ b₀\nwhere the position of the binary point is between b₃ and b₂. Assume b₇ is the most significant bit. Some of the decimal numbers listed below cannot be represented exactly in the above representation:\n(i) 31.500 (ii) 0.875 (iii) 12.100 (iv) 3.001\nWhich one of the following statements is true?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "4",
    "question_text": "Let ⊕ and ⊙ denote the Exclusive OR and Exclusive NOR operations, respectively. Which one of the following is NOT CORRECT?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "49",
    "question_text": "Consider the minterm list form of a Boolean function F given below.\nF(P, Q, R, S) = Σ m(0, 2, 5, 7, 9, 11) + d(3, 8, 10, 12, 14)\nHere, m denotes a minterm and d denotes a don't care term. The number of essential prime implicants of the function F is ____.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "19",
    "question_text": "A multiplexer is placed between a group of 32 registers and an accumulator to regulate data movement such that at any given point in time the content of only one register will move to the accumulator. The minimum number of select lines needed for the multiplexer is _____",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "20",
    "question_text": "If there are m input lines and n output lines for a decoder that is used to uniquely address a byte addressable 1 KB RAM, then the minimum value of m + n is _____",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "28",
    "question_text": "Consider the Boolean function z(a, b, c).\n[Image of a logic circuit with inputs a, b, c and output z]\nWhich one of the following minterm lists represents the circuit given above?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "29",
    "question_text": "Consider three registers R1, R2, and R3 that store numbers in IEEE-754 single precision floating point format. Assume that R1 and R2 contain the values (in hexadecimal notation) 0x42200000 and 0xC1200000, respectively.\nIf R3 = R1/R2, what is the value stored in R3?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.18",
    "question_text": "If x and y are two decimal digits and (0.1101)₂ = (0.8xy5)₁₀, the decimal value of x + y is ____________.",
    "subject": "Section 2: Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.28",
    "question_text": "Suppose we want to design a synchronous circuit that processes a string of 0's and 1's. Given a string, it produces another string by replacing the first 1 in any subsequence of consecutive 1's by a 0. Consider the following example.\n\nInput sequence: 00100011000011100\nOutput sequence: 00000001000001100\n\nA Mealy Machine is a state machine where both the next state and the output are functions of the present state and the current input.\nThe above mentioned circuit can be designed as a two-state Mealy machine. The states in the Mealy machine can be represented using Boolean values 0 and 1. We denote the current state, the next state, the next incoming bit, and the output bit of the Mealy machine by the variables s, t, b and y respectively.\nAssume the initial state of the Mealy machine is 0.\n\nWhat are the Boolean expressions corresponding to t and y in terms of s and b?\n\n(A) t = s + b, y = s'b\n(B) t = b, y = sb\n(C) t = b', y = s'b\n(D) t = s + b, y = sb'",
    "subject": "Section 2: Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.4",
    "question_text": "The format of the single-precision floating-point representation of a real number as per the IEEE 754 standard is as follows:\n\nsign | exponent | mantissa\n\nWhich one of the following choices is correct with respect to the smallest normalized positive number represented using the standard?\n\n(A) exponent = 00000000 and mantissa = 00000000000000000000000\n(B) exponent = 00000000 and mantissa = 00000000000000000000001\n(C) exponent = 00000001 and mantissa = 00000000000000000000000\n(D) exponent = 00000001 and mantissa = 00000000000000000000001",
    "subject": "Section 2: Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.44",
    "question_text": "If the numerical value of a 2-byte unsigned integer on a little endian computer is 255 more than that on a big endian computer, which of the following choices represent(s) the unsigned integer on a little endian computer?\n\n(A) 0x6665\n(B) 0x0001\n(C) 0x4243\n(D) 0x0100",
    "subject": "Section 2: Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.5",
    "question_text": "Which one of the following circuits implements the Boolean function given below?\n\nf(x, y, z) = m0 + m1 + m3 + m4 + m5 + m6, where mi is the ith minterm.\n(Four options with 4x1 Mux circuits)",
    "subject": "Section 2: Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.52",
    "question_text": "Consider a Boolean function f(w, x, y, z) such that\n\nf(w, 0, 0, z) = 1\nf(1, x, 1, z) = x + z\nf(w, 1, y, z) = wz + y\n\nThe number of literals in the minimal sum-of-products expression of f is ____________.",
    "subject": "Section 2: Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS-Q.6",
    "question_text": "Let the representation of a number in base 3 be 210. What is the hexadecimal representation of the number?\n\n(A) 15\n(B) 21\n(C) D2\n(D) 528",
    "subject": "Digital Logic",
    "chapter": "Number representations and computer arithmetic (fixed and floating point)",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2021 CS Set-1",
    "confidence": 1
  },
  {
    "year": 2022,
    "paper_code": "CS",
    "question_no": "Q.18",
    "question_text": "Let R1 and R2 be two 4-bit registers that store numbers in 2's complement form. For the operation R1+R2, which one of the following values of R1 and R2 gives an arithmetic overflow?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2022 CS",
    "confidence": 1
  },
  {
    "year": 2022,
    "paper_code": "CS",
    "question_no": "Q.40",
    "question_text": "Consider a digital display system (DDS) shown in the figure that displays the contents of register X. A 16-bit code word is used to load a word in X, either from S or from R. S is a 1024-word memory segment and R is a 32-word register file. Based on the value of mode bit M, T selects an input word to load in X. P and Q interface with the corresponding bits in the code word to choose the addressed word. Which one of the following represents the functionality of P, Q, and T?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2022 CS",
    "confidence": 1
  },
  {
    "year": 2022,
    "paper_code": "CS",
    "question_no": "Q.41",
    "question_text": "Consider three floating point numbers A, B and C stored in registers RA, RB and RC, respectively as per IEEE-754 single precision floating point format. The 32-bit content stored in these registers (in hexadecimal form) are as follows.\n\nRA= 0xC1400000 RB = 0x42100000 Rc = 0x41400000\n\nWhich one of the following is FALSE?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2022 CS",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.21",
    "question_text": "The output of a 2-input multiplexer is connected back to one of its inputs as shown in the figure. Match the functional equivalence of this circuit to one of the following options.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.32",
    "question_text": "A particular number is written as 132 in radix-4 representation. The same number in radix-5 representation is _______.",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.43",
    "question_text": "Consider a sequential digital circuit consisting of T flip-flops and D flip-flops as shown in the figure. CLKIN is the clock input to the circuit. At the beginning, Q1, Q2 and Q3 have values 0, 1 and 1, respectively. Which one of the given values of (Q1, Q2, Q3) can NEVER be obtained with this digital circuit?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.44",
    "question_text": "A Boolean digital circuit is composed using two 4-input multiplexers (M1 and M2) and one 2-input multiplexer (M3) as shown in the figure... Which one of the following set of values of (X0, X1, X2, X3, X4, X5, X6, X7) will realise the Boolean function A' + A.C + A.B'.C?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.45",
    "question_text": "Consider the IEEE-754 single precision floating point numbers P=0xC1800000 and Q=0x3F5C2EF4. Which one of the following corresponds to the product of these numbers (i.e., P × Q), represented in the IEEE-754 single precision format?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.14",
    "question_text": "The format of a single-precision floating-point number as per the IEEE 754 standard is:\nSign (1bit), Exponent (8 bits), Mantissa (23 bits)\nChoose the largest floating-point number among the following options.\n(A) Sign:0, Exponent:0111 1111, Mantissa:1111 1111 1111 1111 1111 111\n(B) Sign:0, Exponent:1111 1110, Mantissa:1111 1111 1111 1111 1111 111\n(C) Sign:0, Exponent:1111 1111, Mantissa:1111 1111 1111 1111 1111 111\n(D) Sign:0, Exponent:0111 1111, Mantissa:0000 0000 0000 0000 0000 000",
    "subject": "Digital Logic",
    "chapter": "Number representations and computer arithmetic (fixed and floating point).",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point).",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.30",
    "question_text": "For a Boolean variable x, which of the following statements is/are FALSE?\n\n(A) x . 1 = x\n(B) x + 1 = x\n(C) x . x = 0\n(D) x + x' = 1",
    "subject": "Digital Logic",
    "chapter": "Boolean algebra.",
    "subtopic": "Boolean algebra.",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.49",
    "question_text": "Which of the following is/are EQUAL to 224 in radix-5 (i.e., base-5) notation?\n\n(A) 64 in radix-10\n(B) 100 in radix-8\n(C) 50 in radix-16\n(D) 121 in radix-7",
    "subject": "Digital Logic",
    "chapter": "Number representations and computer arithmetic (fixed and floating point).",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point).",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.50",
    "question_text": "Consider 4-variable functions f1, f2, f3, f4 expressed in sum-of-minterms form as given below. With respect to the circuit given above, which of the following options is/are CORRECT?\n\n(A) Y = Σ(0,1,2,11,13)\n(B) Y = Π(3,4,5,6,7,8,9,10,12,14,15)\n(C) Y = Σ(0,1,2,3,4,5,6,7)\n(D) Y = Π(8,9,10,11,12,13,14,15)",
    "subject": "Digital Logic",
    "chapter": "Combinational and sequential circuits.",
    "subtopic": "Combinational and sequential circuits.",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.24",
    "question_text": "Let X be a 3-variable Boolean function that produces output as '1' when at least two of the input variables are ‘1'. Which of the following statement(s) is/are CORRECT, where a, b, c, d, e are Boolean variables?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.25",
    "question_text": "The number -6 can be represented as 1010 in 4-bit 2's complement representation. Which of the following is/are CORRECT 2's complement representation(s) of -6?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.42",
    "question_text": "Consider the following four variable Boolean function in sum-of-product form F(b3, b2, b1, b0) = sum(0, 2, 4, 8, 10, 11, 12). where the value of the function is computed by considering b3b2b1b0 as a 4-bit binary number, where b3 denotes the most significant bit and b0 denotes the least significant bit. Note that there are no don't care terms. Which ONE of the following options is the CORRECT minimized Boolean expression for F?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.59",
    "question_text": "Consider a finite state machine (FSM) with one input X and one output f, represented by the given state transition table. The minimum number of states required to realize this FSM is ______. (Answer in integer)",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.60",
    "question_text": "Consider the given sequential circuit designed using D-Flip-flops. The circuit is initialized with some value (initial state). The number of distinct states the circuit will go through before returning back to the initial state is ______. (Answer in integer)",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.31",
    "question_text": "Consider the following logic circuit diagram.\n\nWhich is/are the CORRECT option(s) for the output function F?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.32",
    "question_text": "The following two signed 2's complement numbers (multiplicand M and multiplier Q) are being multiplied using Booth's algorithm:\n\nM: 1100 1101 1110 1101 and Q: 1010 0100 1010 1010\n\nThe total number of addition and subtraction operations to be performed is __________.\n(Answer in integer)",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.34",
    "question_text": "In a 4-bit ripple counter, if the period of the waveform at the last flip-flop is 64 microseconds, then the frequency of the ripple counter in kHz is __________.\n(Answer in integer)",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Combinational and sequential circuits",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.43",
    "question_text": "Given the following Karnaugh Map for a Boolean function F(w, x, y, z):\n\nWhich one or more of the following Boolean expression(s) represent(s) F?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Minimization",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.49",
    "question_text": "Three floating point numbers X, Y, and Z are stored in three registers Rx, Ry, and Rz, respectively in IEEE 754 single precision format as given below in hexadecimal:\n\nRx = 0xC1100000, Ry = 0x40C00000, and Rz = 0x41400000\n\nWhich of the following option(s) is/are CORRECT?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Number representations and computer arithmetic (fixed and floating point)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.50",
    "question_text": "Which of the following Boolean algebraic equation(s) is/are CORRECT?",
    "subject": "Digital Logic",
    "chapter": "Digital Logic",
    "subtopic": "Boolean algebra",
    "theoretical_practical": "theoretical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  }
]