// Seed: 1610200605
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output wire id_3,
    input wor id_4
);
  assign id_3 = id_0;
  assign module_1.id_8 = 0;
  supply1 id_6;
  id_7(
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_6),
      .id_3(id_1),
      .id_4({~1 & id_6 & id_1 & id_4 & id_2{id_0}}),
      .id_5(id_3),
      .id_6(id_1)
  );
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1
    , id_25,
    input tri0 id_2,
    output wor id_3,
    output uwire id_4,
    output tri1 id_5,
    output wire id_6,
    input tri1 id_7
    , id_26,
    input uwire id_8,
    input tri0 id_9,
    output tri0 id_10,
    input uwire id_11,
    input wire id_12,
    output tri0 id_13,
    input uwire id_14,
    output wor id_15,
    output supply0 id_16,
    input wand id_17,
    input tri0 id_18,
    input wor id_19,
    input tri0 id_20,
    output uwire id_21,
    output tri id_22,
    output tri0 id_23
);
  wire id_27;
  id_28(
      .id_0(id_12), .id_1(1'b0 + 1), .id_2(1), .id_3(1)
  );
  module_0 modCall_1 (
      id_8,
      id_22,
      id_8,
      id_4,
      id_11
  );
endmodule
