add_file_target(FILE output_named_rdclk.sim.v SCANNER_TYPE verilog)
v2x_test_model(NAME output_named_rdclk TOP_MODULE BLOCK)
