// Seed: 2192908574
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    output tri1  id_2,
    output uwire id_3
);
  reg
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39;
  always @(posedge 1 or 1) force id_22 = id_32;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  wand  id_2,
    output tri   id_3
);
  wire id_5;
  module_0(
      id_2, id_2, id_3, id_3
  );
endmodule
