&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1
				&pinctrl_enet1_reset>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 7 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <200>;
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2
				&pinctrl_enet2_reset>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <200>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@2 {
			compatible = "ethernet-phy-ieee802.3-c22";
			smsc,disable-energy-detect;
			reg = <2>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			smsc,disable-energy-detect;
			reg = <1>;
		};
	};
};

&iomuxc {
    pinctrl_enet1: enet1grp {
        fsl,pins = <
            MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
            MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
            MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
            MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
            MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
            MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
            MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
            MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
        >;
    };

    pinctrl_enet2: enet2grp {
        fsl,pins = <
            MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
            MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
            MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
            MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
            MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
            MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
            MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
            MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
            MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
            MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
        >;
    };
};

&iomuxc_snvs {
    pinctrl_enet1_reset: enet1resetgrp {
                fsl,pins = <
                    MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x10B0 /* ENET1 RESET */
                >;
            };

    pinctrl_enet2_reset: enet2resetgrp {
        fsl,pins = <
            MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08 0x10B0 /* ENET2 RESET */
        >;
    };
};