vendor_name = ModelSim
source_file = 1, C:/Users/Thiago/Desktop/Work/Pratica_3/portas_2/portas_2.vhd
source_file = 1, C:/Users/Thiago/Desktop/Work/Pratica_3/portas_2/portas_2.vwf
source_file = 1, C:/Users/Thiago/Desktop/Work/Pratica_3/portas_2/db/portas_2.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = portas_2
instance = comp, \b~I\, b, portas_2, 1
instance = comp, \b~4\, b~4, portas_2, 1
instance = comp, \b~2\, b~2, portas_2, 1
instance = comp, \a~I\, a, portas_2, 1
instance = comp, \process_0~5\, process_0~5, portas_2, 1
instance = comp, \process_0~3\, process_0~3, portas_2, 1
instance = comp, \f_and~I\, f_and, portas_2, 1
instance = comp, \f_nand~I\, f_nand, portas_2, 1
instance = comp, \f_or~I\, f_or, portas_2, 1
instance = comp, \f_xnor~I\, f_xnor, portas_2, 1
