<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ctrlcfg1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ctrlcfg1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r.html">Component : ALT_IO48_HMC_MMR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> </td></tr>
<tr>
<td align="left">[6:5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> </td></tr>
<tr>
<td align="left">[17] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> </td></tr>
<tr>
<td align="left">[18] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> </td></tr>
<tr>
<td align="left">[24:19] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> </td></tr>
<tr>
<td align="left">[25] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> </td></tr>
<tr>
<td align="left">[26] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> </td></tr>
<tr>
<td align="left">[27] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> </td></tr>
<tr>
<td align="left">[28] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> </td></tr>
<tr>
<td align="left">[29] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> </td></tr>
<tr>
<td align="left">[30] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc3_burst_length </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp134c20fed69ce2198467591647f8f490"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN"></a></p>
<p>Configures burst length for DBC3. Legal values are valid for JEDEC allowed DRAM values for the DRAM selected in cfg_type. For DDR3, DDR4 and LPDDR3, this should be programmed with 8 (binary "01000"), for RLDRAM III it can be programmed with 2 or 4 or 8</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7144aa509fe46bdcf48fe3e6ba253662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga7144aa509fe46bdcf48fe3e6ba253662">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7144aa509fe46bdcf48fe3e6ba253662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff073309666745ce08d0815baa4766b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga6ff073309666745ce08d0815baa4766b">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6ff073309666745ce08d0815baa4766b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7cf8d551222ccd2eb2aa595ec5e02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga4f7cf8d551222ccd2eb2aa595ec5e02c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4f7cf8d551222ccd2eb2aa595ec5e02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec2528ab8356c9440e52b2930ee533c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gadec2528ab8356c9440e52b2930ee533c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gadec2528ab8356c9440e52b2930ee533c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc6cd4dda982789f354936d937de053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga4fc6cd4dda982789f354936d937de053">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga4fc6cd4dda982789f354936d937de053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80922e54e3757eac8719cf58e67cc1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga80922e54e3757eac8719cf58e67cc1da">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga80922e54e3757eac8719cf58e67cc1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b814ebde5ccd7521df7d06bab0d154b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga4b814ebde5ccd7521df7d06bab0d154b">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga4b814ebde5ccd7521df7d06bab0d154b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a6d0839020bff34cac299262a68cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga04a6d0839020bff34cac299262a68cda">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga04a6d0839020bff34cac299262a68cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_addr_order </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbbc99320bfbcf84fde4d8077555d011c"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER"></a></p>
<p>Selects the order for address interleaving. Programming this field with different values gives different mappings between the AXI or Avalon-MM address and the SDRAM address. Program this field with the following binary values to select the ordering. "00" - chip, row, bank(BG, BA), column; "01" - chip, bank(BG, BA), row, column; "10"-row, chip, bank(BG, BA), column;</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae119dc90f1ab522af493fbbaf8c08d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae119dc90f1ab522af493fbbaf8c08d8e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae119dc90f1ab522af493fbbaf8c08d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364483deda644d1c1f8c102abd92c7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga364483deda644d1c1f8c102abd92c7e5">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga364483deda644d1c1f8c102abd92c7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10be3e640167bd48be126a3e7f200110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga10be3e640167bd48be126a3e7f200110">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga10be3e640167bd48be126a3e7f200110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717422ef0e1c3a153e103de9cddec21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga717422ef0e1c3a153e103de9cddec21a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_SET_MSK</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="separator:ga717422ef0e1c3a153e103de9cddec21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4217fa9d8e48bb0144de142e974b7374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga4217fa9d8e48bb0144de142e974b7374">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_CLR_MSK</a>&#160;&#160;&#160;0xffffff9f</td></tr>
<tr class="separator:ga4217fa9d8e48bb0144de142e974b7374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d928f38244b9757b1b19ed9f574a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga08d928f38244b9757b1b19ed9f574a91">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga08d928f38244b9757b1b19ed9f574a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafeb1ce98d27440afc41cdd745a061a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaafeb1ce98d27440afc41cdd745a061a0">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000060) &gt;&gt; 5)</td></tr>
<tr class="separator:gaafeb1ce98d27440afc41cdd745a061a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f291b71e0bcab48fca4e4f25cc4e39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga1f291b71e0bcab48fca4e4f25cc4e39c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000060)</td></tr>
<tr class="separator:ga1f291b71e0bcab48fca4e4f25cc4e39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_ctrl_enable_ecc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbeef87c9931e333af7e3e2adf5ec7927"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC"></a></p>
<p>Enable the generation and checking of ECC.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga43379a82e7af85fa9f97930ffdc3f0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga43379a82e7af85fa9f97930ffdc3f0d8">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga43379a82e7af85fa9f97930ffdc3f0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1942f32b64d109b5dcd9989def81d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gab1942f32b64d109b5dcd9989def81d61">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab1942f32b64d109b5dcd9989def81d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d275b020a02f6f247a5f2d998dc935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae9d275b020a02f6f247a5f2d998dc935">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae9d275b020a02f6f247a5f2d998dc935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32951dc40cc20f2354573a05911bb5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf32951dc40cc20f2354573a05911bb5e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gaf32951dc40cc20f2354573a05911bb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fbfdbf457cfb09cad65f56038746c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga03fbfdbf457cfb09cad65f56038746c7">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga03fbfdbf457cfb09cad65f56038746c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga814bbb0b63fb5767f76d074e3f753cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga814bbb0b63fb5767f76d074e3f753cee">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga814bbb0b63fb5767f76d074e3f753cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf4d700f1d518cc72ff88690b285968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gacdf4d700f1d518cc72ff88690b285968">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gacdf4d700f1d518cc72ff88690b285968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee8d153be57a6602203235d129e1d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gadee8d153be57a6602203235d129e1d7c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:gadee8d153be57a6602203235d129e1d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc0_enable_ecc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7b768ce3309c46b3ba6cd0a5c2ad38f0"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC"></a></p>
<p>Enable the generation and checking of ECC.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae9347af4cb19ac2eb6837796034c2693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae9347af4cb19ac2eb6837796034c2693">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae9347af4cb19ac2eb6837796034c2693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4954d405acecf40f961bb0debaa25c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga6b4954d405acecf40f961bb0debaa25c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6b4954d405acecf40f961bb0debaa25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcef7f4ce29c24700db5d5609627ddc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gafcef7f4ce29c24700db5d5609627ddc4">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafcef7f4ce29c24700db5d5609627ddc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e254ef0ad610d922c4da4dddf87ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga92e254ef0ad610d922c4da4dddf87ed9">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga92e254ef0ad610d922c4da4dddf87ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1677e09516a3d4381b77671351669ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga1677e09516a3d4381b77671351669ce4">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga1677e09516a3d4381b77671351669ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87defd3238c0aadd8c3b9eae4b0b58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae87defd3238c0aadd8c3b9eae4b0b58c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae87defd3238c0aadd8c3b9eae4b0b58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2621956a64eaa6bcf7361b6c180462e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac2621956a64eaa6bcf7361b6c180462e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gac2621956a64eaa6bcf7361b6c180462e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c794d9664553e43d67f3d670fc230e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga02c794d9664553e43d67f3d670fc230e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga02c794d9664553e43d67f3d670fc230e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc1_enable_ecc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3c52baa03d69e92821e3bbdf037927dd"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC"></a></p>
<p>Enable the generation and checking of ECC.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacb4a15f7a076cbb90c2953d4762decfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gacb4a15f7a076cbb90c2953d4762decfc">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gacb4a15f7a076cbb90c2953d4762decfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653eba1f1d0a6667d9632744fd343dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga653eba1f1d0a6667d9632744fd343dea">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga653eba1f1d0a6667d9632744fd343dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd7112c50d0f39379ed7475b35e4433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gafcd7112c50d0f39379ed7475b35e4433">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafcd7112c50d0f39379ed7475b35e4433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2962390c5f5ca1a263fdaf3681f1d4b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga2962390c5f5ca1a263fdaf3681f1d4b5">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga2962390c5f5ca1a263fdaf3681f1d4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b2384e775f424e3cfa41a010d03817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac3b2384e775f424e3cfa41a010d03817">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:gac3b2384e775f424e3cfa41a010d03817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd82376e959c8971d782e14f23a55fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gabd82376e959c8971d782e14f23a55fdb">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabd82376e959c8971d782e14f23a55fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1538bdd8d88ababd5f159f98adcac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga7c1538bdd8d88ababd5f159f98adcac7">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga7c1538bdd8d88ababd5f159f98adcac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45b47cefb527c9bd9847428f85df834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gad45b47cefb527c9bd9847428f85df834">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:gad45b47cefb527c9bd9847428f85df834"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc2_enable_ecc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaf61e35ff9dd32d7483b1902dd5408c4"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC"></a></p>
<p>Enable the generation and checking of ECC.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac265a10fa48339272f2d6abc26e3ee2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac265a10fa48339272f2d6abc26e3ee2d">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gac265a10fa48339272f2d6abc26e3ee2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb40f603a89e53d30cd1bb834a095ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gafb40f603a89e53d30cd1bb834a095ab6">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gafb40f603a89e53d30cd1bb834a095ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ecb2b258b561628e960a86c1a97a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac5ecb2b258b561628e960a86c1a97a46">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac5ecb2b258b561628e960a86c1a97a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f251ffc1cb17bfa5b73f44f5f73755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae7f251ffc1cb17bfa5b73f44f5f73755">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:gae7f251ffc1cb17bfa5b73f44f5f73755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f52f551ac266d618fad197110fe8f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga5f52f551ac266d618fad197110fe8f6a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga5f52f551ac266d618fad197110fe8f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108150bb21e497318e9a56170a1801f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga108150bb21e497318e9a56170a1801f9">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga108150bb21e497318e9a56170a1801f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763d532370c96b3edd876933fbc08d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga763d532370c96b3edd876933fbc08d31">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga763d532370c96b3edd876933fbc08d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa9732287c038f4c77d5a4effc63cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga0aa9732287c038f4c77d5a4effc63cc4">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga0aa9732287c038f4c77d5a4effc63cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc3_enable_ecc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6c2224077cb464630bbea930901bd95a"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC"></a></p>
<p>Enable the generation and checking of ECC.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae89e4668379a1a6c7eba65e46f4a3599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae89e4668379a1a6c7eba65e46f4a3599">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gae89e4668379a1a6c7eba65e46f4a3599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be12895be2f39f10c610abfa1ab89c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga9be12895be2f39f10c610abfa1ab89c7">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9be12895be2f39f10c610abfa1ab89c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2def0442abc2457a0dc5aad7ea0ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga3f2def0442abc2457a0dc5aad7ea0ae7">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3f2def0442abc2457a0dc5aad7ea0ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089285be646fe5962b8170d6a8578958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga089285be646fe5962b8170d6a8578958">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga089285be646fe5962b8170d6a8578958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec47ee2da0fa89dca0619f5f6557ba59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaec47ee2da0fa89dca0619f5f6557ba59">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:gaec47ee2da0fa89dca0619f5f6557ba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338807a77f4ca460a00561915589be24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga338807a77f4ca460a00561915589be24">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga338807a77f4ca460a00561915589be24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6913eb6a55b3cff7af31f715eaef194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa6913eb6a55b3cff7af31f715eaef194">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:gaa6913eb6a55b3cff7af31f715eaef194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0595c4904cb45cbd03fd5d48b673e115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga0595c4904cb45cbd03fd5d48b673e115">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga0595c4904cb45cbd03fd5d48b673e115"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_reorder_data </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc52d261e47fcb429b2ff9d0ad341cfa4"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA"></a></p>
<p>This bit controls whether the controller can re-order operations to optimize SDRAM bandwidth. It should generally be set to a one.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac4d0c57dcb2079b8391aad39df22ecc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac4d0c57dcb2079b8391aad39df22ecc3">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gac4d0c57dcb2079b8391aad39df22ecc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cede0c78041e15b504d287f836819b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga82cede0c78041e15b504d287f836819b">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga82cede0c78041e15b504d287f836819b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0af3a3778bfed5e4d5037f80cba2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga8d0af3a3778bfed5e4d5037f80cba2d7">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8d0af3a3778bfed5e4d5037f80cba2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad660e9d586a5666baacb1fe4cb715f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gad660e9d586a5666baacb1fe4cb715f19">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gad660e9d586a5666baacb1fe4cb715f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec40de9d5117b50dd264c8561bc850a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaec40de9d5117b50dd264c8561bc850a5">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:gaec40de9d5117b50dd264c8561bc850a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae330e0f49f64aa9c50ec954ce000fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga1ae330e0f49f64aa9c50ec954ce000fe">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1ae330e0f49f64aa9c50ec954ce000fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eb4b8d7a22e0b413abd0d4844c44c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga25eb4b8d7a22e0b413abd0d4844c44c3">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga25eb4b8d7a22e0b413abd0d4844c44c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15612d186080a772ff6786863175570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf15612d186080a772ff6786863175570">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:gaf15612d186080a772ff6786863175570"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_ctrl_reorder_rdata </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp04f1a94793d1378c4c9b3a03d482708b"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA"></a></p>
<p>This bit controls whether the controller need to re-order the read return data.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf16d9fc4953c6da9495090ece6413da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf16d9fc4953c6da9495090ece6413da4">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaf16d9fc4953c6da9495090ece6413da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc325c68730b6269a904b4fee7f3730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga2fc325c68730b6269a904b4fee7f3730">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga2fc325c68730b6269a904b4fee7f3730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25781f4f4038cbb39a6dbe79c9b6bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa25781f4f4038cbb39a6dbe79c9b6bf2">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa25781f4f4038cbb39a6dbe79c9b6bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae54b4fa1a6756fd2a331de5f0ad3d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaae54b4fa1a6756fd2a331de5f0ad3d0a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaae54b4fa1a6756fd2a331de5f0ad3d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd2ebac428d9b71cf1d91b063011348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gacfd2ebac428d9b71cf1d91b063011348">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gacfd2ebac428d9b71cf1d91b063011348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea15c09005c2996190c323df13bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga035ea15c09005c2996190c323df13bcb">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga035ea15c09005c2996190c323df13bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga848ad9e9243f87e3892b1d76fcd066c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga848ad9e9243f87e3892b1d76fcd066c7">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga848ad9e9243f87e3892b1d76fcd066c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de45176f546473ee46f123b7c11e541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga6de45176f546473ee46f123b7c11e541">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga6de45176f546473ee46f123b7c11e541"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc0_reorder_rdata </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4f487fbaa0565bf33246c289acdcd649"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA"></a></p>
<p>This bit controls whether the controller need to re-order the read return data.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga79b722d87b168b29841fcceefd5970db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga79b722d87b168b29841fcceefd5970db">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga79b722d87b168b29841fcceefd5970db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b84f7e1ee83879ecd5af029a74667a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac1b84f7e1ee83879ecd5af029a74667a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gac1b84f7e1ee83879ecd5af029a74667a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad978db86f21c7f15609f80eafda2d0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gad978db86f21c7f15609f80eafda2d0b8">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad978db86f21c7f15609f80eafda2d0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa053128cae4fb18696edbb3bb4ea5ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa053128cae4fb18696edbb3bb4ea5ad0">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:gaa053128cae4fb18696edbb3bb4ea5ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef3b5f809dba0863edae842eca0650d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga3ef3b5f809dba0863edae842eca0650d">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga3ef3b5f809dba0863edae842eca0650d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0eeee2670d21dbd5ba100e79b5a7604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gad0eeee2670d21dbd5ba100e79b5a7604">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad0eeee2670d21dbd5ba100e79b5a7604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722910ffb686181afd607c9fd321f312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga722910ffb686181afd607c9fd321f312">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga722910ffb686181afd607c9fd321f312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1704c127b3cf9da0c7282f70d7367b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa1704c127b3cf9da0c7282f70d7367b8">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:gaa1704c127b3cf9da0c7282f70d7367b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc1_reorder_rdata </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6ebee3d8dee74f522de56ae1db513af4"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA"></a></p>
<p>This bit controls whether the controller need to re-order the read return data.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga692fbab50cfb47a36d7ea7d192345a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga692fbab50cfb47a36d7ea7d192345a6b">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga692fbab50cfb47a36d7ea7d192345a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8971ec298137ed36d7abda687e593396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga8971ec298137ed36d7abda687e593396">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga8971ec298137ed36d7abda687e593396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9690342bc7cb6d02a1e48283c78e8a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga9690342bc7cb6d02a1e48283c78e8a71">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9690342bc7cb6d02a1e48283c78e8a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59dfd8b80f2975b277d58aafc525112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa59dfd8b80f2975b277d58aafc525112">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gaa59dfd8b80f2975b277d58aafc525112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7150382b3bff45f39c279ddd9eea402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gab7150382b3bff45f39c279ddd9eea402">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:gab7150382b3bff45f39c279ddd9eea402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cee55016ac54b69000b2d1b000e281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga07cee55016ac54b69000b2d1b000e281">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga07cee55016ac54b69000b2d1b000e281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55ce22c79d7ae0bf5dc519e15848efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf55ce22c79d7ae0bf5dc519e15848efb">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:gaf55ce22c79d7ae0bf5dc519e15848efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118b58aa0b2520c694b5de700a36faad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga118b58aa0b2520c694b5de700a36faad">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga118b58aa0b2520c694b5de700a36faad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc2_reorder_rdata </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb0b188808bf5be14304f33ee14b54770"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA"></a></p>
<p>This bit controls whether the controller need to re-order the read return data.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4dfc746456b7a60d546a41565a4e796d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga4dfc746456b7a60d546a41565a4e796d">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4dfc746456b7a60d546a41565a4e796d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecf80a6716aeff4706b9eb689f627fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga7ecf80a6716aeff4706b9eb689f627fb">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga7ecf80a6716aeff4706b9eb689f627fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca4aee48981cc4e5635642c01b14f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga82ca4aee48981cc4e5635642c01b14f1">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga82ca4aee48981cc4e5635642c01b14f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133d79a5d136e0d88da8aa1ff71663d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga133d79a5d136e0d88da8aa1ff71663d8">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga133d79a5d136e0d88da8aa1ff71663d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea25f0099c821c3e01622bd0152d937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga1ea25f0099c821c3e01622bd0152d937">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga1ea25f0099c821c3e01622bd0152d937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfdcd4b7cd92274a24af1538ba9fb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga1dfdcd4b7cd92274a24af1538ba9fb89">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1dfdcd4b7cd92274a24af1538ba9fb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b07b3615e93b23e97327836d68d5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga46b07b3615e93b23e97327836d68d5c0">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga46b07b3615e93b23e97327836d68d5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48c40efc89b1d7b3519a047d88652f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac48c40efc89b1d7b3519a047d88652f5">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gac48c40efc89b1d7b3519a047d88652f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc3_reorder_rdata </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6265e383347eca599572336b2c7dcac0"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA"></a></p>
<p>This bit controls whether the controller need to re-order the read return data.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga32e3d9360451fff2858174c07e85ec48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga32e3d9360451fff2858174c07e85ec48">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga32e3d9360451fff2858174c07e85ec48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5b35ab53a80af2751b2eaafaa73bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga3f5b35ab53a80af2751b2eaafaa73bda">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga3f5b35ab53a80af2751b2eaafaa73bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b83080efdb9ee15dfa088720cb7301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf2b83080efdb9ee15dfa088720cb7301">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf2b83080efdb9ee15dfa088720cb7301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ffee609ed7b50bbb20d584a75e3f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac8ffee609ed7b50bbb20d584a75e3f10">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_SET_MSK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:gac8ffee609ed7b50bbb20d584a75e3f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1afee03b22a00e51a7601794dc8c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga1c1afee03b22a00e51a7601794dc8c5c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_CLR_MSK</a>&#160;&#160;&#160;0xfffdffff</td></tr>
<tr class="separator:ga1c1afee03b22a00e51a7601794dc8c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde4012339d69539c43de9bfa31aa45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gafde4012339d69539c43de9bfa31aa45e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafde4012339d69539c43de9bfa31aa45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8010f96aecce5db00318ac63658a291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae8010f96aecce5db00318ac63658a291">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td></tr>
<tr class="separator:gae8010f96aecce5db00318ac63658a291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5710aba89c63f745acf8475ab281554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa5710aba89c63f745acf8475ab281554">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td></tr>
<tr class="separator:gaa5710aba89c63f745acf8475ab281554"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_reorder_read </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc1eb869ceb3fe1a9bf3f191dc7c30b80"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD"></a></p>
<p>This bit controls whether the controller can re-order read command to. 1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeb781632c97cc16ff2354f424cca7686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaeb781632c97cc16ff2354f424cca7686">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaeb781632c97cc16ff2354f424cca7686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf906d5fbdb72af2413a51d43620ce2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf906d5fbdb72af2413a51d43620ce2c6">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaf906d5fbdb72af2413a51d43620ce2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba814b4f5feb964388f51e56f75e8f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaba814b4f5feb964388f51e56f75e8f58">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaba814b4f5feb964388f51e56f75e8f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa10331150e9d0f16c5f68a67397111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga3aa10331150e9d0f16c5f68a67397111">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_SET_MSK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ga3aa10331150e9d0f16c5f68a67397111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c636f0e5b1c41df6c607201d30774a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga03c636f0e5b1c41df6c607201d30774a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_CLR_MSK</a>&#160;&#160;&#160;0xfffbffff</td></tr>
<tr class="separator:ga03c636f0e5b1c41df6c607201d30774a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99be4db0825a3f5203792fa329d841ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga99be4db0825a3f5203792fa329d841ca">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga99be4db0825a3f5203792fa329d841ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09b7d99aae6ddec5c34b517b89119ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf09b7d99aae6ddec5c34b517b89119ca">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00040000) &gt;&gt; 18)</td></tr>
<tr class="separator:gaf09b7d99aae6ddec5c34b517b89119ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48aac1bcbc5241f91f5078bb0caad8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga48aac1bcbc5241f91f5078bb0caad8f1">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00040000)</td></tr>
<tr class="separator:ga48aac1bcbc5241f91f5078bb0caad8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_starve_limit </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc9d2e2adce66a53af4dfca10dc7981c0"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT"></a></p>
<p>Specifies the number of DRAM burst transactions an individual transaction will allow to reorder ahead of it before its priority is raised in the memory controller.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa0e6c7cf32209f5c65d43fc71ebe9237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa0e6c7cf32209f5c65d43fc71ebe9237">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaa0e6c7cf32209f5c65d43fc71ebe9237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0fd689ebccd431c1f177f2f788150e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga2d0fd689ebccd431c1f177f2f788150e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2d0fd689ebccd431c1f177f2f788150e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cfd717192671618fbc2998caea31de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga39cfd717192671618fbc2998caea31de">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga39cfd717192671618fbc2998caea31de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f27334828d915ea1c2125dcd67760a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga78f27334828d915ea1c2125dcd67760a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_SET_MSK</a>&#160;&#160;&#160;0x01f80000</td></tr>
<tr class="separator:ga78f27334828d915ea1c2125dcd67760a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737d01a8f542ff2d0f4bf83010e9e044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga737d01a8f542ff2d0f4bf83010e9e044">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_CLR_MSK</a>&#160;&#160;&#160;0xfe07ffff</td></tr>
<tr class="separator:ga737d01a8f542ff2d0f4bf83010e9e044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15063834c00daac4583862f552b17e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga15063834c00daac4583862f552b17e2e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga15063834c00daac4583862f552b17e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa037351f1856dc210fc798cd1a1bbfa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa037351f1856dc210fc798cd1a1bbfa3">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01f80000) &gt;&gt; 19)</td></tr>
<tr class="separator:gaa037351f1856dc210fc798cd1a1bbfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b9abc3f6883d5715f45653e34cd522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga06b9abc3f6883d5715f45653e34cd522">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x01f80000)</td></tr>
<tr class="separator:ga06b9abc3f6883d5715f45653e34cd522"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dqstrk_en </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp27012ee67e77595e18f83620891c3d64"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN"></a></p>
<p>Enables DQS tracking in the PHY.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad443dbf24da427c768b9177bb560bab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gad443dbf24da427c768b9177bb560bab8">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_LSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gad443dbf24da427c768b9177bb560bab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ce59fc219d5773592d0c7542b8ff2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga75ce59fc219d5773592d0c7542b8ff2a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_MSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga75ce59fc219d5773592d0c7542b8ff2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ad41af7586f147af9379891ed88780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae0ad41af7586f147af9379891ed88780">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae0ad41af7586f147af9379891ed88780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc6c0d35eb58abb8d790e3660613b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gabcc6c0d35eb58abb8d790e3660613b0c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_SET_MSK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:gabcc6c0d35eb58abb8d790e3660613b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d51a47a82614dbc63ef40598ab24206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga6d51a47a82614dbc63ef40598ab24206">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_CLR_MSK</a>&#160;&#160;&#160;0xfdffffff</td></tr>
<tr class="separator:ga6d51a47a82614dbc63ef40598ab24206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8473377f92ddad31dafd68d21fdaed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga0d8473377f92ddad31dafd68d21fdaed">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0d8473377f92ddad31dafd68d21fdaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71ed8f22ef0e518f845cb785cdb60e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf71ed8f22ef0e518f845cb785cdb60e8">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x02000000) &gt;&gt; 25)</td></tr>
<tr class="separator:gaf71ed8f22ef0e518f845cb785cdb60e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a9bf088191d5834fa831e673c808a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga410a9bf088191d5834fa831e673c808a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x02000000)</td></tr>
<tr class="separator:ga410a9bf088191d5834fa831e673c808a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_ctrl_enable_dm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6c8efcbdad2e73776ca7ba7f8a6c8c9d"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM"></a></p>
<p>Set to a one to enable DRAM operation if DM pins are connected.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga905ba578f8dc5801333d9524c75d2c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga905ba578f8dc5801333d9524c75d2c57">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_LSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga905ba578f8dc5801333d9524c75d2c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07305f1c2926bd09cbfc8db361f8f987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga07305f1c2926bd09cbfc8db361f8f987">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_MSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga07305f1c2926bd09cbfc8db361f8f987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5993fc1c8c427aa3203597d97074a7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga5993fc1c8c427aa3203597d97074a7a2">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5993fc1c8c427aa3203597d97074a7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddc2858cb191c7f91c8007aadf5edb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga9ddc2858cb191c7f91c8007aadf5edb0">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_SET_MSK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga9ddc2858cb191c7f91c8007aadf5edb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2684c740ad8025e227f86d8c06049b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga2684c740ad8025e227f86d8c06049b2a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_CLR_MSK</a>&#160;&#160;&#160;0xfbffffff</td></tr>
<tr class="separator:ga2684c740ad8025e227f86d8c06049b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe5066979c51212139477e860a98191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaebe5066979c51212139477e860a98191">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaebe5066979c51212139477e860a98191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e586b11b630c27d2e2a22772c124ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaa6e586b11b630c27d2e2a22772c124ca">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x04000000) &gt;&gt; 26)</td></tr>
<tr class="separator:gaa6e586b11b630c27d2e2a22772c124ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0e5730b3b0ef3b11d34c1beee472e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga5f0e5730b3b0ef3b11d34c1beee472e2">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x04000000)</td></tr>
<tr class="separator:ga5f0e5730b3b0ef3b11d34c1beee472e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc0_enable_dm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa4f7790b0a8e29f702664efd7ece9139"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM"></a></p>
<p>Set to a one to enable DRAM operation if DM pins are connected.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad7be57133d3a24d7661b00188c9f7d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gad7be57133d3a24d7661b00188c9f7d6b">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_LSB</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gad7be57133d3a24d7661b00188c9f7d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35484802fe03ac86310ef6c8445637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac35484802fe03ac86310ef6c8445637d">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_MSB</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gac35484802fe03ac86310ef6c8445637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66c536500b3747e7b39327fc82abc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gad66c536500b3747e7b39327fc82abc02">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad66c536500b3747e7b39327fc82abc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4e56bbbcc0a73d63c04c111c1b14fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gacb4e56bbbcc0a73d63c04c111c1b14fc">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_SET_MSK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:gacb4e56bbbcc0a73d63c04c111c1b14fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4840379b7928f1eccbe5a1ed2d4775ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga4840379b7928f1eccbe5a1ed2d4775ad">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_CLR_MSK</a>&#160;&#160;&#160;0xf7ffffff</td></tr>
<tr class="separator:ga4840379b7928f1eccbe5a1ed2d4775ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab919ac695708bf3eb4f24be9a73f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga2ab919ac695708bf3eb4f24be9a73f5e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2ab919ac695708bf3eb4f24be9a73f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c704783d0002199d250bdfd3bc8b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf7c704783d0002199d250bdfd3bc8b2e">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x08000000) &gt;&gt; 27)</td></tr>
<tr class="separator:gaf7c704783d0002199d250bdfd3bc8b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59e14041af7828994aa03d081b64d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae59e14041af7828994aa03d081b64d9a">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 27) &amp; 0x08000000)</td></tr>
<tr class="separator:gae59e14041af7828994aa03d081b64d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc1_enable_dm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6032b7ec8a74b2effce8ace35e2ed016"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM"></a></p>
<p>Set to a one to enable DRAM operation if DM pins are connected.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabfef834f42325c6e1c566a933e52ab76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gabfef834f42325c6e1c566a933e52ab76">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_LSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gabfef834f42325c6e1c566a933e52ab76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270669cb78e4eef44758d729cf166165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga270669cb78e4eef44758d729cf166165">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_MSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga270669cb78e4eef44758d729cf166165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0480102f0a2925134f712cb33ae54807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga0480102f0a2925134f712cb33ae54807">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0480102f0a2925134f712cb33ae54807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf55180ee37e018e23a0dc6a70a8ee41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaaf55180ee37e018e23a0dc6a70a8ee41">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_SET_MSK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:gaaf55180ee37e018e23a0dc6a70a8ee41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5d80ecc9812a8dfb9ddf07a97eb682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga9b5d80ecc9812a8dfb9ddf07a97eb682">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_CLR_MSK</a>&#160;&#160;&#160;0xefffffff</td></tr>
<tr class="separator:ga9b5d80ecc9812a8dfb9ddf07a97eb682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436d2eff39ee4b21c2ccfdecfe2cedd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga436d2eff39ee4b21c2ccfdecfe2cedd5">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga436d2eff39ee4b21c2ccfdecfe2cedd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47faed4b48c6818f56d6c8ea74074005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga47faed4b48c6818f56d6c8ea74074005">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x10000000) &gt;&gt; 28)</td></tr>
<tr class="separator:ga47faed4b48c6818f56d6c8ea74074005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51032e34911a6832b335fde533d14043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga51032e34911a6832b335fde533d14043">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 28) &amp; 0x10000000)</td></tr>
<tr class="separator:ga51032e34911a6832b335fde533d14043"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc2_enable_dm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp79421a028290d597dc7fabf5600d2811"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM"></a></p>
<p>Set to a one to enable DRAM operation if DM pins are connected.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac550aadd49c7326094c2a033f8a7f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gac550aadd49c7326094c2a033f8a7f6df">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_LSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gac550aadd49c7326094c2a033f8a7f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037e5d3baad52c311cfb8ce747f400e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga037e5d3baad52c311cfb8ce747f400e4">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_MSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga037e5d3baad52c311cfb8ce747f400e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9519ab11530cf270d81b580b5644d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga5a9519ab11530cf270d81b580b5644d1">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5a9519ab11530cf270d81b580b5644d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e5f5633cc425662fafc8fe147fae14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae4e5f5633cc425662fafc8fe147fae14">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_SET_MSK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:gae4e5f5633cc425662fafc8fe147fae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2013ed8792b29eaf30c6e85443ccf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gada2013ed8792b29eaf30c6e85443ccf1">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_CLR_MSK</a>&#160;&#160;&#160;0xdfffffff</td></tr>
<tr class="separator:gada2013ed8792b29eaf30c6e85443ccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756a9bd30e62422eb25fea27cbbccb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga756a9bd30e62422eb25fea27cbbccb3f">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga756a9bd30e62422eb25fea27cbbccb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c64b728dc3b518d72bc8f411b84e9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga6c64b728dc3b518d72bc8f411b84e9bd">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x20000000) &gt;&gt; 29)</td></tr>
<tr class="separator:ga6c64b728dc3b518d72bc8f411b84e9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ff89e1c3012f871a486637e36f058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga403ff89e1c3012f871a486637e36f058">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 29) &amp; 0x20000000)</td></tr>
<tr class="separator:ga403ff89e1c3012f871a486637e36f058"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc3_enable_dm </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdebf5ac44dcecf91c3645d2e39dc4564"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM"></a></p>
<p>Set to a one to enable DRAM operation if DM pins are connected.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaae8fba49f5ab4d4b39a8bb6ad16ee404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaae8fba49f5ab4d4b39a8bb6ad16ee404">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_LSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaae8fba49f5ab4d4b39a8bb6ad16ee404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d033ab9ea74b2b30c05c048fdb1ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga23d033ab9ea74b2b30c05c048fdb1ee6">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga23d033ab9ea74b2b30c05c048fdb1ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10266bd6f53c88dc25a857611cf86d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga10266bd6f53c88dc25a857611cf86d72">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga10266bd6f53c88dc25a857611cf86d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96d86b759e1737b66b8a31244828be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gaf96d86b759e1737b66b8a31244828be1">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_SET_MSK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:gaf96d86b759e1737b66b8a31244828be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95809f070a3b9129c56d6a42e66b819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga95809f070a3b9129c56d6a42e66b819c">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_CLR_MSK</a>&#160;&#160;&#160;0xbfffffff</td></tr>
<tr class="separator:ga95809f070a3b9129c56d6a42e66b819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad339e9afe1d8b11e4a3c4836f44217ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gad339e9afe1d8b11e4a3c4836f44217ee">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad339e9afe1d8b11e4a3c4836f44217ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf9955fb86f87afcb9c3dc44e3eb032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gabaf9955fb86f87afcb9c3dc44e3eb032">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x40000000) &gt;&gt; 30)</td></tr>
<tr class="separator:gabaf9955fb86f87afcb9c3dc44e3eb032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb2d1b4c8c42ad3a1b39229865a1f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gafbb2d1b4c8c42ad3a1b39229865a1f51">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 30) &amp; 0x40000000)</td></tr>
<tr class="separator:gafbb2d1b4c8c42ad3a1b39229865a1f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1__s">ALT_IO48_HMC_MMR_CTLCFG1_s</a></td></tr>
<tr class="separator:struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6938660820415da3eecafb594ef167f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga6938660820415da3eecafb594ef167f8">ALT_IO48_HMC_MMR_CTLCFG1_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6938660820415da3eecafb594ef167f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89fd53fd031b7ec92b539c994cf028b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#gae89fd53fd031b7ec92b539c994cf028b">ALT_IO48_HMC_MMR_CTLCFG1_OFST</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="separator:gae89fd53fd031b7ec92b539c994cf028b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga54dee27c39d9af14d89ecd1c8c4b6153"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1__s">ALT_IO48_HMC_MMR_CTLCFG1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga54dee27c39d9af14d89ecd1c8c4b6153">ALT_IO48_HMC_MMR_CTLCFG1_t</a></td></tr>
<tr class="separator:ga54dee27c39d9af14d89ecd1c8c4b6153"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1__s" id="struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_IO48_HMC_MMR_CTLCFG1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html">ALT_IO48_HMC_MMR_CTLCFG1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2861fdef8d38f0dc644c60a27dc80ab5"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc3_burst_length: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a409839beb99661d3cadf2d40e446a522"></a>uint32_t</td>
<td class="fieldname">
cfg_addr_order: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6658eae85c230b4ad154adc8e4f88b8f"></a>uint32_t</td>
<td class="fieldname">
cfg_ctrl_enable_ecc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abbfcf3495718205032352966fa4d5c0c"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc0_enable_ecc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0fedae878940ab23edd41164771dc1c5"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc1_enable_ecc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae330b5c2ffc20ca9fd61a378ecc86888"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc2_enable_ecc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1468b67837fe01893c779bc0a3d1dc86"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc3_enable_ecc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a85b3d2f04d816ce069678df64adf4908"></a>uint32_t</td>
<td class="fieldname">
cfg_reorder_data: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9e562d80ae8eff3eef36c97a35d35eb5"></a>uint32_t</td>
<td class="fieldname">
cfg_ctrl_reorder_rdata: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae671c9ec94712cddbe0c210568c6f41f"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc0_reorder_rdata: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2891adc3f5c0102eed7bcbc56fbf2ece"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc1_reorder_rdata: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a78b2cdfe13d9fa22ef3886b3ef037a1a"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc2_reorder_rdata: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac21efb4a6508162997c6b31bb8ed2c36"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc3_reorder_rdata: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa7bf0130c7339b53ae89d99eadf19851"></a>uint32_t</td>
<td class="fieldname">
cfg_reorder_read: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2dc7d84f2b268a55de8da1473a31fd6f"></a>uint32_t</td>
<td class="fieldname">
cfg_starve_limit: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5313209176790c2142374a9a8c8953fd"></a>uint32_t</td>
<td class="fieldname">
cfg_dqstrk_en: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4744459f8c65028c68fae8129410e8cb"></a>uint32_t</td>
<td class="fieldname">
cfg_ctrl_enable_dm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a63a10ca43ac4b3125c0c119bcb0aae7d"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc0_enable_dm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2613b953009b6c472e555de57cf0e826"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc1_enable_dm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9726421a0c8e7bf000d164798e5ea50e"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc2_enable_dm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a565ce619187dc0c617b8df8dfe36f278"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc3_enable_dm: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9d21d0310d6e3966807397fa962596ac"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga7144aa509fe46bdcf48fe3e6ba253662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6ff073309666745ce08d0815baa4766b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f7cf8d551222ccd2eb2aa595ec5e02c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadec2528ab8356c9440e52b2930ee533c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4fc6cd4dda982789f354936d937de053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga80922e54e3757eac8719cf58e67cc1da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b814ebde5ccd7521df7d06bab0d154b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga04a6d0839020bff34cac299262a68cda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_BURST_LEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae119dc90f1ab522af493fbbaf8c08d8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga364483deda644d1c1f8c102abd92c7e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10be3e640167bd48be126a3e7f200110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga717422ef0e1c3a153e103de9cddec21a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_SET_MSK&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4217fa9d8e48bb0144de142e974b7374"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_CLR_MSK&#160;&#160;&#160;0xffffff9f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga08d928f38244b9757b1b19ed9f574a91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaafeb1ce98d27440afc41cdd745a061a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000060) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1f291b71e0bcab48fca4e4f25cc4e39c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER">ALT_IO48_HMC_MMR_CTLCFG1_CFG_ADDR_ORDER</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga43379a82e7af85fa9f97930ffdc3f0d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab1942f32b64d109b5dcd9989def81d61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae9d275b020a02f6f247a5f2d998dc935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf32951dc40cc20f2354573a05911bb5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga03fbfdbf457cfb09cad65f56038746c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga814bbb0b63fb5767f76d074e3f753cee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacdf4d700f1d518cc72ff88690b285968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadee8d153be57a6602203235d129e1d7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_ECC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae9347af4cb19ac2eb6837796034c2693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b4954d405acecf40f961bb0debaa25c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafcef7f4ce29c24700db5d5609627ddc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga92e254ef0ad610d922c4da4dddf87ed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1677e09516a3d4381b77671351669ce4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae87defd3238c0aadd8c3b9eae4b0b58c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac2621956a64eaa6bcf7361b6c180462e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga02c794d9664553e43d67f3d670fc230e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_ECC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacb4a15f7a076cbb90c2953d4762decfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga653eba1f1d0a6667d9632744fd343dea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafcd7112c50d0f39379ed7475b35e4433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2962390c5f5ca1a263fdaf3681f1d4b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac3b2384e775f424e3cfa41a010d03817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabd82376e959c8971d782e14f23a55fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c1538bdd8d88ababd5f159f98adcac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad45b47cefb527c9bd9847428f85df834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_ECC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac265a10fa48339272f2d6abc26e3ee2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb40f603a89e53d30cd1bb834a095ab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5ecb2b258b561628e960a86c1a97a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7f251ffc1cb17bfa5b73f44f5f73755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5f52f551ac266d618fad197110fe8f6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga108150bb21e497318e9a56170a1801f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga763d532370c96b3edd876933fbc08d31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0aa9732287c038f4c77d5a4effc63cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_ECC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae89e4668379a1a6c7eba65e46f4a3599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9be12895be2f39f10c610abfa1ab89c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f2def0442abc2457a0dc5aad7ea0ae7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga089285be646fe5962b8170d6a8578958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaec47ee2da0fa89dca0619f5f6557ba59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga338807a77f4ca460a00561915589be24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6913eb6a55b3cff7af31f715eaef194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0595c4904cb45cbd03fd5d48b673e115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_ECC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac4d0c57dcb2079b8391aad39df22ecc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga82cede0c78041e15b504d287f836819b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d0af3a3778bfed5e4d5037f80cba2d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad660e9d586a5666baacb1fe4cb715f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaec40de9d5117b50dd264c8561bc850a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1ae330e0f49f64aa9c50ec954ce000fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga25eb4b8d7a22e0b413abd0d4844c44c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf15612d186080a772ff6786863175570"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_DATA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf16d9fc4953c6da9495090ece6413da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2fc325c68730b6269a904b4fee7f3730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa25781f4f4038cbb39a6dbe79c9b6bf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae54b4fa1a6756fd2a331de5f0ad3d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacfd2ebac428d9b71cf1d91b063011348"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga035ea15c09005c2996190c323df13bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga848ad9e9243f87e3892b1d76fcd066c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6de45176f546473ee46f123b7c11e541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_REORDER_RDATA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga79b722d87b168b29841fcceefd5970db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1b84f7e1ee83879ecd5af029a74667a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad978db86f21c7f15609f80eafda2d0b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa053128cae4fb18696edbb3bb4ea5ad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ef3b5f809dba0863edae842eca0650d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad0eeee2670d21dbd5ba100e79b5a7604"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga722910ffb686181afd607c9fd321f312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa1704c127b3cf9da0c7282f70d7367b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_REORDER_RDATA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga692fbab50cfb47a36d7ea7d192345a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8971ec298137ed36d7abda687e593396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9690342bc7cb6d02a1e48283c78e8a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa59dfd8b80f2975b277d58aafc525112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab7150382b3bff45f39c279ddd9eea402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga07cee55016ac54b69000b2d1b000e281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf55ce22c79d7ae0bf5dc519e15848efb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga118b58aa0b2520c694b5de700a36faad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_REORDER_RDATA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4dfc746456b7a60d546a41565a4e796d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ecf80a6716aeff4706b9eb689f627fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga82ca4aee48981cc4e5635642c01b14f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga133d79a5d136e0d88da8aa1ff71663d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1ea25f0099c821c3e01622bd0152d937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1dfdcd4b7cd92274a24af1538ba9fb89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga46b07b3615e93b23e97327836d68d5c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac48c40efc89b1d7b3519a047d88652f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_REORDER_RDATA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga32e3d9360451fff2858174c07e85ec48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f5b35ab53a80af2751b2eaafaa73bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf2b83080efdb9ee15dfa088720cb7301"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac8ffee609ed7b50bbb20d584a75e3f10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_SET_MSK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1c1afee03b22a00e51a7601794dc8c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_CLR_MSK&#160;&#160;&#160;0xfffdffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafde4012339d69539c43de9bfa31aa45e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae8010f96aecce5db00318ac63658a291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa5710aba89c63f745acf8475ab281554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_REORDER_RDATA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeb781632c97cc16ff2354f424cca7686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf906d5fbdb72af2413a51d43620ce2c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba814b4f5feb964388f51e56f75e8f58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3aa10331150e9d0f16c5f68a67397111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_SET_MSK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga03c636f0e5b1c41df6c607201d30774a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_CLR_MSK&#160;&#160;&#160;0xfffbffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga99be4db0825a3f5203792fa329d841ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf09b7d99aae6ddec5c34b517b89119ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00040000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga48aac1bcbc5241f91f5078bb0caad8f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD">ALT_IO48_HMC_MMR_CTLCFG1_CFG_REORDER_RD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa0e6c7cf32209f5c65d43fc71ebe9237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2d0fd689ebccd431c1f177f2f788150e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga39cfd717192671618fbc2998caea31de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga78f27334828d915ea1c2125dcd67760a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_SET_MSK&#160;&#160;&#160;0x01f80000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga737d01a8f542ff2d0f4bf83010e9e044"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_CLR_MSK&#160;&#160;&#160;0xfe07ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga15063834c00daac4583862f552b17e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa037351f1856dc210fc798cd1a1bbfa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01f80000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga06b9abc3f6883d5715f45653e34cd522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x01f80000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT">ALT_IO48_HMC_MMR_CTLCFG1_CFG_STARVE_LIMIT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad443dbf24da427c768b9177bb560bab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_LSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75ce59fc219d5773592d0c7542b8ff2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_MSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae0ad41af7586f147af9379891ed88780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabcc6c0d35eb58abb8d790e3660613b0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_SET_MSK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6d51a47a82614dbc63ef40598ab24206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_CLR_MSK&#160;&#160;&#160;0xfdffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0d8473377f92ddad31dafd68d21fdaed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf71ed8f22ef0e518f845cb785cdb60e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x02000000) &gt;&gt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga410a9bf088191d5834fa831e673c808a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DQSTRK_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga905ba578f8dc5801333d9524c75d2c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_LSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07305f1c2926bd09cbfc8db361f8f987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_MSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5993fc1c8c427aa3203597d97074a7a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ddc2858cb191c7f91c8007aadf5edb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_SET_MSK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2684c740ad8025e227f86d8c06049b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_CLR_MSK&#160;&#160;&#160;0xfbffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaebe5066979c51212139477e860a98191"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6e586b11b630c27d2e2a22772c124ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x04000000) &gt;&gt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5f0e5730b3b0ef3b11d34c1beee472e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_CTL_EN_DM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad7be57133d3a24d7661b00188c9f7d6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_LSB&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac35484802fe03ac86310ef6c8445637d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_MSB&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad66c536500b3747e7b39327fc82abc02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb4e56bbbcc0a73d63c04c111c1b14fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_SET_MSK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4840379b7928f1eccbe5a1ed2d4775ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_CLR_MSK&#160;&#160;&#160;0xf7ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2ab919ac695708bf3eb4f24be9a73f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7c704783d0002199d250bdfd3bc8b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x08000000) &gt;&gt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae59e14041af7828994aa03d081b64d9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 27) &amp; 0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC0_EN_DM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabfef834f42325c6e1c566a933e52ab76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_LSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga270669cb78e4eef44758d729cf166165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_MSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0480102f0a2925134f712cb33ae54807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaf55180ee37e018e23a0dc6a70a8ee41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_SET_MSK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9b5d80ecc9812a8dfb9ddf07a97eb682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_CLR_MSK&#160;&#160;&#160;0xefffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga436d2eff39ee4b21c2ccfdecfe2cedd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga47faed4b48c6818f56d6c8ea74074005"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x10000000) &gt;&gt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga51032e34911a6832b335fde533d14043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 28) &amp; 0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC1_EN_DM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac550aadd49c7326094c2a033f8a7f6df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_LSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga037e5d3baad52c311cfb8ce747f400e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_MSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a9519ab11530cf270d81b580b5644d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae4e5f5633cc425662fafc8fe147fae14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_SET_MSK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gada2013ed8792b29eaf30c6e85443ccf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_CLR_MSK&#160;&#160;&#160;0xdfffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga756a9bd30e62422eb25fea27cbbccb3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6c64b728dc3b518d72bc8f411b84e9bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x20000000) &gt;&gt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga403ff89e1c3012f871a486637e36f058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 29) &amp; 0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC2_EN_DM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaae8fba49f5ab4d4b39a8bb6ad16ee404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_LSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga23d033ab9ea74b2b30c05c048fdb1ee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10266bd6f53c88dc25a857611cf86d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf96d86b759e1737b66b8a31244828be1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_SET_MSK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga95809f070a3b9129c56d6a42e66b819c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_CLR_MSK&#160;&#160;&#160;0xbfffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad339e9afe1d8b11e4a3c4836f44217ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabaf9955fb86f87afcb9c3dc44e3eb032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x40000000) &gt;&gt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafbb2d1b4c8c42ad3a1b39229865a1f51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 30) &amp; 0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM">ALT_IO48_HMC_MMR_CTLCFG1_CFG_DBC3_EN_DM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6938660820415da3eecafb594ef167f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html">ALT_IO48_HMC_MMR_CTLCFG1</a> register. </p>

</div>
</div>
<a class="anchor" id="gae89fd53fd031b7ec92b539c994cf028b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG1_OFST&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html">ALT_IO48_HMC_MMR_CTLCFG1</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga54dee27c39d9af14d89ecd1c8c4b6153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1__s">ALT_IO48_HMC_MMR_CTLCFG1_s</a> <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html#ga54dee27c39d9af14d89ecd1c8c4b6153">ALT_IO48_HMC_MMR_CTLCFG1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g1.html">ALT_IO48_HMC_MMR_CTLCFG1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:43 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
