<!DOCTYPE html>
<html>
  <head><meta charset="UTF-8" />
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="generator" content="Hugo 0.121.1">
<meta name="viewport" content="width=device-width, initial-scale=1" /><title>SystemVerilog 循环 | EasyFormal</title>

<link
  rel="icon"
  href="/images/favicon.png"
  type="image/x-icon"
/>
<link
    rel="stylesheet"
    rel="preload"
    type="text/css"
    href="/css/main.css"
  /><link
      rel="stylesheet"
      type="text/css"
      href="/css/external/fontawesome.all.min.css"
    /><link
      rel="stylesheet"
      type="text/css"
      href="/css/external/overlay-scrollbars/overlayscrollbars.min.css"
    /><link
      rel="stylesheet"
      type="text/css"
      href="/css/shortcuts.min.css"
    />
<script async src="https://www.googletagmanager.com/gtag/js?id=G-LR9116DJ4Y"></script>
<script>
var doNotTrack = false;
if (!doNotTrack) {
	window.dataLayer = window.dataLayer || [];
	function gtag(){dataLayer.push(arguments);}
	gtag('js', new Date());
	gtag('config', 'G-LR9116DJ4Y', { 'anonymize_ip': false });
}
</script>

</head>
  <body onload="browserCompatibility()"><div id="navbarInfo" class="is-hidden modal-container">
  <div class="modal-content-box modal-text-box">
    <div class="card modal-title is-radiusless">
      <div class="card-header">
        <p class="card-header-title is-marginless">关于</p>
      </div>
    </div>
    <div class="modal-content-container">
      <div class="modal-content-block is-block"><div class="columns is-marginless is-multiline is-centered">
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs"
      target="_blank"
    >/js/theme/modules/const.min.js
      <div>
        <i class="fa-brands fa-github fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/archive/main.zip"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-download fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/issues"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-circle-info fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
  <div class="column">
    <a
      class="is-itext-link"
      href="https://github.com/jgazeau/shadocs/fork"
      target="_blank"
    >
      <div>
        <i class="fa-solid fa-code-branch fa-2x"></i>
        <p></p>
      </div>
    </a>
  </div>
</div>
<p>(0.121.1)</p>
<p>The MIT License (MIT) Copyright © 2023 Jordan GAZEAU</p>
</div>
    </div>
  </div>
</div>
<div id="navbarShortcuts" class="is-hidden modal-container">
  <div class="modal-content-box modal-text-box"><div class="card modal-title is-radiusless">
        <div class="card-header">
          <p class="card-header-title is-marginless">Keyboard shortcuts</p>
        </div>
      </div>
      <div class="modal-content-container">
        <div class="modal-content-block"><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>q</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show current page QR code</p>
  </div><div class="modal-content"><kbd>Escape</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Close modals</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>i</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show website information</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>k</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Show shortcuts</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>h</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to homepage</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>f</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Find on website</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>m</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Collapse/Uncollapse sidebar</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>t</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Collapse/Uncollapse table of contents</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>↑</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to the top of the page</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>↓</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Go to the bottom of the page</p>
  </div><div class="modal-content"><kbd>Shift</kbd><p>+</p><kbd>p</kbd></div>
  <div class="modal-content">
    <p class="has-text-weight-normal">Print current page</p>
  </div></div>
      </div></div>
</div>
<div id="modalContainer" class="is-hidden modal-container">
  <div id="modal" class="modal-content-box"></div>
</div>
<nav id="navbar" class="navbar" role="navigation" aria-label="main navigation">
  <div id="navbarItemsContainer" class="navbar-brand"><div id="globalLogoContainer" class="is-flex">
  <a
    id="globalLogo"
    class="navbar-item navbar-item-standard is-paddingless"
    href="/"
  >
    <img
      alt="主页"
      src="/images/logo.png"
    />
  </a>
  <a
    id="globalTouchLogo"
    class="navbar-item navbar-item-standard is-paddingless"
    href="/"
  >
    <img
      alt="主页"
      src="/images/logoTouch.png"
    />
  </a>
</div>
<div id="navbarItems" class="is-flex">
      <div id="navbarItemsStart" class="is-flex">
        <div id="searchContainer" class="navbar-item"><div class="control has-icons-left">
  <span id="searchInput" class="autocomplete">
    <input
      id="search"
      autocomplete="off"
      class="input"
      type="search"
      placeholder="搜索"
    />
  </span>
  <span class="icon is-left">
    <i class="fa-solid fa-magnifying-glass"></i>
  </span>
  <ul id="searchList" class="is-paddingless is-hidden"></ul>
</div>
</div>
      </div>
      <div id="navbarItemsEnd" class="is-flex is-invisible"><div class="navbar-item">
  <a
    id="printButton"
    class="button navbar-item-standard"
  >
    <span class="icon-text">打印</span>
    <span class="icon">
      <i class="fa-solid fa-print fa-lg"></i>
    </span>
  </a>
</div><div class="navbar-item"><div
  id="taxonomiesSelectorContainer"
  class="dropdown is-right"
>
  <div class="dropdown-trigger">
    <button
      id="taxonomiesSelector"
      class="button navbar-item-standard"
      aria-haspopup="true"
      aria-controls="dropdown-menu"
    >
      <span class="icon-text">Taxonomies</span>
      <span class="icon">
        <i class="fa-solid fa-tags fa-lg"></i>
      </span>
    </button>
  </div>
  <div
    id="dropdown-menu-taxonomies"
    class="dropdown-menu"
    role="menu"
  >
    <div class="dropdown-content is-paddingless"><a
              href="/categories/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-table-cells"></i>Categories</a><a
              href="/tags/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-tag"></i>Tags</a></div>
  </div>
</div>
</div><div class="navbar-item">
  <a
    id="siteInfo"
    trigger="navbarInfo"
    class="button navbar-item-standard navbar-trigger"
    title="关于"
  >
    <span class="icon-text">关于</span>
    <span class="icon">
      <i class="fa-solid fa-circle-question fa-lg"></i>
    </span>
  </a>
</div>
<div id="navbarExtend" class="navbar-item">
  <div id="navbarExtendWrapper">
    <a id="navbarExtendButton" class="button navbar-item-standard">
      <span class="icon">
        <i class="fa-solid fa-ellipsis fa-lg"></i>
      </span>
    </a>
    <div id="navbarExtendItemsContainer">
      <div id="navbarExtendItemsWrapper"><div class="navbar-item">
  <a
    id="printButtonExtend"
    class="button navbar-item-standard"
  >
    <span class="icon-text">打印</span>
    <span class="icon">
      <i class="fa-solid fa-print fa-lg"></i>
    </span>
  </a>
</div><div class="navbar-item"><div
  id="taxonomiesSelectorContainerExtend"
  class="dropdown is-right"
>
  <div class="dropdown-trigger">
    <button
      id="taxonomiesSelectorExtend"
      class="button navbar-item-standard"
      aria-haspopup="true"
      aria-controls="dropdown-menu"
    >
      <span class="icon-text">Taxonomies</span>
      <span class="icon">
        <i class="fa-solid fa-tags fa-lg"></i>
      </span>
    </button>
  </div>
  <div
    id="dropdown-menu-taxonomiesExtend"
    class="dropdown-menu"
    role="menu"
  >
    <div class="dropdown-content is-paddingless"><a
              href="/categories/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-table-cells"></i>Categories</a><a
              href="/tags/"
              class="dropdown-item has-text-weight-bold"
            ><i class="fa-solid fa-tag"></i>Tags</a></div>
  </div>
</div>
</div><div class="navbar-item">
  <a
    id="siteInfoExtend"
    trigger="navbarInfo"
    class="button navbar-item-standard navbar-trigger"
    title="关于"
  >
    <span class="icon-text">关于</span>
    <span class="icon">
      <i class="fa-solid fa-circle-question fa-lg"></i>
    </span>
  </a>
</div>
</div>
    </div>
  </div>
</div>
</div>
    </div>
  </div>
</nav>
<div id="navbarOverlay"></div>
<div
      class="columns is-mobile is-paddingless is-marginless"
      id="mainContainer"
    ><div
  id="sidebarContainer"
  class="column is-narrow is-paddingless is-marginless"
>
  <div id="sidebarWrapper" class="is-fixed">
    <div id="sidebar" class="is-marginless">
      <aside class="menu is-paddingless is-marginless">
        <ul class="menu-list is-marginless is-paddingless"><div class="card is-fs-expandable-icon is-sidebar-active"><div class="card-header">
      <a
        href='/digital/'
        class='card-header-title'>
        <i class='fa-solid fa-microchip fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless is-tree-active is-entries-expandable is-entries-expanded"><div
            class="card"><div class="card-header">
      <a
        href='/digital/'
        class='card-header-title'
          title='数字电路基础'>
        <i class='fa-solid fa-microchip fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">数字电路基础</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-expanded">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless is-tree-active"><div class="">
      <div class=""><li class="is-marginless is-entries-expandable is-entries-expanded"><div
            class="card"><div class="card-header">
      <a
        href='/digital/systemverilog/'
        class='card-header-title'
          title='SystemVerilog 详细教程'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 详细教程</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-expanded">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/01.data-types/'
        class='card-header-title'
          title='数据类型'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">数据类型</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/02.array/'
        class='card-header-title'
          title='数组'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">数组</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/03.structure-and-union/'
        class='card-header-title'
          title='结构体和联合体'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">结构体和联合体</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/04.user-defined/'
        class='card-header-title'
          title='用户自定义类型'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">用户自定义类型</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/05.operators/'
        class='card-header-title'
          title='运算符'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">运算符</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/06.control-flow/'
        class='card-header-title'
          title='控制流'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">控制流</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/07.functions/'
        class='card-header-title'
          title='函数'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">函数</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/08.tasks/'
        class='card-header-title'
          title='任务'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">任务</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card is-sidebar-active"id='sidebarActiveEntry'><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/09.loops/'
        class='card-header-title'
          title='SystemVerilog 循环'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">SystemVerilog 循环</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/10.scheduler-schematics/'
        class='card-header-title'
          title='Scheduler schematic'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Scheduler schematic</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/11.processes/'
        class='card-header-title'
          title='Processes'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Processes</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/12.fine-grain-process-control/'
        class='card-header-title'
          title='Fine Grain Process Control'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Fine Grain Process Control</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/13.interface/'
        class='card-header-title'
          title='Interface'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interface</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/14.constraint/'
        class='card-header-title'
          title='Constraint'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Constraint</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/15.classes-and-oops/'
        class='card-header-title'
          title='类和面向对象'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">类和面向对象</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/17.functional-coverage/'
        class='card-header-title'
          title='Coverage'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Coverage</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/18.assertion/'
        class='card-header-title'
          title='Assertion'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Assertion</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/19.interprocess-communication/'
        class='card-header-title'
          title='Interprocess communication  '>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interprocess communication  </p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/20.misc-constructs/'
        class='card-header-title'
          title='Program Block'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Program Block</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/choosing-an-array/'
        class='card-header-title'
          title='Choosing-an-array'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Choosing-an-array</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/control-flow-interview-questions/'
        class='card-header-title'
          title='Control-Flow-Interview-questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Control-Flow-Interview-questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/data-type-interview-questions/'
        class='card-header-title'
          title='Data-type-Interview-questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Data-type-Interview-questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/differences-between-macros-and-parameters/'
        class='card-header-title'
          title='Differences-between-macros-and-parameters'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Differences-between-macros-and-parameters</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/interface-interview-questions/'
        class='card-header-title'
          title='Interface-Interview-Questions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Interface-Interview-Questions</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/digital/systemverilog/processes-interviewquestions/'
        class='card-header-title'
          title='Processes-InterviewQuestions'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">Processes-InterviewQuestions</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header is-single-link">
      <a
        href='/simulation/'
        class='card-header-title'>
        <i class='fa-solid fa-code-compare fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/simulation/'
        class='card-header-title'
          title='仿真 Simulation'>
        <i class='fa-solid fa-code-compare fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">仿真 Simulation</p></a></div>
          </div></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header">
      <a
        href='/synthesis/'
        class='card-header-title'>
        <i class='fa-solid fa-sitemap fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/synthesis/'
        class='card-header-title'
          title='综合 Synthesis'>
        <i class='fa-solid fa-sitemap fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">综合 Synthesis</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/synthesis/logic_synthesis/'
        class='card-header-title'
          title='逻辑综合'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">逻辑综合</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/synthesis/logic_synthesis/datapath_optimization/'
        class='card-header-title'
          title='综合优化技术：Datapath 优化'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">综合优化技术：Datapath 优化</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/synthesis/logic_synthesis/ungrouping/'
        class='card-header-title'
          title='综合优化技术：自动打平'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">综合优化技术：自动打平</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/synthesis/logic_synthesis/boundary_change/'
        class='card-header-title'
          title='综合优化技术：边界优化'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">综合优化技术：边界优化</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/synthesis/high_level_synthesis/'
        class='card-header-title'
          title='高阶综合'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">高阶综合</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header is-single-link">
      <a
        href='/eco/'
        class='card-header-title'>
        <i class='fa-solid fa-eraser fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/eco/'
        class='card-header-title'
          title='ECO'>
        <i class='fa-solid fa-eraser fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">ECO</p></a></div>
          </div></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header">
      <a
        href='/formal/'
        class='card-header-title'>
        <i class='fa-solid fa-bug-slash fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/formal/'
        class='card-header-title'
          title='形式验证 Formal'>
        <i class='fa-solid fa-bug-slash fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">形式验证 Formal</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/model_checking/'
        class='card-header-title'
          title='模型检查'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">模型检查</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/equivalence_checking/'
        class='card-header-title'
          title='等价性检查'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">等价性检查</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless is-entries-expandable is-entries-shrinked"><div
            class="card"><div class="card-header">
      <a
        href='/formal/theorem_proving/'
        class='card-header-title'
          title='定理证明'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">定理证明</p></a><a class="card-header-icon is-icon-expandable is-paddingless is-icon-shrinked">
                <span class='icon'></span>
              </a>
            </div>
          </div><ul class="is-marginless"><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/theorem_proving/acl2/'
        class='card-header-title'
          title='一文了解定理证明器 ACL2'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">一文了解定理证明器 ACL2</p></a></div>
          </div></li>
      </div>
    </div><div class="">
      <div class=""><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/formal/theorem_proving/acl2_hardware/'
        class='card-header-title'
          title='使用 ACL2 进行硬件验证'>
        <i class='fa-solid fa-turn-up fa-rotate-90 fa-xs'></i><p class="pt-0 pb-0 pr-2 pl-0">使用 ACL2 进行硬件验证</p></a></div>
          </div></li>
      </div>
    </div></ul></li>
      </div>
    </div></ul></li>
      </div>
    </div><div class="card is-fs-expandable-icon"><div class="card-header is-single-link">
      <a
        href='/pr/'
        class='card-header-title'>
        <i class='fa-solid fa-network-wired fa-lg'></i></a></div>
      </div><div class="is-expandable">
      <div class="is-sidebar-list-wrapper"><li class="is-marginless"><div
            class="card"><div class="card-header is-single-link">
      <a
        href='/pr/'
        class='card-header-title'
          title='布局布线 P&amp;R'>
        <i class='fa-solid fa-network-wired fa-lg'></i><p class="pt-0 pb-0 pr-2 pl-1">布局布线 P&amp;R</p></a></div>
          </div></li>
      </div>
    </div></ul>
      </aside>
    </div>
    <div id="sidebarCollapsible" class="is-marginless">
      <div class="card is-uncollapse-action">
        <div
          id="sidebarUncollapse"
          class="card-header is-single-link"
          title="Collapse/Uncollapse sidebar"
        >
          <a class="card-header-title">
            <i class="fa-solid fa-angles-right fa-lg"></i>
          </a>
        </div>
      </div>
      <div class="card is-collapse-action">
        <div
          id="sidebarCollapse"
          class="card-header is-single-link"
          title="Collapse/Uncollapse sidebar"
        >
          <a class="card-header-title">
            <i class="fa-solid fa-angles-left fa-lg"></i>
            <p>折叠</p>
          </a>
        </div>
      </div>
    </div>
  </div>
</div>
<div id="sidebarMobileWrapper" class="column is-narrow is-hidden-desktop"></div>
<div class="columns is-mobile is-marginless is-scroll-smooth has-toc" id="contentContainer">
  <div class="column" id="content"><div id="contentTitle">SystemVerilog 循环</div>
<p>循环只不过是将需要多次运行的语句包含在循环中，而不是重复编写这些语句。循环将根据条件语句运行多次，如果条件始终为真，则它会变成无限循环，系统将挂起。</p>
<p><img
  src="https://user-images.githubusercontent.com/110412468/188841850-164cf527-9a88-49b6-acd8-01f4c6db9ff2.png"
  alt="Untitled Diagram-Page-6 drawio (2)"
  class="Untitled Diagram-Page-6 drawio (2)"/>
</p>
<h3 id='循环一览表'>循环一览表<a href='#%e5%be%aa%e7%8e%af%e4%b8%80%e8%a7%88%e8%a1%a8' class='anchor'>#</a>
</h3><table>
<thead>
<tr>
<th style="text-align:left">S.No.</th>
<th style="text-align:left">循环变量</th>
<th style="text-align:left">解释</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left">1.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/09.Loops#1-while"
    class="is-pretty-link">while</a
>
</td>
<td style="text-align:left">根据条件重复语句集</td>
</tr>
<tr>
<td style="text-align:left">2.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/09.Loops#2-do-while"
    class="is-pretty-link">do_while</a
>
</td>
<td style="text-align:left">先运行语句而不检查条件，行为就像 while</td>
</tr>
<tr>
<td style="text-align:left">3.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/09.Loops#3repeat"
    class="is-pretty-link">repeat</a
>
</td>
<td style="text-align:left">仅重复语句特定次数</td>
</tr>
<tr>
<td style="text-align:left">4.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/09.Loops#4for-loop"
    class="is-pretty-link">for_loop</a
>
</td>
<td style="text-align:left">与 while 类似，但比 while 更紧凑</td>
</tr>
<tr>
<td style="text-align:left">5.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/09.Loops#5foreach"
    class="is-pretty-link">foreach</a
>
</td>
<td style="text-align:left">仅用于遍历数组的每个元素</td>
</tr>
<tr>
<td style="text-align:left">6.</td>
<td style="text-align:left"><a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/09.Loops#6forever"
    class="is-pretty-link">forever</a
>
</td>
<td style="text-align:left">在整个模拟过程中重复这些语句</td>
</tr>
</tbody>
</table>
<hr>
<h3 id='1-while'>1. while<a href='#1-while' class='anchor'>#</a>
</h3><p>在 while 循环中，首先我们需要检查条件，然后才能执行语句。我们需要在执行之前初始化条件中的变量。<br>
while 循环首先检查条件是否为真，如果为真则执行语句。如果条件为假，循环就在那里结束。</p>
<p><strong>语法</strong> -</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">while</span>(condition)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span> Statements;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span></code></pre></div><p><strong>流程图：</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110447788/188705046-66e378e6-3057-4bb2-ba48-5fa286c49571.png"
  alt="nanoo dig"
  class="nanoo dig"/>
</p>
<h3 id='2-do-while'>2. do-while<a href='#2-do-while' class='anchor'>#</a>
</h3><p>在do-while循环中，首先执行一次条件，然后检查条件是否成立。如果条件为真，则执行该组语句，直到条件为假为止。如果条件为假，循环就在那里结束。</p>
<p><strong>语法</strong> -</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">do</span> <span style="color:#66d9ef">begin</span> 
</span></span><span style="display:flex;"><span> Statements; 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">while</span>(condition)<span style="color:#66d9ef">begin</span> 
</span></span><span style="display:flex;"><span> Statements;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>   
</span></span></code></pre></div><p><strong>流程图：</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110447788/188705142-bb1b3c17-ff8c-4de2-9a86-83321afa2670.png"
  alt="nanoo dig2"
  class="nanoo dig2"/>
</p>
<h3 id='3repeat'>3.repeat<a href='#3repeat' class='anchor'>#</a>
</h3><p>该循环用于将语句或操作重复固定给定的次数。</p>
<p><strong>语法</strong> -</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">repeat</span>(no. of times)<span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span> statements;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>  
</span></span></code></pre></div><p><strong>示例：</strong> -</p>
<p>下面的示例显示了重复循环的工作原理。这里，重复循环内有三个语句。重复4次。</p>
<p><strong>代码快照</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>    <span style="color:#66d9ef">module</span> repeat_code;  
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span> ;  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">repeat</span>(<span style="color:#ae81ff">4</span>)<span style="color:#66d9ef">begin</span>   <span style="color:#75715e">// Repeat the statements inside 4 times  
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>       $display (<span style="color:#e6db74">&#34;Good morning&#34;</span>);  
</span></span><span style="display:flex;"><span>       $display (<span style="color:#e6db74">&#34;Keep shining&#34;</span>);  
</span></span><span style="display:flex;"><span>       $display (<span style="color:#e6db74">&#34;--------------&#34;</span>);  
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>  
</span></span></code></pre></div><p><strong>流程图：</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110447788/188849639-db5fe78a-a6d6-43a8-8665-c12a9d51f46b.png"
  alt="repeat"
  class="repeat"/>
</p>
<h2 id='4for-loop'>4.for loop<a href='#4for-loop' class='anchor'>#</a>
</h2><p>For loop is simply a more compact form of while loop. In for loop assignment, there are three parts:</p>
<ul>
<li>Initialization - initialize the required variables for running the loop.</li>
<li>condition  - based on this condition the number of repetitions of for loop is dependent.</li>
<li>modifier - incrementing/decrementing the variables.</li>
</ul>
<p><strong>语法:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">for</span> ( Initialization; condition; modifier ) 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>statement1;
</span></span><span style="display:flex;"><span>statement2 
</span></span><span style="display:flex;"><span>.   
</span></span><span style="display:flex;"><span>.  
</span></span><span style="display:flex;"><span>statementN;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>    
</span></span></code></pre></div><p><strong>示例：:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>          <span style="color:#66d9ef">for</span> (<span style="color:#66d9ef">int</span> i<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;i<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">5</span>;i<span style="color:#f92672">++</span>)    
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">begin</span>     
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34; Iteration %0d &#34;</span>,i);     
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">end</span>   
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34; out of loop &#34;</span>);  
</span></span></code></pre></div><p>In the above 示例：, i is the variable initialized and declared as 1, here i is the local scope only means we can&rsquo;t use i out of for loop. In condition i should be less than or equal to 5 means for loop statements will be executed if the value of i is matched with condition or else comes out of the loop and the last part is the modifier which is incrementing i value by 1.</p>
<p><strong>流程图：</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110412468/188261911-62cacd1a-ee35-427a-8247-27f25a6fef28.png"
  alt="forloop"
  class="forloop"/>
</p>
<pre><code>                         Flowchart.4- for loop flowchart  
</code></pre>
<p><strong>output:</strong><br>
<img
  src="https://user-images.githubusercontent.com/110412468/188284411-8bbf4704-d0a5-4f19-8ad3-9dc068d30d31.png"
  alt="for1"
  class="for1"/>
</p>
<pre><code>                         Fig.6 - for loop output
</code></pre>
<p>As per the flowchart initially, i is 1 so the condition satisfies and performs display statement and prints as &ldquo;iteration 1&rdquo; and then goes to modifier and increments i, check the condition again and so on till i=5, now after 5 i is incremented to 6 then checks condition which is failed so comes out of the loop.</p>
<p><strong>Github lab code link:</strong>  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/for/for_loop/for_code.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/for/for_loop/for_code.sv</a
>
<br>
<strong>Github lab output link:</strong>  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/for/for_loop/for_loop_output.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/for/for_loop/for_loop_output.log</a
>
</p>
<p>Note: If you use a local scope variable outside then the compiler throughs an error as shown below.</p>
<p><img
  src="https://user-images.githubusercontent.com/110412468/188284390-190b7e96-887b-4234-9aaa-56303b6afc80.png"
  alt="for error1"
  class="for error1"/>
</p>
<pre><code>     Fig.7 - error of for loop local scope variable usage out of loop
</code></pre>
<hr>
<p><strong>Nested for loop</strong></p>
<p><strong>语法:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">for</span> ( Initialization ; condition; modifier ) 
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>  statements;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">for</span> ( Initialization ; condition ; modifier )
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>     statements;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">end</span>  
</span></span><span style="display:flex;"><span> <span style="color:#66d9ef">end</span> 
</span></span></code></pre></div><p><strong>示例：:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>          <span style="color:#66d9ef">for</span> (<span style="color:#66d9ef">int</span> i<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>;i<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">2</span>;i<span style="color:#f92672">++</span>)   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">begin</span>   
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\n\t</span><span style="color:#e6db74">%0d Table:</span><span style="color:#ae81ff">\n</span><span style="color:#e6db74">&#34;</span>,i);   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">for</span>(<span style="color:#66d9ef">int</span> j<span style="color:#f92672">=</span><span style="color:#ae81ff">1</span>,k<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;j<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">10</span>;j<span style="color:#f92672">++</span>)    
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">begin</span>   
</span></span><span style="display:flex;"><span>          k<span style="color:#f92672">=</span>i<span style="color:#f92672">*</span>j;   
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\t</span><span style="color:#e6db74"> %0d X %0d = %0d&#34;</span>,i,j,k);   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">end</span>   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">end</span>   
</span></span></code></pre></div><p>In the above 示例： we are using nested for loop to print tables, so took i as table number and j for going from 1-10 and k to store the value of multiplication. Here observe that j &amp; k are used at the same initialization and you can do the same for conditions and modifiers also to have multi variables at a time.</p>
<p><strong>output:</strong><br>
<img
  src="https://user-images.githubusercontent.com/110412468/188284380-5c87ad4b-8990-4abd-bea0-177beefece59.png"
  alt="table loop1"
  class="table loop1"/>
</p>
<pre><code>     Fig.8 - nested for loop output  
</code></pre>
<p>In this i,j&amp; k are used as i X j = k, so i is range from 1-2 and each has j from 1-10 and k is storing and printing using display statements.</p>
<p><strong>GitHub lab code link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/for/nested_for/table_for_loop.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/for/nested_for/table_for_loop.sv</a
>
  <br>
<strong>GitHub lab output link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/for/nested_for/tabe_for_loop_output.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/for/nested_for/tabe_for_loop_output.log</a
>
</p>
<p><strong>Advantages:</strong></p>
<ul>
<li>Readable</li>
<li>语法 will be easier(can mention all initialization,condition, modifier in a single place)</li>
</ul>
<p><strong>limitations:</strong></p>
<ul>
<li>variables initialized are only local.</li>
</ul>
<hr>
<h2 id='5foreach'>5.foreach<a href='#5foreach' class='anchor'>#</a>
</h2><p>This loop is an upgraded version of for loop for traversing through each element of an array. This iterates through index 0 till the size of an array mentioned.</p>
<p>foreach is a shorter version of the following for loop</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">for</span>(<span style="color:#66d9ef">int</span> i<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;i<span style="color:#f92672">&lt;</span>$size(array);i<span style="color:#f92672">++</span>)
</span></span></code></pre></div><p><strong>语法:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">foreach</span>(array[i])  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>statement1;
</span></span><span style="display:flex;"><span>statement2  
</span></span><span style="display:flex;"><span>.<span style="color:#960050;background-color:#1e0010">`</span>  
</span></span><span style="display:flex;"><span>.  
</span></span><span style="display:flex;"><span>statementN;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>   
</span></span></code></pre></div><p><strong>示例：:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>          <span style="color:#66d9ef">int</span> array[<span style="color:#ae81ff">5</span>]   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">foreach</span>(array[i])     
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">begin</span>      
</span></span><span style="display:flex;"><span>          array[i]<span style="color:#f92672">=</span>i;    
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\t</span><span style="color:#e6db74">array[%0d]=%0d&#34;</span>,i,array[i]);     
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">end</span>     
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34; out of loop &#34;</span>);   
</span></span></code></pre></div><p>In the above 示例：, a fixed array of size 5 is taken, using a foreach loop to traverse through each element, and executes the statements of the foreach loop from array[0] to array[4].</p>
<p><strong>流程图：</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110412468/188263683-d16a12a4-b6a5-4dc5-aa13-20cade36fd31.PNG"
  alt="foreach flowchart"
  class="foreach flowchart"/>
</p>
<pre><code>           Flowchart-5.foreach loop flowchart  
</code></pre>
<p><strong>output:</strong><br>
<img
  src="https://user-images.githubusercontent.com/110412468/188284453-97501f0b-3bd3-4231-bc70-2bb179409464.png"
  alt="foreach1"
  class="foreach1"/>
</p>
<pre><code>          Fig.9 - foreach loop output  
</code></pre>
<p>As per the flowchart initially checks for the size of the array, as it is &gt;0, so proceeds to execution of foreach statements i.e., assigns array[0]=0 and displaying the same and then increments i value by 1 and repeats the same until array[4]. Then at array[5] condition is failing because the array size is 5 only (i.e., 0,1,2,3,4) comes out of loop.</p>
<p><strong>Github lab code link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/foreach/foreach_loop/foreach_loop.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/foreach/foreach_loop/foreach_loop.sv</a
>

<strong>Github lab output link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/foreach/foreach_loop/foreach_loop_log.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/foreach/foreach_loop/foreach_loop_log.log</a
>
</p>
<p>The same functionality of above program we can achieve by using for loop as following line replaced with foreach.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">for</span>(<span style="color:#66d9ef">int</span> i<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>;i<span style="color:#f92672">&lt;</span>$size(array);i<span style="color:#f92672">++</span>)
</span></span></code></pre></div><p>The following is the snap of output of foreach using for loop
<strong>output of foreach using for loop:</strong><br>
<img
  src="https://user-images.githubusercontent.com/110412468/188284443-a376de17-b164-427e-98f4-659f6c6a2ccc.png"
  alt="foreach using for 1"
  class="foreach using for 1"/>
</p>
<pre><code>     Fig.10 - foreach using for output
</code></pre>
<p><strong>Github lab code link:</strong>  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/foreach/foreach_using_for/foreach_using_for.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/foreach/foreach_using_for/foreach_using_for.sv</a
>
 <br>
<strong>Github lab output link:</strong>  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/foreach/foreach_using_for/foreach_using_for_log.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/foreach/foreach_using_for/foreach_using_for_log.log</a
>
</p>
<p><strong>Note:</strong> we can use nested foreach similarly as used in nested for loop and can access multidimensional arrays.</p>
<p><strong>Advantages:</strong></p>
<ul>
<li>语法 is easier.</li>
<li>Readable</li>
</ul>
<p><strong>limitations:</strong></p>
<ul>
<li>It is only used for arrays</li>
<li>Modifier is not accessible(if we want to store array only in even positions then foreach not good option)</li>
<li>Cannot traverse through array in reverse fashion</li>
</ul>
<hr>
<h2 id='6forever'>6.forever<a href='#6forever' class='anchor'>#</a>
</h2><p>The forever loop name itself says that it will run forever i.e., throughout the simulation or forcefully shut down the forever loop.<br>
It is similar to the always procedural block in System Verilog but generally, it&rsquo;s not possible to use always in classes to achieve that concept we can make use of this forever loop.<br>
If we use a forever loop without force stop the compiler will hang.
There are two ways to stop forever, they are</p>
<ul>
<li>
<p>$finish;</p>
</li>
<li>
<p>break;</p>
</li>
<li>
<h3 id='forever-with-finish'>forever with $finish:<a href='#forever-with-finish' class='anchor'>#</a>
</h3></li>
</ul>
<p>forever loop doesn&rsquo;t have any conditions as the number of times to repeat the loop is infinite so no condition is needed.
<strong>语法:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">forever</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">begin</span>  
</span></span><span style="display:flex;"><span>statement1;  
</span></span><span style="display:flex;"><span>statement2
</span></span><span style="display:flex;"><span>.  
</span></span><span style="display:flex;"><span>.  
</span></span><span style="display:flex;"><span>statementN;  
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>  
</span></span></code></pre></div><p><strong>示例：:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>          <span style="color:#66d9ef">forever</span>   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">begin</span>    
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\t</span><span style="color:#e6db74"> @ %0d ns Iteration %0d&#34;</span>,$time,a);   
</span></span><span style="display:flex;"><span>          a<span style="color:#f92672">++</span>;   
</span></span><span style="display:flex;"><span>          #<span style="color:#ae81ff">4</span>;   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">end</span>   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>   
</span></span><span style="display:flex;"><span>          #<span style="color:#ae81ff">20</span> $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\n\t</span><span style="color:#e6db74">@ %0d ns Stopped using $finish&#34;</span>,$time);   
</span></span><span style="display:flex;"><span>          $finish;   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">end</span>   
</span></span></code></pre></div><p>In the above 示例：, forever is used which is having display statement and increment a and a 4ns delay for every repetition like that it will run forever but in another initial block there is $finish which will stop the simulation so this stops the forever also.</p>
<p><strong>流程图：</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110412468/188265756-3184f9c5-fc3e-4597-b10b-b096416f339a.png"
  alt="forever finish"
  class="forever finish"/>
</p>
<pre><code>           Flowchart-6.forever with finish flowchart  
</code></pre>
<p><strong>output:</strong><br>
<img
  src="https://user-images.githubusercontent.com/110412468/188284468-0ab76b2c-abde-49f4-84dc-5c603adfcf3d.PNG"
  alt="forever using finish1"
  class="forever using finish1"/>
</p>
<pre><code>                 Fig.11 - forever with finish output  
</code></pre>
<p>As the forever doesn&rsquo;t have any condition it simply enters and displays a value and then a is incremented and a 4ns delay is introduced so for every 4ns the output is getting printed and at 20 ns $display and prints stopped using $finish is executed in second initial module as well as $finish is called in which will terminate the simulation.</p>
<p><strong>Github lab code link:</strong>  <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/forever/forever_loop_finish/forever_loop.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/forever/forever_loop_finish/forever_loop.sv</a
>
<br>
<strong>Github lab output link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/forever/forever_loop_finish/forever_loop_output.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/forever/forever_loop_finish/forever_loop_output.log</a
>
</p>
<ul>
<li>
<h3 id='forever-with-break'>forever with break:<a href='#forever-with-break' class='anchor'>#</a>
</h3></li>
</ul>
<p><strong>语法:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span><span style="color:#66d9ef">forever</span> 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">begin</span> 
</span></span><span style="display:flex;"><span>statement1; 
</span></span><span style="display:flex;"><span>statement2 
</span></span><span style="display:flex;"><span>.
</span></span><span style="display:flex;"><span>.
</span></span><span style="display:flex;"><span>statementN;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>   
</span></span></code></pre></div><p><strong>示例：:</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-systemverilog" data-lang="systemverilog"><span style="display:flex;"><span>          <span style="color:#66d9ef">forever</span>   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">begin</span>   
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\t</span><span style="color:#e6db74"> @ %0d ns Iteration %0d&#34;</span>,$time,a);   
</span></span><span style="display:flex;"><span>          a<span style="color:#f92672">++</span>;   
</span></span><span style="display:flex;"><span>          #<span style="color:#ae81ff">4</span>;   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">if</span>(a<span style="color:#f92672">&gt;</span><span style="color:#ae81ff">8</span>)   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">break</span>;   
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">end</span>   
</span></span><span style="display:flex;"><span>          $display(<span style="color:#e6db74">&#34;</span><span style="color:#ae81ff">\n\t</span><span style="color:#e6db74">@ %0d ns Stopped using break&#34;</span>,$time);    
</span></span><span style="display:flex;"><span>          <span style="color:#66d9ef">end</span>   
</span></span></code></pre></div><p>This is similar 示例： of forever with $finish but here we have used break condition instead of $finish based on a value greater than 8.</p>
<p><strong>流程图：</strong></p>
<p><img
  src="https://user-images.githubusercontent.com/110412468/188266175-5b081e46-62ac-4be8-8dd6-9bbf11e397d5.png"
  alt="forever break"
  class="forever break"/>
</p>
<pre><code>           Flowchart-4.forever using break flowchart  
</code></pre>
<p><strong>output:</strong><br>
<img
  src="https://user-images.githubusercontent.com/110412468/188284478-a5724ff5-5b7f-445c-b36b-309dbd386c68.PNG"
  alt="forever using break1"
  class="forever using break1"/>
</p>
<pre><code>     Fig.12 - forever with break output  
</code></pre>
<p>As the forever doesn&rsquo;t have any condition it simply enters and displays a value and then a is incremented and a 4ns delay is introduced so for every 4ns the output is getting printed after a value greater than 8 then enters into if block which has a break which moves simulator to out of the loop.</p>
<p><strong>Github lab code link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/forever/forever_loop_break/forever_loop.sv"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/forever/forever_loop_break/forever_loop.sv</a
>
 <br>
<strong>Github lab output link:</strong> <a
  href="https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/forever/forever_loop_break/forever_loop_output.log"
    class="is-pretty-link">https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/loops/forever/forever_loop_break/forever_loop_output.log</a
>
</p>
<p><strong>advantages:</strong></p>
<ul>
<li>we cant use always block inside an always or a class there this forever is used and can achieve the same job</li>
</ul>
<p><strong>limitations:</strong></p>
<ul>
<li>If we don&rsquo;t quit the forever then the simulator will hang.</li>
</ul>
<hr>
</div><div class="column is-sticky is-paddingless" id="tocWrapper">
  <div class="is-paddingless" id="tocContainer">
    <div class="toc-header">
      <h6 class="toc-title is-marginless">On this page:</h6>
      <i
        title="Back to top"
        id="tocBackToTop"
        class="fa-solid fa-circle-arrow-up"
      ></i>
    </div>
    <div id="tocContent">
      <div id="toc"><nav id="TableOfContents">
  <ul>
    <li>
      <ul>
        <li>
          <ul>
            <li><a href="#循环一览表">循环一览表</a></li>
            <li><a href="#1-while">1. while</a></li>
            <li><a href="#2-do-while">2. do-while</a></li>
            <li><a href="#3repeat">3.repeat</a></li>
          </ul>
        </li>
        <li><a href="#4for-loop">4.for loop</a></li>
        <li><a href="#5foreach">5.foreach</a></li>
        <li><a href="#6forever">6.forever</a>
          <ul>
            <li><a href="#forever-with-finish">forever with $finish:</a></li>
            <li><a href="#forever-with-break">forever with break:</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>
</nav></div>
      <div id="taxonomies"><div class="taxonomy-wrapper"><div class="toc-header">
                  <h6 class="toc-title is-marginless">Categories</h6>
                </div><a href="/categories/systemverilog/" class="taxonomy"
                    ><i class="fa-solid fa-circle-dot"></i>SystemVerilog</a
                  ></div><div class="taxonomy-wrapper"><div class="toc-header">
                  <h6 class="toc-title is-marginless">Tags</h6>
                </div><a href="/tags/sv/" class="taxonomy"
                    ><i class="fa-solid fa-circle-dot"></i>sv</a
                  ></div></div>
    </div>
  </div>
  <div
    class="is-paddingless"
    id="tocCollapsible"
    title="Collapse/Uncollapse table of contents"
  >
    <i class="fa-solid fa-angles-right fa-lg"></i>
  </div>
</div>
</div>
</div><script type='text/javascript'>
  const baseUrl = '\/';
  const codeCopyBefore = 'Copy to clipboard';
  const codeCopyAfter = 'Copied to clipboard';
  const svgDownloadLabel = 'Download as SVG';
  const helperLoadingLabel = 'Loading';
  const searchNoResults = '没有找到';
  const introNextLabel = 'Next';
  const introPrevLabel = 'Previous';
  const introSkipLabel = '✗';
  const introDoneLabel = 'Done';
  const printLabel = 'Print current page';
  const qrCodeLabel = 'Show current page QR code';
  const naCommonLabel = 'Not available';
</script>
<script
      type="module"
      src="/js/theme/modules/const.min.js"
    ></script><script
      type="module"
      src="/js/theme/modules/helpers.min.js"
    ></script><script
      type="module"
      src="/js/theme/modules/helpersGlobal.min.js"
    ></script><script
      type="module"
      src="/js/theme/init.min.js"
    ></script><script
      type="module"
      src="/js/theme/navbar.min.js"
    ></script><script
      type="module"
      src="/js/theme/print.min.js"
    ></script><script
      type="module"
      src="/js/theme/qrcode.min.js"
    ></script><script
      type="module"
      src="/js/theme/search.min.js"
    ></script><script
      type="module"
      src="/js/theme/shortcuts.min.js"
    ></script><script
      type="module"
      src="/js/theme/sidebar.min.js"
    ></script><script
      type="module"
      src="/js/theme/toc.min.js"
    ></script><script
      type="module"
      src="/js/shortcuts.min.js"
    ></script><script
      type="text/javascript"
      src="/js/theme/browserCompatibility.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/flexsearch/flexsearch.bundle.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/qrious/qrious.min.js"
    ></script><script
      type="text/javascript"
      src="/js/external/overlay-scrollbars/overlayscrollbars.min.js"
    ></script>
</body>
</html>
