Determining the location of the ModelSim executable...

Using: C:\intelFPGA\18.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MIPS_32bit -c MIPS_32bit --vector_source="E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Waveform.vwf" --testbench_file="E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Oct 23 02:55:18 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MIPS_32bit -c MIPS_32bit --vector_source="E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Waveform.vwf" --testbench_file="E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

01005): Ignoring output pin "read_data[10]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/qsim/" MIPS_32bit -c MIPS_32bit

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Oct 23 02:55:19 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/qsim/" MIPS_32bit -c MIPS_32bit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file MIPS_32bit.vo in folder "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4628 megabytes
    Info: Processing ended: Fri Oct 23 02:55:19 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/qsim/MIPS_32bit.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/18.0/modelsim_ase/win32aloem/vsim -c -do MIPS_32bit.do

Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do MIPS_32bit.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:20 on Oct 23,2020
# vlog -work work MIPS_32bit.vo 

# -- Compiling module Instruction_memory
# -- Compiling module hard_block
# 
# Top level modules:
# 	Instruction_memory
# End time: 02:55:20 on Oct 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:55:21 on Oct 23,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Instruction_memory_vlg_vec_tst
# 
# Top level modules:
# 	Instruction_memory_vlg_vec_tst
# End time: 02:55:21 on Oct 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ALU_32bit_vlg_vec_tst 
# Start time: 02:55:21 on Oct 23,2020
# Loading work.ALU_32bit_vlg_vec_tst
# Loading work.ALU_32bit
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#26
# ** Note: $finish    : Waveform.vwf.vt(60)
#    Time: 10 ns  Iteration: 0  Instance: /ALU_32bit_vlg_vec_tst
# End time: 02:55:21 on Oct 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Waveform.vwf...

Reading E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/qsim/MIPS_32bit.msim.vcd...

Processing channel transitions... 

Warning: address[31] - signal not found in VCD.

Warning: address[30] - signal not found in VCD.

Warning: address[29] - signal not found in VCD.

Warning: address[28] - signal not found in VCD.

Warning: address[27] - signal not found in VCD.

Warning: address[26] - signal not found in VCD.

Warning: address[25] - signal not found in VCD.

Warning: address[24] - signal not found in VCD.

Warning: address[23] - signal not found in VCD.

Warning: address[22] - signal not found in VCD.

Warning: address[21] - signal not found in VCD.

Warning: address[20] - signal not found in VCD.

Warning: address[19] - signal not found in VCD.

Warning: address[18] - signal not found in VCD.

Warning: address[17] - signal not found in VCD.

Warning: address[16] - signal not found in VCD.

Warning: address[15] - signal not found in VCD.

Warning: address[14] - signal not found in VCD.

Warning: address[13] - signal not found in VCD.

Warning: address[12] - signal not found in VCD.

Warning: address[11] - signal not found in VCD.

Warning: address[10] - signal not found in VCD.

Warning: address[9] - signal not found in VCD.

Warning: address[8] - signal not found in VCD.

Warning: address[7] - signal not found in VCD.

Warning: address[6] - signal not found in VCD.

Warning: address[5] - signal not found in VCD.

Warning: address[4] - signal not found in VCD.

Warning: address[3] - signal not found in VCD.

Warning: address[2] - signal not found in VCD.

Warning: address[1] - signal not found in VCD.

Warning: address[0] - signal not found in VCD.

Warning: read_data[31] - signal not found in VCD.

Warning: read_data[30] - signal not found in VCD.

Warning: read_data[29] - signal not found in VCD.

Warning: read_data[28] - signal not found in VCD.

Warning: read_data[27] - signal not found in VCD.

Warning: read_data[26] - signal not found in VCD.

Warning: read_data[25] - signal not found in VCD.

Warning: read_data[24] - signal not found in VCD.

Warning: read_data[23] - signal not found in VCD.

Warning: read_data[22] - signal not found in VCD.

Warning: read_data[21] - signal not found in VCD.

Warning: read_data[20] - signal not found in VCD.

Warning: read_data[19] - signal not found in VCD.

Warning: read_data[18] - signal not found in VCD.

Warning: read_data[17] - signal not found in VCD.

Warning: read_data[16] - signal not found in VCD.

Warning: read_data[15] - signal not found in VCD.

Warning: read_data[14] - signal not found in VCD.

Warning: read_data[13] - signal not found in VCD.

Warning: read_data[12] - signal not found in VCD.

Warning: read_data[11] - signal not found in VCD.

Warning: read_data[10] - signal not found in VCD.

Warning: read_data[9] - signal not found in VCD.

Warning: read_data[8] - signal not found in VCD.

Warning: read_data[7] - signal not found in VCD.

Warning: read_data[6] - signal not found in VCD.

Warning: read_data[5] - signal not found in VCD.

Warning: read_data[4] - signal not found in VCD.

Warning: read_data[3] - signal not found in VCD.

Warning: read_data[2] - signal not found in VCD.

Warning: read_data[1] - signal not found in VCD.

Warning: read_data[0] - signal not found in VCD.

Writing the resulting VWF to E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/simulation/qsim/MIPS_32bit_20201023025521.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.