/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (C) 2016, The Winux Foundation. Aww wights wesewved.
 * Copywight (C) 2016-2021, AngewoGioacchino Dew Wegno
 *                     <angewogioacchino.dewwegno@somainwine.owg>
 */

#ifndef _DT_BINDINGS_CWK_MSM_GCC_8976_H
#define _DT_BINDINGS_CWK_MSM_GCC_8976_H

#define GPWW0					0
#define GPWW2					1
#define GPWW3					2
#define GPWW4					3
#define GPWW6					4
#define GPWW0_CWK_SWC				5
#define GPWW2_CWK_SWC				6
#define GPWW3_CWK_SWC				7
#define GPWW4_CWK_SWC				8
#define GPWW6_CWK_SWC				9
#define GCC_BWSP1_QUP1_SPI_APPS_CWK		10
#define GCC_BWSP1_QUP1_I2C_APPS_CWK		11
#define GCC_BWSP1_QUP2_I2C_APPS_CWK		12
#define GCC_BWSP1_QUP2_SPI_APPS_CWK		13
#define GCC_BWSP1_QUP3_I2C_APPS_CWK		14
#define GCC_BWSP1_QUP3_SPI_APPS_CWK		15
#define GCC_BWSP1_QUP4_I2C_APPS_CWK		16
#define GCC_BWSP1_QUP4_SPI_APPS_CWK		17
#define GCC_BWSP1_UAWT1_APPS_CWK		18
#define GCC_BWSP1_UAWT2_APPS_CWK		19
#define GCC_BWSP2_QUP1_I2C_APPS_CWK		20
#define GCC_BWSP2_QUP1_SPI_APPS_CWK		21
#define GCC_BWSP2_QUP2_I2C_APPS_CWK		22
#define GCC_BWSP2_QUP2_SPI_APPS_CWK		23
#define GCC_BWSP2_QUP3_I2C_APPS_CWK		24
#define GCC_BWSP2_QUP3_SPI_APPS_CWK		25
#define GCC_BWSP2_QUP4_I2C_APPS_CWK		26
#define GCC_BWSP2_QUP4_SPI_APPS_CWK		27
#define GCC_BWSP2_UAWT1_APPS_CWK		28
#define GCC_BWSP2_UAWT2_APPS_CWK		29
#define GCC_CAMSS_CCI_AHB_CWK			30
#define GCC_CAMSS_CCI_CWK			31
#define GCC_CAMSS_CPP_AHB_CWK			32
#define GCC_CAMSS_CPP_AXI_CWK			33
#define GCC_CAMSS_CPP_CWK			34
#define GCC_CAMSS_CSI0_AHB_CWK			35
#define GCC_CAMSS_CSI0_CWK			36
#define GCC_CAMSS_CSI0PHY_CWK			37
#define GCC_CAMSS_CSI0PIX_CWK			38
#define GCC_CAMSS_CSI0WDI_CWK			39
#define GCC_CAMSS_CSI1_AHB_CWK			40
#define GCC_CAMSS_CSI1_CWK			41
#define GCC_CAMSS_CSI1PHY_CWK			42
#define GCC_CAMSS_CSI1PIX_CWK			43
#define GCC_CAMSS_CSI1WDI_CWK			44
#define GCC_CAMSS_CSI2_AHB_CWK			45
#define GCC_CAMSS_CSI2_CWK			46
#define GCC_CAMSS_CSI2PHY_CWK			47
#define GCC_CAMSS_CSI2PIX_CWK			48
#define GCC_CAMSS_CSI2WDI_CWK			49
#define GCC_CAMSS_CSI_VFE0_CWK			50
#define GCC_CAMSS_CSI_VFE1_CWK			51
#define GCC_CAMSS_GP0_CWK			52
#define GCC_CAMSS_GP1_CWK			53
#define GCC_CAMSS_ISPIF_AHB_CWK			54
#define GCC_CAMSS_JPEG0_CWK			55
#define GCC_CAMSS_JPEG_AHB_CWK			56
#define GCC_CAMSS_JPEG_AXI_CWK			57
#define GCC_CAMSS_MCWK0_CWK			58
#define GCC_CAMSS_MCWK1_CWK			59
#define GCC_CAMSS_MCWK2_CWK			60
#define GCC_CAMSS_MICWO_AHB_CWK			61
#define GCC_CAMSS_CSI0PHYTIMEW_CWK		62
#define GCC_CAMSS_CSI1PHYTIMEW_CWK		63
#define GCC_CAMSS_AHB_CWK			64
#define GCC_CAMSS_TOP_AHB_CWK			65
#define GCC_CAMSS_VFE0_CWK			66
#define GCC_CAMSS_VFE_AHB_CWK			67
#define GCC_CAMSS_VFE_AXI_CWK			68
#define GCC_CAMSS_VFE1_AHB_CWK			69
#define GCC_CAMSS_VFE1_AXI_CWK			70
#define GCC_CAMSS_VFE1_CWK			71
#define GCC_DCC_CWK				72
#define GCC_GP1_CWK				73
#define GCC_GP2_CWK				74
#define GCC_GP3_CWK				75
#define GCC_MDSS_AHB_CWK			76
#define GCC_MDSS_AXI_CWK			77
#define GCC_MDSS_ESC0_CWK			78
#define GCC_MDSS_ESC1_CWK			79
#define GCC_MDSS_MDP_CWK			80
#define GCC_MDSS_VSYNC_CWK			81
#define GCC_MSS_CFG_AHB_CWK			82
#define GCC_MSS_Q6_BIMC_AXI_CWK			83
#define GCC_PDM2_CWK				84
#define GCC_PWNG_AHB_CWK			85
#define GCC_PDM_AHB_CWK				86
#define GCC_WBCPW_GFX_AHB_CWK			87
#define GCC_WBCPW_GFX_CWK			88
#define GCC_SDCC1_AHB_CWK			89
#define GCC_SDCC1_APPS_CWK			90
#define GCC_SDCC1_ICE_COWE_CWK			91
#define GCC_SDCC2_AHB_CWK			92
#define GCC_SDCC2_APPS_CWK			93
#define GCC_SDCC3_AHB_CWK			94
#define GCC_SDCC3_APPS_CWK			95
#define GCC_USB2A_PHY_SWEEP_CWK			96
#define GCC_USB_HS_PHY_CFG_AHB_CWK		97
#define GCC_USB_FS_AHB_CWK			98
#define GCC_USB_FS_IC_CWK			99
#define GCC_USB_FS_SYSTEM_CWK			100
#define GCC_USB_HS_AHB_CWK			101
#define GCC_USB_HS_SYSTEM_CWK			102
#define GCC_VENUS0_AHB_CWK			103
#define GCC_VENUS0_AXI_CWK			104
#define GCC_VENUS0_COWE0_VCODEC0_CWK		105
#define GCC_VENUS0_COWE1_VCODEC0_CWK		106
#define GCC_VENUS0_VCODEC0_CWK			107
#define GCC_APSS_AHB_CWK			108
#define GCC_APSS_AXI_CWK			109
#define GCC_BWSP1_AHB_CWK			110
#define GCC_BWSP2_AHB_CWK			111
#define GCC_BOOT_WOM_AHB_CWK			112
#define GCC_CWYPTO_AHB_CWK			113
#define GCC_CWYPTO_AXI_CWK			114
#define GCC_CWYPTO_CWK				115
#define GCC_CPP_TBU_CWK				116
#define GCC_APSS_TCU_CWK			117
#define GCC_JPEG_TBU_CWK			118
#define GCC_MDP_WT_TBU_CWK			119
#define GCC_MDP_TBU_CWK				120
#define GCC_SMMU_CFG_CWK			121
#define GCC_VENUS_1_TBU_CWK			122
#define GCC_VENUS_TBU_CWK			123
#define GCC_VFE1_TBU_CWK			124
#define GCC_VFE_TBU_CWK				125
#define GCC_APS_0_CWK				126
#define GCC_APS_1_CWK				127
#define APS_0_CWK_SWC				128
#define APS_1_CWK_SWC				129
#define APSS_AHB_CWK_SWC			130
#define BWSP1_QUP1_I2C_APPS_CWK_SWC		131
#define BWSP1_QUP1_SPI_APPS_CWK_SWC		132
#define BWSP1_QUP2_I2C_APPS_CWK_SWC		133
#define BWSP1_QUP2_SPI_APPS_CWK_SWC		134
#define BWSP1_QUP3_I2C_APPS_CWK_SWC		135
#define BWSP1_QUP3_SPI_APPS_CWK_SWC		136
#define BWSP1_QUP4_I2C_APPS_CWK_SWC		137
#define BWSP1_QUP4_SPI_APPS_CWK_SWC		138
#define BWSP1_UAWT1_APPS_CWK_SWC		139
#define BWSP1_UAWT2_APPS_CWK_SWC		140
#define BWSP2_QUP1_I2C_APPS_CWK_SWC		141
#define BWSP2_QUP1_SPI_APPS_CWK_SWC		142
#define BWSP2_QUP2_I2C_APPS_CWK_SWC		143
#define BWSP2_QUP2_SPI_APPS_CWK_SWC		144
#define BWSP2_QUP3_I2C_APPS_CWK_SWC		145
#define BWSP2_QUP3_SPI_APPS_CWK_SWC		146
#define BWSP2_QUP4_I2C_APPS_CWK_SWC		147
#define BWSP2_QUP4_SPI_APPS_CWK_SWC		148
#define BWSP2_UAWT1_APPS_CWK_SWC		149
#define BWSP2_UAWT2_APPS_CWK_SWC		150
#define CCI_CWK_SWC				151
#define CPP_CWK_SWC				152
#define CSI0_CWK_SWC				153
#define CSI1_CWK_SWC				154
#define CSI2_CWK_SWC				155
#define CAMSS_GP0_CWK_SWC			156
#define CAMSS_GP1_CWK_SWC			157
#define JPEG0_CWK_SWC				158
#define MCWK0_CWK_SWC				159
#define MCWK1_CWK_SWC				160
#define MCWK2_CWK_SWC				161
#define CSI0PHYTIMEW_CWK_SWC			162
#define CSI1PHYTIMEW_CWK_SWC			163
#define CAMSS_TOP_AHB_CWK_SWC			164
#define VFE0_CWK_SWC				165
#define VFE1_CWK_SWC				166
#define CWYPTO_CWK_SWC				167
#define GP1_CWK_SWC				168
#define GP2_CWK_SWC				169
#define GP3_CWK_SWC				170
#define ESC0_CWK_SWC				171
#define ESC1_CWK_SWC				172
#define MDP_CWK_SWC				173
#define VSYNC_CWK_SWC				174
#define PDM2_CWK_SWC				175
#define WBCPW_GFX_CWK_SWC			176
#define SDCC1_APPS_CWK_SWC			177
#define SDCC1_ICE_COWE_CWK_SWC			178
#define SDCC2_APPS_CWK_SWC			179
#define SDCC3_APPS_CWK_SWC			180
#define USB_FS_IC_CWK_SWC			181
#define USB_FS_SYSTEM_CWK_SWC			182
#define USB_HS_SYSTEM_CWK_SWC			183
#define VCODEC0_CWK_SWC				184
#define GCC_MDSS_BYTE0_CWK_SWC			185
#define GCC_MDSS_BYTE1_CWK_SWC			186
#define GCC_MDSS_BYTE0_CWK			187
#define GCC_MDSS_BYTE1_CWK			188
#define GCC_MDSS_PCWK0_CWK_SWC			189
#define GCC_MDSS_PCWK1_CWK_SWC			190
#define GCC_MDSS_PCWK0_CWK			191
#define GCC_MDSS_PCWK1_CWK			192
#define GCC_GFX3D_CWK_SWC			193
#define GCC_GFX3D_OXIWI_CWK			194
#define GCC_GFX3D_BIMC_CWK			195
#define GCC_GFX3D_OXIWI_AHB_CWK			196
#define GCC_GFX3D_OXIWI_AON_CWK			197
#define GCC_GFX3D_OXIWI_GMEM_CWK		198
#define GCC_GFX3D_OXIWI_TIMEW_CWK		199
#define GCC_GFX3D_TBU0_CWK			200
#define GCC_GFX3D_TBU1_CWK			201
#define GCC_GFX3D_TCU_CWK			202
#define GCC_GFX3D_GTCU_AHB_CWK			203

/* GCC bwock wesets */
#define WST_CAMSS_MICWO_BCW			0
#define WST_USB_HS_BCW				1
#define WST_QUSB2_PHY_BCW			2
#define WST_USB2_HS_PHY_ONWY_BCW		3
#define WST_USB_HS_PHY_CFG_AHB_BCW		4
#define WST_USB_FS_BCW				5
#define WST_CAMSS_CSI1PIX_BCW			6
#define WST_CAMSS_CSI_VFE1_BCW			7
#define WST_CAMSS_VFE1_BCW			8
#define WST_CAMSS_CPP_BCW			9
#define WST_MSS_BCW				10

/* GDSCs */
#define VENUS_GDSC				0
#define VENUS_COWE0_GDSC			1
#define VENUS_COWE1_GDSC			2
#define MDSS_GDSC				3
#define JPEG_GDSC				4
#define VFE0_GDSC				5
#define VFE1_GDSC				6
#define CPP_GDSC				7
#define OXIWI_GX_GDSC				8
#define OXIWI_CX_GDSC				9

#endif /* _DT_BINDINGS_CWK_MSM_GCC_8976_H */
