## [log] - wint

![](./wint_gantt.drawio.png)

### 07-29-2022
:construction: command-line-calibration for ovp/otp/scp/ocp level

:construction: LCD display

:construction: 30v_output protection flow

:white_check_mark: over_temperature protection flow

:white_check_mark: 30v_output state machine logic flow

:white_check_mark: ac_input state machine logic flow

:white_check_mark: ac_input protection flow

:white_check_mark: 12v_output state machine logic flow

:white_check_mark: 12v_output protection flow

:white_check_mark:      ac_signal (done, unit tested)

:white_check_mark: adc - vv, vi, vt (done, fully tested)


### 07-28-2022
:construction: command-line-calibration for ovp/otp/scp/ocp level

:construction: LCD display

:construction: 30v_output state machine logic flow

:construction: 30v_output protection flow

:construction: over_temperature protection flow

:white_check_mark: ac_input state machine logic flow

:white_check_mark: ac_input protection flow

:white_check_mark: 12v_output state machine logic flow

:white_check_mark: 12v_output protection flow

:white_check_mark:      ac_signal (done, unit tested)

:white_check_mark: adc - vv, vi, vt (done, fully tested)

### 07-26-2022
#### WP222F12 refactoring
:white_check_mark:      ac_signal (done, unit tested)

:white_check_mark: adc - vv, vi, vt (done, fully tested)

:construction: state machine logic and flow

:construction: protection flow

### 07-22-2022
#### WP222F12 refactoring
:white_check_mark:      ac_signal (done, unit tested)

:white_check_mark: adc - vv, vi, vt (done, not yet fully tested)

:construction: state machine logic and flow

:construction: protection flow

---
### 07-21-2022
#### WP222F12 refactoring
    - refactor
        0. ac_signal (done, un-tested)
        1. adc - vv, vi, vt (done, un-tested)
        1. fsm (skeleton)
        2. logic
