Analysis & Synthesis report for cy_lvdslcd
Tue Aug  9 17:11:49 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |cy_lvdslcd|ltdc_de:ltdcrgb|colorstate_frame
 10. State Machine - |cy_lvdslcd|ltdc_de:ltdcrgb|colorstate_line
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated
 17. Source assignments for lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out
 18. Source assignments for lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio
 19. Parameter Settings for User Entity Instance: lcdpll:lcdpll_inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component
 21. Parameter Settings for User Entity Instance: ltdc_de:ltdcrgb
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "lcdpll:lcdpll_inst"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug  9 17:11:49 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; cy_lvdslcd                                  ;
; Top-level Entity Name              ; cy_lvdslcd                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 622                                         ;
;     Total combinational functions  ; 470                                         ;
;     Dedicated logic registers      ; 325                                         ;
; Total registers                    ; 335                                         ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; cy_lvdslcd         ; cy_lvdslcd         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; cy_lvdslcd.v                     ; yes             ; User Verilog HDL File        ; /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v                                                    ;         ;
; lcd_serdes_tx.v                  ; yes             ; User Wizard-Generated File   ; /home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v                                                 ;         ;
; lcdpll.v                         ; yes             ; User Wizard-Generated File   ; /home/jlywxy/project/cy_lvdslcd/lcdpll.v                                                        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/lcdpll_altpll.v               ; yes             ; Auto-Generated Megafunction  ; /home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v                                              ;         ;
; altlvds_tx.tdf                   ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altlvds_tx.tdf                 ;         ;
; stratix_lvds_transmitter.inc     ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_lvds_transmitter.inc   ;         ;
; stratixii_lvds_transmitter.inc   ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_lvds_transmitter.inc ;         ;
; stratixgx_lvds_transmitter.inc   ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixgx_lvds_transmitter.inc ;         ;
; stratixgx_pll.inc                ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixgx_pll.inc              ;         ;
; stratixii_clkctrl.inc            ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc          ;         ;
; altddio_out.inc                  ; yes             ; Megafunction                 ; /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altddio_out.inc                ;         ;
; db/lcd_serdes_tx_lvds_tx.v       ; yes             ; Auto-Generated Megafunction  ; /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v                                      ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 622                                                                                                  ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 470                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 194                                                                                                  ;
;     -- 3 input functions                    ; 104                                                                                                  ;
;     -- <=2 input functions                  ; 172                                                                                                  ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 344                                                                                                  ;
;     -- arithmetic mode                      ; 126                                                                                                  ;
;                                             ;                                                                                                      ;
; Total registers                             ; 335                                                                                                  ;
;     -- Dedicated logic registers            ; 325                                                                                                  ;
;     -- I/O registers                        ; 20                                                                                                   ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 7                                                                                                    ;
;                                             ;                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; Total PLLs                                  ; 2                                                                                                    ;
;     -- PLLs                                 ; 2                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|fast_clock ;
; Maximum fan-out                             ; 191                                                                                                  ;
; Total fan-out                               ; 2288                                                                                                 ;
; Average fan-out                             ; 2.80                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name             ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |cy_lvdslcd                                          ; 470 (1)             ; 325 (25)                  ; 0           ; 0            ; 0       ; 0         ; 7    ; 0            ; |cy_lvdslcd                                                                                                                                  ; cy_lvdslcd              ; work         ;
;    |lcd_serdes_tx:tx_auo|                            ; 90 (0)              ; 184 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo                                                                                                             ; lcd_serdes_tx           ; work         ;
;       |altlvds_tx:ALTLVDS_TX_component|              ; 90 (0)              ; 184 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component                                                                             ; altlvds_tx              ; work         ;
;          |lcd_serdes_tx_lvds_tx:auto_generated|      ; 90 (12)             ; 184 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated                                        ; lcd_serdes_tx_lvds_tx   ; work         ;
;             |lcd_serdes_tx_cntr:cntr13|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13              ; lcd_serdes_tx_cntr      ; work         ;
;             |lcd_serdes_tx_cntr:cntr2|               ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2               ; lcd_serdes_tx_cntr      ; work         ;
;             |lcd_serdes_tx_ddio_out1:outclock_ddio|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio  ; lcd_serdes_tx_ddio_out1 ; work         ;
;             |lcd_serdes_tx_ddio_out:ddio_out|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out        ; lcd_serdes_tx_ddio_out  ; work         ;
;             |lcd_serdes_tx_shift_reg:outclk_shift_h| ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:outclk_shift_l| ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:shift_reg23|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23    ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:shift_reg24|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24    ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:shift_reg25|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25    ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:shift_reg26|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26    ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:shift_reg27|    ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27    ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:shift_reg28|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28    ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:shift_reg29|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29    ; lcd_serdes_tx_shift_reg ; work         ;
;             |lcd_serdes_tx_shift_reg:shift_reg30|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30    ; lcd_serdes_tx_shift_reg ; work         ;
;    |lcdpll:lcdpll_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcdpll:lcdpll_inst                                                                                                               ; lcdpll                  ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcdpll:lcdpll_inst|altpll:altpll_component                                                                                       ; altpll                  ; work         ;
;          |lcdpll_altpll:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|lcdpll:lcdpll_inst|altpll:altpll_component|lcdpll_altpll:auto_generated                                                          ; lcdpll_altpll           ; work         ;
;    |ltdc_de:ltdcrgb|                                 ; 379 (379)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy_lvdslcd|ltdc_de:ltdcrgb                                                                                                                  ; ltdc_de                 ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |cy_lvdslcd|lcdpll:lcdpll_inst   ; lcdpll.v        ;
; Altera ; ALTLVDS_TX   ; 21.1    ; N/A          ; N/A          ; |cy_lvdslcd|lcd_serdes_tx:tx_auo ; lcd_serdes_tx.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy_lvdslcd|ltdc_de:ltdcrgb|colorstate_frame                                                                                                          ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; colorstate_frame.0101 ; colorstate_frame.0100 ; colorstate_frame.0011 ; colorstate_frame.0010 ; colorstate_frame.0001 ; colorstate_frame.0000 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; colorstate_frame.0000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; colorstate_frame.0001 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; colorstate_frame.0010 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; colorstate_frame.0011 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; colorstate_frame.0100 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; colorstate_frame.0101 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy_lvdslcd|ltdc_de:ltdcrgb|colorstate_line                                                                                                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; colorstate_line.0101 ; colorstate_line.0100 ; colorstate_line.0011 ; colorstate_line.0010 ; colorstate_line.0001 ; colorstate_line.0000 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; colorstate_line.0000 ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; colorstate_line.0001 ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; colorstate_line.0010 ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; colorstate_line.0011 ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; colorstate_line.0100 ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; colorstate_line.0101 ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; serdes[15,16,24]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[15,16,24]                                  ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[15,16,24]                                  ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[6]    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[6] ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[6] ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; lcdpll:lcdpll_inst|altpll:altpll_component|lcdpll_altpll:auto_generated|pll_lock_sync                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                    ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[15,16,24]                                  ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[5] ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[5] ; Merged with lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[2] ; Merged with lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[3] ; Merged with lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ;
; ltdc_de:ltdcrgb|colorstate_frame~8                                                                                                            ; Lost fanout                                                                                                                                               ;
; ltdc_de:ltdcrgb|colorstate_frame~9                                                                                                            ; Lost fanout                                                                                                                                               ;
; ltdc_de:ltdcrgb|colorstate_frame~10                                                                                                           ; Lost fanout                                                                                                                                               ;
; ltdc_de:ltdcrgb|colorstate_frame~11                                                                                                           ; Lost fanout                                                                                                                                               ;
; ltdc_de:ltdcrgb|colorstate_line~8                                                                                                             ; Lost fanout                                                                                                                                               ;
; ltdc_de:ltdcrgb|colorstate_line~9                                                                                                             ; Lost fanout                                                                                                                                               ;
; ltdc_de:ltdcrgb|colorstate_line~10                                                                                                            ; Lost fanout                                                                                                                                               ;
; ltdc_de:ltdcrgb|colorstate_line~11                                                                                                            ; Lost fanout                                                                                                                                               ;
; Total Number of Removed Registers = 28                                                                                                        ;                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; serdes[15]                                                                                                                                    ; Stuck at GND              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[15],                                       ;
;                                                                                                                                               ; due to stuck port data_in ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[15],                                       ;
;                                                                                                                                               ;                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[6],   ;
;                                                                                                                                               ;                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[15]                                        ;
; serdes[24]                                                                                                                                    ; Stuck at GND              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[24],                                       ;
;                                                                                                                                               ; due to stuck port data_in ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[24],                                       ;
;                                                                                                                                               ;                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[24]                                        ;
; serdes[16]                                                                                                                                    ; Stuck at GND              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[16],                                       ;
;                                                                                                                                               ; due to stuck port data_in ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[16],                                       ;
;                                                                                                                                               ;                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[16]                                        ;
; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[6] ; Stuck at GND              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[5] ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 325   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 136   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ltdc_de:ltdcrgb|rgbdata[0]              ; 5       ;
; ltdc_de:ltdcrgb|rgbdata[1]              ; 5       ;
; ltdc_de:ltdcrgb|rgbdata[2]              ; 5       ;
; ltdc_de:ltdcrgb|rgbdata[3]              ; 5       ;
; ltdc_de:ltdcrgb|rgbdata[4]              ; 5       ;
; ltdc_de:ltdcrgb|rgbdata[5]              ; 5       ;
; ltdc_de:ltdcrgb|rgbdata[6]              ; 5       ;
; ltdc_de:ltdcrgb|rgbdata[7]              ; 5       ;
; ltdc_de:ltdcrgb|rgbdata_frame[7]        ; 5       ;
; ltdc_de:ltdcrgb|rgbdata_frame[6]        ; 5       ;
; ltdc_de:ltdcrgb|rgbdata_frame[5]        ; 5       ;
; ltdc_de:ltdcrgb|rgbdata_frame[4]        ; 5       ;
; ltdc_de:ltdcrgb|rgbdata_frame[3]        ; 5       ;
; ltdc_de:ltdcrgb|rgbdata_frame[2]        ; 5       ;
; ltdc_de:ltdcrgb|rgbdata_frame[1]        ; 5       ;
; ltdc_de:ltdcrgb|rgbdata_frame[0]        ; 5       ;
; Total number of inverted registers = 16 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cy_lvdslcd|ltdc_de:ltdcrgb|colorstate_frame ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |cy_lvdslcd|ltdc_de:ltdcrgb|rgbdata_frame    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cy_lvdslcd|ltdc_de:ltdcrgb|rgbdata_frame    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |cy_lvdslcd|ltdc_de:ltdcrgb|rgbdata_frame    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cy_lvdslcd|ltdc_de:ltdcrgb|colorstate_line  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |cy_lvdslcd|ltdc_de:ltdcrgb|rgbdata          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cy_lvdslcd|ltdc_de:ltdcrgb|rgbdata          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |cy_lvdslcd|ltdc_de:ltdcrgb|rgbdata          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_MERGE_PLLS ; OFF   ; -    ; lvds_tx_pll                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                 ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcdpll:lcdpll_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=lcdpll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                       ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 7                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 10                       ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; lcdpll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component ;
+-----------------------------+-----------------------+---------------------------------------------+
; Parameter Name              ; Value                 ; Type                                        ;
+-----------------------------+-----------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS           ; ON                    ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS        ; OFF                   ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS         ; ON                    ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS      ; OFF                   ; IGNORE_CASCADE                              ;
; NUMBER_OF_CHANNELS          ; 4                     ; Signed Integer                              ;
; DESERIALIZATION_FACTOR      ; 7                     ; Signed Integer                              ;
; REGISTERED_INPUT            ; OFF                   ; Untyped                                     ;
; MULTI_CLOCK                 ; OFF                   ; Untyped                                     ;
; INCLOCK_PERIOD              ; 28571                 ; Signed Integer                              ;
; OUTCLOCK_DIVIDE_BY          ; 7                     ; Signed Integer                              ;
; INCLOCK_BOOST               ; 0                     ; Signed Integer                              ;
; CENTER_ALIGN_MSB            ; UNUSED                ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY      ; Cyclone IV E          ; Untyped                                     ;
; DEVICE_FAMILY               ; Cyclone IV E          ; Untyped                                     ;
; OUTPUT_DATA_RATE            ; 245                   ; Signed Integer                              ;
; INCLOCK_DATA_ALIGNMENT      ; EDGE_ALIGNED          ; Untyped                                     ;
; OUTCLOCK_ALIGNMENT          ; EDGE_ALIGNED          ; Untyped                                     ;
; INCLOCK_PHASE_SHIFT         ; 0                     ; Signed Integer                              ;
; OUTCLOCK_PHASE_SHIFT        ; 4082                  ; Signed Integer                              ;
; COMMON_RX_TX_PLL            ; OFF                   ; Untyped                                     ;
; OUTCLOCK_RESOURCE           ; AUTO                  ; Untyped                                     ;
; USE_EXTERNAL_PLL            ; OFF                   ; Untyped                                     ;
; PREEMPHASIS_SETTING         ; 0                     ; Signed Integer                              ;
; VOD_SETTING                 ; 0                     ; Signed Integer                              ;
; DIFFERENTIAL_DRIVE          ; 0                     ; Signed Integer                              ;
; CORECLOCK_DIVIDE_BY         ; 2                     ; Signed Integer                              ;
; ENABLE_CLK_LATENCY          ; OFF                   ; Untyped                                     ;
; OUTCLOCK_DUTY_CYCLE         ; 57                    ; Signed Integer                              ;
; PLL_BANDWIDTH_TYPE          ; AUTO                  ; Untyped                                     ;
; IMPLEMENT_IN_LES            ; ON                    ; Untyped                                     ;
; PLL_SELF_RESET_ON_LOSS_LOCK ; ON                    ; Untyped                                     ;
; CBXI_PARAMETER              ; lcd_serdes_tx_lvds_tx ; Untyped                                     ;
+-----------------------------+-----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltdc_de:ltdcrgb ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; VTOTAL         ; 508   ; Signed Integer                      ;
; VBP            ; 28    ; Signed Integer                      ;
; HTOTAL         ; 1056  ; Signed Integer                      ;
; HBP            ; 256   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; lcdpll:lcdpll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdpll:lcdpll_inst"                                                                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ddio_out   ; 5                           ;
; cycloneiii_ff         ; 325                         ;
;     ENA               ; 104                         ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 16                          ;
;     plain             ; 173                         ;
; cycloneiii_lcell_comb ; 470                         ;
;     arith             ; 126                         ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 6                           ;
;     normal            ; 344                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 98                          ;
;         4 data inputs ; 194                         ;
; cycloneiii_pll        ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Aug  9 17:11:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cy_lvdslcd -c cy_lvdslcd
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file cy_lvdslcd.v
    Info (12023): Found entity 1: cy_lvdslcd File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 1
    Info (12023): Found entity 2: ltdc_de File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file lcd_serdes_tx.v
    Info (12023): Found entity 1: lcd_serdes_tx File: /home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lcdpll.v
    Info (12023): Found entity 1: lcdpll File: /home/jlywxy/project/cy_lvdslcd/lcdpll.v Line: 40
Info (12127): Elaborating entity "cy_lvdslcd" for the top level hierarchy
Info (12128): Elaborating entity "lcdpll" for hierarchy "lcdpll:lcdpll_inst" File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 18
Info (12128): Elaborating entity "altpll" for hierarchy "lcdpll:lcdpll_inst|altpll:altpll_component" File: /home/jlywxy/project/cy_lvdslcd/lcdpll.v Line: 104
Info (12130): Elaborated megafunction instantiation "lcdpll:lcdpll_inst|altpll:altpll_component" File: /home/jlywxy/project/cy_lvdslcd/lcdpll.v Line: 104
Info (12133): Instantiated megafunction "lcdpll:lcdpll_inst|altpll:altpll_component" with the following parameter: File: /home/jlywxy/project/cy_lvdslcd/lcdpll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "7"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lcdpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lcdpll_altpll.v
    Info (12023): Found entity 1: lcdpll_altpll File: /home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v Line: 31
Info (12128): Elaborating entity "lcdpll_altpll" for hierarchy "lcdpll:lcdpll_inst|altpll:altpll_component|lcdpll_altpll:auto_generated" File: /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "lcd_serdes_tx" for hierarchy "lcd_serdes_tx:tx_auo" File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 37
Info (12128): Elaborating entity "altlvds_tx" for hierarchy "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component" File: /home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v Line: 72
Info (12130): Elaborated megafunction instantiation "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component" File: /home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v Line: 72
Info (12133): Instantiated megafunction "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component" with the following parameter: File: /home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v Line: 72
    Info (12134): Parameter "center_align_msb" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "coreclock_divide_by" = "2"
    Info (12134): Parameter "data_rate" = "245.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "7"
    Info (12134): Parameter "differential_drive" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "implement_in_les" = "ON"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "28571"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lcd_serdes_tx"
    Info (12134): Parameter "lpm_type" = "altlvds_tx"
    Info (12134): Parameter "multi_clock" = "OFF"
    Info (12134): Parameter "number_of_channels" = "4"
    Info (12134): Parameter "outclock_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "outclock_divide_by" = "7"
    Info (12134): Parameter "outclock_duty_cycle" = "57"
    Info (12134): Parameter "outclock_multiply_by" = "2"
    Info (12134): Parameter "outclock_phase_shift" = "4082"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "output_data_rate" = "245"
    Info (12134): Parameter "pll_compensation_mode" = "AUTO"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "preemphasis_setting" = "0"
    Info (12134): Parameter "refclk_frequency" = "UNUSED"
    Info (12134): Parameter "registered_input" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "vod_setting" = "0"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 7 design units, including 7 entities, in source file db/lcd_serdes_tx_lvds_tx.v
    Info (12023): Found entity 1: lcd_serdes_tx_ddio_out File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 35
    Info (12023): Found entity 2: lcd_serdes_tx_ddio_out1 File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 198
    Info (12023): Found entity 3: lcd_serdes_tx_cmpr File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 256
    Info (12023): Found entity 4: lcd_serdes_tx_cmpr1 File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 298
    Info (12023): Found entity 5: lcd_serdes_tx_cntr File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 332
    Info (12023): Found entity 6: lcd_serdes_tx_shift_reg File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 485
    Info (12023): Found entity 7: lcd_serdes_tx_lvds_tx File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 528
Info (12128): Elaborating entity "lcd_serdes_tx_lvds_tx" for hierarchy "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated" File: /home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altlvds_tx.tdf Line: 263
Info (12128): Elaborating entity "lcd_serdes_tx_ddio_out" for hierarchy "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out" File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 597
Info (12128): Elaborating entity "lcd_serdes_tx_ddio_out1" for hierarchy "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio" File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 603
Info (12128): Elaborating entity "lcd_serdes_tx_cmpr" for hierarchy "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cmpr:cmpr10" File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 722
Info (12128): Elaborating entity "lcd_serdes_tx_cntr" for hierarchy "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13" File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 742
Info (12128): Elaborating entity "lcd_serdes_tx_cmpr1" for hierarchy "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|lcd_serdes_tx_cmpr1:cmpr31" File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 456
Info (12128): Elaborating entity "lcd_serdes_tx_shift_reg" for hierarchy "lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h" File: /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v Line: 754
Info (12128): Elaborating entity "ltdc_de" for hierarchy "ltdc_de:ltdcrgb" File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 41
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(87): truncated value with size 32 to match size of target (1) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 87
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(114): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 114
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(115): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 115
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(116): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 116
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(117): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 117
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(118): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 118
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(119): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 119
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(131): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 131
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(132): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 132
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(133): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 133
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(134): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 134
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(135): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 135
Warning (10230): Verilog HDL assignment warning at cy_lvdslcd.v(136): truncated value with size 32 to match size of target (24) File: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v Line: 136
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 5 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 680 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 666 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Tue Aug  9 17:11:49 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.map.smsg.


