{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765210647767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765210647770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 17:17:27 2025 " "Processing started: Mon Dec  8 17:17:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765210647770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765210647770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GenReg -c GenReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off GenReg -c GenReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765210647770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765210647995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung08/grppackages/pkgglobal/src/global-p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung08/grppackages/pkgglobal/src/global-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Global " "Found design unit 1: Global" {  } { { "../../../Uebung08/grpPackages/pkgGlobal/src/Global-p.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/grpPackages/pkgGlobal/src/Global-p.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765210654714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Global-body " "Found design unit 2: Global-body" {  } { { "../../../Uebung08/grpPackages/pkgGlobal/src/Global-p.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/grpPackages/pkgGlobal/src/Global-p.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765210654714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765210654714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/lernen/unitgenreg/src/genreg-rtl-ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /hsd_sem_3/chd3/lernen/unitgenreg/src/genreg-rtl-ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenReg-Rtl " "Found design unit 1: GenReg-Rtl" {  } { { "../src/GenReg-RTL-ea.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Lernen/unitGenReg/src/GenReg-RTL-ea.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765210654716 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenReg " "Found entity 1: GenReg" {  } { { "../src/GenReg-RTL-ea.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Lernen/unitGenReg/src/GenReg-RTL-ea.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765210654716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765210654716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GenReg " "Elaborating entity \"GenReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765210654730 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oQ GenReg-RTL-ea.vhd(42) " "VHDL Process Statement warning at GenReg-RTL-ea.vhd(42): inferring latch(es) for signal or variable \"oQ\", which holds its previous value in one or more paths through the process" {  } { { "../src/GenReg-RTL-ea.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Lernen/unitGenReg/src/GenReg-RTL-ea.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1765210654730 "|GenReg"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oQ\[5..4\] GenReg-RTL-ea.vhd(28) " "Using initial value X (don't care) for net \"oQ\[5..4\]\" at GenReg-RTL-ea.vhd(28)" {  } { { "../src/GenReg-RTL-ea.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Lernen/unitGenReg/src/GenReg-RTL-ea.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765210654731 "|GenReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oQ\[6\] GenReg-RTL-ea.vhd(42) " "Inferred latch for \"oQ\[6\]\" at GenReg-RTL-ea.vhd(42)" {  } { { "../src/GenReg-RTL-ea.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Lernen/unitGenReg/src/GenReg-RTL-ea.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765210654731 "|GenReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oQ\[7\] GenReg-RTL-ea.vhd(42) " "Inferred latch for \"oQ\[7\]\" at GenReg-RTL-ea.vhd(42)" {  } { { "../src/GenReg-RTL-ea.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Lernen/unitGenReg/src/GenReg-RTL-ea.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765210654731 "|GenReg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oQ\[4\] GND " "Pin \"oQ\[4\]\" is stuck at GND" {  } { { "../src/GenReg-RTL-ea.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Lernen/unitGenReg/src/GenReg-RTL-ea.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765210654962 "|GenReg|oQ[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oQ\[5\] GND " "Pin \"oQ\[5\]\" is stuck at GND" {  } { { "../src/GenReg-RTL-ea.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Lernen/unitGenReg/src/GenReg-RTL-ea.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765210654962 "|GenReg|oQ[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765210654962 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765210654999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765210655169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765210655169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765210655188 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765210655188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765210655188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765210655188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765210655196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 17:17:35 2025 " "Processing ended: Mon Dec  8 17:17:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765210655196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765210655196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765210655196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765210655196 ""}
