Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: game_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "game_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "game_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : game_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_main.v\" into library work
Parsing module <binary_game>.
Analyzing Verilog file \"C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v\" into library work
Parsing module <ee201_debouncer>.
Analyzing Verilog file \"C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v\" into library work
Parsing module <game_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 154: Port CEN is not connected to this instance

Elaborating module <game_top>.

Elaborating module <BUFGP>.

Elaborating module <ee201_debouncer(N_dc=28)>.
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 143: Result of 32-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 160: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 173: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 178: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 191: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 196: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\ee201_debounce_DPB_SCEN_CCEN_MCEN_r1.v" Line 228: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 120: Assignment to BtnL_Pulse ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 123: Assignment to BtnC_Pulse ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 124: Assignment to BtnD_Pulse ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 129: Assignment to CEN_Pulse ignored, since the identifier is never used

Elaborating module <binary_game>.
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_main.v" Line 92: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:366 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_main.v" Line 104: Edge of vector userNumber is only sensitive to the LSB
WARNING:HDLCompiler:462 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_main.v" Line 105: if-condition does not match any sensitivity list edge
WARNING:HDLCompiler:1128 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_main.v" Line 110: Assignment under multiple single edges is not supported for synthesis
WARNING:HDLCompiler:413 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_main.v" Line 121: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 162: Assignment to outputNumber ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 163: Assignment to q_Initial ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 164: Assignment to q_MenuPlay ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 165: Assignment to q_MenuPractice ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 166: Assignment to q_MenuScores ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 167: Assignment to q_MenuQuit ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 168: Assignment to q_PlayInitial ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 170: Assignment to q_PlayDone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 171: Assignment to q_PracticeInitial ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 173: Assignment to q_PracticeDone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 174: Assignment to q_Scores ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 175: Assignment to q_Done ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 57: Net <Select_Pulse> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 58: Net <Reset_Pulse> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 59: Net <Right_Pulse> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 60: Net <Left_Pulse> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 61: Net <Quit_Pulse> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 72: Net <SSD3[3]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\CMCammarano\Documents\GitHub\EE201L-Labs\binary_game\game_top.v" Line 154: Input port CEN is not connected on this instance
WARNING:Xst:2972 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 120. All outputs of instance <ee201_debouncer_0> of block <ee201_debouncer> are unconnected in block <game_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 121. All outputs of instance <ee201_debouncer_1> of block <ee201_debouncer> are unconnected in block <game_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 122. All outputs of instance <ee201_debouncer_2> of block <ee201_debouncer> are unconnected in block <game_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 123. All outputs of instance <ee201_debouncer_3> of block <ee201_debouncer> are unconnected in block <game_top>. Underlying logic will be removed.
WARNING:Xst:2972 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 124. All outputs of instance <ee201_debouncer_4> of block <ee201_debouncer> are unconnected in block <game_top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <game_top>.
    Related source file is "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v".
WARNING:Xst:2898 - Port 'CEN', unconnected in block instance 'game_instance', is tied to GND.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 120: Output port <DPB> of the instance <ee201_debouncer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 120: Output port <SCEN> of the instance <ee201_debouncer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 120: Output port <MCEN> of the instance <ee201_debouncer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 120: Output port <CCEN> of the instance <ee201_debouncer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 121: Output port <DPB> of the instance <ee201_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 121: Output port <SCEN> of the instance <ee201_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 121: Output port <MCEN> of the instance <ee201_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 121: Output port <CCEN> of the instance <ee201_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 122: Output port <DPB> of the instance <ee201_debouncer_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 122: Output port <SCEN> of the instance <ee201_debouncer_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 122: Output port <MCEN> of the instance <ee201_debouncer_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 122: Output port <CCEN> of the instance <ee201_debouncer_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 123: Output port <DPB> of the instance <ee201_debouncer_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 123: Output port <SCEN> of the instance <ee201_debouncer_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 123: Output port <MCEN> of the instance <ee201_debouncer_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 123: Output port <CCEN> of the instance <ee201_debouncer_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 124: Output port <DPB> of the instance <ee201_debouncer_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 124: Output port <SCEN> of the instance <ee201_debouncer_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 124: Output port <MCEN> of the instance <ee201_debouncer_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 124: Output port <CCEN> of the instance <ee201_debouncer_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <outputNumber> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_Initial> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_MenuPlay> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_MenuPractice> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_MenuScores> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_MenuQuit> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_PlayInitial> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_PlayDone> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_PracticeInitial> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_PracticeDone> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_Scores> of the instance <game_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_top.v" line 154: Output port <q_Done> of the instance <game_instance> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <SSD3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SSD2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SSD1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SSD0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Select_Pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Reset_Pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Right_Pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Left_Pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Quit_Pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <userNumber>.
    Found 27-bit register for signal <DIV_CLK>.
    Found 27-bit adder for signal <DIV_CLK[26]_GND_1_o_add_1_OUT> created at line 108.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
Unit <game_top> synthesized.

Synthesizing Unit <binary_game>.
    Related source file is "c:/users/cmcammarano/documents/github/ee201l-labs/binary_game/game_main.v".
    Summary:
	no macro.
Unit <binary_game> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 2
 27-bit register                                       : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <game_instance> is unconnected in block <game_top>.
   It will be removed from the design.

Synthesizing (advanced) Unit <game_top>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
Unit <game_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <DIV_CLK_20> of sequential type is unconnected in block <game_top>.
WARNING:Xst:2677 - Node <DIV_CLK_21> of sequential type is unconnected in block <game_top>.
WARNING:Xst:2677 - Node <DIV_CLK_22> of sequential type is unconnected in block <game_top>.
WARNING:Xst:2677 - Node <DIV_CLK_23> of sequential type is unconnected in block <game_top>.
WARNING:Xst:2677 - Node <DIV_CLK_24> of sequential type is unconnected in block <game_top>.
WARNING:Xst:2677 - Node <DIV_CLK_25> of sequential type is unconnected in block <game_top>.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <game_top>.

Optimizing unit <game_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block game_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : game_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 65
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 19
#      LUT2                        : 4
#      MUXCY                       : 19
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 28
#      FDC                         : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 9
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  18224     0%  
 Number of Slice LUTs:                   24  out of   9112     0%  
    Number used as Logic:                24  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     24
   Number with an unused Flip Flop:       4  out of     24    16%  
   Number with an unused LUT:             0  out of     24     0%  
   Number of fully used LUT-FF pairs:    20  out of     24    83%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  35  out of    232    15%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ClkPort                            | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.028ns (Maximum Frequency: 493.133MHz)
   Minimum input arrival time before clock: 2.886ns
   Maximum output required time after clock: 4.619ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 2.028ns (frequency: 493.133MHz)
  Total number of paths / destination ports: 210 / 20
-------------------------------------------------------------------------
Delay:               2.028ns (Levels of Logic = 21)
  Source:            DIV_CLK_0 (FF)
  Destination:       DIV_CLK_19 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: DIV_CLK_0 to DIV_CLK_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  DIV_CLK_0 (DIV_CLK_0)
     INV:I->O              1   0.206   0.000  Mcount_DIV_CLK_lut<0>_INV_0 (Mcount_DIV_CLK_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_DIV_CLK_cy<0> (Mcount_DIV_CLK_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<1> (Mcount_DIV_CLK_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<2> (Mcount_DIV_CLK_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<3> (Mcount_DIV_CLK_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<4> (Mcount_DIV_CLK_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<5> (Mcount_DIV_CLK_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<6> (Mcount_DIV_CLK_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<7> (Mcount_DIV_CLK_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<8> (Mcount_DIV_CLK_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<9> (Mcount_DIV_CLK_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<10> (Mcount_DIV_CLK_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<11> (Mcount_DIV_CLK_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<12> (Mcount_DIV_CLK_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<13> (Mcount_DIV_CLK_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<14> (Mcount_DIV_CLK_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<15> (Mcount_DIV_CLK_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<16> (Mcount_DIV_CLK_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<17> (Mcount_DIV_CLK_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_DIV_CLK_cy<18> (Mcount_DIV_CLK_cy<18>)
     XORCY:CI->O           1   0.180   0.000  Mcount_DIV_CLK_xor<19> (Result<19>)
     FDC:D                     0.102          DIV_CLK_19
    ----------------------------------------
    Total                      2.028ns (1.449ns logic, 0.579ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              2.886ns (Levels of Logic = 1)
  Source:            BtnU (PAD)
  Destination:       DIV_CLK_0 (FF)
  Destination Clock: ClkPort rising

  Data Path: BtnU to DIV_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.234  BtnU_IBUF (BtnU_IBUF)
     FDC:CLR                   0.430          DIV_CLK_0
    ----------------------------------------
    Total                      2.886ns (1.652ns logic, 1.234ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 16 / 12
-------------------------------------------------------------------------
Offset:              4.619ns (Levels of Logic = 2)
  Source:            DIV_CLK_19 (FF)
  Destination:       An3 (PAD)
  Source Clock:      ClkPort rising

  Data Path: DIV_CLK_19 to An3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.819  DIV_CLK_19 (DIV_CLK_19)
     LUT2:I0->O            1   0.203   0.579  An01 (An0_OBUF)
     OBUF:I->O                 2.571          An0_OBUF (An0)
    ----------------------------------------
    Total                      4.619ns (3.221ns logic, 1.398ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.028|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.57 secs
 
--> 

Total memory usage is 242472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :   32 (   0 filtered)

