Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\pcores\" "D:\SHS\Research\zycap_master_repo\zycap\core\ise\MyProcessorIPLib\pcores\" "D:\SHS\Research\zycap_master_repo\zycap\core\ise\ipcore\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" Line 1294: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" Line 1333: Net <axi4lite_0_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" Line 1344: Net <axi4lite_0_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <axi_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <SWs_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <BTNs_5Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <partial_led_test_0>.
    Set property "BOX_TYPE = user_black_box" for instance <zycap_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1472: Output port <GenerateOut0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1472: Output port <GenerateOut1> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1472: Output port <PWM0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1472: Output port <Interrupt> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_WLAST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1502: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1710: Output port <GPIO2_IO_O> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1710: Output port <GPIO2_IO_T> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1710: Output port <IP2INTC_Irpt> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1740: Output port <GPIO2_IO_O> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1740: Output port <GPIO2_IO_T> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1740: Output port <IP2INTC_Irpt> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FCLK_CLK1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 1770: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <M_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_BID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_RID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\SHS\Research\zycap_master_repo\zycap\exdesign\ise\hw\xps\hdl\system.vhd" line 2509: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_axi4lite_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_zycap_0_wrapper.ngc>.
Reading core <../implementation/system_axi_timer_0_wrapper.ngc>.
Reading core <../implementation/system_sws_8bits_wrapper.ngc>.
Reading core <../implementation/system_btns_5bits_wrapper.ngc>.
Reading core <../implementation/system_partial_led_test_0_wrapper.ngc>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_zycap_0_wrapper> for timing and area information for instance <zycap_0>.
Loading core <system_axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <system_sws_8bits_wrapper> for timing and area information for instance <SWs_8Bits>.
Loading core <system_btns_5bits_wrapper> for timing and area information for instance <BTNs_5Bits>.
Loading core <system_partial_led_test_0_wrapper> for timing and area information for instance <partial_led_test_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <leds<7>> driven by black box <partial_led_test_0>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <leds<6>> driven by black box <partial_led_test_0>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <leds<5>> driven by black box <partial_led_test_0>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <leds<4>> driven by black box <partial_led_test_0>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <leds<3>> driven by black box <partial_led_test_0>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <leds<2>> driven by black box <partial_led_test_0>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <leds<1>> driven by black box <partial_led_test_0>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <leds<0>> driven by black box <partial_led_test_0>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2847
#      GND                         : 14
#      INV                         : 144
#      LUT1                        : 7
#      LUT2                        : 250
#      LUT3                        : 380
#      LUT4                        : 380
#      LUT5                        : 442
#      LUT6                        : 549
#      LUT6_2                      : 11
#      MUXCY                       : 303
#      MUXCY_L                     : 74
#      MUXF7                       : 49
#      VCC                         : 9
#      XORCY                       : 235
# FlipFlops/Latches                : 2235
#      FD                          : 171
#      FDC                         : 35
#      FDCE                        : 88
#      FDE                         : 412
#      FDP                         : 52
#      FDR                         : 203
#      FDRE                        : 1245
#      FDS                         : 11
#      FDSE                        : 18
# RAMS                             : 4
#      RAM32M                      : 2
#      RAM32X1D                    : 1
#      RAMB36E1                    : 1
# Shift Registers                  : 131
#      SRLC16E                     : 101
#      SRLC32E                     : 30
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 24
#      IBUF                        : 3
#      IOBUF                       : 13
#      OBUF                        : 8
# Others                           : 8
#      AND2B1L                     : 4
#      ICAPE2                      : 1
#      OR2L                        : 1
#      partial_led_test_0          : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2235  out of  106400     2%  
 Number of Slice LUTs:                 2304  out of  53200     4%  
    Number used as Logic:              2163  out of  53200     4%  
    Number used as Memory:              141  out of  17400     0%  
       Number used as RAM:               10
       Number used as SRL:              131

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3490
   Number with an unused Flip Flop:    1255  out of   3490    35%  
   Number with an unused LUT:          1186  out of   3490    33%  
   Number of fully used LUT-FF pairs:  1049  out of   3490    30%  
   Number of unique control sets:       166

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                  24  out of    200    12%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    140     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                   | 2370  |
----------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                                                                                                                                                                     | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.071ns (Maximum Frequency: 197.205MHz)
   Minimum input arrival time before clock: 3.759ns
   Maximum output required time after clock: 4.193ns
   Maximum combinational path delay: 2.891ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 5.071ns (frequency: 197.205MHz)
  Total number of paths / destination ports: 64763 / 5806
-------------------------------------------------------------------------
Delay:               5.071ns (Levels of Logic = 9)
  Source:            axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             102   0.282   0.893  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT5:I0->O            1   0.053   0.413  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rd_done1_SW0 (N91)
     LUT6:I5->O            4   0.053   0.505  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rd_done1 (S_AXI_ARREADY)
     end scope: 'axi_timer_0:S_AXI_ARREADY'
     begin scope: 'axi4lite_0:M_AXI_ARREADY<0>'
     LUT4:I2->O            1   0.053   0.739  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0 (N83)
     LUT6:I0->O            1   0.053   0.725  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1 (DEBUG_MC_MP_ARADDRCONTROL<1>)
     LUT6:I1->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           3   0.214   0.427  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i)
     LUT6:I5->O            2   0.053   0.491  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready)
     LUT5:I3->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set)
     FDR:D                     0.011          axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ----------------------------------------
    Total                      5.071ns (0.878ns logic, 4.193ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1061 / 706
-------------------------------------------------------------------------
Offset:              3.759ns (Levels of Logic = 8)
  Source:            partial_led_test_0/partial_led_test_0/USER_LOGIC_I:IP2Bus_RdAck (PAD)
  Destination:       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: partial_led_test_0/partial_led_test_0/USER_LOGIC_I:IP2Bus_RdAck to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    partial_led_test_0:IP2Bus_RdAck    4   0.000   0.505  partial_led_test_0/USER_LOGIC_I (partial_led_test_0/user_IP2Bus_RdAck)
     LUT2:I0->O            2   0.053   0.641  partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1 (S_AXI_ARREADY)
     end scope: 'partial_led_test_0:S_AXI_ARREADY'
     begin scope: 'axi4lite_0:M_AXI_ARREADY<3>'
     LUT5:I1->O            1   0.053   0.739  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l_SW0_SW1 (N31)
     LUT6:I0->O            1   0.053   0.413  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l_SW0 (N18)
     LUT6:I5->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           3   0.214   0.427  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i)
     LUT6:I5->O            2   0.053   0.491  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready)
     LUT5:I3->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set)
     FDR:D                     0.011          axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ----------------------------------------
    Total                      3.759ns (0.543ns logic, 3.216ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 1100 / 246
-------------------------------------------------------------------------
Offset:              4.193ns (Levels of Logic = 8)
  Source:            axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              60   0.282   0.761  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1)
     LUT4:I1->O            1   0.053   0.485  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/wr_done1_SW0 (N89)
     LUT6:I4->O            6   0.053   0.635  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_WREADY)
     end scope: 'axi_timer_0:S_AXI_WREADY'
     begin scope: 'axi4lite_0:M_AXI_WREADY<0>'
     LUT3:I0->O            1   0.053   0.725  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1 (DEBUG_MC_MP_WDATACONTROL<1>)
     LUT6:I1->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           3   0.214   0.427  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I4->O            1   0.053   0.399  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi4lite_0:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      4.193ns (0.761ns logic, 3.432ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 170 / 170
-------------------------------------------------------------------------
Delay:               2.891ns (Levels of Logic = 7)
  Source:            partial_led_test_0/partial_led_test_0/USER_LOGIC_I:IP2Bus_WrAck (PAD)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)

  Data Path: partial_led_test_0/partial_led_test_0/USER_LOGIC_I:IP2Bus_WrAck to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    partial_led_test_0:IP2Bus_WrAck    4   0.000   0.505  partial_led_test_0/USER_LOGIC_I (partial_led_test_0/user_IP2Bus_WrAck)
     LUT2:I0->O            3   0.053   0.499  partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY)
     end scope: 'partial_led_test_0:S_AXI_WREADY'
     begin scope: 'axi4lite_0:M_AXI_WREADY<3>'
     LUT3:I1->O            1   0.053   0.635  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2 (N81)
     LUT6:I2->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           3   0.214   0.427  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I4->O            1   0.053   0.399  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi4lite_0:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      2.891ns (0.426ns logic, 2.465ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    5.071|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.98 secs
 
--> 

Total memory usage is 500992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :  573 (   0 filtered)

