vhdl xil_defaultlib  \
"../../../bd/eth_mac_test/ip/eth_mac_test_microblaze_0_0/sim/eth_mac_test_microblaze_0_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_dlmb_v10_0/sim/eth_mac_test_dlmb_v10_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_ilmb_v10_0/sim/eth_mac_test_ilmb_v10_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_dlmb_bram_if_cntlr_0/sim/eth_mac_test_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_ilmb_bram_if_cntlr_0/sim/eth_mac_test_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_microblaze_0_axi_intc_0/sim/eth_mac_test_microblaze_0_axi_intc_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_mdm_1_0/sim/eth_mac_test_mdm_1_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_rst_mig_7series_0_81M_0/sim/eth_mac_test_rst_mig_7series_0_81M_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_axi_timer_0_0/sim/eth_mac_test_axi_timer_0_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_axi_uartlite_0_0/sim/eth_mac_test_axi_uartlite_0_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_0/sim/bd_aa08_eth_buf_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_aa08_mac_0_axi4_lite_ipif_top.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_2/sim/bd_aa08_c_shift_ram_0_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_0_1/bd_0/ip/ip_3/sim/bd_aa08_c_counter_binary_0_0.vhd" \
"../../../bd/eth_mac_test/ip/eth_mac_test_axi_ethernet_0_fifo_0/sim/eth_mac_test_axi_ethernet_0_fifo_0.vhd" \

nosort
