Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 27 12:20:22 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 7.571ns (41.250%)  route 10.783ns (58.750%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DOADO[1]
                         net (fo=61, routed)          8.743    12.170    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/q0[11]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[11]_P[17])
                                                      3.656    15.826 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/P[17]
                         net (fo=2, routed)           1.394    17.221    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_10_fu_1161_p4[3]
    SLICE_X97Y134        LUT3 (Prop_lut3_I2_O)        0.149    17.370 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5/O
                         net (fo=2, routed)           0.645    18.015    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5_n_5
    SLICE_X97Y135        LUT4 (Prop_lut4_I3_O)        0.332    18.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9/O
                         net (fo=1, routed)           0.000    18.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9_n_5
    SLICE_X97Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.879 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.879    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1_n_5
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.993    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1_n_5
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.327 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.327    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_fu_1193_p2[13]
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/ap_clk
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[13]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[13]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.327    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.333ns  (logic 7.550ns (41.182%)  route 10.783ns (58.818%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DOADO[1]
                         net (fo=61, routed)          8.743    12.170    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/q0[11]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[11]_P[17])
                                                      3.656    15.826 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/P[17]
                         net (fo=2, routed)           1.394    17.221    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_10_fu_1161_p4[3]
    SLICE_X97Y134        LUT3 (Prop_lut3_I2_O)        0.149    17.370 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5/O
                         net (fo=2, routed)           0.645    18.015    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5_n_5
    SLICE_X97Y135        LUT4 (Prop_lut4_I3_O)        0.332    18.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9/O
                         net (fo=1, routed)           0.000    18.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9_n_5
    SLICE_X97Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.879 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.879    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1_n_5
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.993    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1_n_5
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.306 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.306    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_fu_1193_p2[15]
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/ap_clk
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.292ns  (logic 7.759ns (42.416%)  route 10.533ns (57.584%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/DOBDO[1]
                         net (fo=33, routed)          6.877    10.304    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/q1[3]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.145 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/mul_ln23_9_fu_3487_p2/P[18]
                         net (fo=4, routed)           3.090    17.235    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/mul_ln23_9_fu_3487_p2__0[18]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152    17.387 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617[7]_i_13/O
                         net (fo=1, routed)           0.567    17.953    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617[7]_i_13_n_5
    SLICE_X48Y92         LUT6 (Prop_lut6_I4_O)        0.332    18.285 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617[7]_i_9/O
                         net (fo=1, routed)           0.000    18.285    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617[7]_i_9_n_5
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.817 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.817    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[7]_i_1_n_5
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.931 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.931    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[11]_i_1_n_5
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.265 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.265    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_fu_356_p2[13]
    SLICE_X48Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/ap_clk
    SLICE_X48Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[13]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[13]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.265    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.274ns  (logic 7.399ns (40.490%)  route 10.875ns (59.510%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/DOADO[1]
                         net (fo=61, routed)          9.289    12.716    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/q0[9]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[9]_P[18])
                                                      3.841    16.557 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p/P[18]
                         net (fo=2, routed)           1.586    18.143    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/sext_ln28_89_fu_1310_p1[4]
    SLICE_X103Y111       LUT2 (Prop_lut2_I0_O)        0.124    18.267 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208[7]_i_5/O
                         net (fo=1, routed)           0.000    18.267    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208[7]_i_5_n_5
    SLICE_X103Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.799 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.799    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[7]_i_1_n_5
    SLICE_X103Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.913    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[11]_i_1_n_5
    SLICE_X103Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.247 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.247    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_fu_1337_p2[13]
    SLICE_X103Y113       FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/ap_clk
    SLICE_X103Y113       FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[13]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X103Y113       FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[13]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.271ns  (logic 7.738ns (42.350%)  route 10.533ns (57.650%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/DOBDO[1]
                         net (fo=33, routed)          6.877    10.304    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/q1[3]
    DSP48_X4Y40          DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      3.841    14.145 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/mul_ln23_9_fu_3487_p2/P[18]
                         net (fo=4, routed)           3.090    17.235    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/mul_ln23_9_fu_3487_p2__0[18]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152    17.387 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617[7]_i_13/O
                         net (fo=1, routed)           0.567    17.953    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617[7]_i_13_n_5
    SLICE_X48Y92         LUT6 (Prop_lut6_I4_O)        0.332    18.285 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617[7]_i_9/O
                         net (fo=1, routed)           0.000    18.285    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617[7]_i_9_n_5
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.817 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.817    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[7]_i_1_n_5
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.931 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.931    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[11]_i_1_n_5
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.244 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.244    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_fu_356_p2[15]
    SLICE_X48Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/ap_clk
    SLICE_X48Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[15]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_593/add_ln23_22_reg_2617_reg[15]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.244    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 7.476ns (40.944%)  route 10.783ns (59.056%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DOADO[1]
                         net (fo=61, routed)          8.743    12.170    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/q0[11]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[11]_P[17])
                                                      3.656    15.826 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/P[17]
                         net (fo=2, routed)           1.394    17.221    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_10_fu_1161_p4[3]
    SLICE_X97Y134        LUT3 (Prop_lut3_I2_O)        0.149    17.370 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5/O
                         net (fo=2, routed)           0.645    18.015    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5_n_5
    SLICE_X97Y135        LUT4 (Prop_lut4_I3_O)        0.332    18.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9/O
                         net (fo=1, routed)           0.000    18.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9_n_5
    SLICE_X97Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.879 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.879    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1_n_5
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.993    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1_n_5
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.232 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.232    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_fu_1193_p2[14]
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/ap_clk
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[14]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[14]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.232    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.253ns  (logic 7.378ns (40.421%)  route 10.875ns (59.579%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/DOADO[1]
                         net (fo=61, routed)          9.289    12.716    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/q0[9]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_A[9]_P[18])
                                                      3.841    16.557 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p/P[18]
                         net (fo=2, routed)           1.586    18.143    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/sext_ln28_89_fu_1310_p1[4]
    SLICE_X103Y111       LUT2 (Prop_lut2_I0_O)        0.124    18.267 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208[7]_i_5/O
                         net (fo=1, routed)           0.000    18.267    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208[7]_i_5_n_5
    SLICE_X103Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.799 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.799    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[7]_i_1_n_5
    SLICE_X103Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.913    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[11]_i_1_n_5
    SLICE_X103Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.226 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.226    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_fu_1337_p2[15]
    SLICE_X103Y113       FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/ap_clk
    SLICE_X103Y113       FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[15]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X103Y113       FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_547/add_ln28_48_reg_2208_reg[15]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.226    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.243ns  (logic 7.460ns (40.892%)  route 10.783ns (59.108%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DOADO[1]
                         net (fo=61, routed)          8.743    12.170    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/q0[11]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[11]_P[17])
                                                      3.656    15.826 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/P[17]
                         net (fo=2, routed)           1.394    17.221    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_10_fu_1161_p4[3]
    SLICE_X97Y134        LUT3 (Prop_lut3_I2_O)        0.149    17.370 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5/O
                         net (fo=2, routed)           0.645    18.015    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5_n_5
    SLICE_X97Y135        LUT4 (Prop_lut4_I3_O)        0.332    18.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9/O
                         net (fo=1, routed)           0.000    18.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9_n_5
    SLICE_X97Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.879 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.879    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1_n_5
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.993    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1_n_5
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.216 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.216    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_fu_1193_p2[12]
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/ap_clk
    SLICE_X97Y137        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[12]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X97Y137        FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[12]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 7.457ns (40.883%)  route 10.783ns (59.117%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DOADO[1]
                         net (fo=61, routed)          8.743    12.170    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/q0[11]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[11]_P[17])
                                                      3.656    15.826 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/P[17]
                         net (fo=2, routed)           1.394    17.221    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_10_fu_1161_p4[3]
    SLICE_X97Y134        LUT3 (Prop_lut3_I2_O)        0.149    17.370 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5/O
                         net (fo=2, routed)           0.645    18.015    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5_n_5
    SLICE_X97Y135        LUT4 (Prop_lut4_I3_O)        0.332    18.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9/O
                         net (fo=1, routed)           0.000    18.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9_n_5
    SLICE_X97Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.879 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.879    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1_n_5
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.213 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.213    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_fu_1193_p2[9]
    SLICE_X97Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/ap_clk
    SLICE_X97Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[9]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X97Y136        FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[9]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.213    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        18.219ns  (logic 7.436ns (40.814%)  route 10.783ns (59.186%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/DOADO[1]
                         net (fo=61, routed)          8.743    12.170    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/q0[11]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[11]_P[17])
                                                      3.656    15.826 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/P[17]
                         net (fo=2, routed)           1.394    17.221    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_10_fu_1161_p4[3]
    SLICE_X97Y134        LUT3 (Prop_lut3_I2_O)        0.149    17.370 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5/O
                         net (fo=2, routed)           0.645    18.015    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_5_n_5
    SLICE_X97Y135        LUT4 (Prop_lut4_I3_O)        0.332    18.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9/O
                         net (fo=1, routed)           0.000    18.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429[7]_i_9_n_5
    SLICE_X97Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.879 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.879    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[7]_i_1_n_5
    SLICE_X97Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.192 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.192    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_fu_1193_p2[11]
    SLICE_X97Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9313, unset)         0.924    20.924    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/ap_clk
    SLICE_X97Y136        FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    SLICE_X97Y136        FDRE (Setup_fdre_C_D)        0.062    20.951    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_478/add_ln28_36_reg_2429_reg[11]
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -19.192    
  -------------------------------------------------------------------
                         slack                                  1.759    




