.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX_1 */
.set RX_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set RX_1__0__MASK, 0x10
.set RX_1__0__PC, CYREG_PRT12_PC4
.set RX_1__0__PORT, 12
.set RX_1__0__SHIFT, 4
.set RX_1__AG, CYREG_PRT12_AG
.set RX_1__BIE, CYREG_PRT12_BIE
.set RX_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RX_1__BYP, CYREG_PRT12_BYP
.set RX_1__DM0, CYREG_PRT12_DM0
.set RX_1__DM1, CYREG_PRT12_DM1
.set RX_1__DM2, CYREG_PRT12_DM2
.set RX_1__DR, CYREG_PRT12_DR
.set RX_1__INP_DIS, CYREG_PRT12_INP_DIS
.set RX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RX_1__MASK, 0x10
.set RX_1__PORT, 12
.set RX_1__PRT, CYREG_PRT12_PRT
.set RX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RX_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RX_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RX_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RX_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RX_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RX_1__PS, CYREG_PRT12_PS
.set RX_1__SHIFT, 4
.set RX_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RX_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RX_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RX_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RX_1__SLW, CYREG_PRT12_SLW

/* TX_1 */
.set TX_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set TX_1__0__MASK, 0x20
.set TX_1__0__PC, CYREG_PRT12_PC5
.set TX_1__0__PORT, 12
.set TX_1__0__SHIFT, 5
.set TX_1__AG, CYREG_PRT12_AG
.set TX_1__BIE, CYREG_PRT12_BIE
.set TX_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX_1__BYP, CYREG_PRT12_BYP
.set TX_1__DM0, CYREG_PRT12_DM0
.set TX_1__DM1, CYREG_PRT12_DM1
.set TX_1__DM2, CYREG_PRT12_DM2
.set TX_1__DR, CYREG_PRT12_DR
.set TX_1__INP_DIS, CYREG_PRT12_INP_DIS
.set TX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX_1__MASK, 0x20
.set TX_1__PORT, 12
.set TX_1__PRT, CYREG_PRT12_PRT
.set TX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX_1__PS, CYREG_PRT12_PS
.set TX_1__SHIFT, 5
.set TX_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX_1__SLW, CYREG_PRT12_SLW

/* Z_GO */
.set Z_GO_Sync_ctrl_reg__0__MASK, 0x01
.set Z_GO_Sync_ctrl_reg__0__POS, 0
.set Z_GO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Z_GO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Z_GO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Z_GO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Z_GO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Z_GO_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Z_GO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Z_GO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Z_GO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Z_GO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Z_GO_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Z_GO_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Z_GO_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Z_GO_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Z_GO_Sync_ctrl_reg__MASK, 0x01
.set Z_GO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Z_GO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Z_GO_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* CAN_1_CanIP */
.set CAN_1_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_1_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_1_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_1_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_1_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_1_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_1_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_1_CanIP__PM_ACT_MSK, 0x01
.set CAN_1_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_1_CanIP__PM_STBY_MSK, 0x01
.set CAN_1_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_1_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_1_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_1_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_1_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_1_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_1_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_1_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_1_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_1_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_1_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_1_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_1_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_1_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_1_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_1_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_1_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_1_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_1_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_1_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_1_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_1_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_1_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_1_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_1_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_1_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_1_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_1_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_1_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_1_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_1_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_1_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_1_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_1_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_1_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_1_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_1_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_1_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_1_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_1_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_1_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_1_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_1_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_1_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_1_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_1_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_1_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_1_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_1_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_1_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_1_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_1_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_1_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_1_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_1_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_1_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_1_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_1_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_1_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_1_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_1_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_1_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_1_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_1_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_1_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_1_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_1_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_1_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_1_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_1_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_1_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_1_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_1_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_1_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_1_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_1_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_1_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_1_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_1_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_1_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_1_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_1_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_1_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_1_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_1_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_1_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_1_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_1_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_1_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_1_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_1_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_1_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_1_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_1_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_1_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_1_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_1_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_1_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_1_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_1_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_1_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_1_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_1_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_1_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_1_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_1_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_1_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_1_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_1_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_1_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_1_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_1_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_1_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_1_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_1_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_1_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_1_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_1_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_1_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_1_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_1_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_1_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_1_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_1_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_1_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_1_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_1_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_1_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_1_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_1_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_1_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_1_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_1_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_1_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_1_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_1_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_1_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_1_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_1_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_1_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_1_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_1_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_1_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_1_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_1_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_1_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_1_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_1_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_1_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_1_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_1_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_1_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_1_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_1_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_1_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_1_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_1_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_1_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_1_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_1_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_1_isr */
.set CAN_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_1_isr__INTC_MASK, 0x10000
.set CAN_1_isr__INTC_NUMBER, 16
.set CAN_1_isr__INTC_PRIOR_NUM, 0
.set CAN_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pipet_GO */
.set Pipet_GO_Sync_ctrl_reg__0__MASK, 0x01
.set Pipet_GO_Sync_ctrl_reg__0__POS, 0
.set Pipet_GO_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Pipet_GO_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Pipet_GO_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Pipet_GO_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Pipet_GO_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Pipet_GO_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Pipet_GO_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Pipet_GO_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Pipet_GO_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Pipet_GO_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Pipet_GO_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Pipet_GO_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Pipet_GO_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Pipet_GO_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Pipet_GO_Sync_ctrl_reg__MASK, 0x01
.set Pipet_GO_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Pipet_GO_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Pipet_GO_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Can_Enable */
.set Can_Enable__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Can_Enable__0__MASK, 0x04
.set Can_Enable__0__PC, CYREG_PRT1_PC2
.set Can_Enable__0__PORT, 1
.set Can_Enable__0__SHIFT, 2
.set Can_Enable__AG, CYREG_PRT1_AG
.set Can_Enable__AMUX, CYREG_PRT1_AMUX
.set Can_Enable__BIE, CYREG_PRT1_BIE
.set Can_Enable__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Can_Enable__BYP, CYREG_PRT1_BYP
.set Can_Enable__CTL, CYREG_PRT1_CTL
.set Can_Enable__DM0, CYREG_PRT1_DM0
.set Can_Enable__DM1, CYREG_PRT1_DM1
.set Can_Enable__DM2, CYREG_PRT1_DM2
.set Can_Enable__DR, CYREG_PRT1_DR
.set Can_Enable__INP_DIS, CYREG_PRT1_INP_DIS
.set Can_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Can_Enable__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Can_Enable__LCD_EN, CYREG_PRT1_LCD_EN
.set Can_Enable__MASK, 0x04
.set Can_Enable__PORT, 1
.set Can_Enable__PRT, CYREG_PRT1_PRT
.set Can_Enable__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Can_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Can_Enable__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Can_Enable__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Can_Enable__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Can_Enable__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Can_Enable__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Can_Enable__PS, CYREG_PRT1_PS
.set Can_Enable__SHIFT, 2
.set Can_Enable__SLW, CYREG_PRT1_SLW

/* Pipet_Step */
.set Pipet_Step__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Pipet_Step__0__MASK, 0x04
.set Pipet_Step__0__PC, CYREG_PRT12_PC2
.set Pipet_Step__0__PORT, 12
.set Pipet_Step__0__SHIFT, 2
.set Pipet_Step__AG, CYREG_PRT12_AG
.set Pipet_Step__BIE, CYREG_PRT12_BIE
.set Pipet_Step__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pipet_Step__BYP, CYREG_PRT12_BYP
.set Pipet_Step__DM0, CYREG_PRT12_DM0
.set Pipet_Step__DM1, CYREG_PRT12_DM1
.set Pipet_Step__DM2, CYREG_PRT12_DM2
.set Pipet_Step__DR, CYREG_PRT12_DR
.set Pipet_Step__INP_DIS, CYREG_PRT12_INP_DIS
.set Pipet_Step__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pipet_Step__MASK, 0x04
.set Pipet_Step__PORT, 12
.set Pipet_Step__PRT, CYREG_PRT12_PRT
.set Pipet_Step__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pipet_Step__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pipet_Step__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pipet_Step__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pipet_Step__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pipet_Step__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pipet_Step__PS, CYREG_PRT12_PS
.set Pipet_Step__SHIFT, 2
.set Pipet_Step__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pipet_Step__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pipet_Step__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pipet_Step__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pipet_Step__SLW, CYREG_PRT12_SLW

/* Pipet_Step_Dist_CounterUDB */
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Pipet_Step_Dist_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Pipet_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Pipet_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* CAN_Standby */
.set CAN_Standby__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CAN_Standby__0__MASK, 0x10
.set CAN_Standby__0__PC, CYREG_PRT6_PC4
.set CAN_Standby__0__PORT, 6
.set CAN_Standby__0__SHIFT, 4
.set CAN_Standby__AG, CYREG_PRT6_AG
.set CAN_Standby__AMUX, CYREG_PRT6_AMUX
.set CAN_Standby__BIE, CYREG_PRT6_BIE
.set CAN_Standby__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CAN_Standby__BYP, CYREG_PRT6_BYP
.set CAN_Standby__CTL, CYREG_PRT6_CTL
.set CAN_Standby__DM0, CYREG_PRT6_DM0
.set CAN_Standby__DM1, CYREG_PRT6_DM1
.set CAN_Standby__DM2, CYREG_PRT6_DM2
.set CAN_Standby__DR, CYREG_PRT6_DR
.set CAN_Standby__INP_DIS, CYREG_PRT6_INP_DIS
.set CAN_Standby__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CAN_Standby__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CAN_Standby__LCD_EN, CYREG_PRT6_LCD_EN
.set CAN_Standby__MASK, 0x10
.set CAN_Standby__PORT, 6
.set CAN_Standby__PRT, CYREG_PRT6_PRT
.set CAN_Standby__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CAN_Standby__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CAN_Standby__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CAN_Standby__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CAN_Standby__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CAN_Standby__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CAN_Standby__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CAN_Standby__PS, CYREG_PRT6_PS
.set CAN_Standby__SHIFT, 4
.set CAN_Standby__SLW, CYREG_PRT6_SLW

/* Pipet_Clock */
.set Pipet_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Pipet_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Pipet_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Pipet_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Pipet_Clock__INDEX, 0x00
.set Pipet_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Pipet_Clock__PM_ACT_MSK, 0x01
.set Pipet_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Pipet_Clock__PM_STBY_MSK, 0x01

/* Z_Axis_Step */
.set Z_Axis_Step__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Z_Axis_Step__0__MASK, 0x04
.set Z_Axis_Step__0__PC, CYREG_PRT0_PC2
.set Z_Axis_Step__0__PORT, 0
.set Z_Axis_Step__0__SHIFT, 2
.set Z_Axis_Step__AG, CYREG_PRT0_AG
.set Z_Axis_Step__AMUX, CYREG_PRT0_AMUX
.set Z_Axis_Step__BIE, CYREG_PRT0_BIE
.set Z_Axis_Step__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Z_Axis_Step__BYP, CYREG_PRT0_BYP
.set Z_Axis_Step__CTL, CYREG_PRT0_CTL
.set Z_Axis_Step__DM0, CYREG_PRT0_DM0
.set Z_Axis_Step__DM1, CYREG_PRT0_DM1
.set Z_Axis_Step__DM2, CYREG_PRT0_DM2
.set Z_Axis_Step__DR, CYREG_PRT0_DR
.set Z_Axis_Step__INP_DIS, CYREG_PRT0_INP_DIS
.set Z_Axis_Step__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Z_Axis_Step__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Z_Axis_Step__LCD_EN, CYREG_PRT0_LCD_EN
.set Z_Axis_Step__MASK, 0x04
.set Z_Axis_Step__PORT, 0
.set Z_Axis_Step__PRT, CYREG_PRT0_PRT
.set Z_Axis_Step__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Z_Axis_Step__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Z_Axis_Step__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Z_Axis_Step__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Z_Axis_Step__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Z_Axis_Step__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Z_Axis_Step__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Z_Axis_Step__PS, CYREG_PRT0_PS
.set Z_Axis_Step__SHIFT, 2
.set Z_Axis_Step__SLW, CYREG_PRT0_SLW

/* Z_Step_Dist_CounterUDB */
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B0_UDB14_A0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B0_UDB14_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B0_UDB14_D0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B0_UDB14_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B0_UDB14_F0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B0_UDB14_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B0_UDB15_A0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B0_UDB15_A1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B0_UDB15_D0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B0_UDB15_D1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B0_UDB15_F0
.set Z_Step_Dist_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B0_UDB15_F1
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Z_Step_Dist_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Z_Step_Dist_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB15_ST

/* Pipet_Enable */
.set Pipet_Enable__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Pipet_Enable__0__MASK, 0x08
.set Pipet_Enable__0__PC, CYREG_PRT12_PC3
.set Pipet_Enable__0__PORT, 12
.set Pipet_Enable__0__SHIFT, 3
.set Pipet_Enable__AG, CYREG_PRT12_AG
.set Pipet_Enable__BIE, CYREG_PRT12_BIE
.set Pipet_Enable__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pipet_Enable__BYP, CYREG_PRT12_BYP
.set Pipet_Enable__DM0, CYREG_PRT12_DM0
.set Pipet_Enable__DM1, CYREG_PRT12_DM1
.set Pipet_Enable__DM2, CYREG_PRT12_DM2
.set Pipet_Enable__DR, CYREG_PRT12_DR
.set Pipet_Enable__INP_DIS, CYREG_PRT12_INP_DIS
.set Pipet_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pipet_Enable__MASK, 0x08
.set Pipet_Enable__PORT, 12
.set Pipet_Enable__PRT, CYREG_PRT12_PRT
.set Pipet_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pipet_Enable__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pipet_Enable__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pipet_Enable__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pipet_Enable__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pipet_Enable__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pipet_Enable__PS, CYREG_PRT12_PS
.set Pipet_Enable__SHIFT, 3
.set Pipet_Enable__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pipet_Enable__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pipet_Enable__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pipet_Enable__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pipet_Enable__SLW, CYREG_PRT12_SLW

/* Z_Axis_Clock */
.set Z_Axis_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Z_Axis_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Z_Axis_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Z_Axis_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Z_Axis_Clock__INDEX, 0x01
.set Z_Axis_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Z_Axis_Clock__PM_ACT_MSK, 0x02
.set Z_Axis_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Z_Axis_Clock__PM_STBY_MSK, 0x02

/* Z_Axis_Power_viDAC8 */
.set Z_Axis_Power_viDAC8__CR0, CYREG_DAC2_CR0
.set Z_Axis_Power_viDAC8__CR1, CYREG_DAC2_CR1
.set Z_Axis_Power_viDAC8__D, CYREG_DAC2_D
.set Z_Axis_Power_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Z_Axis_Power_viDAC8__PM_ACT_MSK, 0x04
.set Z_Axis_Power_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Z_Axis_Power_viDAC8__PM_STBY_MSK, 0x04
.set Z_Axis_Power_viDAC8__STROBE, CYREG_DAC2_STROBE
.set Z_Axis_Power_viDAC8__SW0, CYREG_DAC2_SW0
.set Z_Axis_Power_viDAC8__SW2, CYREG_DAC2_SW2
.set Z_Axis_Power_viDAC8__SW3, CYREG_DAC2_SW3
.set Z_Axis_Power_viDAC8__SW4, CYREG_DAC2_SW4
.set Z_Axis_Power_viDAC8__TR, CYREG_DAC2_TR
.set Z_Axis_Power_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set Z_Axis_Power_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set Z_Axis_Power_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set Z_Axis_Power_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set Z_Axis_Power_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set Z_Axis_Power_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set Z_Axis_Power_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set Z_Axis_Power_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set Z_Axis_Power_viDAC8__TST, CYREG_DAC2_TST

/* Z_Axis_Enable */
.set Z_Axis_Enable__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Z_Axis_Enable__0__MASK, 0x08
.set Z_Axis_Enable__0__PC, CYREG_PRT0_PC3
.set Z_Axis_Enable__0__PORT, 0
.set Z_Axis_Enable__0__SHIFT, 3
.set Z_Axis_Enable__AG, CYREG_PRT0_AG
.set Z_Axis_Enable__AMUX, CYREG_PRT0_AMUX
.set Z_Axis_Enable__BIE, CYREG_PRT0_BIE
.set Z_Axis_Enable__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Z_Axis_Enable__BYP, CYREG_PRT0_BYP
.set Z_Axis_Enable__CTL, CYREG_PRT0_CTL
.set Z_Axis_Enable__DM0, CYREG_PRT0_DM0
.set Z_Axis_Enable__DM1, CYREG_PRT0_DM1
.set Z_Axis_Enable__DM2, CYREG_PRT0_DM2
.set Z_Axis_Enable__DR, CYREG_PRT0_DR
.set Z_Axis_Enable__INP_DIS, CYREG_PRT0_INP_DIS
.set Z_Axis_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Z_Axis_Enable__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Z_Axis_Enable__LCD_EN, CYREG_PRT0_LCD_EN
.set Z_Axis_Enable__MASK, 0x08
.set Z_Axis_Enable__PORT, 0
.set Z_Axis_Enable__PRT, CYREG_PRT0_PRT
.set Z_Axis_Enable__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Z_Axis_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Z_Axis_Enable__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Z_Axis_Enable__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Z_Axis_Enable__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Z_Axis_Enable__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Z_Axis_Enable__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Z_Axis_Enable__PS, CYREG_PRT0_PS
.set Z_Axis_Enable__SHIFT, 3
.set Z_Axis_Enable__SLW, CYREG_PRT0_SLW

/* Z_Motor_Speed_PWMUDB */
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__0__MASK, 0x01
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__0__POS, 0
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__1__MASK, 0x02
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__1__POS, 1
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__2__MASK, 0x04
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__2__POS, 2
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK, 0x87
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Z_Motor_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Z_Motor_Speed_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Pipet_Move_ISR */
.set Pipet_Move_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Pipet_Move_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Pipet_Move_ISR__INTC_MASK, 0x01
.set Pipet_Move_ISR__INTC_NUMBER, 0
.set Pipet_Move_ISR__INTC_PRIOR_NUM, 2
.set Pipet_Move_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Pipet_Move_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Pipet_Move_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pipet_Direction */
.set Pipet_Direction__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Pipet_Direction__0__MASK, 0x04
.set Pipet_Direction__0__PC, CYREG_IO_PC_PRT15_PC2
.set Pipet_Direction__0__PORT, 15
.set Pipet_Direction__0__SHIFT, 2
.set Pipet_Direction__AG, CYREG_PRT15_AG
.set Pipet_Direction__AMUX, CYREG_PRT15_AMUX
.set Pipet_Direction__BIE, CYREG_PRT15_BIE
.set Pipet_Direction__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pipet_Direction__BYP, CYREG_PRT15_BYP
.set Pipet_Direction__CTL, CYREG_PRT15_CTL
.set Pipet_Direction__DM0, CYREG_PRT15_DM0
.set Pipet_Direction__DM1, CYREG_PRT15_DM1
.set Pipet_Direction__DM2, CYREG_PRT15_DM2
.set Pipet_Direction__DR, CYREG_PRT15_DR
.set Pipet_Direction__INP_DIS, CYREG_PRT15_INP_DIS
.set Pipet_Direction__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pipet_Direction__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pipet_Direction__LCD_EN, CYREG_PRT15_LCD_EN
.set Pipet_Direction__MASK, 0x04
.set Pipet_Direction__PORT, 15
.set Pipet_Direction__PRT, CYREG_PRT15_PRT
.set Pipet_Direction__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pipet_Direction__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pipet_Direction__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pipet_Direction__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pipet_Direction__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pipet_Direction__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pipet_Direction__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pipet_Direction__PS, CYREG_PRT15_PS
.set Pipet_Direction__SHIFT, 2
.set Pipet_Direction__SLW, CYREG_PRT15_SLW

/* Pipet_StepSizeA */
.set Pipet_StepSizeA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Pipet_StepSizeA__0__MASK, 0x02
.set Pipet_StepSizeA__0__PC, CYREG_PRT12_PC1
.set Pipet_StepSizeA__0__PORT, 12
.set Pipet_StepSizeA__0__SHIFT, 1
.set Pipet_StepSizeA__AG, CYREG_PRT12_AG
.set Pipet_StepSizeA__BIE, CYREG_PRT12_BIE
.set Pipet_StepSizeA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pipet_StepSizeA__BYP, CYREG_PRT12_BYP
.set Pipet_StepSizeA__DM0, CYREG_PRT12_DM0
.set Pipet_StepSizeA__DM1, CYREG_PRT12_DM1
.set Pipet_StepSizeA__DM2, CYREG_PRT12_DM2
.set Pipet_StepSizeA__DR, CYREG_PRT12_DR
.set Pipet_StepSizeA__INP_DIS, CYREG_PRT12_INP_DIS
.set Pipet_StepSizeA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pipet_StepSizeA__MASK, 0x02
.set Pipet_StepSizeA__PORT, 12
.set Pipet_StepSizeA__PRT, CYREG_PRT12_PRT
.set Pipet_StepSizeA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pipet_StepSizeA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pipet_StepSizeA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pipet_StepSizeA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pipet_StepSizeA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pipet_StepSizeA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pipet_StepSizeA__PS, CYREG_PRT12_PS
.set Pipet_StepSizeA__SHIFT, 1
.set Pipet_StepSizeA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pipet_StepSizeA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pipet_StepSizeA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pipet_StepSizeA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pipet_StepSizeA__SLW, CYREG_PRT12_SLW

/* Pipet_StepSizeB */
.set Pipet_StepSizeB__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Pipet_StepSizeB__0__MASK, 0x01
.set Pipet_StepSizeB__0__PC, CYREG_PRT12_PC0
.set Pipet_StepSizeB__0__PORT, 12
.set Pipet_StepSizeB__0__SHIFT, 0
.set Pipet_StepSizeB__AG, CYREG_PRT12_AG
.set Pipet_StepSizeB__BIE, CYREG_PRT12_BIE
.set Pipet_StepSizeB__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pipet_StepSizeB__BYP, CYREG_PRT12_BYP
.set Pipet_StepSizeB__DM0, CYREG_PRT12_DM0
.set Pipet_StepSizeB__DM1, CYREG_PRT12_DM1
.set Pipet_StepSizeB__DM2, CYREG_PRT12_DM2
.set Pipet_StepSizeB__DR, CYREG_PRT12_DR
.set Pipet_StepSizeB__INP_DIS, CYREG_PRT12_INP_DIS
.set Pipet_StepSizeB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pipet_StepSizeB__MASK, 0x01
.set Pipet_StepSizeB__PORT, 12
.set Pipet_StepSizeB__PRT, CYREG_PRT12_PRT
.set Pipet_StepSizeB__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pipet_StepSizeB__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pipet_StepSizeB__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pipet_StepSizeB__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pipet_StepSizeB__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pipet_StepSizeB__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pipet_StepSizeB__PS, CYREG_PRT12_PS
.set Pipet_StepSizeB__SHIFT, 0
.set Pipet_StepSizeB__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pipet_StepSizeB__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pipet_StepSizeB__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pipet_StepSizeB__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pipet_StepSizeB__SLW, CYREG_PRT12_SLW

/* Z_Axis_Move_ISR */
.set Z_Axis_Move_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Z_Axis_Move_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Z_Axis_Move_ISR__INTC_MASK, 0x04
.set Z_Axis_Move_ISR__INTC_NUMBER, 2
.set Z_Axis_Move_ISR__INTC_PRIOR_NUM, 2
.set Z_Axis_Move_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Z_Axis_Move_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Z_Axis_Move_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pipet_Axis_Power_viDAC8 */
.set Pipet_Axis_Power_viDAC8__CR0, CYREG_DAC1_CR0
.set Pipet_Axis_Power_viDAC8__CR1, CYREG_DAC1_CR1
.set Pipet_Axis_Power_viDAC8__D, CYREG_DAC1_D
.set Pipet_Axis_Power_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Pipet_Axis_Power_viDAC8__PM_ACT_MSK, 0x02
.set Pipet_Axis_Power_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Pipet_Axis_Power_viDAC8__PM_STBY_MSK, 0x02
.set Pipet_Axis_Power_viDAC8__STROBE, CYREG_DAC1_STROBE
.set Pipet_Axis_Power_viDAC8__SW0, CYREG_DAC1_SW0
.set Pipet_Axis_Power_viDAC8__SW2, CYREG_DAC1_SW2
.set Pipet_Axis_Power_viDAC8__SW3, CYREG_DAC1_SW3
.set Pipet_Axis_Power_viDAC8__SW4, CYREG_DAC1_SW4
.set Pipet_Axis_Power_viDAC8__TR, CYREG_DAC1_TR
.set Pipet_Axis_Power_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set Pipet_Axis_Power_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set Pipet_Axis_Power_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set Pipet_Axis_Power_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set Pipet_Axis_Power_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set Pipet_Axis_Power_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set Pipet_Axis_Power_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set Pipet_Axis_Power_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set Pipet_Axis_Power_viDAC8__TST, CYREG_DAC1_TST

/* Pipet_Bumper_ISR */
.set Pipet_Bumper_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Pipet_Bumper_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Pipet_Bumper_ISR__INTC_MASK, 0x200
.set Pipet_Bumper_ISR__INTC_NUMBER, 9
.set Pipet_Bumper_ISR__INTC_PRIOR_NUM, 1
.set Pipet_Bumper_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set Pipet_Bumper_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Pipet_Bumper_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pipet_CurrentRef */
.set Pipet_CurrentRef__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Pipet_CurrentRef__0__MASK, 0x08
.set Pipet_CurrentRef__0__PC, CYREG_IO_PC_PRT15_PC3
.set Pipet_CurrentRef__0__PORT, 15
.set Pipet_CurrentRef__0__SHIFT, 3
.set Pipet_CurrentRef__AG, CYREG_PRT15_AG
.set Pipet_CurrentRef__AMUX, CYREG_PRT15_AMUX
.set Pipet_CurrentRef__BIE, CYREG_PRT15_BIE
.set Pipet_CurrentRef__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pipet_CurrentRef__BYP, CYREG_PRT15_BYP
.set Pipet_CurrentRef__CTL, CYREG_PRT15_CTL
.set Pipet_CurrentRef__DM0, CYREG_PRT15_DM0
.set Pipet_CurrentRef__DM1, CYREG_PRT15_DM1
.set Pipet_CurrentRef__DM2, CYREG_PRT15_DM2
.set Pipet_CurrentRef__DR, CYREG_PRT15_DR
.set Pipet_CurrentRef__INP_DIS, CYREG_PRT15_INP_DIS
.set Pipet_CurrentRef__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pipet_CurrentRef__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pipet_CurrentRef__LCD_EN, CYREG_PRT15_LCD_EN
.set Pipet_CurrentRef__MASK, 0x08
.set Pipet_CurrentRef__PORT, 15
.set Pipet_CurrentRef__PRT, CYREG_PRT15_PRT
.set Pipet_CurrentRef__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pipet_CurrentRef__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pipet_CurrentRef__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pipet_CurrentRef__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pipet_CurrentRef__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pipet_CurrentRef__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pipet_CurrentRef__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pipet_CurrentRef__PS, CYREG_PRT15_PS
.set Pipet_CurrentRef__SHIFT, 3
.set Pipet_CurrentRef__SLW, CYREG_PRT15_SLW

/* Z_Axis_Direction */
.set Z_Axis_Direction__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Z_Axis_Direction__0__MASK, 0x01
.set Z_Axis_Direction__0__PC, CYREG_PRT0_PC0
.set Z_Axis_Direction__0__PORT, 0
.set Z_Axis_Direction__0__SHIFT, 0
.set Z_Axis_Direction__AG, CYREG_PRT0_AG
.set Z_Axis_Direction__AMUX, CYREG_PRT0_AMUX
.set Z_Axis_Direction__BIE, CYREG_PRT0_BIE
.set Z_Axis_Direction__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Z_Axis_Direction__BYP, CYREG_PRT0_BYP
.set Z_Axis_Direction__CTL, CYREG_PRT0_CTL
.set Z_Axis_Direction__DM0, CYREG_PRT0_DM0
.set Z_Axis_Direction__DM1, CYREG_PRT0_DM1
.set Z_Axis_Direction__DM2, CYREG_PRT0_DM2
.set Z_Axis_Direction__DR, CYREG_PRT0_DR
.set Z_Axis_Direction__INP_DIS, CYREG_PRT0_INP_DIS
.set Z_Axis_Direction__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Z_Axis_Direction__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Z_Axis_Direction__LCD_EN, CYREG_PRT0_LCD_EN
.set Z_Axis_Direction__MASK, 0x01
.set Z_Axis_Direction__PORT, 0
.set Z_Axis_Direction__PRT, CYREG_PRT0_PRT
.set Z_Axis_Direction__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Z_Axis_Direction__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Z_Axis_Direction__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Z_Axis_Direction__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Z_Axis_Direction__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Z_Axis_Direction__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Z_Axis_Direction__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Z_Axis_Direction__PS, CYREG_PRT0_PS
.set Z_Axis_Direction__SHIFT, 0
.set Z_Axis_Direction__SLW, CYREG_PRT0_SLW

/* Z_Axis_StepSizeA */
.set Z_Axis_StepSizeA__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Z_Axis_StepSizeA__0__MASK, 0x02
.set Z_Axis_StepSizeA__0__PC, CYREG_PRT4_PC1
.set Z_Axis_StepSizeA__0__PORT, 4
.set Z_Axis_StepSizeA__0__SHIFT, 1
.set Z_Axis_StepSizeA__AG, CYREG_PRT4_AG
.set Z_Axis_StepSizeA__AMUX, CYREG_PRT4_AMUX
.set Z_Axis_StepSizeA__BIE, CYREG_PRT4_BIE
.set Z_Axis_StepSizeA__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Z_Axis_StepSizeA__BYP, CYREG_PRT4_BYP
.set Z_Axis_StepSizeA__CTL, CYREG_PRT4_CTL
.set Z_Axis_StepSizeA__DM0, CYREG_PRT4_DM0
.set Z_Axis_StepSizeA__DM1, CYREG_PRT4_DM1
.set Z_Axis_StepSizeA__DM2, CYREG_PRT4_DM2
.set Z_Axis_StepSizeA__DR, CYREG_PRT4_DR
.set Z_Axis_StepSizeA__INP_DIS, CYREG_PRT4_INP_DIS
.set Z_Axis_StepSizeA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Z_Axis_StepSizeA__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Z_Axis_StepSizeA__LCD_EN, CYREG_PRT4_LCD_EN
.set Z_Axis_StepSizeA__MASK, 0x02
.set Z_Axis_StepSizeA__PORT, 4
.set Z_Axis_StepSizeA__PRT, CYREG_PRT4_PRT
.set Z_Axis_StepSizeA__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Z_Axis_StepSizeA__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Z_Axis_StepSizeA__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Z_Axis_StepSizeA__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Z_Axis_StepSizeA__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Z_Axis_StepSizeA__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Z_Axis_StepSizeA__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Z_Axis_StepSizeA__PS, CYREG_PRT4_PS
.set Z_Axis_StepSizeA__SHIFT, 1
.set Z_Axis_StepSizeA__SLW, CYREG_PRT4_SLW

/* Z_Axis_StepSizeB */
.set Z_Axis_StepSizeB__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Z_Axis_StepSizeB__0__MASK, 0x01
.set Z_Axis_StepSizeB__0__PC, CYREG_PRT4_PC0
.set Z_Axis_StepSizeB__0__PORT, 4
.set Z_Axis_StepSizeB__0__SHIFT, 0
.set Z_Axis_StepSizeB__AG, CYREG_PRT4_AG
.set Z_Axis_StepSizeB__AMUX, CYREG_PRT4_AMUX
.set Z_Axis_StepSizeB__BIE, CYREG_PRT4_BIE
.set Z_Axis_StepSizeB__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Z_Axis_StepSizeB__BYP, CYREG_PRT4_BYP
.set Z_Axis_StepSizeB__CTL, CYREG_PRT4_CTL
.set Z_Axis_StepSizeB__DM0, CYREG_PRT4_DM0
.set Z_Axis_StepSizeB__DM1, CYREG_PRT4_DM1
.set Z_Axis_StepSizeB__DM2, CYREG_PRT4_DM2
.set Z_Axis_StepSizeB__DR, CYREG_PRT4_DR
.set Z_Axis_StepSizeB__INP_DIS, CYREG_PRT4_INP_DIS
.set Z_Axis_StepSizeB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Z_Axis_StepSizeB__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Z_Axis_StepSizeB__LCD_EN, CYREG_PRT4_LCD_EN
.set Z_Axis_StepSizeB__MASK, 0x01
.set Z_Axis_StepSizeB__PORT, 4
.set Z_Axis_StepSizeB__PRT, CYREG_PRT4_PRT
.set Z_Axis_StepSizeB__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Z_Axis_StepSizeB__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Z_Axis_StepSizeB__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Z_Axis_StepSizeB__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Z_Axis_StepSizeB__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Z_Axis_StepSizeB__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Z_Axis_StepSizeB__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Z_Axis_StepSizeB__PS, CYREG_PRT4_PS
.set Z_Axis_StepSizeB__SHIFT, 0
.set Z_Axis_StepSizeB__SLW, CYREG_PRT4_SLW

/* Pipet_Bumper_Port */
.set Pipet_Bumper_Port__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set Pipet_Bumper_Port__0__MASK, 0x01
.set Pipet_Bumper_Port__0__PC, CYREG_PRT5_PC0
.set Pipet_Bumper_Port__0__PORT, 5
.set Pipet_Bumper_Port__0__SHIFT, 0
.set Pipet_Bumper_Port__1__INTTYPE, CYREG_PICU5_INTTYPE1
.set Pipet_Bumper_Port__1__MASK, 0x02
.set Pipet_Bumper_Port__1__PC, CYREG_PRT5_PC1
.set Pipet_Bumper_Port__1__PORT, 5
.set Pipet_Bumper_Port__1__SHIFT, 1
.set Pipet_Bumper_Port__AG, CYREG_PRT5_AG
.set Pipet_Bumper_Port__AMUX, CYREG_PRT5_AMUX
.set Pipet_Bumper_Port__BIE, CYREG_PRT5_BIE
.set Pipet_Bumper_Port__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pipet_Bumper_Port__BYP, CYREG_PRT5_BYP
.set Pipet_Bumper_Port__CTL, CYREG_PRT5_CTL
.set Pipet_Bumper_Port__DM0, CYREG_PRT5_DM0
.set Pipet_Bumper_Port__DM1, CYREG_PRT5_DM1
.set Pipet_Bumper_Port__DM2, CYREG_PRT5_DM2
.set Pipet_Bumper_Port__DR, CYREG_PRT5_DR
.set Pipet_Bumper_Port__Empty__INTTYPE, CYREG_PICU5_INTTYPE1
.set Pipet_Bumper_Port__Empty__MASK, 0x02
.set Pipet_Bumper_Port__Empty__PC, CYREG_PRT5_PC1
.set Pipet_Bumper_Port__Empty__PORT, 5
.set Pipet_Bumper_Port__Empty__SHIFT, 1
.set Pipet_Bumper_Port__Fill__INTTYPE, CYREG_PICU5_INTTYPE0
.set Pipet_Bumper_Port__Fill__MASK, 0x01
.set Pipet_Bumper_Port__Fill__PC, CYREG_PRT5_PC0
.set Pipet_Bumper_Port__Fill__PORT, 5
.set Pipet_Bumper_Port__Fill__SHIFT, 0
.set Pipet_Bumper_Port__INP_DIS, CYREG_PRT5_INP_DIS
.set Pipet_Bumper_Port__INTSTAT, CYREG_PICU5_INTSTAT
.set Pipet_Bumper_Port__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pipet_Bumper_Port__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pipet_Bumper_Port__LCD_EN, CYREG_PRT5_LCD_EN
.set Pipet_Bumper_Port__MASK, 0x03
.set Pipet_Bumper_Port__PORT, 5
.set Pipet_Bumper_Port__PRT, CYREG_PRT5_PRT
.set Pipet_Bumper_Port__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pipet_Bumper_Port__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pipet_Bumper_Port__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pipet_Bumper_Port__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pipet_Bumper_Port__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pipet_Bumper_Port__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pipet_Bumper_Port__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pipet_Bumper_Port__PS, CYREG_PRT5_PS
.set Pipet_Bumper_Port__SHIFT, 0
.set Pipet_Bumper_Port__SLW, CYREG_PRT5_SLW
.set Pipet_Bumper_Port__SNAP, CYREG_PICU5_SNAP

/* Pipet_Motor_Speed_PWMUDB */
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__0__MASK, 0x01
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__0__POS, 0
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__1__MASK, 0x02
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__1__POS, 1
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__2__MASK, 0x04
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__2__POS, 2
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK, 0x87
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Pipet_Motor_Speed_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Pipet_Motor_Speed_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* Z_Axis_Bumper_ISR */
.set Z_Axis_Bumper_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Z_Axis_Bumper_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Z_Axis_Bumper_ISR__INTC_MASK, 0x02
.set Z_Axis_Bumper_ISR__INTC_NUMBER, 1
.set Z_Axis_Bumper_ISR__INTC_PRIOR_NUM, 1
.set Z_Axis_Bumper_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Z_Axis_Bumper_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Z_Axis_Bumper_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Z_Axis_CurrentRef */
.set Z_Axis_CurrentRef__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Z_Axis_CurrentRef__0__MASK, 0x02
.set Z_Axis_CurrentRef__0__PC, CYREG_PRT0_PC1
.set Z_Axis_CurrentRef__0__PORT, 0
.set Z_Axis_CurrentRef__0__SHIFT, 1
.set Z_Axis_CurrentRef__AG, CYREG_PRT0_AG
.set Z_Axis_CurrentRef__AMUX, CYREG_PRT0_AMUX
.set Z_Axis_CurrentRef__BIE, CYREG_PRT0_BIE
.set Z_Axis_CurrentRef__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Z_Axis_CurrentRef__BYP, CYREG_PRT0_BYP
.set Z_Axis_CurrentRef__CTL, CYREG_PRT0_CTL
.set Z_Axis_CurrentRef__DM0, CYREG_PRT0_DM0
.set Z_Axis_CurrentRef__DM1, CYREG_PRT0_DM1
.set Z_Axis_CurrentRef__DM2, CYREG_PRT0_DM2
.set Z_Axis_CurrentRef__DR, CYREG_PRT0_DR
.set Z_Axis_CurrentRef__INP_DIS, CYREG_PRT0_INP_DIS
.set Z_Axis_CurrentRef__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Z_Axis_CurrentRef__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Z_Axis_CurrentRef__LCD_EN, CYREG_PRT0_LCD_EN
.set Z_Axis_CurrentRef__MASK, 0x02
.set Z_Axis_CurrentRef__PORT, 0
.set Z_Axis_CurrentRef__PRT, CYREG_PRT0_PRT
.set Z_Axis_CurrentRef__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Z_Axis_CurrentRef__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Z_Axis_CurrentRef__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Z_Axis_CurrentRef__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Z_Axis_CurrentRef__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Z_Axis_CurrentRef__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Z_Axis_CurrentRef__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Z_Axis_CurrentRef__PS, CYREG_PRT0_PS
.set Z_Axis_CurrentRef__SHIFT, 1
.set Z_Axis_CurrentRef__SLW, CYREG_PRT0_SLW

/* Z_Axis_Bumper_Port */
.set Z_Axis_Bumper_Port__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Z_Axis_Bumper_Port__0__MASK, 0x01
.set Z_Axis_Bumper_Port__0__PC, CYREG_PRT3_PC0
.set Z_Axis_Bumper_Port__0__PORT, 3
.set Z_Axis_Bumper_Port__0__SHIFT, 0
.set Z_Axis_Bumper_Port__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set Z_Axis_Bumper_Port__1__MASK, 0x02
.set Z_Axis_Bumper_Port__1__PC, CYREG_PRT3_PC1
.set Z_Axis_Bumper_Port__1__PORT, 3
.set Z_Axis_Bumper_Port__1__SHIFT, 1
.set Z_Axis_Bumper_Port__AG, CYREG_PRT3_AG
.set Z_Axis_Bumper_Port__AMUX, CYREG_PRT3_AMUX
.set Z_Axis_Bumper_Port__BIE, CYREG_PRT3_BIE
.set Z_Axis_Bumper_Port__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Z_Axis_Bumper_Port__BYP, CYREG_PRT3_BYP
.set Z_Axis_Bumper_Port__CTL, CYREG_PRT3_CTL
.set Z_Axis_Bumper_Port__DM0, CYREG_PRT3_DM0
.set Z_Axis_Bumper_Port__DM1, CYREG_PRT3_DM1
.set Z_Axis_Bumper_Port__DM2, CYREG_PRT3_DM2
.set Z_Axis_Bumper_Port__Down_Limit__INTTYPE, CYREG_PICU3_INTTYPE1
.set Z_Axis_Bumper_Port__Down_Limit__MASK, 0x02
.set Z_Axis_Bumper_Port__Down_Limit__PC, CYREG_PRT3_PC1
.set Z_Axis_Bumper_Port__Down_Limit__PORT, 3
.set Z_Axis_Bumper_Port__Down_Limit__SHIFT, 1
.set Z_Axis_Bumper_Port__DR, CYREG_PRT3_DR
.set Z_Axis_Bumper_Port__INP_DIS, CYREG_PRT3_INP_DIS
.set Z_Axis_Bumper_Port__INTSTAT, CYREG_PICU3_INTSTAT
.set Z_Axis_Bumper_Port__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Z_Axis_Bumper_Port__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Z_Axis_Bumper_Port__LCD_EN, CYREG_PRT3_LCD_EN
.set Z_Axis_Bumper_Port__MASK, 0x03
.set Z_Axis_Bumper_Port__PORT, 3
.set Z_Axis_Bumper_Port__PRT, CYREG_PRT3_PRT
.set Z_Axis_Bumper_Port__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Z_Axis_Bumper_Port__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Z_Axis_Bumper_Port__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Z_Axis_Bumper_Port__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Z_Axis_Bumper_Port__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Z_Axis_Bumper_Port__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Z_Axis_Bumper_Port__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Z_Axis_Bumper_Port__PS, CYREG_PRT3_PS
.set Z_Axis_Bumper_Port__SHIFT, 0
.set Z_Axis_Bumper_Port__SLW, CYREG_PRT3_SLW
.set Z_Axis_Bumper_Port__SNAP, CYREG_PICU3_SNAP
.set Z_Axis_Bumper_Port__Up_Limit__INTTYPE, CYREG_PICU3_INTTYPE0
.set Z_Axis_Bumper_Port__Up_Limit__MASK, 0x01
.set Z_Axis_Bumper_Port__Up_Limit__PC, CYREG_PRT3_PC0
.set Z_Axis_Bumper_Port__Up_Limit__PORT, 3
.set Z_Axis_Bumper_Port__Up_Limit__SHIFT, 0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5500
.set CYDEV_VDDD_MV, 5500
.set CYDEV_VDDIO0_MV, 5500
.set CYDEV_VDDIO1_MV, 5500
.set CYDEV_VDDIO2_MV, 5500
.set CYDEV_VDDIO3_MV, 5500
.set CYDEV_VIO0_MV, 5500
.set CYDEV_VIO1_MV, 5500
.set CYDEV_VIO2_MV, 5500
.set CYDEV_VIO3_MV, 5500
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
