0.7
2020.2
Nov 18 2020
09:47:47
D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/include.v,1649487217,verilog,,,,,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/neuralNetwork/Tut-5/src/fpga/rtl/include.v,1649487217,verilog,,,,,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Layer_1.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Layer_2.v,,Layer_1,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Layer_2.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Layer_3.v,,Layer_2,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Layer_3.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Layer_4.v,,Layer_3,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Layer_4.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Sig_ROM.v,,Layer_4,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Sig_ROM.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Weight_Memory.v,,Sig_ROM,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/Weight_Memory.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/axi_lite_wrapper.v,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/include.v,Weight_Memory,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/axi_lite_wrapper.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/maxFinder.v,,axi_lite_wrapper,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/include.v,1649487217,verilog,,,,,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/maxFinder.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/neuron.v,,maxFinder,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/neuron.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/relu.v,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/include.v,neuron,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/relu.v,1649487217,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/zynet.v,,ReLU,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/zynet.v,1650271306,verilog,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/tb/top_sim.v,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/include.v,zyNet,,,,,,,,
D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/tb/top_sim.v,1657596650,verilog,,,D:/Final_Year_Prject/Codes/8th Sem/parallel/Tut-5/src/fpga/rtl/include.v,top_sim,,,,,,,,
