

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_46_1'
================================================================
* Date:           Sun Apr 10 01:24:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.345 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      258|  20.000 ns|  2.580 us|    2|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_46_1  |        0|      256|         3|          1|          1|  0 ~ 255|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%overflow_4 = alloca i32 1"   --->   Operation 6 'alloca' 'overflow_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%numOfOutputNeurons_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numOfOutputNeurons"   --->   Operation 8 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %overflow_4"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [HLS_Project/neural_layer.cpp:46]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln46 = icmp_eq  i8 %i_2, i8 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:46]   --->   Operation 14 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [HLS_Project/neural_layer.cpp:46]   --->   Operation 16 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv, void %._crit_edge871.loopexit.exitStub" [HLS_Project/neural_layer.cpp:46]   --->   Operation 17 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %i_2" [HLS_Project/neural_layer.cpp:47]   --->   Operation 18 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln47"   --->   Operation 19 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr"   --->   Operation 20 'load' 'lhs' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %i_3, i8 %i" [HLS_Project/neural_layer.cpp:46]   --->   Operation 21 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr"   --->   Operation 22 'load' 'lhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%overflow_4_load = load i8 %overflow_4"   --->   Operation 37 'load' 'overflow_4_load' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %overflow_4_out, i8 %overflow_4_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.34>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%overflow_4_load_1 = load i8 %overflow_4"   --->   Operation 23 'load' 'overflow_4_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_394" [HLS_Project/neural_layer.cpp:44]   --->   Operation 24 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %lhs, i16 2816"   --->   Operation 25 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i16 %lhs"   --->   Operation 26 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.07ns)   --->   "%ret_V = add i17 %zext_ln1246, i17 128256"   --->   Operation 27 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %overflow_4_load_1, i8 0"   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1547 = sext i16 %shl_ln"   --->   Operation 29 'sext' 'sext_ln1547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.43ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i17 %ret_V, i17 %sext_ln1547"   --->   Operation 30 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%overflow = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %ret_V, i32 8, i32 15"   --->   Operation 31 'partselect' 'overflow' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%and_ln1547 = and i1 %icmp_ln1547, i1 %icmp_ln1547_1"   --->   Operation 32 'and' 'and_ln1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%overflow_1 = select i1 %and_ln1547, i8 %overflow, i8 %overflow_4_load_1"   --->   Operation 33 'select' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.24ns) (out node of the LUT)   --->   "%overflow_2 = select i1 %icmp_ln1547, i8 %overflow_1, i8 %overflow_4_load_1"   --->   Operation 34 'select' 'overflow_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln1547 = store i8 %overflow_2, i8 %overflow_4"   --->   Operation 35 'store' 'store_ln1547' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', HLS_Project/neural_layer.cpp:46) on local variable 'i' [11]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:46) [15]  (1.92 ns)
	'store' operation ('store_ln46', HLS_Project/neural_layer.cpp:46) of variable 'i', HLS_Project/neural_layer.cpp:46 on local variable 'i' [33]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_V' [22]  (3.25 ns)

 <State 3>: 7.34ns
The critical path consists of the following:
	'add' operation ('ret.V') [25]  (2.08 ns)
	'icmp' operation ('icmp_ln1547_1') [28]  (2.43 ns)
	'and' operation ('and_ln1547') [30]  (0 ns)
	'select' operation ('overflow') [31]  (0 ns)
	'select' operation ('overflow') [32]  (1.25 ns)
	'store' operation ('store_ln1547') of variable 'overflow' on local variable 'i_op' [34]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
