# ALU
Data input : 4 bit
Dual data input port
Operation line : 3 bit
Output : 8 bit

RTL design : Verilog HDL
Testbrnch Verification : SystemVerilog

#RTL DESIGN

![alu_rtl](https://github.com/arpitpaul/ALU/assets/111978808/91551757-de8f-4108-8b85-6d78bc1c0702)

#RTL VERIFICATION

![alu_time](https://github.com/arpitpaul/ALU/assets/111978808/f929fa5a-dbca-43e0-afe1-fe514642fba8)

#SCOREBOARD

![alu_tcl](https://github.com/arpitpaul/ALU/assets/111978808/668147d3-ca32-42c2-8146-7f7207126d50)

