Classic Timing Analyzer report for Kmeans_ControlCentroidInitialize
Fri Feb 10 20:07:51 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+--------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From               ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.665 ns                         ; reg1[2]            ; s_blockState[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.642 ns                         ; s_addrRam[2]       ; addr_Ram[2]     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.309 ns                         ; reg1[9]            ; s_blockState[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 308.36 MHz ( period = 3.243 ns ) ; s_countCentroid[0] ; s_blockState[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                    ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 308.36 MHz ( period = 3.243 ns )               ; s_countCentroid[0] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; 314.86 MHz ( period = 3.176 ns )               ; s_countCentroid[1] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 321.96 MHz ( period = 3.106 ns )               ; s_countCentroid[2] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; 343.88 MHz ( period = 2.908 ns )               ; s_countCentroid[3] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; s_countCentroid[4] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 2.685 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; s_countCentroid[0] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 2.640 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; s_countCentroid[0] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 2.640 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; s_countCentroid[1] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 2.573 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; s_countCentroid[1] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 2.573 ns                ;
; N/A   ; 368.05 MHz ( period = 2.717 ns )               ; s_countCentroid[2] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 2.503 ns                ;
; N/A   ; 368.05 MHz ( period = 2.717 ns )               ; s_countCentroid[2] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 2.503 ns                ;
; N/A   ; 384.02 MHz ( period = 2.604 ns )               ; s_countCentroid[5] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; 392.16 MHz ( period = 2.550 ns )               ; state.READDATA     ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; s_countCentroid[6] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; 396.98 MHz ( period = 2.519 ns )               ; s_countCentroid[3] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 396.98 MHz ( period = 2.519 ns )               ; s_countCentroid[3] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; s_countCentroid[4] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; s_countCentroid[4] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; 404.86 MHz ( period = 2.470 ns )               ; s_countCentroid[7] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 2.256 ns                ;
; N/A   ; 413.05 MHz ( period = 2.421 ns )               ; s_countCentroid[8] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 2.207 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.IDLE         ; state_fut.IDLE     ; clk        ; clk      ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[5] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[5] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[6] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[6] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state_fut.READDATA ; state.READDATA     ; clk        ; clk      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[7] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[7] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[8] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[8] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[9] ; s_blockState[1]    ; clk        ; clk      ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state_fut.RESET    ; state.RESET        ; clk        ; clk      ; None                        ; None                      ; 0.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[6] ; clk        ; clk      ; None                        ; None                      ; 0.731 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[9] ; clk        ; clk      ; None                        ; None                      ; 0.731 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[7] ; clk        ; clk      ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[8] ; clk        ; clk      ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[5] ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.READDATA     ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.READDATA     ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[3]       ; clk        ; clk      ; None                        ; None                      ; 0.639 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[8]       ; clk        ; clk      ; None                        ; None                      ; 0.639 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[5]       ; clk        ; clk      ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[6]       ; clk        ; clk      ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[1] ; clk        ; clk      ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[4] ; clk        ; clk      ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[1]       ; clk        ; clk      ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[4]       ; clk        ; clk      ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[7]       ; clk        ; clk      ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[0] ; clk        ; clk      ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[2]       ; clk        ; clk      ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[2] ; clk        ; clk      ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_countCentroid[3] ; clk        ; clk      ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[0]       ; clk        ; clk      ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.RESET        ; s_addrRam[9]       ; clk        ; clk      ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[9] ; s_blockState[0]    ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[9] ; s_blockState[2]    ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.IDLE         ; state_fut.READDATA ; clk        ; clk      ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state_fut.IDLE     ; state.IDLE         ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[5] ; s_addrRam[5]       ; clk        ; clk      ; None                        ; None                      ; 1.016 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[6] ; s_addrRam[6]       ; clk        ; clk      ; None                        ; None                      ; 1.015 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[7] ; s_addrRam[7]       ; clk        ; clk      ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[9] ; s_addrRam[9]       ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[8] ; s_addrRam[8]       ; clk        ; clk      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[2] ; s_addrRam[2]       ; clk        ; clk      ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[1] ; s_addrRam[1]       ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[4] ; s_addrRam[4]       ; clk        ; clk      ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[0] ; s_addrRam[0]       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; s_countCentroid[3] ; s_addrRam[3]       ; clk        ; clk      ; None                        ; None                      ; 0.669 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; tsu                                                                                              ;
+-------+--------------+------------+------------------------------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                 ; To Clock ;
+-------+--------------+------------+------------------------------+--------------------+----------+
; N/A   ; None         ; 6.665 ns   ; reg1[2]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 6.276 ns   ; reg1[2]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 6.276 ns   ; reg1[2]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 6.178 ns   ; reg1[1]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 5.789 ns   ; reg1[1]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 5.789 ns   ; reg1[1]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 5.744 ns   ; reg1[5]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 5.690 ns   ; reg1[0]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 5.536 ns   ; reg1[4]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 5.420 ns   ; reg1[3]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 5.392 ns   ; reg1[6]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 5.355 ns   ; reg1[7]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 5.355 ns   ; reg1[5]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 5.355 ns   ; reg1[5]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 5.301 ns   ; reg1[0]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 5.301 ns   ; reg1[0]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 5.147 ns   ; reg1[4]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 5.147 ns   ; reg1[4]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 5.031 ns   ; reg1[3]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 5.031 ns   ; reg1[3]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 5.003 ns   ; reg1[6]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 5.003 ns   ; reg1[6]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 4.966 ns   ; reg1[7]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 4.966 ns   ; reg1[7]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 4.439 ns   ; count_Centroid[5]            ; s_countCentroid[5] ; clk      ;
; N/A   ; None         ; 4.296 ns   ; en_ControlCentroidInitialize ; state_fut.IDLE     ; clk      ;
; N/A   ; None         ; 4.177 ns   ; count_Centroid[2]            ; s_countCentroid[2] ; clk      ;
; N/A   ; None         ; 4.116 ns   ; count_Centroid[6]            ; s_countCentroid[6] ; clk      ;
; N/A   ; None         ; 4.068 ns   ; count_Centroid[0]            ; s_countCentroid[0] ; clk      ;
; N/A   ; None         ; 3.905 ns   ; en_ControlCentroidInitialize ; state_fut.READDATA ; clk      ;
; N/A   ; None         ; 3.679 ns   ; count_Centroid[3]            ; s_countCentroid[3] ; clk      ;
; N/A   ; None         ; 3.585 ns   ; count_Centroid[4]            ; s_countCentroid[4] ; clk      ;
; N/A   ; None         ; 3.524 ns   ; count_Centroid[8]            ; s_countCentroid[8] ; clk      ;
; N/A   ; None         ; 3.524 ns   ; count_Centroid[1]            ; s_countCentroid[1] ; clk      ;
; N/A   ; None         ; 3.430 ns   ; count_Centroid[9]            ; s_countCentroid[9] ; clk      ;
; N/A   ; None         ; 3.285 ns   ; count_Centroid[7]            ; s_countCentroid[7] ; clk      ;
; N/A   ; None         ; 0.750 ns   ; reg1[8]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; 0.361 ns   ; reg1[8]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; 0.361 ns   ; reg1[8]                      ; s_blockState[2]    ; clk      ;
; N/A   ; None         ; 0.310 ns   ; reg1[9]                      ; s_blockState[1]    ; clk      ;
; N/A   ; None         ; -0.079 ns  ; reg1[9]                      ; s_blockState[0]    ; clk      ;
; N/A   ; None         ; -0.079 ns  ; reg1[9]                      ; s_blockState[2]    ; clk      ;
+-------+--------------+------------+------------------------------+--------------------+----------+


+------------------------------------------------------------------------------------------+
; tco                                                                                      ;
+-------+--------------+------------+--------------------+--------------------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To                 ; From Clock ;
+-------+--------------+------------+--------------------+--------------------+------------+
; N/A   ; None         ; 7.642 ns   ; s_addrRam[2]       ; addr_Ram[2]        ; clk        ;
; N/A   ; None         ; 7.143 ns   ; s_addrRam[4]       ; addr_Ram[4]        ; clk        ;
; N/A   ; None         ; 7.044 ns   ; s_addrRam[8]       ; addr_Ram[8]        ; clk        ;
; N/A   ; None         ; 7.041 ns   ; s_addrRam[7]       ; addr_Ram[7]        ; clk        ;
; N/A   ; None         ; 7.039 ns   ; s_addrRam[6]       ; addr_Ram[6]        ; clk        ;
; N/A   ; None         ; 6.869 ns   ; s_addrRam[5]       ; addr_Ram[5]        ; clk        ;
; N/A   ; None         ; 6.854 ns   ; s_countCentroid[6] ; o_countCentroid[6] ; clk        ;
; N/A   ; None         ; 6.851 ns   ; s_countCentroid[4] ; o_countCentroid[4] ; clk        ;
; N/A   ; None         ; 6.847 ns   ; s_countCentroid[5] ; o_countCentroid[5] ; clk        ;
; N/A   ; None         ; 6.842 ns   ; s_countCentroid[8] ; o_countCentroid[8] ; clk        ;
; N/A   ; None         ; 6.842 ns   ; s_countCentroid[0] ; o_countCentroid[0] ; clk        ;
; N/A   ; None         ; 6.839 ns   ; s_blockState[2]    ; next_State[2]      ; clk        ;
; N/A   ; None         ; 6.836 ns   ; s_addrRam[1]       ; addr_Ram[1]        ; clk        ;
; N/A   ; None         ; 6.830 ns   ; s_blockState[0]    ; next_State[0]      ; clk        ;
; N/A   ; None         ; 6.623 ns   ; s_countCentroid[2] ; o_countCentroid[2] ; clk        ;
; N/A   ; None         ; 6.614 ns   ; s_countCentroid[7] ; o_countCentroid[7] ; clk        ;
; N/A   ; None         ; 6.608 ns   ; s_addrRam[0]       ; addr_Ram[0]        ; clk        ;
; N/A   ; None         ; 6.607 ns   ; s_blockState[1]    ; next_State[1]      ; clk        ;
; N/A   ; None         ; 6.588 ns   ; s_addrRam[9]       ; addr_Ram[9]        ; clk        ;
; N/A   ; None         ; 6.582 ns   ; s_addrRam[3]       ; addr_Ram[3]        ; clk        ;
; N/A   ; None         ; 6.572 ns   ; s_countCentroid[9] ; o_countCentroid[9] ; clk        ;
; N/A   ; None         ; 6.387 ns   ; s_countCentroid[3] ; o_countCentroid[3] ; clk        ;
; N/A   ; None         ; 6.377 ns   ; s_countCentroid[1] ; o_countCentroid[1] ; clk        ;
+-------+--------------+------------+--------------------+--------------------+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+------------------------------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                 ; To Clock ;
+---------------+-------------+-----------+------------------------------+--------------------+----------+
; N/A           ; None        ; 0.309 ns  ; reg1[9]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; 0.309 ns  ; reg1[9]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -0.080 ns ; reg1[9]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -0.131 ns ; reg1[8]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -0.131 ns ; reg1[8]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -0.520 ns ; reg1[8]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -3.055 ns ; count_Centroid[7]            ; s_countCentroid[7] ; clk      ;
; N/A           ; None        ; -3.200 ns ; count_Centroid[9]            ; s_countCentroid[9] ; clk      ;
; N/A           ; None        ; -3.294 ns ; count_Centroid[8]            ; s_countCentroid[8] ; clk      ;
; N/A           ; None        ; -3.294 ns ; count_Centroid[1]            ; s_countCentroid[1] ; clk      ;
; N/A           ; None        ; -3.355 ns ; count_Centroid[4]            ; s_countCentroid[4] ; clk      ;
; N/A           ; None        ; -3.449 ns ; count_Centroid[3]            ; s_countCentroid[3] ; clk      ;
; N/A           ; None        ; -3.675 ns ; en_ControlCentroidInitialize ; state_fut.READDATA ; clk      ;
; N/A           ; None        ; -3.838 ns ; count_Centroid[0]            ; s_countCentroid[0] ; clk      ;
; N/A           ; None        ; -3.886 ns ; count_Centroid[6]            ; s_countCentroid[6] ; clk      ;
; N/A           ; None        ; -3.947 ns ; count_Centroid[2]            ; s_countCentroid[2] ; clk      ;
; N/A           ; None        ; -4.066 ns ; en_ControlCentroidInitialize ; state_fut.IDLE     ; clk      ;
; N/A           ; None        ; -4.209 ns ; count_Centroid[5]            ; s_countCentroid[5] ; clk      ;
; N/A           ; None        ; -4.736 ns ; reg1[7]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -4.736 ns ; reg1[7]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -4.773 ns ; reg1[6]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -4.773 ns ; reg1[6]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -4.801 ns ; reg1[3]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -4.801 ns ; reg1[3]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -4.917 ns ; reg1[4]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -4.917 ns ; reg1[4]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -5.071 ns ; reg1[0]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -5.071 ns ; reg1[0]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -5.125 ns ; reg1[7]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -5.125 ns ; reg1[5]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -5.125 ns ; reg1[5]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -5.162 ns ; reg1[6]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -5.190 ns ; reg1[3]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -5.306 ns ; reg1[4]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -5.460 ns ; reg1[0]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -5.514 ns ; reg1[5]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -5.559 ns ; reg1[1]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -5.559 ns ; reg1[1]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -5.948 ns ; reg1[1]                      ; s_blockState[1]    ; clk      ;
; N/A           ; None        ; -6.046 ns ; reg1[2]                      ; s_blockState[0]    ; clk      ;
; N/A           ; None        ; -6.046 ns ; reg1[2]                      ; s_blockState[2]    ; clk      ;
; N/A           ; None        ; -6.435 ns ; reg1[2]                      ; s_blockState[1]    ; clk      ;
+---------------+-------------+-----------+------------------------------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Feb 10 20:07:51 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_ControlCentroidInitialize -c Kmeans_ControlCentroidInitialize --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 308.36 MHz between source register "s_countCentroid[0]" and destination register "s_blockState[1]" (period= 3.243 ns)
    Info: + Longest register to register delay is 3.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 3; REG Node = 's_countCentroid[0]'
        Info: 2: + IC(0.513 ns) + CELL(0.393 ns) = 0.906 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'LessThan0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.977 ns; Loc. = LCCOMB_X30_Y35_N12; Fanout = 1; COMB Node = 'LessThan0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.136 ns; Loc. = LCCOMB_X30_Y35_N14; Fanout = 1; COMB Node = 'LessThan0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.207 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'LessThan0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.278 ns; Loc. = LCCOMB_X30_Y35_N18; Fanout = 1; COMB Node = 'LessThan0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.349 ns; Loc. = LCCOMB_X30_Y35_N20; Fanout = 1; COMB Node = 'LessThan0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.420 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'LessThan0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.491 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 1; COMB Node = 'LessThan0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.562 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 1; COMB Node = 'LessThan0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.972 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 2; COMB Node = 'LessThan0~18'
        Info: 12: + IC(0.434 ns) + CELL(0.150 ns) = 2.556 ns; Loc. = LCCOMB_X29_Y35_N12; Fanout = 2; COMB Node = 's_blockState~2'
        Info: 13: + IC(0.240 ns) + CELL(0.149 ns) = 2.945 ns; Loc. = LCCOMB_X29_Y35_N2; Fanout = 1; COMB Node = 's_blockState[1]~feeder'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 3.029 ns; Loc. = LCFF_X29_Y35_N3; Fanout = 1; REG Node = 's_blockState[1]'
        Info: Total cell delay = 1.842 ns ( 60.81 % )
        Info: Total interconnect delay = 1.187 ns ( 39.19 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.698 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X29_Y35_N3; Fanout = 1; REG Node = 's_blockState[1]'
            Info: Total cell delay = 1.536 ns ( 56.93 % )
            Info: Total interconnect delay = 1.162 ns ( 43.07 % )
        Info: - Longest clock path from clock "clk" to source register is 2.698 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 3; REG Node = 's_countCentroid[0]'
            Info: Total cell delay = 1.536 ns ( 56.93 % )
            Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "s_blockState[1]" (data pin = "reg1[2]", clock pin = "clk") is 6.665 ns
    Info: + Longest pin to register delay is 9.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'reg1[2]'
        Info: 2: + IC(6.192 ns) + CELL(0.504 ns) = 7.506 ns; Loc. = LCCOMB_X30_Y35_N14; Fanout = 1; COMB Node = 'LessThan0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.577 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'LessThan0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.648 ns; Loc. = LCCOMB_X30_Y35_N18; Fanout = 1; COMB Node = 'LessThan0~9'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.719 ns; Loc. = LCCOMB_X30_Y35_N20; Fanout = 1; COMB Node = 'LessThan0~11'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.790 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'LessThan0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.861 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 1; COMB Node = 'LessThan0~15'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.932 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 1; COMB Node = 'LessThan0~17'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.342 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 2; COMB Node = 'LessThan0~18'
        Info: 10: + IC(0.434 ns) + CELL(0.150 ns) = 8.926 ns; Loc. = LCCOMB_X29_Y35_N12; Fanout = 2; COMB Node = 's_blockState~2'
        Info: 11: + IC(0.240 ns) + CELL(0.149 ns) = 9.315 ns; Loc. = LCCOMB_X29_Y35_N2; Fanout = 1; COMB Node = 's_blockState[1]~feeder'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 9.399 ns; Loc. = LCFF_X29_Y35_N3; Fanout = 1; REG Node = 's_blockState[1]'
        Info: Total cell delay = 2.533 ns ( 26.95 % )
        Info: Total interconnect delay = 6.866 ns ( 73.05 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X29_Y35_N3; Fanout = 1; REG Node = 's_blockState[1]'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
Info: tco from clock "clk" to destination pin "addr_Ram[2]" through register "s_addrRam[2]" is 7.642 ns
    Info: + Longest clock path from clock "clk" to source register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 1; REG Node = 's_addrRam[2]'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 1; REG Node = 's_addrRam[2]'
        Info: 2: + IC(1.915 ns) + CELL(2.779 ns) = 4.694 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'addr_Ram[2]'
        Info: Total cell delay = 2.779 ns ( 59.20 % )
        Info: Total interconnect delay = 1.915 ns ( 40.80 % )
Info: th for register "s_blockState[0]" (data pin = "reg1[9]", clock pin = "clk") is 0.309 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X29_Y35_N25; Fanout = 1; REG Node = 's_blockState[0]'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'reg1[9]'
        Info: 2: + IC(0.858 ns) + CELL(0.150 ns) = 1.987 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 2; COMB Node = 'LessThan0~18'
        Info: 3: + IC(0.434 ns) + CELL(0.150 ns) = 2.571 ns; Loc. = LCCOMB_X29_Y35_N24; Fanout = 1; COMB Node = 's_blockState~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.655 ns; Loc. = LCFF_X29_Y35_N25; Fanout = 1; REG Node = 's_blockState[0]'
        Info: Total cell delay = 1.363 ns ( 51.34 % )
        Info: Total interconnect delay = 1.292 ns ( 48.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Fri Feb 10 20:07:52 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


