#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 23 09:59:48 2023
# Process ID: 8124
# Current directory: H:/FPGA/souce/27_math
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4892 H:\FPGA\souce\27_math\math.xpr
# Log file: H:/FPGA/souce/27_math/vivado.log
# Journal file: H:/FPGA/souce/27_math\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA/souce/27_math/math.xpr
INFO: [Project 1-313] Project file moved from 'H:/FPGA/souce/26_math' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/FPGA/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/FPGA/souce/27_math/math.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'H:/FPGA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'H:/FPGA/souce/27_math/math.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_addsub_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/FPGA/souce/27_math/math.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj c_addsub_0_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/27_math/math.srcs/sources_1/new/addsub_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/27_math/math.srcs/sim_1/new/c_addsub_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_addsub_0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/27_math/math.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/FPGA/souce/27_math/math.sim/sim_1/behav/xsim'
"xelab -wto 41041e6a837c40a480e905799988db94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_addsub_0_tb_behav xil_defaultlib.c_addsub_0_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/FPGA/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 41041e6a837c40a480e905799988db94 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_addsub_0_tb_behav xil_defaultlib.c_addsub_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addsub_test
Compiling module xil_defaultlib.c_addsub_0_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot c_addsub_0_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/FPGA/souce/27_math/math.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_addsub_0_tb_behav -key {Behavioral:sim_1:Functional:c_addsub_0_tb} -tclbatch {c_addsub_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'H:/FPGA/souce/26_math/math.srcs/sources_1/new/addsub_test.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 10:01:28 2023...
