# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m4_1e.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/fullAdd.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/segAdd.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m8_1e.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/new/turkeyCount.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/new/Selector.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/new/RingCNT.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/m2_1x8.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/new/lab6_clks.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/new/hex7seg.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/new/countUD4L.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/new/conv2sc.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/new/StateMachine.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/Desktop/lab4/lab4.srcs/sources_1/new/topMod.v"
verilog xil_defaultlib  "../../../Lab6.srcs/sim_1/new/topMod6sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
