

================================================================
== Vivado HLS Report for 'shuffle_24_p'
================================================================
* Date:           Sat Dec 15 03:40:11 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32929|  32929|  32929|  32929|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  32928|  32928|       686|          -|          -|    48|    no    |
        | + Loop 1.1      |    684|    684|        38|          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     36|     36|         2|          -|          -|    18|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (4)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:112
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (6)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_20, %.loopexit.loopexit ]

ST_2: tmp_270 (7)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.loopexit:1  %tmp_270 = trunc i6 %co to i1

ST_2: exitcond5 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:112
.loopexit:2  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_20 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:112
.loopexit:4  %co_20 = add i6 1, %co

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.loopexit:5  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:0  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl2_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:1  %p_shl2_cast = zext i10 %tmp to i11

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader6.preheader:3  %p_shl3_cast = zext i7 %tmp_s to i11

ST_2: tmp_315 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader6.preheader:4  %tmp_315 = add i11 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_316 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:5  %tmp_316 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: tmp_317 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:6  %tmp_317 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_316, i4 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:7  %p_shl_cast = zext i9 %tmp_317 to i10

ST_2: tmp_318 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:8  %tmp_318 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_316, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader6.preheader:9  %p_shl1_cast = zext i6 %tmp_318 to i10

ST_2: tmp_319 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader6.preheader:10  %tmp_319 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_24 (24)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:113
.preheader6.preheader:11  br label %.preheader6

ST_2: StgValue_25 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:120
:0  ret void


 <State 3>: 4.68ns
ST_3: h (26)  [1/1] 0.00ns
.preheader6:0  %h = phi i5 [ 0, %.preheader6.preheader ], [ %h_20, %.preheader6.loopexit ]

ST_3: exitcond4 (27)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:113
.preheader6:1  %exitcond4 = icmp eq i5 %h, -14

ST_3: empty_86 (28)  [1/1] 0.00ns
.preheader6:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_20 (29)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:113
.preheader6:3  %h_20 = add i5 %h, 1

ST_3: StgValue_30 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:113
.preheader6:4  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast9 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:0  %tmp_cast9 = zext i5 %h to i11

ST_3: tmp_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:1  %tmp_cast = zext i5 %h to i10

ST_3: tmp_320 (34)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:2  %tmp_320 = add i10 %tmp_cast, %tmp_319

ST_3: p_shl6_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:3  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_320, i4 0)

ST_3: tmp_271 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:4  %tmp_271 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_320, i1 false)

ST_3: p_shl7_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:5  %p_shl7_cast = zext i11 %tmp_271 to i14

ST_3: tmp_321 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:6  %tmp_321 = add i14 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_322 (39)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:7  %tmp_322 = add i11 %tmp_cast9, %tmp_315

ST_3: p_shl4_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:8  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_322, i4 0)

ST_3: tmp_272 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:9  %tmp_272 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_322, i1 false)

ST_3: p_shl5_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:10  %p_shl5_cast = zext i12 %tmp_272 to i15

ST_3: tmp_323 (43)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:11  %tmp_323 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_43 (44)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:114
.preheader.preheader:12  br label %.preheader

ST_3: StgValue_44 (75)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (46)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_20, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (47)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:114
.preheader:1  %exitcond = icmp eq i5 %w, -14

ST_4: empty_87 (48)  [1/1] 0.00ns
.preheader:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_20 (49)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:114
.preheader:3  %w_20 = add i5 %w, 1

ST_4: StgValue_49 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:114
.preheader:4  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_4: tmp_183_cast8 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:0  %tmp_183_cast8 = zext i5 %w to i15

ST_4: tmp_183_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:1  %tmp_183_cast = zext i5 %w to i14

ST_4: tmp_324 (54)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:115
:2  %tmp_324 = add i14 %tmp_321, %tmp_183_cast

ST_4: tmp_396_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:3  %tmp_396_cast = zext i14 %tmp_324 to i64

ST_4: left_V_addr (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:4  %left_V_addr = getelementptr [7776 x i8]* %left_V, i64 0, i64 %tmp_396_cast

ST_4: tmp_325 (57)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:115
:5  %tmp_325 = add i15 %tmp_323, %tmp_183_cast8

ST_4: tmp_397_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:6  %tmp_397_cast = zext i15 %tmp_325 to i64

ST_4: output_V_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:7  %output_V_addr = getelementptr [15552 x i8]* %output_V, i64 0, i64 %tmp_397_cast

ST_4: buffer1_1_24_16x16_p (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:116
:8  %buffer1_1_24_16x16_p = getelementptr [7776 x i8]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_396_cast

ST_4: StgValue_59 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:9  br i1 %tmp_270, label %3, label %2

ST_4: left_V_load (63)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:115
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_4: buffer1_1_24_16x16_p_1 (66)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:116
:0  %buffer1_1_24_16x16_p_1 = load i8* %buffer1_1_24_16x16_p, align 1

ST_4: StgValue_62 (73)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 5>: 8.10ns
ST_5: left_V_load (63)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:115
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_5: StgValue_64 (64)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:115
:1  br label %4

ST_5: buffer1_1_24_16x16_p_1 (66)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:116
:0  %buffer1_1_24_16x16_p_1 = load i8* %buffer1_1_24_16x16_p, align 1

ST_5: StgValue_66 (67)  [1/1] 1.59ns
:1  br label %4

ST_5: storemerge (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %buffer1_1_24_16x16_p_1, %3 ]

ST_5: StgValue_68 (70)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:116
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_5: StgValue_69 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:114
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:112) [6]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:112) [6]  (0 ns)
	'icmp' operation ('exitcond5', acceleartor_hls_padding/components.cpp:112) [8]  (3.88 ns)

 <State 3>: 4.68ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:113) [26]  (0 ns)
	'add' operation ('tmp_322', acceleartor_hls_padding/components.cpp:115) [39]  (2.33 ns)
	'add' operation ('tmp_323', acceleartor_hls_padding/components.cpp:115) [43]  (2.35 ns)

 <State 4>: 5.6ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:114) [46]  (0 ns)
	'add' operation ('tmp_324', acceleartor_hls_padding/components.cpp:115) [54]  (2.34 ns)
	'getelementptr' operation ('left_V_addr', acceleartor_hls_padding/components.cpp:115) [56]  (0 ns)
	'load' operation ('left_V_load', acceleartor_hls_padding/components.cpp:115) on array 'left_V' [63]  (3.25 ns)

 <State 5>: 8.1ns
The critical path consists of the following:
	'load' operation ('left_V_load', acceleartor_hls_padding/components.cpp:115) on array 'left_V' [63]  (3.25 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:115) with incoming values : ('left_V_load', acceleartor_hls_padding/components.cpp:115) ('buffer1_1_24_16x16_p_1', acceleartor_hls_padding/components.cpp:116) [69]  (1.59 ns)
	'phi' operation ('storemerge', acceleartor_hls_padding/components.cpp:115) with incoming values : ('left_V_load', acceleartor_hls_padding/components.cpp:115) ('buffer1_1_24_16x16_p_1', acceleartor_hls_padding/components.cpp:116) [69]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:116) of variable 'storemerge', acceleartor_hls_padding/components.cpp:115 on array 'output_V' [70]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
