// Seed: 1743310862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  assign id_10 = id_8;
  reg id_12 = -1;
  wire id_13, id_14;
  always_latch id_5 <= id_12;
  wire id_15 = id_13;
endmodule
macromodule module_1 ();
  localparam id_2 = -1;
  assign id_1 = id_2 - id_1;
  always begin : LABEL_0
    begin : LABEL_0
      id_1 <= "";
      if (id_2)
        assert (1) id_1 = id_2;
        else return id_2;
    end
    id_1 = -1;
  end
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_1 = id_1;
  wire id_4;
endmodule
