{
    "name": "riscy-OOO",
    "folder": "riscy-OOO",
    "sim_files": [
        "connectal/contrib/importverilog/regfile_tb.v",
        "connectal/tests/aecho/generated/EchoVerilog.v",
        "connectal/tests/aecho/generated/l_class_OC_Echo.v",
        "connectal/tests/aecho/generated/l_class_OC_Fifo.v",
        "connectal/tests/aecho/generated/l_class_OC_Fifo1.v",
        "connectal/tests/avalon_mm/verilog/test_program.v",
        "connectal/tests/bpiflash/i28f512p33.v",
        "connectal/tests/avalon_mm/verilog/tb.sv"
    ],
    "files": [
        "connectal/contrib/importverilog/regfile.v",
        "connectal/contrib/parallella/parallella.v",
        "connectal/examples/linking/GetInverse.v",
        "connectal/examples/vectoradd_hls/solution1/impl/verilog/vectoradd.v",
        "connectal/verilog/CONNECTNET.v",
        "connectal/verilog/CONNECTNET2.v",
        "connectal/verilog/FpgaReset.v",
        "connectal/verilog/GenBIBUF.v",
        "connectal/verilog/LinkInverter.v",
        "connectal/verilog/PositiveReset.v",
        "connectal/verilog/PutInverter.v",
        "connectal/verilog/SyncFIFO.v",
        "connectal/verilog/SyncFIFO1.v",
        "connectal/verilog/SyncReset.v",
        "connectal/verilog/altera/BRAM1.v",
        "connectal/verilog/altera/BRAM1BE.v",
        "connectal/verilog/altera/BRAM2.v",
        "connectal/verilog/altera/siv_gen2x8/siv_gen2x8.v",
        "fpgautils/xilinx/fpu/fp_div_sim.v",
        "fpgautils/xilinx/fpu/fp_fma_sim.v",
        "fpgautils/xilinx/fpu/fp_sqrt_sim.v",
        "fpgautils/xilinx/reset_regs/reset_guard.v",
        "fpgautils/xilinx/vc707/ddr3_1GB_bluespec/ddr3_wrapper.v",
        "procs/asic/bluespec_verilog/BypassWire.v",
        "procs/asic/bluespec_verilog/BypassWire0.v",
        "procs/asic/bluespec_verilog/ConfigRegA.v",
        "procs/asic/bluespec_verilog/ConfigRegN.v",
        "procs/asic/bluespec_verilog/ConfigRegUN.v",
        "procs/asic/bluespec_verilog/Counter.v",
        "procs/asic/bluespec_verilog/FIFO1.v",
        "procs/asic/bluespec_verilog/FIFO10.v",
        "procs/asic/bluespec_verilog/FIFO2.v",
        "procs/asic/bluespec_verilog/FIFO20.v",
        "procs/asic/bluespec_verilog/FIFOL1.v",
        "procs/asic/bluespec_verilog/FIFOL10.v",
        "procs/asic/bluespec_verilog/FIFOL2.v",
        "procs/asic/bluespec_verilog/FIFOL20.v",
        "procs/asic/bluespec_verilog/RWire.v",
        "procs/asic/bluespec_verilog/RWire0.v",
        "procs/asic/bluespec_verilog/RegA.v",
        "procs/asic/bluespec_verilog/RegAligned.v",
        "procs/asic/bluespec_verilog/RegFile.v",
        "procs/asic/bluespec_verilog/RegFileLoad.v",
        "procs/asic/bluespec_verilog/RegN.v",
        "procs/asic/bluespec_verilog/RegTwoA.v",
        "procs/asic/bluespec_verilog/RegTwoN.v",
        "procs/asic/bluespec_verilog/RegTwoUN.v",
        "procs/asic/bluespec_verilog/RegUN.v",
        "procs/asic/bluespec_verilog/RevertReg.v",
        "procs/asic/bluespec_verilog/SizedFIFO.v",
        "procs/asic/bluespec_verilog/SizedFIFO0.v",
        "procs/asic/bluespec_verilog/SizedFIFOL.v",
        "procs/asic/bluespec_verilog/SizedFIFOL0.v",
        "procs/verilog/LFSR.v",
        "procs/verilog/Register.v",
        "procs/verilog/TRNG.v",
        "connectal/verilog/XsimDmaReadWrite.sv",
        "connectal/verilog/XsimFinish.sv",
        "connectal/verilog/XsimLink.sv",
        "connectal/verilog/XsimSink.sv",
        "connectal/verilog/XsimSource.sv",
        "connectal/verilog/awsf1.sv",
        "connectal/verilog/xsimtop.sv"
    ],
    "include_dirs": [],
    "repository": "https://github.com/csail-csg/riscy-OOO",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}