============================================================
  Generated by:           Encounter(R) RTL Compiler RC12.22 - v12.20-s014_1
  Generated on:           Oct 15 2014  12:18:14 pm
  Module:                 mux_2_1
  Technology library:     fsd0a_a_generic_core_1d2vtc 2007Q1v1.7
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance  Cells  Cell Area  Net Area  Total Area  Wireload     
---------------------------------------------------------------
mux_2_1       1          9         0           9     enG5K (S) 

 (S) = wireload was automatically selected
============================================================
  Generated by:           Encounter(R) RTL Compiler RC12.22 - v12.20-s014_1
  Generated on:           Oct 15 2014  12:18:25 pm
  Module:                 mux_2_1
  Technology library:     fsd0a_a_generic_core_1d2vtc 2007Q1v1.7
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

  Pin       Type     Fanout Load Slew Delay Arrival   
                            (fF) (ps)  (ps)   (ps)    
------------------------------------------------------
selector   in port        1  3.6    0    +0       0 R 
g21/S                                    +0       0   
g21/O      MUX2XLP        1  1.2   11   +63      63 F 
result     out port                      +0      63 F 
------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : selector
End-point    : result
