# Details

Date : 2023-11-20 12:26:01

Directory c:\\Users\\kevin\\OneDrive - University of Toronto\\Kevin\\Programming\\SystemVerilog\\SimpleProcessor

Total : 8 files,  477 codes, 6 comments, 60 blanks, all 543 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [ALU/ALU.sv](/ALU/ALU.sv) | System Verilog | 37 | 1 | 7 | 45 |
| [ALU/counter.sv](/ALU/counter.sv) | System Verilog | 31 | 1 | 2 | 34 |
| [ALU/function_register.sv](/ALU/function_register.sv) | System Verilog | 113 | 1 | 8 | 122 |
| [ALU/register_banks.sv](/ALU/register_banks.sv) | System Verilog | 58 | 0 | 10 | 68 |
| [README.md](/README.md) | Markdown | 2 | 0 | 2 | 4 |
| [Testing/processor_tb.sv](/Testing/processor_tb.sv) | System Verilog | 96 | 2 | 15 | 113 |
| [decoder.sv](/decoder.sv) | System Verilog | 63 | 0 | 2 | 65 |
| [processor.sv](/processor.sv) | System Verilog | 77 | 1 | 14 | 92 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)