#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbb05e05af0 .scope module, "mem_tb" "mem_tb" 2 5;
 .timescale -9 -11;
v0x7fbb05e26b60_0 .var "byte_en", 3 0;
v0x7fbb05e26bf0_0 .var "clk", 0 0;
v0x7fbb05e26c80_0 .var/i "cnt", 31 0;
v0x7fbb05e26d10_0 .var "r1_addr", 29 0;
v0x7fbb05e26dc0_0 .net "r1_val", 31 0, v0x7fbb05e265d0_0;  1 drivers
v0x7fbb05e26e90_0 .var "r2_addr", 29 0;
v0x7fbb05e26f40_0 .net "r2_val", 31 0, v0x7fbb05e26770_0;  1 drivers
v0x7fbb05e26ff0_0 .var "w_addr", 29 0;
v0x7fbb05e270a0_0 .var "w_enable", 0 0;
v0x7fbb05e271d0_0 .var "w_val", 31 0;
S_0x7fbb05e05c60 .scope module, "mem" "mem" 2 21, 3 3 0, S_0x7fbb05e05af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "r1_addr";
    .port_info 2 /OUTPUT 32 "r1_val";
    .port_info 3 /INPUT 30 "r2_addr";
    .port_info 4 /OUTPUT 32 "r2_val";
    .port_info 5 /INPUT 1 "w_enable";
    .port_info 6 /INPUT 30 "w_addr";
    .port_info 7 /INPUT 32 "w_val";
    .port_info 8 /INPUT 4 "byte_en";
v0x7fbb05e121d0_0 .net "byte_en", 3 0, v0x7fbb05e26b60_0;  1 drivers
v0x7fbb05e263f0_0 .net "clk", 0 0, v0x7fbb05e26bf0_0;  1 drivers
v0x7fbb05e26490 .array "data", 1073741824 0, 31 0;
v0x7fbb05e26520_0 .net "r1_addr", 29 0, v0x7fbb05e26d10_0;  1 drivers
v0x7fbb05e265d0_0 .var "r1_val", 31 0;
v0x7fbb05e266c0_0 .net "r2_addr", 29 0, v0x7fbb05e26e90_0;  1 drivers
v0x7fbb05e26770_0 .var "r2_val", 31 0;
v0x7fbb05e26820_0 .net "w_addr", 29 0, v0x7fbb05e26ff0_0;  1 drivers
v0x7fbb05e268d0_0 .net "w_enable", 0 0, v0x7fbb05e270a0_0;  1 drivers
v0x7fbb05e269e0_0 .net "w_val", 31 0, v0x7fbb05e271d0_0;  1 drivers
E_0x7fbb05e11d50 .event posedge, v0x7fbb05e263f0_0;
    .scope S_0x7fbb05e05c60;
T_0 ;
    %wait E_0x7fbb05e11d50;
    %load/vec4 v0x7fbb05e26520_0;
    %pad/u 32;
    %ix/vec4 4;
    %load/vec4a v0x7fbb05e26490, 4;
    %assign/vec4 v0x7fbb05e265d0_0, 0;
    %load/vec4 v0x7fbb05e266c0_0;
    %pad/u 32;
    %ix/vec4 4;
    %load/vec4a v0x7fbb05e26490, 4;
    %assign/vec4 v0x7fbb05e26770_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbb05e05c60;
T_1 ;
    %wait E_0x7fbb05e11d50;
    %load/vec4 v0x7fbb05e121d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fbb05e269e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fbb05e26820_0;
    %pad/u 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb05e26490, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fbb05e121d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fbb05e269e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fbb05e26820_0;
    %pad/u 32;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb05e26490, 4, 5;
T_1.2 ;
    %load/vec4 v0x7fbb05e121d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fbb05e269e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fbb05e26820_0;
    %pad/u 32;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb05e26490, 4, 5;
T_1.4 ;
    %load/vec4 v0x7fbb05e121d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fbb05e269e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fbb05e26820_0;
    %pad/u 32;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb05e26490, 4, 5;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbb05e05af0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb05e26bf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbb05e26c80_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fbb05e05af0;
T_3 ;
    %delay 500, 0;
    %load/vec4 v0x7fbb05e26bf0_0;
    %inv;
    %assign/vec4 v0x7fbb05e26bf0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbb05e05af0;
T_4 ;
    %vpi_call 2 36 "$display", "MEM TEST\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb05e270a0_0, 0, 1;
    %pushi/vec4 28672, 0, 30;
    %store/vec4 v0x7fbb05e26ff0_0, 0, 30;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fbb05e26b60_0, 0, 4;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x7fbb05e271d0_0, 0, 32;
    %delay 1000, 0;
    %vpi_call 2 43 "$display", "w %h to %h with mask %b", v0x7fbb05e271d0_0, v0x7fbb05e26ff0_0, v0x7fbb05e26b60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb05e270a0_0, 0, 1;
    %load/vec4 v0x7fbb05e26ff0_0;
    %store/vec4 v0x7fbb05e26d10_0, 0, 30;
    %delay 1000, 0;
    %vpi_call 2 49 "$display", "r %h from %h (0xDEADBEEF expected)", v0x7fbb05e26dc0_0, v0x7fbb05e26d10_0 {0 0 0};
    %load/vec4 v0x7fbb05e26dc0_0;
    %load/vec4 v0x7fbb05e271d0_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fbb05e26c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbb05e26c80_0, 0, 32;
    %vpi_call 2 52 "$display", "Test 1 ok!\012" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 55 "$display", "Test 1 fail!\012" {0 0 0};
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb05e270a0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbb05e26b60_0, 0, 4;
    %pushi/vec4 49374, 0, 32;
    %store/vec4 v0x7fbb05e271d0_0, 0, 32;
    %delay 1000, 0;
    %vpi_call 2 62 "$display", "w %h to %h with mask %b", v0x7fbb05e271d0_0, v0x7fbb05e26ff0_0, v0x7fbb05e26b60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb05e270a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 67 "$display", "r %h from %h (0xDEADC0DDE expected)", v0x7fbb05e26dc0_0, v0x7fbb05e26d10_0 {0 0 0};
    %load/vec4 v0x7fbb05e26dc0_0;
    %cmpi/e 3735929054, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fbb05e26c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbb05e26c80_0, 0, 32;
    %vpi_call 2 70 "$display", "Test 2 ok!\012" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 73 "$display", "Test 2 fail!\012" {0 0 0};
T_4.3 ;
    %load/vec4 v0x7fbb05e26c80_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 76 "$display", "TEST OK!" {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 78 "$display", "TEST FAIL!" {0 0 0};
T_4.5 ;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_tb.v";
    "mem.v";
