# compile verilog/system verilog design source files
sv xil_defaultlib  --include "/mnt/data/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../array2.srcs/sources_1/new/ArgMaxCell.sv" \
"../../../../array2.srcs/sources_1/new/Array.sv" \
"../../../../array2.srcs/sources_1/new/MultCell.sv" \
"../../../../array2.srcs/sources_1/new/bram.sv" \
"../../../../array2.srcs/sim_1/new/Array_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
