Source Block: oh/elink/dv/dv_elink.v@125:135@HdlIdDef
   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;
 
   

Diff Content:
- 130    wire 		rxrd_wait;

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/dv_elink.v@122:132
   wire 		elink1_txrd_access;
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   
   reg [31:0]    etime;  

Clone Blocks 2:
oh/elink/dv/dv_elink.v@128:138
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;
 
   
   //Clocks
   wire clkin         = clk[0]; //for pll-->cclk, rxclk, txclk


Clone Blocks 3:
oh/elink/dv/dv_elink.v@127:137
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;
 
   
   //Clocks
   wire clkin         = clk[0]; //for pll-->cclk, rxclk, txclk

Clone Blocks 4:
oh/elink/dv/dv_elink.v@124:134

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;
 

Clone Blocks 5:
oh/elink/dv/dv_elink.v@123:133
   wire [PW-1:0] 	elink1_txrd_packet;

   wire                 txrd_wait;
   wire                 txwr_wait;
   wire                 txrr_wait; 
   wire                 rxrr_wait;
   wire                 emem_wait;
   wire 		rxrd_wait;
   
   reg [31:0]    etime;  
   wire 	 itrace = 1'b1;

