// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Conv (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        stream_in_V_V_dout,
        stream_in_V_V_empty_n,
        stream_in_V_V_read,
        stream_out_V_V_din,
        stream_out_V_V_full_n,
        stream_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_pp0_stage0 = 28'd65536;
parameter    ap_ST_fsm_state19 = 28'd131072;
parameter    ap_ST_fsm_state20 = 28'd262144;
parameter    ap_ST_fsm_pp1_stage0 = 28'd524288;
parameter    ap_ST_fsm_state25 = 28'd1048576;
parameter    ap_ST_fsm_pp2_stage0 = 28'd2097152;
parameter    ap_ST_fsm_pp2_stage1 = 28'd4194304;
parameter    ap_ST_fsm_state55 = 28'd8388608;
parameter    ap_ST_fsm_pp3_stage0 = 28'd16777216;
parameter    ap_ST_fsm_state62 = 28'd33554432;
parameter    ap_ST_fsm_pp4_stage0 = 28'd67108864;
parameter    ap_ST_fsm_state66 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] stream_in_V_V_dout;
input   stream_in_V_V_empty_n;
output   stream_in_V_V_read;
output  [15:0] stream_out_V_V_din;
input   stream_out_V_V_full_n;
output   stream_out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg stream_in_V_V_read;
reg[15:0] stream_out_V_V_din;
reg stream_out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg  signed [11:0] multiple_V_7;
reg   [4:0] bias_V_7_address0;
reg    bias_V_7_ce0;
reg    bias_V_7_we0;
wire   [11:0] bias_V_7_q0;
reg   [12:0] B_V_3_0_address0;
reg    B_V_3_0_ce0;
wire   [11:0] B_V_3_0_q0;
reg   [12:0] B_V_3_0_address1;
reg    B_V_3_0_ce1;
reg    B_V_3_0_we1;
wire   [11:0] B_V_3_0_q1;
reg   [12:0] B_V_3_1_address0;
reg    B_V_3_1_ce0;
wire   [11:0] B_V_3_1_q0;
reg   [12:0] B_V_3_1_address1;
reg    B_V_3_1_ce1;
reg    B_V_3_1_we1;
wire   [11:0] B_V_3_1_q1;
reg   [12:0] B_V_3_2_address0;
reg    B_V_3_2_ce0;
wire   [11:0] B_V_3_2_q0;
reg   [12:0] B_V_3_2_address1;
reg    B_V_3_2_ce1;
reg    B_V_3_2_we1;
wire   [11:0] B_V_3_2_q1;
reg   [8:0] A_V_3_2_address0;
reg    A_V_3_2_ce0;
wire   [11:0] A_V_3_2_q0;
reg   [8:0] A_V_3_2_address1;
reg    A_V_3_2_ce1;
reg    A_V_3_2_we1;
wire   [11:0] A_V_3_2_q1;
reg   [8:0] A_V_3_3_address0;
reg    A_V_3_3_ce0;
wire   [11:0] A_V_3_3_q0;
reg   [8:0] A_V_3_3_address1;
reg    A_V_3_3_ce1;
reg    A_V_3_3_we1;
wire   [11:0] A_V_3_3_q1;
reg   [8:0] A_V_3_4_address0;
reg    A_V_3_4_ce0;
wire   [11:0] A_V_3_4_q0;
reg   [8:0] A_V_3_4_address1;
reg    A_V_3_4_ce1;
reg    A_V_3_4_we1;
wire   [11:0] A_V_3_4_q1;
reg   [8:0] A_V_3_5_address0;
reg    A_V_3_5_ce0;
wire   [11:0] A_V_3_5_q0;
reg   [8:0] A_V_3_5_address1;
reg    A_V_3_5_ce1;
reg    A_V_3_5_we1;
wire   [11:0] A_V_3_5_q1;
reg   [8:0] A_V_3_6_address0;
reg    A_V_3_6_ce0;
wire   [11:0] A_V_3_6_q0;
reg   [8:0] A_V_3_6_address1;
reg    A_V_3_6_ce1;
reg    A_V_3_6_we1;
wire   [11:0] A_V_3_6_q1;
reg   [8:0] A_V_3_1_address0;
reg    A_V_3_1_ce0;
wire   [11:0] A_V_3_1_q0;
reg   [8:0] A_V_3_1_address1;
reg    A_V_3_1_ce1;
reg    A_V_3_1_we1;
wire   [11:0] A_V_3_1_q1;
reg   [8:0] A_V_3_0_address0;
reg    A_V_3_0_ce0;
wire   [11:0] A_V_3_0_q0;
reg   [8:0] A_V_3_0_address1;
reg    A_V_3_0_ce1;
reg    A_V_3_0_we1;
wire   [11:0] A_V_3_0_q1;
reg    stream_in_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    ap_enable_reg_pp3_iter4;
wire    ap_block_pp3_stage0;
reg   [0:0] exitcond_flatten_reg_3185;
reg   [0:0] exitcond_flatten_reg_3185_pp3_iter3_reg;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage0;
reg   [0:0] exitcond_reg_3288;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond_flatten30_reg_2500;
reg   [0:0] exitcond_flatten30_reg_2500_pp1_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_101_reg_2482;
reg    stream_out_V_V_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter14;
wire    ap_block_pp2_stage0;
reg   [0:0] ifzero_reg_2829;
reg   [0:0] ifzero_reg_2829_pp2_iter13_reg;
reg   [30:0] i8_reg_662;
reg   [11:0] indvar_flatten21_reg_684;
reg   [2:0] j2_reg_695;
reg   [9:0] indvar_flatten22_reg_707;
reg   [2:0] k_reg_718;
reg   [6:0] i3_reg_730;
reg   [15:0] indvar_flatten23_reg_742;
reg   [2:0] ia_reg_753;
reg   [14:0] indvar_flatten24_reg_765;
reg   [2:0] ib_reg_776;
reg   [12:0] indvar_flatten25_reg_787;
reg   [5:0] i4_reg_798;
reg   [31:0] p_5_reg_810;
reg   [6:0] j5_reg_822;
reg  signed [11:0] A_V_3_load_1_2_phi_reg_894;
reg   [14:0] indvar_flatten20_reg_970;
reg   [2:0] ka_reg_981;
reg   [13:0] indvar_flatten13_reg_993;
reg   [2:0] kb_reg_1004;
reg   [12:0] indvar_flatten_reg_1016;
reg   [6:0] j_reg_1028;
reg   [5:0] i18_reg_1040;
reg   [5:0] i1_reg_1052;
reg   [5:0] i1_reg_1052_pp4_iter1_reg;
wire    ap_block_state63_pp4_stage0_iter0;
reg    ap_block_state64_pp4_stage0_iter1;
wire    ap_block_state65_pp4_stage0_iter2;
reg    ap_block_pp4_stage0_11001;
reg   [11:0] reg_1064;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_state26_pp2_stage0_iter0;
wire    ap_block_state28_pp2_stage0_iter1;
wire    ap_block_state30_pp2_stage0_iter2;
wire    ap_block_state32_pp2_stage0_iter3;
wire    ap_block_state34_pp2_stage0_iter4;
wire    ap_block_state36_pp2_stage0_iter5;
wire    ap_block_state38_pp2_stage0_iter6;
wire    ap_block_state40_pp2_stage0_iter7;
wire    ap_block_state42_pp2_stage0_iter8;
wire    ap_block_state44_pp2_stage0_iter9;
wire    ap_block_state46_pp2_stage0_iter10;
wire    ap_block_state48_pp2_stage0_iter11;
wire    ap_block_state50_pp2_stage0_iter12;
wire    ap_block_state52_pp2_stage0_iter13;
reg    ap_block_state54_pp2_stage0_iter14;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond_flatten32_reg_2571;
reg   [0:0] exitcond_flatten32_reg_2571_pp2_iter1_reg;
reg   [2:0] ib_mid2_reg_2630;
reg   [2:0] ib_mid2_reg_2630_pp2_iter1_reg;
reg   [11:0] reg_1071;
reg   [11:0] reg_1078;
reg   [11:0] reg_1084;
reg   [11:0] reg_1091;
reg   [11:0] reg_1097;
reg   [11:0] reg_1104;
reg   [11:0] reg_1111;
reg   [11:0] reg_1117;
reg   [11:0] reg_1124;
reg  signed [11:0] reg_1130;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state27_pp2_stage1_iter0;
wire    ap_block_state29_pp2_stage1_iter1;
wire    ap_block_state31_pp2_stage1_iter2;
wire    ap_block_state33_pp2_stage1_iter3;
wire    ap_block_state35_pp2_stage1_iter4;
wire    ap_block_state37_pp2_stage1_iter5;
wire    ap_block_state39_pp2_stage1_iter6;
wire    ap_block_state41_pp2_stage1_iter7;
wire    ap_block_state43_pp2_stage1_iter8;
wire    ap_block_state45_pp2_stage1_iter9;
wire    ap_block_state47_pp2_stage1_iter10;
wire    ap_block_state49_pp2_stage1_iter11;
wire    ap_block_state51_pp2_stage1_iter12;
wire    ap_block_state53_pp2_stage1_iter13;
wire    ap_block_pp2_stage1_11001;
reg   [0:0] exitcond_flatten32_reg_2571_pp2_iter2_reg;
reg    ap_enable_reg_pp2_iter3;
reg  signed [11:0] reg_1134;
reg  signed [11:0] reg_1138;
reg   [11:0] reg_1142;
reg   [11:0] reg_1149;
reg   [11:0] reg_1156;
reg   [11:0] reg_1163;
reg   [11:0] reg_1169;
reg   [15:0] tmp_V_reg_2411;
reg    ap_block_state1;
reg   [15:0] tmp_V_159_reg_2417;
reg    ap_block_state2;
reg  signed [15:0] tmp_V_161_reg_2422;
reg    ap_block_state3;
reg  signed [15:0] tmp_V_163_reg_2427;
reg    ap_block_state4;
reg  signed [15:0] tmp_V_167_reg_2432;
reg    ap_block_state6;
wire   [0:0] tmp_s_fu_1175_p2;
reg    ap_block_state8;
wire   [0:0] tmp_96_fu_1180_p2;
wire  signed [31:0] lhs_V_fu_1185_p1;
reg  signed [31:0] lhs_V_reg_2445;
wire  signed [31:0] tmp_98_fu_1191_p1;
wire  signed [31:0] grp_fu_2336_p2;
reg  signed [31:0] tmp8_reg_2462;
wire    ap_CS_fsm_state10;
wire  signed [31:0] grp_fu_2342_p2;
reg  signed [31:0] tmp9_reg_2467;
wire   [31:0] grp_fu_1204_p2;
reg   [31:0] p_s_reg_2472;
wire    ap_CS_fsm_state15;
wire   [31:0] KER_bound_fu_1208_p2;
reg   [31:0] KER_bound_reg_2477;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_101_fu_1216_p2;
wire    ap_block_state17_pp0_stage0_iter0;
reg    ap_block_state18_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [30:0] i_fu_1221_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_100_fu_1231_p2;
wire    ap_CS_fsm_state20;
wire   [14:0] num_img_5_fu_1236_p2;
reg   [14:0] num_img_5_reg_2495;
wire   [0:0] exitcond_flatten30_fu_1242_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state21_pp1_stage0_iter0;
wire    ap_block_state22_pp1_stage0_iter1;
reg    ap_block_state23_pp1_stage0_iter2;
wire    ap_block_state24_pp1_stage0_iter3;
reg    ap_block_pp1_stage0_11001;
wire   [11:0] indvar_flatten_next3_fu_1248_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] exitcond_flatten31_fu_1254_p2;
reg   [0:0] exitcond_flatten31_reg_2509;
wire   [9:0] indvar_flatten_next2_7_fu_1266_p3;
wire   [2:0] tmp_107_mid2_v_fu_1287_p3;
reg   [2:0] tmp_107_mid2_v_reg_2522;
reg    ap_enable_reg_pp1_iter1;
wire   [6:0] i3_mid2_fu_1322_p3;
reg   [6:0] i3_mid2_reg_2528;
wire   [2:0] k_mid2_fu_1330_p3;
reg   [2:0] k_mid2_reg_2534;
reg   [2:0] k_mid2_reg_2534_pp1_iter2_reg;
wire   [6:0] i_5_fu_1338_p2;
reg   [6:0] i_5_reg_2539;
wire   [9:0] tmp_258_fu_1363_p2;
reg   [9:0] tmp_258_reg_2544;
wire   [11:0] tmp_288_fu_1369_p1;
reg   [11:0] tmp_288_reg_2549;
wire   [2:0] tmp_109_fu_1383_p2;
reg   [2:0] tmp_109_reg_2560;
wire   [2:0] ia_1_fu_1389_p2;
reg   [2:0] ia_1_reg_2565;
wire   [0:0] exitcond_flatten32_fu_1395_p2;
reg   [0:0] exitcond_flatten32_reg_2571_pp2_iter3_reg;
reg   [0:0] exitcond_flatten32_reg_2571_pp2_iter4_reg;
reg   [0:0] exitcond_flatten32_reg_2571_pp2_iter5_reg;
reg   [0:0] exitcond_flatten32_reg_2571_pp2_iter6_reg;
wire   [15:0] indvar_flatten_next3_3_fu_1401_p2;
reg   [15:0] indvar_flatten_next3_3_reg_2575;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] exitcond_flatten33_fu_1407_p2;
reg   [0:0] exitcond_flatten33_reg_2580;
wire   [2:0] ib_mid_fu_1413_p3;
reg   [2:0] ib_mid_reg_2590;
wire   [0:0] exitcond_flatten65_m_fu_1445_p2;
reg   [0:0] exitcond_flatten65_m_reg_2596;
wire   [0:0] exitcond1_mid3_fu_1463_p2;
reg   [0:0] exitcond1_mid3_reg_2603;
wire   [12:0] indvar_flatten63_op_fu_1469_p2;
reg   [12:0] indvar_flatten63_op_reg_2609;
wire   [14:0] indvar_flatten78_op_fu_1475_p2;
reg   [14:0] indvar_flatten78_op_reg_2614;
wire   [2:0] tmp_150_1_mid2_fu_1481_p3;
reg   [2:0] tmp_150_1_mid2_reg_2619;
wire   [5:0] i4_mid_fu_1496_p3;
reg   [5:0] i4_mid_reg_2625;
wire   [2:0] ib_mid2_fu_1504_p3;
reg   [2:0] ib_mid2_reg_2630_pp2_iter2_reg;
wire   [5:0] i_29_fu_1510_p2;
reg   [5:0] i_29_reg_2635;
wire   [0:0] tmp_289_fu_1520_p2;
reg   [0:0] tmp_289_reg_2640;
reg   [0:0] tmp_289_reg_2640_pp2_iter1_reg;
reg   [0:0] tmp_289_reg_2640_pp2_iter2_reg;
reg   [0:0] tmp_289_reg_2640_pp2_iter3_reg;
reg   [0:0] tmp_289_reg_2640_pp2_iter4_reg;
reg   [0:0] tmp_289_reg_2640_pp2_iter5_reg;
wire   [6:0] j5_mid2_fu_1525_p3;
reg   [6:0] j5_mid2_reg_2645;
wire   [6:0] j_9_fu_1533_p2;
reg   [6:0] j_9_reg_2652;
wire   [12:0] indvar_flatten_next3_1_fu_1539_p3;
reg   [12:0] indvar_flatten_next3_1_reg_2658;
wire   [14:0] indvar_flatten_next3_2_fu_1546_p3;
reg   [14:0] indvar_flatten_next3_2_reg_2663;
wire   [5:0] tmp_117_mid2_fu_1581_p3;
reg   [5:0] tmp_117_mid2_reg_2668;
reg    ap_enable_reg_pp2_iter1;
reg   [5:0] tmp_117_mid2_reg_2668_pp2_iter2_reg;
reg   [5:0] tmp_117_mid2_reg_2668_pp2_iter3_reg;
reg   [5:0] tmp_117_mid2_reg_2668_pp2_iter4_reg;
reg   [5:0] tmp_117_mid2_reg_2668_pp2_iter5_reg;
wire   [9:0] tmp_265_fu_1617_p2;
reg   [9:0] tmp_265_reg_2674;
wire   [9:0] tmp_267_fu_1623_p2;
reg   [9:0] tmp_267_reg_2679;
wire   [9:0] tmp_270_fu_1629_p2;
reg   [9:0] tmp_270_reg_2684;
wire   [13:0] tmp_291_fu_1641_p1;
reg   [13:0] tmp_291_reg_2689;
wire   [11:0] tmp_292_fu_1645_p1;
reg   [11:0] tmp_292_reg_2694;
reg   [8:0] A_V_3_0_addr_3_reg_2709;
reg   [8:0] A_V_3_1_addr_2_reg_2719;
reg   [8:0] A_V_3_1_addr_3_reg_2725;
reg   [8:0] A_V_3_2_addr_2_reg_2736;
reg   [8:0] A_V_3_2_addr_3_reg_2742;
reg   [8:0] A_V_3_3_addr_2_reg_2753;
reg   [8:0] A_V_3_3_addr_3_reg_2759;
reg   [8:0] A_V_3_4_addr_2_reg_2770;
reg   [8:0] A_V_3_4_addr_3_reg_2776;
reg   [8:0] A_V_3_5_addr_2_reg_2787;
reg   [8:0] A_V_3_5_addr_3_reg_2793;
reg   [8:0] A_V_3_6_addr_3_reg_2809;
wire   [13:0] tmp_272_fu_1686_p2;
reg   [13:0] tmp_272_reg_2814;
wire   [13:0] tmp_273_fu_1691_p2;
reg   [13:0] tmp_273_reg_2819;
wire   [13:0] tmp_274_fu_1697_p2;
reg   [13:0] tmp_274_reg_2824;
wire   [0:0] ifzero_fu_1703_p2;
reg   [0:0] ifzero_reg_2829_pp2_iter2_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter3_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter4_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter5_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter6_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter7_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter8_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter9_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter10_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter11_reg;
reg   [0:0] ifzero_reg_2829_pp2_iter12_reg;
reg   [12:0] B_V_3_0_addr_3_reg_2843;
reg   [12:0] B_V_3_1_addr_2_reg_2853;
reg   [12:0] B_V_3_2_addr_3_reg_2873;
reg   [11:0] A_V_3_0_load_reg_2878;
reg   [11:0] A_V_3_6_load_reg_2883;
reg   [11:0] A_V_3_0_load_1_reg_2888;
reg   [11:0] A_V_3_6_load_1_reg_2893;
reg  signed [11:0] B_V_3_0_load_1_reg_2898;
reg  signed [11:0] B_V_3_2_load_1_reg_2903;
reg   [11:0] A_V_3_0_load_2_reg_2908;
reg  signed [11:0] B_V_3_1_load_2_reg_2913;
reg   [11:0] A_V_3_6_load_2_reg_2918;
wire  signed [23:0] grp_fu_2348_p2;
reg  signed [23:0] r_V_1_reg_3013;
wire  signed [23:0] grp_fu_2354_p2;
reg  signed [23:0] r_V_12_0_1_reg_3018;
wire  signed [23:0] grp_fu_2360_p2;
reg  signed [23:0] r_V_12_0_2_reg_3023;
wire  signed [23:0] grp_fu_2366_p2;
reg  signed [23:0] r_V_12_1_reg_3028;
wire  signed [23:0] grp_fu_2372_p2;
reg  signed [23:0] r_V_12_2_1_reg_3033;
wire  signed [23:0] grp_fu_2378_p2;
reg  signed [23:0] r_V_12_1_1_reg_3038;
wire  signed [23:0] grp_fu_2384_p2;
reg  signed [23:0] r_V_12_1_2_reg_3043;
wire  signed [23:0] grp_fu_2390_p2;
reg  signed [23:0] r_V_12_2_reg_3048;
wire   [24:0] tmp2_fu_1810_p2;
reg   [24:0] tmp2_reg_3053;
wire   [24:0] tmp3_fu_1816_p2;
reg   [24:0] tmp3_reg_3058;
wire  signed [24:0] grp_fu_2396_p3;
reg  signed [24:0] tmp7_reg_3063;
reg    ap_enable_reg_pp2_iter4;
wire   [25:0] tmp1_fu_1837_p2;
reg   [25:0] tmp1_reg_3068;
wire   [24:0] tmp5_fu_1843_p2;
reg   [24:0] tmp5_reg_3073;
(* use_dsp48 = "no" *) wire   [24:0] tmp6_fu_1849_p2;
reg   [24:0] tmp6_reg_3078;
wire   [25:0] tmp4_fu_1860_p2;
reg   [25:0] tmp4_reg_3083;
wire   [31:0] p_5_mid2_fu_1866_p3;
reg   [31:0] p_5_mid2_reg_3088;
wire   [26:0] tmp_122_fu_1883_p2;
reg   [26:0] tmp_122_reg_3093;
wire  signed [31:0] buf_V_5_2_2_fu_1892_p2;
reg  signed [31:0] buf_V_5_2_2_reg_3103;
reg    ap_enable_reg_pp2_iter6;
reg   [11:0] bias_V_7_load_reg_3109;
wire   [32:0] r_V_fu_1903_p2;
reg   [32:0] r_V_reg_3114;
reg   [0:0] tmp_293_reg_3119;
reg   [20:0] tmp_276_reg_3124;
reg   [20:0] tmp_275_reg_3129;
wire   [21:0] tmp_118_fu_1954_p3;
reg  signed [21:0] tmp_118_reg_3134;
wire  signed [32:0] grp_fu_2404_p2;
reg  signed [32:0] r_V_s_reg_3149;
reg   [0:0] tmp_294_reg_3154;
reg   [0:0] tmp_294_reg_3154_pp2_iter10_reg;
reg   [0:0] tmp_294_reg_3154_pp2_iter11_reg;
reg   [0:0] tmp_294_reg_3154_pp2_iter12_reg;
wire   [66:0] grp_fu_1982_p2;
reg   [66:0] mul_reg_3165;
reg   [28:0] tmp_296_reg_3170;
wire   [66:0] neg_mul_fu_1998_p2;
reg   [66:0] neg_mul_reg_3175;
wire   [15:0] Outbuf_V_fu_2051_p3;
reg   [15:0] Outbuf_V_reg_3180;
wire   [0:0] exitcond_flatten_fu_2059_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state56_pp3_stage0_iter0;
wire    ap_block_state57_pp3_stage0_iter1;
wire    ap_block_state58_pp3_stage0_iter2;
wire    ap_block_state59_pp3_stage0_iter3;
reg    ap_block_state60_pp3_stage0_iter4;
wire    ap_block_state61_pp3_stage0_iter5;
reg    ap_block_pp3_stage0_11001;
reg   [0:0] exitcond_flatten_reg_3185_pp3_iter1_reg;
reg   [0:0] exitcond_flatten_reg_3185_pp3_iter2_reg;
wire   [14:0] indvar_flatten_next2_fu_2065_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] exitcond_flatten28_fu_2071_p2;
reg   [0:0] exitcond_flatten28_reg_3194;
reg   [0:0] exitcond_flatten28_reg_3194_pp3_iter1_reg;
wire   [13:0] indvar_flatten_next1_fu_2083_p3;
wire   [0:0] not_exitcond_flatten_11_fu_2109_p2;
reg   [0:0] not_exitcond_flatten_11_reg_3210;
wire   [0:0] exitcond_flatten29_fu_2114_p2;
reg   [0:0] exitcond_flatten29_reg_3215;
wire   [0:0] exitcond_flatten_mid_fu_2120_p2;
reg   [0:0] exitcond_flatten_mid_reg_3220;
wire   [0:0] tmp_249_fu_2132_p2;
reg   [0:0] tmp_249_reg_3225;
wire   [1:0] kb_t_mid2_fu_2141_p3;
reg   [1:0] kb_t_mid2_reg_3230;
reg   [1:0] kb_t_mid2_reg_3230_pp3_iter2_reg;
reg   [1:0] kb_t_mid2_reg_3230_pp3_iter3_reg;
reg   [1:0] kb_t_mid2_reg_3230_pp3_iter4_reg;
wire   [2:0] kb_mid2_fu_2149_p3;
reg   [2:0] kb_mid2_reg_3234;
reg    ap_enable_reg_pp3_iter1;
wire   [12:0] indvar_flatten_next_fu_2163_p3;
reg   [12:0] indvar_flatten_next_reg_3239;
wire  signed [2:0] tmp_99_mid2_v_v_fu_2177_p3;
reg  signed [2:0] tmp_99_mid2_v_v_reg_3244;
reg    ap_enable_reg_pp3_iter2;
reg  signed [2:0] tmp_99_mid2_v_v_reg_3244_pp3_iter3_reg;
wire   [5:0] i18_mid2_fu_2234_p3;
reg   [5:0] i18_mid2_reg_3250;
wire   [6:0] tmp_108_mid2_fu_2242_p3;
reg   [6:0] tmp_108_mid2_reg_3255;
wire   [5:0] i_28_fu_2250_p2;
reg   [5:0] i_28_reg_3261;
wire   [12:0] tmp_252_fu_2270_p2;
reg   [12:0] tmp_252_reg_3266;
wire   [11:0] tmp_277_fu_2276_p1;
reg   [11:0] tmp_277_reg_3271;
wire   [13:0] tmp_254_fu_2299_p2;
reg   [13:0] tmp_254_reg_3276;
wire   [11:0] tmp_286_fu_2305_p1;
reg   [11:0] tmp_286_reg_3281;
wire   [0:0] exitcond_fu_2315_p2;
reg   [0:0] exitcond_reg_3288_pp4_iter1_reg;
wire   [5:0] i_27_fu_2321_p2;
reg   [5:0] i_27_reg_3292;
reg    ap_enable_reg_pp4_iter0;
wire   [11:0] tmp_287_fu_2327_p1;
reg   [11:0] tmp_287_reg_3297;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state17;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state21;
reg    ap_enable_reg_pp1_iter3;
wire    ap_CS_fsm_state25;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state26;
wire    ap_block_pp2_stage1_subdone;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state56;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter5;
wire    ap_CS_fsm_state62;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state63;
reg    ap_enable_reg_pp4_iter2;
reg   [14:0] num_img_reg_673;
wire    ap_CS_fsm_state55;
reg   [2:0] ap_phi_mux_j2_phi_fu_699_p4;
reg   [2:0] ap_phi_mux_k_phi_fu_722_p4;
reg   [6:0] ap_phi_mux_i3_phi_fu_734_p4;
reg   [15:0] ap_phi_mux_indvar_flatten23_phi_fu_746_p4;
reg   [2:0] ap_phi_mux_ia_phi_fu_757_p4;
reg   [14:0] ap_phi_mux_indvar_flatten24_phi_fu_769_p4;
reg   [2:0] ap_phi_mux_ib_phi_fu_780_p4;
reg   [12:0] ap_phi_mux_indvar_flatten25_phi_fu_791_p4;
reg   [5:0] ap_phi_mux_i4_phi_fu_802_p4;
wire    ap_block_pp2_stage1;
reg   [31:0] ap_phi_mux_p_5_phi_fu_814_p4;
reg   [6:0] ap_phi_mux_j5_phi_fu_826_p4;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_0_0_phi_reg_834;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_0_1_phi_reg_849;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_849;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_0_1_phi_reg_849;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_0_2_phi_reg_864;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_864;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_0_2_phi_reg_864;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_1_0_phi_reg_879;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_879;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_1_0_phi_reg_879;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_1_2_phi_reg_894;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_894;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_1_2_phi_reg_894;
reg   [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_894;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_2_1_phi_reg_910;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_2_1_phi_reg_910;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_2_1_phi_reg_910;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_1_1_phi_reg_925;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_925;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_1_1_phi_reg_925;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_2_0_phi_reg_940;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_940;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_2_0_phi_reg_940;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_3_load_2_2_phi_reg_955;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_3_load_2_2_phi_reg_955;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_3_load_2_2_phi_reg_955;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_3_load_2_2_phi_reg_955;
reg   [2:0] ap_phi_mux_ka_phi_fu_985_p4;
reg   [2:0] ap_phi_mux_kb_phi_fu_1008_p4;
reg   [12:0] ap_phi_mux_indvar_flatten_phi_fu_1020_p4;
reg   [6:0] ap_phi_mux_j_phi_fu_1032_p4;
reg   [5:0] ap_phi_mux_i18_phi_fu_1044_p4;
reg   [5:0] ap_phi_mux_i1_phi_fu_1056_p4;
wire  signed [63:0] tmp_264_cast_fu_1373_p1;
wire  signed [63:0] tmp_273_cast_fu_1649_p1;
wire  signed [63:0] tmp_274_cast_fu_1659_p1;
wire  signed [63:0] tmp_275_cast_fu_1669_p1;
wire   [63:0] tmp_278_cast_fu_1708_p1;
wire   [63:0] tmp_279_cast_fu_1714_p1;
wire   [63:0] tmp_280_cast_fu_1720_p1;
wire   [63:0] tmp_117_mid2_cast_fu_1873_p1;
wire   [63:0] tmp_259_cast_fu_2309_p1;
wire   [63:0] tmp_105_fu_2331_p1;
reg    ap_block_state5;
reg    ap_block_state7;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp3_stage0_01001;
reg    ap_block_pp4_stage0_01001;
wire   [11:0] tmp_260_fu_1194_p1;
wire    ap_CS_fsm_state11;
wire   [31:0] i8_cast_fu_1212_p1;
wire   [15:0] num_img_cast_fu_1227_p1;
wire   [9:0] indvar_flatten44_op_fu_1260_p2;
wire   [2:0] j_7_fu_1274_p2;
wire   [0:0] exitcond19_fu_1299_p2;
wire   [0:0] not_exitcond_flatten_fu_1294_p2;
wire   [2:0] k_mid_fu_1280_p3;
wire   [0:0] exitcond9_mid_fu_1305_p2;
wire   [0:0] tmp_255_fu_1317_p2;
wire   [2:0] k_4_fu_1311_p2;
wire   [9:0] tmp_256_fu_1350_p3;
wire   [9:0] tmp_115_cast_fu_1347_p1;
wire   [9:0] tmp_107_mid2_cast_fu_1344_p1;
wire   [9:0] tmp_257_fu_1357_p2;
wire   [0:0] exitcond20_fu_1427_p2;
wire   [0:0] not_exitcond_flatten_9_fu_1421_p2;
wire   [0:0] exitcond_flatten34_fu_1439_p2;
wire   [0:0] exitcond_flatten65_n_fu_1451_p2;
wire   [0:0] exitcond1_mid_fu_1433_p2;
wire   [0:0] not_exitcond_flatten_10_fu_1457_p2;
wire   [0:0] tmp_259_fu_1492_p2;
wire   [2:0] ib_1_fu_1487_p2;
wire   [0:0] tmp_261_fu_1516_p2;
wire   [2:0] tmp_110_mid2_fu_1552_p3;
wire   [2:0] ia_1_mid1_fu_1565_p2;
wire   [2:0] tmp_150_2_mid2_fu_1571_p3;
wire   [11:0] tmp_290_fu_1586_p3;
wire   [9:0] tmp_263_fu_1604_p3;
wire   [9:0] tmp_121_cast_fu_1601_p1;
wire   [9:0] tmp_110_mid2_cast_fu_1558_p1;
wire   [9:0] tmp_264_fu_1611_p2;
wire   [9:0] tmp_150_1_mid2_cast_fu_1562_p1;
wire   [9:0] tmp_150_2_mid2_cast_fu_1577_p1;
wire   [63:0] tmp_121_fu_1598_p1;
wire   [63:0] tmp_262_fu_1594_p1;
wire   [63:0] tmp_271_fu_1635_p2;
wire   [13:0] p_shl13_cast_fu_1679_p3;
wire  signed [24:0] tmp_156_cast_fu_1795_p1;
wire  signed [24:0] tmp_156_0_1_cast_fu_1798_p1;
wire  signed [24:0] tmp_156_0_2_cast_fu_1801_p1;
wire  signed [24:0] tmp_156_1_cast_fu_1804_p1;
wire  signed [25:0] tmp3_cast_fu_1834_p1;
wire  signed [25:0] tmp2_cast_fu_1831_p1;
wire  signed [24:0] tmp_156_1_1_cast_fu_1822_p1;
wire  signed [24:0] tmp_156_1_2_cast_fu_1825_p1;
wire  signed [24:0] tmp_156_2_cast_fu_1828_p1;
wire  signed [25:0] tmp6_cast_fu_1857_p1;
wire  signed [25:0] tmp5_cast_fu_1854_p1;
wire  signed [26:0] tmp4_cast_fu_1880_p1;
wire  signed [26:0] tmp1_cast_fu_1877_p1;
wire  signed [31:0] p_cast_fu_1889_p1;
wire  signed [32:0] rhs_V_3_fu_1900_p1;
wire  signed [32:0] lhs_V_3_fu_1897_p1;
wire   [32:0] p_neg_fu_1927_p2;
wire   [21:0] p_lshr_cast_fu_1942_p1;
wire   [21:0] p_neg_t_fu_1945_p2;
wire   [21:0] p_lshr_f_cast_fu_1951_p1;
wire   [34:0] grp_fu_1982_p0;
wire   [28:0] tmp_295_fu_2003_p4;
wire  signed [32:0] tmp_278_fu_2012_p1;
wire  signed [32:0] tmp_279_fu_2016_p1;
wire   [32:0] tmp_280_fu_2019_p3;
wire   [32:0] neg_ti_fu_2026_p2;
wire   [32:0] tmp_119_fu_2032_p3;
wire   [0:0] tmp_297_fu_2039_p3;
wire   [15:0] tmp_298_fu_2047_p1;
wire   [13:0] indvar_flatten13_op_fu_2077_p2;
wire   [1:0] tmp_266_fu_2098_p1;
wire   [2:0] kb_mid_fu_2091_p3;
wire   [2:0] kb_2_fu_2126_p2;
wire   [1:0] tmp_268_fu_2137_p1;
wire   [1:0] kb_t_mid_fu_2102_p3;
wire   [12:0] indvar_flatten_op_fu_2157_p2;
wire   [2:0] ka_3_fu_2171_p2;
wire   [0:0] exitcond18_fu_2184_p2;
wire   [0:0] exitcond_flatten_not_fu_2202_p2;
wire   [0:0] exitcond5_mid_fu_2190_p2;
wire   [0:0] not_exitcond_flatten_8_fu_2207_p2;
wire   [6:0] j_mid_fu_2195_p3;
wire   [0:0] exitcond5_mid1_fu_2212_p2;
wire   [0:0] tmp_250_fu_2224_p2;
wire   [0:0] tmp_269_fu_2229_p2;
wire   [6:0] j_8_fu_2218_p2;
wire   [11:0] tmp_251_fu_2259_p3;
wire   [12:0] tmp_108_mid2_cast_fu_2256_p1;
wire   [12:0] tmp_255_cast_fu_2266_p1;
wire   [13:0] p_shl_cast_fu_2286_p3;
wire   [13:0] tmp_256_cast_fu_2283_p1;
wire  signed [13:0] tmp_99_mid2_cast_fu_2280_p1;
wire   [13:0] tmp_253_fu_2293_p2;
wire  signed [15:0] grp_fu_2336_p0;
wire  signed [15:0] grp_fu_2336_p1;
reg    grp_fu_1982_ce;
reg    grp_fu_2336_ce;
wire    ap_CS_fsm_state9;
reg    grp_fu_2342_ce;
reg    grp_fu_2348_ce;
reg    grp_fu_2354_ce;
reg    grp_fu_2360_ce;
reg    grp_fu_2366_ce;
reg    grp_fu_2372_ce;
reg    grp_fu_2378_ce;
reg    grp_fu_2384_ce;
reg    grp_fu_2390_ce;
reg    grp_fu_2396_ce;
reg    grp_fu_2404_ce;
wire    ap_CS_fsm_state19;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_520;
reg    ap_condition_502;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 multiple_V_7 = 12'd0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
end

Conv_3_bias_V #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
bias_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_V_7_address0),
    .ce0(bias_V_7_ce0),
    .we0(bias_V_7_we0),
    .d0(tmp_287_reg_3297),
    .q0(bias_V_7_q0)
);

Conv_1_B_V_2_0 #(
    .DataWidth( 12 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
B_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_3_0_address0),
    .ce0(B_V_3_0_ce0),
    .q0(B_V_3_0_q0),
    .address1(B_V_3_0_address1),
    .ce1(B_V_3_0_ce1),
    .we1(B_V_3_0_we1),
    .d1(tmp_286_reg_3281),
    .q1(B_V_3_0_q1)
);

Conv_1_B_V_2_0 #(
    .DataWidth( 12 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
B_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_3_1_address0),
    .ce0(B_V_3_1_ce0),
    .q0(B_V_3_1_q0),
    .address1(B_V_3_1_address1),
    .ce1(B_V_3_1_ce1),
    .we1(B_V_3_1_we1),
    .d1(tmp_286_reg_3281),
    .q1(B_V_3_1_q1)
);

Conv_1_B_V_2_0 #(
    .DataWidth( 12 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
B_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_3_2_address0),
    .ce0(B_V_3_2_ce0),
    .q0(B_V_3_2_q0),
    .address1(B_V_3_2_address1),
    .ce1(B_V_3_2_ce1),
    .we1(B_V_3_2_we1),
    .d1(tmp_286_reg_3281),
    .q1(B_V_3_2_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 12 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_2_address0),
    .ce0(A_V_3_2_ce0),
    .q0(A_V_3_2_q0),
    .address1(A_V_3_2_address1),
    .ce1(A_V_3_2_ce1),
    .we1(A_V_3_2_we1),
    .d1(tmp_288_reg_2549),
    .q1(A_V_3_2_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 12 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_3_address0),
    .ce0(A_V_3_3_ce0),
    .q0(A_V_3_3_q0),
    .address1(A_V_3_3_address1),
    .ce1(A_V_3_3_ce1),
    .we1(A_V_3_3_we1),
    .d1(tmp_288_reg_2549),
    .q1(A_V_3_3_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 12 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_4_address0),
    .ce0(A_V_3_4_ce0),
    .q0(A_V_3_4_q0),
    .address1(A_V_3_4_address1),
    .ce1(A_V_3_4_ce1),
    .we1(A_V_3_4_we1),
    .d1(tmp_288_reg_2549),
    .q1(A_V_3_4_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 12 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_5_address0),
    .ce0(A_V_3_5_ce0),
    .q0(A_V_3_5_q0),
    .address1(A_V_3_5_address1),
    .ce1(A_V_3_5_ce1),
    .we1(A_V_3_5_we1),
    .d1(tmp_288_reg_2549),
    .q1(A_V_3_5_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 12 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_6_address0),
    .ce0(A_V_3_6_ce0),
    .q0(A_V_3_6_q0),
    .address1(A_V_3_6_address1),
    .ce1(A_V_3_6_ce1),
    .we1(A_V_3_6_we1),
    .d1(tmp_288_reg_2549),
    .q1(A_V_3_6_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 12 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_1_address0),
    .ce0(A_V_3_1_ce0),
    .q0(A_V_3_1_q0),
    .address1(A_V_3_1_address1),
    .ce1(A_V_3_1_ce1),
    .we1(A_V_3_1_we1),
    .d1(tmp_288_reg_2549),
    .q1(A_V_3_1_q1)
);

Conv_A_V_3_2 #(
    .DataWidth( 12 ),
    .AddressRange( 448 ),
    .AddressWidth( 9 ))
A_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_3_0_address0),
    .ce0(A_V_3_0_ce0),
    .q0(A_V_3_0_q0),
    .address1(A_V_3_0_address1),
    .ce1(A_V_3_0_ce1),
    .we1(A_V_3_0_we1),
    .d1(tmp_288_reg_2549),
    .q1(A_V_3_0_q1)
);

ultra_mul_32s_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ultra_mul_32s_32sbkb_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp9_reg_2467),
    .din1(tmp8_reg_2462),
    .ce(1'b1),
    .dout(grp_fu_1204_p2)
);

ultra_mul_35ns_33dEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 67 ))
ultra_mul_35ns_33dEe_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1982_p0),
    .din1(r_V_s_reg_3149),
    .ce(grp_fu_1982_ce),
    .dout(grp_fu_1982_p2)
);

ultra_mul_mul_16scud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ultra_mul_mul_16scud_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2336_p0),
    .din1(grp_fu_2336_p1),
    .ce(grp_fu_2336_ce),
    .dout(grp_fu_2336_p2)
);

ultra_mul_mul_16scud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ultra_mul_mul_16scud_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_V_163_reg_2427),
    .din1(tmp_V_167_reg_2432),
    .ce(grp_fu_2342_ce),
    .dout(grp_fu_2342_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834),
    .din1(reg_1130),
    .ce(grp_fu_2348_ce),
    .dout(grp_fu_2348_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1134),
    .din1(ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849),
    .ce(grp_fu_2354_ce),
    .dout(grp_fu_2354_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864),
    .din1(reg_1138),
    .ce(grp_fu_2360_ce),
    .dout(grp_fu_2360_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879),
    .din1(B_V_3_0_load_1_reg_2898),
    .ce(grp_fu_2366_ce),
    .dout(grp_fu_2366_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910),
    .din1(B_V_3_1_load_2_reg_2913),
    .ce(grp_fu_2372_ce),
    .dout(grp_fu_2372_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925),
    .din1(reg_1134),
    .ce(grp_fu_2378_ce),
    .dout(grp_fu_2378_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(A_V_3_load_1_2_phi_reg_894),
    .din1(B_V_3_2_load_1_reg_2903),
    .ce(grp_fu_2384_ce),
    .dout(grp_fu_2384_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940),
    .din1(reg_1130),
    .ce(grp_fu_2390_ce),
    .dout(grp_fu_2390_p2)
);

ultra_mac_muladd_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
ultra_mac_muladd_fYi_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_3_load_2_2_phi_reg_955),
    .din1(reg_1138),
    .din2(r_V_12_2_1_reg_3033),
    .ce(grp_fu_2396_ce),
    .dout(grp_fu_2396_p3)
);

ultra_mul_mul_12sg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 33 ))
ultra_mul_mul_12sg8j_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(multiple_V_7),
    .din1(tmp_118_reg_3134),
    .ce(grp_fu_2404_ce),
    .dout(grp_fu_2404_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state17) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state17) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state17);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state21) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((tmp_100_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state21)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state21);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((tmp_100_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state26) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state26)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state26);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp2_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state56) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state56)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state56);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp3_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_condition_pp4_exit_iter0_state63) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state62)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state63)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state63);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state62)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((1'b1 == ap_condition_520)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834 <= reg_1084;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834 <= reg_1064;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834 <= reg_1071;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834 <= reg_1078;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834 <= A_V_3_0_load_reg_2878;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_0_phi_reg_834 <= ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((1'b1 == ap_condition_520)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849 <= reg_1091;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849 <= reg_1084;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849 <= reg_1064;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849 <= reg_1071;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849 <= reg_1078;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_1_phi_reg_849 <= ap_phi_reg_pp2_iter2_A_V_3_load_0_1_phi_reg_849;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((1'b1 == ap_condition_520)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864 <= A_V_3_6_load_reg_2883;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864 <= reg_1091;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864 <= reg_1084;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864 <= reg_1064;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864 <= reg_1071;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_0_2_phi_reg_864 <= ap_phi_reg_pp2_iter2_A_V_3_load_0_2_phi_reg_864;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((1'b1 == ap_condition_520)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879 <= reg_1117;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879 <= reg_1097;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879 <= reg_1104;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879 <= reg_1111;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879 <= A_V_3_0_load_1_reg_2888;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_0_phi_reg_879 <= ap_phi_reg_pp2_iter2_A_V_3_load_1_0_phi_reg_879;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd4) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925 <= reg_1169;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925 <= reg_1142;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925 <= reg_1149;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925 <= reg_1156;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925 <= reg_1163;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_1_1_phi_reg_925 <= ap_phi_reg_pp2_iter2_A_V_3_load_1_1_phi_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((1'b1 == ap_condition_520)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_894 <= A_V_3_6_load_1_reg_2893;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_894 <= reg_1124;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_894 <= reg_1117;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_894 <= reg_1097;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_894 <= reg_1104;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_894 <= ap_phi_reg_pp2_iter2_A_V_3_load_1_2_phi_reg_894;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd4) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940 <= reg_1142;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940 <= reg_1149;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940 <= reg_1156;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940 <= reg_1163;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940 <= A_V_3_0_load_2_reg_2908;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_0_phi_reg_940 <= ap_phi_reg_pp2_iter2_A_V_3_load_2_0_phi_reg_940;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((1'b1 == ap_condition_520)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910 <= reg_1124;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910 <= reg_1117;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910 <= reg_1097;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910 <= reg_1104;
        end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910 <= reg_1111;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_3_load_2_1_phi_reg_910 <= ap_phi_reg_pp2_iter2_A_V_3_load_2_1_phi_reg_910;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd4) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_2_phi_reg_955 <= A_V_3_6_load_2_reg_2918;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_2_phi_reg_955 <= reg_1169;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_2_phi_reg_955 <= reg_1142;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_2_phi_reg_955 <= reg_1149;
    end else if (((ib_mid2_reg_2630_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_2_phi_reg_955 <= reg_1156;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_reg_pp2_iter3_A_V_3_load_2_2_phi_reg_955 <= ap_phi_reg_pp2_iter2_A_V_3_load_2_2_phi_reg_955;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i18_reg_1040 <= i_28_reg_3261;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i18_reg_1040 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        i1_reg_1052 <= 6'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3288 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i1_reg_1052 <= i_27_reg_3292;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        i3_reg_730 <= i_5_reg_2539;
    end else if (((tmp_100_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        i3_reg_730 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i4_reg_798 <= 6'd0;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i4_reg_798 <= tmp_117_mid2_reg_2668;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_101_fu_1216_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i8_reg_662 <= i_fu_1221_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        i8_reg_662 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ia_reg_753 <= 3'd1;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ia_reg_753 <= tmp_150_1_mid2_reg_2619;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ib_reg_776 <= 3'd1;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ib_reg_776 <= ib_mid2_reg_2630;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_2059_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten13_reg_993 <= indvar_flatten_next1_fu_2083_p3;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten13_reg_993 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_2059_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten20_reg_970 <= indvar_flatten_next2_fu_2065_p2;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten20_reg_970 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_fu_1242_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten21_reg_684 <= indvar_flatten_next3_fu_1248_p2;
    end else if (((tmp_100_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        indvar_flatten21_reg_684 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_fu_1242_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten22_reg_707 <= indvar_flatten_next2_7_fu_1266_p3;
    end else if (((tmp_100_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        indvar_flatten22_reg_707 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten23_reg_742 <= 16'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten23_reg_742 <= indvar_flatten_next3_3_reg_2575;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten24_reg_765 <= 15'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten24_reg_765 <= indvar_flatten_next3_2_reg_2663;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten25_reg_787 <= 13'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten25_reg_787 <= indvar_flatten_next3_1_reg_2658;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten_reg_1016 <= indvar_flatten_next_reg_3239;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten_reg_1016 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        j2_reg_695 <= tmp_107_mid2_v_reg_2522;
    end else if (((tmp_100_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        j2_reg_695 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        j5_reg_822 <= 7'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j5_reg_822 <= j_9_reg_2652;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        j_reg_1028 <= tmp_108_mid2_reg_3255;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        j_reg_1028 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        k_reg_718 <= k_mid2_reg_2534;
    end else if (((tmp_100_fu_1231_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        k_reg_718 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        ka_reg_981 <= tmp_99_mid2_v_v_reg_3244;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ka_reg_981 <= 3'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        kb_reg_1004 <= kb_mid2_reg_3234;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        kb_reg_1004 <= 3'd2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_96_fu_1180_p2 == 1'd1) & (tmp_s_fu_1175_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        num_img_reg_673 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        num_img_reg_673 <= num_img_5_reg_2495;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_5_reg_810 <= 32'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        p_5_reg_810 <= buf_V_5_2_2_reg_3103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_3_0_addr_3_reg_2709 <= tmp_275_cast_fu_1669_p1;
        A_V_3_1_addr_2_reg_2719 <= tmp_274_cast_fu_1659_p1;
        A_V_3_1_addr_3_reg_2725 <= tmp_275_cast_fu_1669_p1;
        A_V_3_2_addr_2_reg_2736 <= tmp_274_cast_fu_1659_p1;
        A_V_3_2_addr_3_reg_2742 <= tmp_275_cast_fu_1669_p1;
        A_V_3_3_addr_2_reg_2753 <= tmp_274_cast_fu_1659_p1;
        A_V_3_3_addr_3_reg_2759 <= tmp_275_cast_fu_1669_p1;
        A_V_3_4_addr_2_reg_2770 <= tmp_274_cast_fu_1659_p1;
        A_V_3_4_addr_3_reg_2776 <= tmp_275_cast_fu_1669_p1;
        A_V_3_5_addr_2_reg_2787 <= tmp_274_cast_fu_1659_p1;
        A_V_3_5_addr_3_reg_2793 <= tmp_275_cast_fu_1669_p1;
        A_V_3_6_addr_3_reg_2809 <= tmp_275_cast_fu_1669_p1;
        ifzero_reg_2829 <= ifzero_fu_1703_p2;
        tmp_272_reg_2814 <= tmp_272_fu_1686_p2;
        tmp_273_reg_2819 <= tmp_273_fu_1691_p2;
        tmp_274_reg_2824 <= tmp_274_fu_1697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_0_load_1_reg_2888 <= A_V_3_0_q1;
        A_V_3_0_load_reg_2878 <= A_V_3_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_3_0_load_2_reg_2908 <= A_V_3_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_6_load_1_reg_2893 <= A_V_3_6_q1;
        A_V_3_6_load_reg_2883 <= A_V_3_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_3_6_load_2_reg_2918 <= A_V_3_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_load_1_2_phi_reg_894 <= ap_phi_reg_pp2_iter3_A_V_3_load_1_2_phi_reg_894;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_3_0_addr_3_reg_2843 <= tmp_280_cast_fu_1720_p1;
        B_V_3_1_addr_2_reg_2853 <= tmp_279_cast_fu_1714_p1;
        B_V_3_2_addr_3_reg_2873 <= tmp_280_cast_fu_1720_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_3_0_load_1_reg_2898 <= B_V_3_0_q1;
        B_V_3_1_load_2_reg_2913 <= B_V_3_1_q1;
        B_V_3_2_load_1_reg_2903 <= B_V_3_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        KER_bound_reg_2477 <= KER_bound_fu_1208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2829_pp2_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        Outbuf_V_reg_3180 <= Outbuf_V_fu_2051_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834 <= ap_phi_reg_pp2_iter0_A_V_3_load_0_0_phi_reg_834;
        ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_849 <= ap_phi_reg_pp2_iter0_A_V_3_load_0_1_phi_reg_849;
        ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_864 <= ap_phi_reg_pp2_iter0_A_V_3_load_0_2_phi_reg_864;
        ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_879 <= ap_phi_reg_pp2_iter0_A_V_3_load_1_0_phi_reg_879;
        ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_925 <= ap_phi_reg_pp2_iter0_A_V_3_load_1_1_phi_reg_925;
        ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_894 <= ap_phi_reg_pp2_iter0_A_V_3_load_1_2_phi_reg_894;
        ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_940 <= ap_phi_reg_pp2_iter0_A_V_3_load_2_0_phi_reg_940;
        ap_phi_reg_pp2_iter1_A_V_3_load_2_1_phi_reg_910 <= ap_phi_reg_pp2_iter0_A_V_3_load_2_1_phi_reg_910;
        ap_phi_reg_pp2_iter1_A_V_3_load_2_2_phi_reg_955 <= ap_phi_reg_pp2_iter0_A_V_3_load_2_2_phi_reg_955;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter2_A_V_3_load_0_0_phi_reg_834 <= ap_phi_reg_pp2_iter1_A_V_3_load_0_0_phi_reg_834;
        ap_phi_reg_pp2_iter2_A_V_3_load_0_1_phi_reg_849 <= ap_phi_reg_pp2_iter1_A_V_3_load_0_1_phi_reg_849;
        ap_phi_reg_pp2_iter2_A_V_3_load_0_2_phi_reg_864 <= ap_phi_reg_pp2_iter1_A_V_3_load_0_2_phi_reg_864;
        ap_phi_reg_pp2_iter2_A_V_3_load_1_0_phi_reg_879 <= ap_phi_reg_pp2_iter1_A_V_3_load_1_0_phi_reg_879;
        ap_phi_reg_pp2_iter2_A_V_3_load_1_1_phi_reg_925 <= ap_phi_reg_pp2_iter1_A_V_3_load_1_1_phi_reg_925;
        ap_phi_reg_pp2_iter2_A_V_3_load_1_2_phi_reg_894 <= ap_phi_reg_pp2_iter1_A_V_3_load_1_2_phi_reg_894;
        ap_phi_reg_pp2_iter2_A_V_3_load_2_0_phi_reg_940 <= ap_phi_reg_pp2_iter1_A_V_3_load_2_0_phi_reg_940;
        ap_phi_reg_pp2_iter2_A_V_3_load_2_1_phi_reg_910 <= ap_phi_reg_pp2_iter1_A_V_3_load_2_1_phi_reg_910;
        ap_phi_reg_pp2_iter2_A_V_3_load_2_2_phi_reg_955 <= ap_phi_reg_pp2_iter1_A_V_3_load_2_2_phi_reg_955;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2829_pp2_iter5_reg == 1'd1) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        bias_V_7_load_reg_3109 <= bias_V_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter6_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        buf_V_5_2_2_reg_3103 <= buf_V_5_2_2_fu_1892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_fu_1395_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond1_mid3_reg_2603 <= exitcond1_mid3_fu_1463_p2;
        exitcond_flatten33_reg_2580 <= exitcond_flatten33_fu_1407_p2;
        exitcond_flatten65_m_reg_2596 <= exitcond_flatten65_m_fu_1445_p2;
        ib_mid_reg_2590 <= ib_mid_fu_1413_p3;
        indvar_flatten63_op_reg_2609 <= indvar_flatten63_op_fu_1469_p2;
        indvar_flatten78_op_reg_2614 <= indvar_flatten78_op_fu_1475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_2059_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        exitcond_flatten28_reg_3194 <= exitcond_flatten28_fu_2071_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        exitcond_flatten28_reg_3194_pp3_iter1_reg <= exitcond_flatten28_reg_3194;
        exitcond_flatten_reg_3185 <= exitcond_flatten_fu_2059_p2;
        exitcond_flatten_reg_3185_pp3_iter1_reg <= exitcond_flatten_reg_3185;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        exitcond_flatten29_reg_3215 <= exitcond_flatten29_fu_2114_p2;
        exitcond_flatten_mid_reg_3220 <= exitcond_flatten_mid_fu_2120_p2;
        kb_t_mid2_reg_3230 <= kb_t_mid2_fu_2141_p3;
        not_exitcond_flatten_11_reg_3210 <= not_exitcond_flatten_11_fu_2109_p2;
        tmp_249_reg_3225 <= tmp_249_fu_2132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten30_reg_2500 <= exitcond_flatten30_fu_1242_p2;
        exitcond_flatten30_reg_2500_pp1_iter1_reg <= exitcond_flatten30_reg_2500;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_fu_1242_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten31_reg_2509 <= exitcond_flatten31_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond_flatten32_reg_2571 <= exitcond_flatten32_fu_1395_p2;
        exitcond_flatten32_reg_2571_pp2_iter1_reg <= exitcond_flatten32_reg_2571;
        exitcond_flatten32_reg_2571_pp2_iter2_reg <= exitcond_flatten32_reg_2571_pp2_iter1_reg;
        exitcond_flatten32_reg_2571_pp2_iter3_reg <= exitcond_flatten32_reg_2571_pp2_iter2_reg;
        exitcond_flatten32_reg_2571_pp2_iter4_reg <= exitcond_flatten32_reg_2571_pp2_iter3_reg;
        exitcond_flatten32_reg_2571_pp2_iter5_reg <= exitcond_flatten32_reg_2571_pp2_iter4_reg;
        exitcond_flatten32_reg_2571_pp2_iter6_reg <= exitcond_flatten32_reg_2571_pp2_iter5_reg;
        ia_1_reg_2565 <= ia_1_fu_1389_p2;
        tmp_109_reg_2560 <= tmp_109_fu_1383_p2;
        tmp_117_mid2_reg_2668_pp2_iter2_reg <= tmp_117_mid2_reg_2668;
        tmp_117_mid2_reg_2668_pp2_iter3_reg <= tmp_117_mid2_reg_2668_pp2_iter2_reg;
        tmp_117_mid2_reg_2668_pp2_iter4_reg <= tmp_117_mid2_reg_2668_pp2_iter3_reg;
        tmp_117_mid2_reg_2668_pp2_iter5_reg <= tmp_117_mid2_reg_2668_pp2_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        exitcond_flatten_reg_3185_pp3_iter2_reg <= exitcond_flatten_reg_3185_pp3_iter1_reg;
        exitcond_flatten_reg_3185_pp3_iter3_reg <= exitcond_flatten_reg_3185_pp3_iter2_reg;
        kb_t_mid2_reg_3230_pp3_iter2_reg <= kb_t_mid2_reg_3230;
        kb_t_mid2_reg_3230_pp3_iter3_reg <= kb_t_mid2_reg_3230_pp3_iter2_reg;
        kb_t_mid2_reg_3230_pp3_iter4_reg <= kb_t_mid2_reg_3230_pp3_iter3_reg;
        tmp_99_mid2_v_v_reg_3244_pp3_iter3_reg <= tmp_99_mid2_v_v_reg_3244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond_reg_3288 <= exitcond_fu_2315_p2;
        exitcond_reg_3288_pp4_iter1_reg <= exitcond_reg_3288;
        i1_reg_1052_pp4_iter1_reg <= i1_reg_1052;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i18_mid2_reg_3250 <= i18_mid2_fu_2234_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2500 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i3_mid2_reg_2528 <= i3_mid2_fu_1322_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i4_mid_reg_2625 <= i4_mid_fu_1496_p3;
        j5_mid2_reg_2645 <= j5_mid2_fu_1525_p3;
        tmp_289_reg_2640 <= tmp_289_fu_1520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        i_27_reg_3292 <= i_27_fu_2321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_28_reg_3261 <= i_28_fu_2250_p2;
        tmp_108_mid2_reg_3255 <= tmp_108_mid2_fu_2242_p3;
        tmp_99_mid2_v_v_reg_3244 <= tmp_99_mid2_v_v_fu_2177_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond1_mid3_reg_2603 == 1'd1) & (exitcond_flatten32_reg_2571 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i_29_reg_2635 <= i_29_fu_1510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2500 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_5_reg_2539 <= i_5_fu_1338_p2;
        k_mid2_reg_2534 <= k_mid2_fu_1330_p3;
        tmp_107_mid2_v_reg_2522 <= tmp_107_mid2_v_fu_1287_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ib_mid2_reg_2630 <= ib_mid2_fu_1504_p3;
        indvar_flatten_next3_1_reg_2658 <= indvar_flatten_next3_1_fu_1539_p3;
        indvar_flatten_next3_2_reg_2663 <= indvar_flatten_next3_2_fu_1546_p3;
        j_9_reg_2652 <= j_9_fu_1533_p2;
        tmp_150_1_mid2_reg_2619 <= tmp_150_1_mid2_fu_1481_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ib_mid2_reg_2630_pp2_iter1_reg <= ib_mid2_reg_2630;
        ib_mid2_reg_2630_pp2_iter2_reg <= ib_mid2_reg_2630_pp2_iter1_reg;
        ifzero_reg_2829_pp2_iter10_reg <= ifzero_reg_2829_pp2_iter9_reg;
        ifzero_reg_2829_pp2_iter11_reg <= ifzero_reg_2829_pp2_iter10_reg;
        ifzero_reg_2829_pp2_iter12_reg <= ifzero_reg_2829_pp2_iter11_reg;
        ifzero_reg_2829_pp2_iter13_reg <= ifzero_reg_2829_pp2_iter12_reg;
        ifzero_reg_2829_pp2_iter2_reg <= ifzero_reg_2829;
        ifzero_reg_2829_pp2_iter3_reg <= ifzero_reg_2829_pp2_iter2_reg;
        ifzero_reg_2829_pp2_iter4_reg <= ifzero_reg_2829_pp2_iter3_reg;
        ifzero_reg_2829_pp2_iter5_reg <= ifzero_reg_2829_pp2_iter4_reg;
        ifzero_reg_2829_pp2_iter6_reg <= ifzero_reg_2829_pp2_iter5_reg;
        ifzero_reg_2829_pp2_iter7_reg <= ifzero_reg_2829_pp2_iter6_reg;
        ifzero_reg_2829_pp2_iter8_reg <= ifzero_reg_2829_pp2_iter7_reg;
        ifzero_reg_2829_pp2_iter9_reg <= ifzero_reg_2829_pp2_iter8_reg;
        tmp_289_reg_2640_pp2_iter1_reg <= tmp_289_reg_2640;
        tmp_289_reg_2640_pp2_iter2_reg <= tmp_289_reg_2640_pp2_iter1_reg;
        tmp_289_reg_2640_pp2_iter3_reg <= tmp_289_reg_2640_pp2_iter2_reg;
        tmp_289_reg_2640_pp2_iter4_reg <= tmp_289_reg_2640_pp2_iter3_reg;
        tmp_289_reg_2640_pp2_iter5_reg <= tmp_289_reg_2640_pp2_iter4_reg;
        tmp_294_reg_3154_pp2_iter10_reg <= tmp_294_reg_3154;
        tmp_294_reg_3154_pp2_iter11_reg <= tmp_294_reg_3154_pp2_iter10_reg;
        tmp_294_reg_3154_pp2_iter12_reg <= tmp_294_reg_3154_pp2_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten_next3_3_reg_2575 <= indvar_flatten_next3_3_fu_1401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        indvar_flatten_next_reg_3239 <= indvar_flatten_next_fu_2163_p3;
        kb_mid2_reg_3234 <= kb_mid2_fu_2149_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        k_mid2_reg_2534_pp1_iter2_reg <= k_mid2_reg_2534;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_96_fu_1180_p2 == 1'd0) & (tmp_s_fu_1175_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_reg_2445 <= lhs_V_fu_1185_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2829_pp2_iter11_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        mul_reg_3165 <= grp_fu_1982_p2;
        tmp_296_reg_3170 <= {{grp_fu_1982_p2[66:38]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        multiple_V_7 <= tmp_260_fu_1194_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2829_pp2_iter12_reg == 1'd1) & (tmp_294_reg_3154_pp2_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        neg_mul_reg_3175 <= neg_mul_fu_1998_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        num_img_5_reg_2495 <= num_img_5_fu_1236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_5_mid2_reg_3088 <= p_5_mid2_fu_1866_p3;
        tmp_122_reg_3093 <= tmp_122_fu_1883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_s_reg_2472 <= grp_fu_1204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_V_12_0_1_reg_3018 <= grp_fu_2354_p2;
        r_V_12_0_2_reg_3023 <= grp_fu_2360_p2;
        r_V_12_1_reg_3028 <= grp_fu_2366_p2;
        r_V_12_2_1_reg_3033 <= grp_fu_2372_p2;
        r_V_1_reg_3013 <= grp_fu_2348_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_V_12_1_1_reg_3038 <= grp_fu_2378_p2;
        r_V_12_1_2_reg_3043 <= grp_fu_2384_p2;
        r_V_12_2_reg_3048 <= grp_fu_2390_p2;
        tmp2_reg_3053 <= tmp2_fu_1810_p2;
        tmp3_reg_3058 <= tmp3_fu_1816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2829_pp2_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_V_reg_3114 <= r_V_fu_1903_p2;
        tmp_276_reg_3124 <= {{r_V_fu_1903_p2[32:12]}};
        tmp_293_reg_3119 <= r_V_fu_1903_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2829_pp2_iter8_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_V_s_reg_3149 <= grp_fu_2404_p2;
        tmp_294_reg_3154 <= grp_fu_2404_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if ((((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1064 <= A_V_3_3_q0;
        reg_1097 <= A_V_3_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1071 <= A_V_3_2_q0;
        reg_1104 <= A_V_3_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1078 <= A_V_3_1_q0;
        reg_1111 <= A_V_3_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1084 <= A_V_3_4_q0;
        reg_1117 <= A_V_3_4_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1091 <= A_V_3_5_q0;
        reg_1124 <= A_V_3_5_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_1130 <= B_V_3_0_q0;
        reg_1134 <= B_V_3_1_q0;
        reg_1138 <= B_V_3_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        reg_1142 <= A_V_3_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        reg_1149 <= A_V_3_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        reg_1156 <= A_V_3_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        reg_1163 <= A_V_3_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        reg_1169 <= A_V_3_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp1_reg_3068 <= tmp1_fu_1837_p2;
        tmp5_reg_3073 <= tmp5_fu_1843_p2;
        tmp6_reg_3078 <= tmp6_fu_1849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp4_reg_3083 <= tmp4_fu_1860_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp7_reg_3063 <= grp_fu_2396_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp8_reg_2462 <= grp_fu_2336_p2;
        tmp9_reg_2467 <= grp_fu_2342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_101_reg_2482 <= tmp_101_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_117_mid2_reg_2668 <= tmp_117_mid2_fu_1581_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2829_pp2_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_118_reg_3134 <= tmp_118_fu_1954_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        tmp_252_reg_3266 <= tmp_252_fu_2270_p2;
        tmp_277_reg_3271 <= tmp_277_fu_2276_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        tmp_254_reg_3276 <= tmp_254_fu_2299_p2;
        tmp_286_reg_3281 <= tmp_286_fu_2305_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0))) begin
        tmp_258_reg_2544 <= tmp_258_fu_1363_p2;
        tmp_288_reg_2549 <= tmp_288_fu_1369_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_265_reg_2674 <= tmp_265_fu_1617_p2;
        tmp_267_reg_2679 <= tmp_267_fu_1623_p2;
        tmp_270_reg_2684 <= tmp_270_fu_1629_p2;
        tmp_291_reg_2689 <= tmp_291_fu_1641_p1;
        tmp_292_reg_2694 <= tmp_292_fu_1645_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (tmp_293_reg_3119 == 1'd1) & (ifzero_reg_2829_pp2_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_275_reg_3129 <= {{p_neg_fu_1927_p2[32:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3288 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        tmp_287_reg_3297 <= tmp_287_fu_2327_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_159_reg_2417 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_161_reg_2422 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_163_reg_2427 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_167_reg_2432 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_reg_2411 <= stream_in_V_V_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_0_address0 = A_V_3_0_addr_3_reg_2709;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_0_address0 = tmp_273_cast_fu_1649_p1;
    end else begin
        A_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_0_address1 = tmp_274_cast_fu_1659_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_0_address1 = tmp_264_cast_fu_1373_p1;
    end else begin
        A_V_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_0_ce0 = 1'b1;
    end else begin
        A_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_0_ce1 = 1'b1;
    end else begin
        A_V_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((k_mid2_reg_2534_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_0_we1 = 1'b1;
    end else begin
        A_V_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_1_address0 = A_V_3_1_addr_3_reg_2725;
    end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_1_address0 = A_V_3_1_addr_2_reg_2719;
    end else if ((((ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_3_1_address0 = tmp_273_cast_fu_1649_p1;
    end else begin
        A_V_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_1_address1 = tmp_275_cast_fu_1669_p1;
    end else if (((ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_1_address1 = tmp_274_cast_fu_1659_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_1_address1 = tmp_264_cast_fu_1373_p1;
    end else begin
        A_V_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_1_ce0 = 1'b1;
    end else begin
        A_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_1_ce1 = 1'b1;
    end else begin
        A_V_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2534_pp1_iter2_reg == 3'd1) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_1_we1 = 1'b1;
    end else begin
        A_V_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_2_address0 = A_V_3_2_addr_3_reg_2742;
    end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_2_address0 = A_V_3_2_addr_2_reg_2736;
    end else if ((((ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_3_2_address0 = tmp_273_cast_fu_1649_p1;
    end else begin
        A_V_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_2_address1 = tmp_275_cast_fu_1669_p1;
    end else if ((((ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_3_2_address1 = tmp_274_cast_fu_1659_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_2_address1 = tmp_264_cast_fu_1373_p1;
    end else begin
        A_V_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_2_ce0 = 1'b1;
    end else begin
        A_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_2_ce1 = 1'b1;
    end else begin
        A_V_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2534_pp1_iter2_reg == 3'd2) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_2_we1 = 1'b1;
    end else begin
        A_V_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_3_address0 = A_V_3_3_addr_3_reg_2759;
    end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_3_address0 = A_V_3_3_addr_2_reg_2753;
    end else if ((((ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_3_3_address0 = tmp_273_cast_fu_1649_p1;
    end else begin
        A_V_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_3_address1 = tmp_275_cast_fu_1669_p1;
    end else if ((((ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_3_3_address1 = tmp_274_cast_fu_1659_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_3_address1 = tmp_264_cast_fu_1373_p1;
    end else begin
        A_V_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_3_ce0 = 1'b1;
    end else begin
        A_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd2) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_3_ce1 = 1'b1;
    end else begin
        A_V_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2534_pp1_iter2_reg == 3'd3) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_3_we1 = 1'b1;
    end else begin
        A_V_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_4_address0 = A_V_3_4_addr_3_reg_2776;
    end else if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_4_address0 = A_V_3_4_addr_2_reg_2770;
    end else if ((((ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | (~(ib_mid2_reg_2630 == 3'd4) & ~(ib_mid2_reg_2630 == 3'd3) & ~(ib_mid2_reg_2630 == 3'd2) & ~(ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_3_4_address0 = tmp_273_cast_fu_1649_p1;
    end else begin
        A_V_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_4_address1 = tmp_275_cast_fu_1669_p1;
    end else if ((((ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | (~(ib_mid2_reg_2630 == 3'd4) & ~(ib_mid2_reg_2630 == 3'd3) & ~(ib_mid2_reg_2630 == 3'd2) & ~(ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_3_4_address1 = tmp_274_cast_fu_1659_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_4_address1 = tmp_264_cast_fu_1373_p1;
    end else begin
        A_V_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2630 == 3'd4) & ~(ib_mid2_reg_2630 == 3'd3) & ~(ib_mid2_reg_2630 == 3'd2) & ~(ib_mid2_reg_2630 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_4_ce0 = 1'b1;
    end else begin
        A_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd3) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2630 == 3'd4) & ~(ib_mid2_reg_2630 == 3'd3) & ~(ib_mid2_reg_2630 == 3'd2) & ~(ib_mid2_reg_2630 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_4_ce1 = 1'b1;
    end else begin
        A_V_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2534_pp1_iter2_reg == 3'd4) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_4_we1 = 1'b1;
    end else begin
        A_V_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_5_address0 = A_V_3_5_addr_3_reg_2793;
    end else if ((~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_5_address0 = A_V_3_5_addr_2_reg_2787;
    end else if ((((ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | (~(ib_mid2_reg_2630 == 3'd4) & ~(ib_mid2_reg_2630 == 3'd3) & ~(ib_mid2_reg_2630 == 3'd2) & ~(ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_3_5_address0 = tmp_273_cast_fu_1649_p1;
    end else begin
        A_V_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(ib_mid2_reg_2630 == 3'd4) & ~(ib_mid2_reg_2630 == 3'd3) & ~(ib_mid2_reg_2630 == 3'd2) & ~(ib_mid2_reg_2630 == 3'd1) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_5_address1 = tmp_275_cast_fu_1669_p1;
    end else if (((ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_5_address1 = tmp_274_cast_fu_1659_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_5_address1 = tmp_264_cast_fu_1373_p1;
    end else begin
        A_V_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2630 == 3'd4) & ~(ib_mid2_reg_2630 == 3'd3) & ~(ib_mid2_reg_2630 == 3'd2) & ~(ib_mid2_reg_2630 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_5_ce0 = 1'b1;
    end else begin
        A_V_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2630 == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2630 == 3'd4) & ~(ib_mid2_reg_2630 == 3'd3) & ~(ib_mid2_reg_2630 == 3'd2) & ~(ib_mid2_reg_2630 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_5_ce1 = 1'b1;
    end else begin
        A_V_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((k_mid2_reg_2534_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_5_we1 = 1'b1;
    end else begin
        A_V_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_3_6_address0 = A_V_3_6_addr_3_reg_2809;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_6_address0 = tmp_273_cast_fu_1649_p1;
    end else begin
        A_V_3_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_3_6_address1 = tmp_274_cast_fu_1659_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_3_6_address1 = tmp_264_cast_fu_1373_p1;
    end else begin
        A_V_3_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_3_6_ce0 = 1'b1;
    end else begin
        A_V_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_3_6_ce1 = 1'b1;
    end else begin
        A_V_3_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & ((k_mid2_reg_2534_pp1_iter2_reg == 3'd7) | (k_mid2_reg_2534_pp1_iter2_reg == 3'd6)))) begin
        A_V_3_6_we1 = 1'b1;
    end else begin
        A_V_3_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            B_V_3_0_address0 = B_V_3_0_addr_3_reg_2843;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            B_V_3_0_address0 = tmp_278_cast_fu_1708_p1;
        end else begin
            B_V_3_0_address0 = 'bx;
        end
    end else begin
        B_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_3_0_address1 = tmp_259_cast_fu_2309_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_3_0_address1 = tmp_279_cast_fu_1714_p1;
    end else begin
        B_V_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_3_0_ce0 = 1'b1;
    end else begin
        B_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_3_0_ce1 = 1'b1;
    end else begin
        B_V_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (kb_t_mid2_reg_3230_pp3_iter4_reg == 2'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        B_V_3_0_we1 = 1'b1;
    end else begin
        B_V_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            B_V_3_1_address0 = B_V_3_1_addr_2_reg_2853;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            B_V_3_1_address0 = tmp_278_cast_fu_1708_p1;
        end else begin
            B_V_3_1_address0 = 'bx;
        end
    end else begin
        B_V_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_3_1_address1 = tmp_259_cast_fu_2309_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_3_1_address1 = tmp_280_cast_fu_1720_p1;
    end else begin
        B_V_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_3_1_ce0 = 1'b1;
    end else begin
        B_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_3_1_ce1 = 1'b1;
    end else begin
        B_V_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter5 == 1'b1) & (kb_t_mid2_reg_3230_pp3_iter4_reg == 2'd1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        B_V_3_1_we1 = 1'b1;
    end else begin
        B_V_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            B_V_3_2_address0 = B_V_3_2_addr_3_reg_2873;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            B_V_3_2_address0 = tmp_278_cast_fu_1708_p1;
        end else begin
            B_V_3_2_address0 = 'bx;
        end
    end else begin
        B_V_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_3_2_address1 = tmp_259_cast_fu_2309_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_3_2_address1 = tmp_279_cast_fu_1714_p1;
    end else begin
        B_V_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_3_2_ce0 = 1'b1;
    end else begin
        B_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        B_V_3_2_ce1 = 1'b1;
    end else begin
        B_V_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(kb_t_mid2_reg_3230_pp3_iter4_reg == 2'd1) & ~(kb_t_mid2_reg_3230_pp3_iter4_reg == 2'd0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        B_V_3_2_we1 = 1'b1;
    end else begin
        B_V_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_101_fu_1216_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten30_fu_1242_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten32_fu_1395_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_2059_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state56 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state56 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_2315_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state63 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state63 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3185_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_i18_phi_fu_1044_p4 = i_28_reg_3261;
    end else begin
        ap_phi_mux_i18_phi_fu_1044_p4 = i18_reg_1040;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3288 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_i1_phi_fu_1056_p4 = i_27_reg_3292;
    end else begin
        ap_phi_mux_i1_phi_fu_1056_p4 = i1_reg_1052;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_i3_phi_fu_734_p4 = i_5_reg_2539;
    end else begin
        ap_phi_mux_i3_phi_fu_734_p4 = i3_reg_730;
    end
end

always @ (*) begin
    if (((exitcond_flatten32_reg_2571_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        ap_phi_mux_i4_phi_fu_802_p4 = tmp_117_mid2_reg_2668;
    end else begin
        ap_phi_mux_i4_phi_fu_802_p4 = i4_reg_798;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_ia_phi_fu_757_p4 = tmp_150_1_mid2_reg_2619;
    end else begin
        ap_phi_mux_ia_phi_fu_757_p4 = ia_reg_753;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_ib_phi_fu_780_p4 = ib_mid2_reg_2630;
    end else begin
        ap_phi_mux_ib_phi_fu_780_p4 = ib_reg_776;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten23_phi_fu_746_p4 = indvar_flatten_next3_3_reg_2575;
    end else begin
        ap_phi_mux_indvar_flatten23_phi_fu_746_p4 = indvar_flatten23_reg_742;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten24_phi_fu_769_p4 = indvar_flatten_next3_2_reg_2663;
    end else begin
        ap_phi_mux_indvar_flatten24_phi_fu_769_p4 = indvar_flatten24_reg_765;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten25_phi_fu_791_p4 = indvar_flatten_next3_1_reg_2658;
    end else begin
        ap_phi_mux_indvar_flatten25_phi_fu_791_p4 = indvar_flatten25_reg_787;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3185_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1020_p4 = indvar_flatten_next_reg_3239;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1020_p4 = indvar_flatten_reg_1016;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_j2_phi_fu_699_p4 = tmp_107_mid2_v_reg_2522;
    end else begin
        ap_phi_mux_j2_phi_fu_699_p4 = j2_reg_695;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_j5_phi_fu_826_p4 = j_9_reg_2652;
    end else begin
        ap_phi_mux_j5_phi_fu_826_p4 = j5_reg_822;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3185_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_j_phi_fu_1032_p4 = tmp_108_mid2_reg_3255;
    end else begin
        ap_phi_mux_j_phi_fu_1032_p4 = j_reg_1028;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_k_phi_fu_722_p4 = k_mid2_reg_2534;
    end else begin
        ap_phi_mux_k_phi_fu_722_p4 = k_reg_718;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3185_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_ka_phi_fu_985_p4 = tmp_99_mid2_v_v_reg_3244;
    end else begin
        ap_phi_mux_ka_phi_fu_985_p4 = ka_reg_981;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3185_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        ap_phi_mux_kb_phi_fu_1008_p4 = kb_mid2_reg_3234;
    end else begin
        ap_phi_mux_kb_phi_fu_1008_p4 = kb_reg_1004;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten32_reg_2571_pp2_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        ap_phi_mux_p_5_phi_fu_814_p4 = buf_V_5_2_2_reg_3103;
    end else begin
        ap_phi_mux_p_5_phi_fu_814_p4 = p_5_reg_810;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        bias_V_7_address0 = tmp_105_fu_2331_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        bias_V_7_address0 = tmp_117_mid2_cast_fu_1873_p1;
    end else begin
        bias_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        bias_V_7_ce0 = 1'b1;
    end else begin
        bias_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3288_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        bias_V_7_we0 = 1'b1;
    end else begin
        bias_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1982_ce = 1'b1;
    end else begin
        grp_fu_1982_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_2336_ce = 1'b1;
    end else begin
        grp_fu_2336_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_2342_ce = 1'b1;
    end else begin
        grp_fu_2342_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2348_ce = 1'b1;
    end else begin
        grp_fu_2348_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2354_ce = 1'b1;
    end else begin
        grp_fu_2354_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2360_ce = 1'b1;
    end else begin
        grp_fu_2360_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2366_ce = 1'b1;
    end else begin
        grp_fu_2366_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2372_ce = 1'b1;
    end else begin
        grp_fu_2372_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2378_ce = 1'b1;
    end else begin
        grp_fu_2378_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2384_ce = 1'b1;
    end else begin
        grp_fu_2384_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2390_ce = 1'b1;
    end else begin
        grp_fu_2390_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2396_ce = 1'b1;
    end else begin
        grp_fu_2396_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2404_ce = 1'b1;
    end else begin
        grp_fu_2404_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_101_reg_2482 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3288 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1)))) begin
        stream_in_V_V_blk_n = stream_in_V_V_empty_n;
    end else begin
        stream_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_101_reg_2482 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3288 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_in_V_V_read = 1'b1;
    end else begin
        stream_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage0) & (ifzero_reg_2829_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((tmp_101_reg_2482 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3288 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1)))) begin
        stream_out_V_V_blk_n = stream_out_V_V_full_n;
    end else begin
        stream_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ifzero_reg_2829_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        stream_out_V_V_din = Outbuf_V_reg_3180;
    end else if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_101_reg_2482 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((exitcond_reg_3288 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_01001)) | ((exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_out_V_V_din = stream_in_V_V_dout;
    end else begin
        stream_out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2829_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_101_reg_2482 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3288 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_out_V_V_write = 1'b1;
    end else begin
        stream_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_96_fu_1180_p2 == 1'd1) & (tmp_s_fu_1175_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_96_fu_1180_p2 == 1'd0) & (tmp_s_fu_1175_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((tmp_101_fu_1216_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((tmp_101_fu_1216_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state20 : begin
            if (((tmp_100_fu_1231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (exitcond_flatten30_fu_1242_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (exitcond_flatten30_fu_1242_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten32_fu_1395_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten32_fu_1395_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((exitcond_flatten_fu_2059_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)) & ~((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((exitcond_flatten_fu_2059_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((exitcond_fu_2315_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) & ~((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) | ((exitcond_fu_2315_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign KER_bound_fu_1208_p2 = ($signed(p_s_reg_2472) + $signed(lhs_V_reg_2445));

assign Outbuf_V_fu_2051_p3 = ((tmp_297_fu_2039_p3[0:0] === 1'b1) ? 16'd0 : tmp_298_fu_2047_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_101_reg_2482 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_101_reg_2482 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_101_reg_2482 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_101_reg_2482 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_101_reg_2482 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_101_reg_2482 == 1'd1) & (stream_in_V_V_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((ifzero_reg_2829_pp2_iter13_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ifzero_reg_2829_pp2_iter13_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ifzero_reg_2829_pp2_iter13_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0))));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_01001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3288 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3288 == 1'd0))));
end

always @ (*) begin
    ap_block_pp4_stage0_11001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3288 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3288 == 1'd0))));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3288 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3288 == 1'd0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0));
end

assign ap_block_state17_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = (((tmp_101_reg_2482 == 1'd1) & (stream_out_V_V_full_n == 1'b0)) | ((tmp_101_reg_2482 == 1'd1) & (stream_in_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state21_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp1_stage0_iter2 = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten30_reg_2500_pp1_iter1_reg == 1'd0));
end

assign ap_block_state24_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state30_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage1_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state40_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp2_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp2_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage1_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state50_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp2_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage1_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state54_pp2_stage0_iter14 = ((ifzero_reg_2829_pp2_iter13_reg == 1'd1) & (stream_out_V_V_full_n == 1'b0));
end

assign ap_block_state56_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state60_pp3_stage0_iter4 = (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_3185_pp3_iter3_reg == 1'd0)));
end

assign ap_block_state61_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state64_pp4_stage0_iter1 = (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3288 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3288 == 1'd0)));
end

assign ap_block_state65_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_502 = ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_520 = (~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd2) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd3) & ~(ib_mid2_reg_2630_pp2_iter1_reg == 3'd4) & (exitcond_flatten32_reg_2571_pp2_iter2_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_phi_reg_pp2_iter0_A_V_3_load_0_0_phi_reg_834 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_0_1_phi_reg_849 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_0_2_phi_reg_864 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_1_0_phi_reg_879 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_1_1_phi_reg_925 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_1_2_phi_reg_894 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_2_0_phi_reg_940 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_2_1_phi_reg_910 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_3_load_2_2_phi_reg_955 = 'bx;

assign ap_ready = internal_ap_ready;

assign buf_V_5_2_2_fu_1892_p2 = ($signed(p_5_mid2_reg_3088) + $signed(p_cast_fu_1889_p1));

assign exitcond18_fu_2184_p2 = ((ap_phi_mux_i18_phi_fu_1044_p4 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond19_fu_1299_p2 = ((ap_phi_mux_i3_phi_fu_734_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond1_mid3_fu_1463_p2 = (not_exitcond_flatten_10_fu_1457_p2 & exitcond1_mid_fu_1433_p2);

assign exitcond1_mid_fu_1433_p2 = (not_exitcond_flatten_9_fu_1421_p2 & exitcond20_fu_1427_p2);

assign exitcond20_fu_1427_p2 = ((ap_phi_mux_j5_phi_fu_826_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond5_mid1_fu_2212_p2 = (not_exitcond_flatten_8_fu_2207_p2 & exitcond5_mid_fu_2190_p2);

assign exitcond5_mid_fu_2190_p2 = (not_exitcond_flatten_11_reg_3210 & exitcond18_fu_2184_p2);

assign exitcond9_mid_fu_1305_p2 = (not_exitcond_flatten_fu_1294_p2 & exitcond19_fu_1299_p2);

assign exitcond_flatten28_fu_2071_p2 = ((indvar_flatten13_reg_993 == 14'd6144) ? 1'b1 : 1'b0);

assign exitcond_flatten29_fu_2114_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1020_p4 == 13'd2048) ? 1'b1 : 1'b0);

assign exitcond_flatten30_fu_1242_p2 = ((indvar_flatten21_reg_684 == 12'd3136) ? 1'b1 : 1'b0);

assign exitcond_flatten31_fu_1254_p2 = ((indvar_flatten22_reg_707 == 10'd448) ? 1'b1 : 1'b0);

assign exitcond_flatten32_fu_1395_p2 = ((ap_phi_mux_indvar_flatten23_phi_fu_746_p4 == 16'd51200) ? 1'b1 : 1'b0);

assign exitcond_flatten33_fu_1407_p2 = ((ap_phi_mux_indvar_flatten24_phi_fu_769_p4 == 15'd10240) ? 1'b1 : 1'b0);

assign exitcond_flatten34_fu_1439_p2 = ((ap_phi_mux_indvar_flatten25_phi_fu_791_p4 == 13'd2048) ? 1'b1 : 1'b0);

assign exitcond_flatten65_m_fu_1445_p2 = (not_exitcond_flatten_9_fu_1421_p2 & exitcond_flatten34_fu_1439_p2);

assign exitcond_flatten65_n_fu_1451_p2 = (exitcond_flatten34_fu_1439_p2 ^ 1'd1);

assign exitcond_flatten_fu_2059_p2 = ((indvar_flatten20_reg_970 == 15'd18432) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_fu_2120_p2 = (not_exitcond_flatten_11_fu_2109_p2 & exitcond_flatten29_fu_2114_p2);

assign exitcond_flatten_not_fu_2202_p2 = (exitcond_flatten29_reg_3215 ^ 1'd1);

assign exitcond_fu_2315_p2 = ((ap_phi_mux_i1_phi_fu_1056_p4 == 6'd32) ? 1'b1 : 1'b0);

assign grp_fu_1982_p0 = 67'd13743895348;

assign grp_fu_2336_p0 = tmp_98_fu_1191_p1;

assign grp_fu_2336_p1 = tmp_98_fu_1191_p1;

assign i18_mid2_fu_2234_p3 = ((tmp_269_fu_2229_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_i18_phi_fu_1044_p4);

assign i3_mid2_fu_1322_p3 = ((tmp_255_fu_1317_p2[0:0] === 1'b1) ? 7'd0 : ap_phi_mux_i3_phi_fu_734_p4);

assign i4_mid_fu_1496_p3 = ((tmp_259_fu_1492_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_i4_phi_fu_802_p4);

assign i8_cast_fu_1212_p1 = i8_reg_662;

assign i_27_fu_2321_p2 = (ap_phi_mux_i1_phi_fu_1056_p4 + 6'd1);

assign i_28_fu_2250_p2 = (i18_mid2_fu_2234_p3 + 6'd1);

assign i_29_fu_1510_p2 = (6'd1 + i4_mid_fu_1496_p3);

assign i_5_fu_1338_p2 = (i3_mid2_fu_1322_p3 + 7'd1);

assign i_fu_1221_p2 = (i8_reg_662 + 31'd1);

assign ia_1_fu_1389_p2 = (ap_phi_mux_ia_phi_fu_757_p4 + 3'd1);

assign ia_1_mid1_fu_1565_p2 = (3'd2 + ia_reg_753);

assign ib_1_fu_1487_p2 = (3'd1 + ib_mid_reg_2590);

assign ib_mid2_fu_1504_p3 = ((exitcond_flatten65_m_reg_2596[0:0] === 1'b1) ? ib_1_fu_1487_p2 : ib_mid_reg_2590);

assign ib_mid_fu_1413_p3 = ((exitcond_flatten33_fu_1407_p2[0:0] === 1'b1) ? 3'd1 : ap_phi_mux_ib_phi_fu_780_p4);

assign ifzero_fu_1703_p2 = ((j_9_reg_2652 == 7'd64) ? 1'b1 : 1'b0);

assign indvar_flatten13_op_fu_2077_p2 = (indvar_flatten13_reg_993 + 14'd1);

assign indvar_flatten44_op_fu_1260_p2 = (indvar_flatten22_reg_707 + 10'd1);

assign indvar_flatten63_op_fu_1469_p2 = (ap_phi_mux_indvar_flatten25_phi_fu_791_p4 + 13'd1);

assign indvar_flatten78_op_fu_1475_p2 = (ap_phi_mux_indvar_flatten24_phi_fu_769_p4 + 15'd1);

assign indvar_flatten_next1_fu_2083_p3 = ((exitcond_flatten28_fu_2071_p2[0:0] === 1'b1) ? 14'd1 : indvar_flatten13_op_fu_2077_p2);

assign indvar_flatten_next2_7_fu_1266_p3 = ((exitcond_flatten31_fu_1254_p2[0:0] === 1'b1) ? 10'd1 : indvar_flatten44_op_fu_1260_p2);

assign indvar_flatten_next2_fu_2065_p2 = (indvar_flatten20_reg_970 + 15'd1);

assign indvar_flatten_next3_1_fu_1539_p3 = ((tmp_259_fu_1492_p2[0:0] === 1'b1) ? 13'd1 : indvar_flatten63_op_reg_2609);

assign indvar_flatten_next3_2_fu_1546_p3 = ((exitcond_flatten33_reg_2580[0:0] === 1'b1) ? 15'd1 : indvar_flatten78_op_reg_2614);

assign indvar_flatten_next3_3_fu_1401_p2 = (ap_phi_mux_indvar_flatten23_phi_fu_746_p4 + 16'd1);

assign indvar_flatten_next3_fu_1248_p2 = (indvar_flatten21_reg_684 + 12'd1);

assign indvar_flatten_next_fu_2163_p3 = ((tmp_249_fu_2132_p2[0:0] === 1'b1) ? 13'd1 : indvar_flatten_op_fu_2157_p2);

assign indvar_flatten_op_fu_2157_p2 = (ap_phi_mux_indvar_flatten_phi_fu_1020_p4 + 13'd1);

assign j5_mid2_fu_1525_p3 = ((tmp_289_fu_1520_p2[0:0] === 1'b1) ? 7'd0 : j5_reg_822);

assign j_7_fu_1274_p2 = (3'd1 + ap_phi_mux_j2_phi_fu_699_p4);

assign j_8_fu_2218_p2 = (7'd1 + j_mid_fu_2195_p3);

assign j_9_fu_1533_p2 = (j5_mid2_fu_1525_p3 + 7'd1);

assign j_mid_fu_2195_p3 = ((tmp_249_reg_3225[0:0] === 1'b1) ? 7'd0 : ap_phi_mux_j_phi_fu_1032_p4);

assign k_4_fu_1311_p2 = (3'd1 + k_mid_fu_1280_p3);

assign k_mid2_fu_1330_p3 = ((exitcond9_mid_fu_1305_p2[0:0] === 1'b1) ? k_4_fu_1311_p2 : k_mid_fu_1280_p3);

assign k_mid_fu_1280_p3 = ((exitcond_flatten31_reg_2509[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_k_phi_fu_722_p4);

assign ka_3_fu_2171_p2 = ($signed(3'd7) + $signed(ap_phi_mux_ka_phi_fu_985_p4));

assign kb_2_fu_2126_p2 = ($signed(3'd7) + $signed(kb_mid_fu_2091_p3));

assign kb_mid2_fu_2149_p3 = ((exitcond_flatten_mid_fu_2120_p2[0:0] === 1'b1) ? kb_2_fu_2126_p2 : kb_mid_fu_2091_p3);

assign kb_mid_fu_2091_p3 = ((exitcond_flatten28_reg_3194[0:0] === 1'b1) ? 3'd2 : ap_phi_mux_kb_phi_fu_1008_p4);

assign kb_t_mid2_fu_2141_p3 = ((exitcond_flatten_mid_fu_2120_p2[0:0] === 1'b1) ? tmp_268_fu_2137_p1 : kb_t_mid_fu_2102_p3);

assign kb_t_mid_fu_2102_p3 = ((exitcond_flatten28_reg_3194[0:0] === 1'b1) ? 2'd2 : tmp_266_fu_2098_p1);

assign lhs_V_3_fu_1897_p1 = buf_V_5_2_2_reg_3103;

assign lhs_V_fu_1185_p1 = tmp_V_167_reg_2432;

assign neg_mul_fu_1998_p2 = (67'd0 - mul_reg_3165);

assign neg_ti_fu_2026_p2 = (33'd0 - tmp_280_fu_2019_p3);

assign not_exitcond_flatten_10_fu_1457_p2 = (exitcond_flatten65_n_fu_1451_p2 | exitcond_flatten33_fu_1407_p2);

assign not_exitcond_flatten_11_fu_2109_p2 = (exitcond_flatten28_reg_3194 ^ 1'd1);

assign not_exitcond_flatten_8_fu_2207_p2 = (exitcond_flatten_not_fu_2202_p2 | exitcond_flatten28_reg_3194_pp3_iter1_reg);

assign not_exitcond_flatten_9_fu_1421_p2 = (exitcond_flatten33_fu_1407_p2 ^ 1'd1);

assign not_exitcond_flatten_fu_1294_p2 = (exitcond_flatten31_reg_2509 ^ 1'd1);

assign num_img_5_fu_1236_p2 = (num_img_reg_673 + 15'd1);

assign num_img_cast_fu_1227_p1 = num_img_reg_673;

assign p_5_mid2_fu_1866_p3 = ((tmp_289_reg_2640_pp2_iter5_reg[0:0] === 1'b1) ? 32'd0 : ap_phi_mux_p_5_phi_fu_814_p4);

assign p_cast_fu_1889_p1 = $signed(tmp_122_reg_3093);

assign p_lshr_cast_fu_1942_p1 = tmp_275_reg_3129;

assign p_lshr_f_cast_fu_1951_p1 = tmp_276_reg_3124;

assign p_neg_fu_1927_p2 = (33'd0 - r_V_reg_3114);

assign p_neg_t_fu_1945_p2 = (22'd0 - p_lshr_cast_fu_1942_p1);

assign p_shl13_cast_fu_1679_p3 = {{tmp_292_reg_2694}, {2'd0}};

assign p_shl_cast_fu_2286_p3 = {{tmp_277_reg_3271}, {2'd0}};

assign r_V_fu_1903_p2 = ($signed(rhs_V_3_fu_1900_p1) + $signed(lhs_V_3_fu_1897_p1));

assign rhs_V_3_fu_1900_p1 = $signed(bias_V_7_load_reg_3109);

assign start_out = real_start;

assign tmp1_cast_fu_1877_p1 = $signed(tmp1_reg_3068);

assign tmp1_fu_1837_p2 = ($signed(tmp3_cast_fu_1834_p1) + $signed(tmp2_cast_fu_1831_p1));

assign tmp2_cast_fu_1831_p1 = $signed(tmp2_reg_3053);

assign tmp2_fu_1810_p2 = ($signed(tmp_156_cast_fu_1795_p1) + $signed(tmp_156_0_1_cast_fu_1798_p1));

assign tmp3_cast_fu_1834_p1 = $signed(tmp3_reg_3058);

assign tmp3_fu_1816_p2 = ($signed(tmp_156_0_2_cast_fu_1801_p1) + $signed(tmp_156_1_cast_fu_1804_p1));

assign tmp4_cast_fu_1880_p1 = $signed(tmp4_reg_3083);

assign tmp4_fu_1860_p2 = ($signed(tmp6_cast_fu_1857_p1) + $signed(tmp5_cast_fu_1854_p1));

assign tmp5_cast_fu_1854_p1 = $signed(tmp5_reg_3073);

assign tmp5_fu_1843_p2 = ($signed(tmp_156_1_1_cast_fu_1822_p1) + $signed(tmp_156_1_2_cast_fu_1825_p1));

assign tmp6_cast_fu_1857_p1 = $signed(tmp6_reg_3078);

assign tmp6_fu_1849_p2 = ($signed(tmp7_reg_3063) + $signed(tmp_156_2_cast_fu_1828_p1));

assign tmp_100_fu_1231_p2 = (($signed(num_img_cast_fu_1227_p1) < $signed(tmp_V_159_reg_2417)) ? 1'b1 : 1'b0);

assign tmp_101_fu_1216_p2 = (($signed(i8_cast_fu_1212_p1) < $signed(KER_bound_reg_2477)) ? 1'b1 : 1'b0);

assign tmp_105_fu_2331_p1 = i1_reg_1052_pp4_iter1_reg;

assign tmp_107_mid2_cast_fu_1344_p1 = tmp_107_mid2_v_reg_2522;

assign tmp_107_mid2_v_fu_1287_p3 = ((exitcond_flatten31_reg_2509[0:0] === 1'b1) ? j_7_fu_1274_p2 : ap_phi_mux_j2_phi_fu_699_p4);

assign tmp_108_mid2_cast_fu_2256_p1 = tmp_108_mid2_reg_3255;

assign tmp_108_mid2_fu_2242_p3 = ((exitcond5_mid1_fu_2212_p2[0:0] === 1'b1) ? j_8_fu_2218_p2 : j_mid_fu_2195_p3);

assign tmp_109_fu_1383_p2 = ($signed(ap_phi_mux_ia_phi_fu_757_p4) + $signed(3'd7));

assign tmp_110_mid2_cast_fu_1558_p1 = tmp_110_mid2_fu_1552_p3;

assign tmp_110_mid2_fu_1552_p3 = ((exitcond_flatten33_reg_2580[0:0] === 1'b1) ? ia_reg_753 : tmp_109_reg_2560);

assign tmp_115_cast_fu_1347_p1 = i3_mid2_reg_2528;

assign tmp_117_mid2_cast_fu_1873_p1 = tmp_117_mid2_reg_2668_pp2_iter5_reg;

assign tmp_117_mid2_fu_1581_p3 = ((exitcond1_mid3_reg_2603[0:0] === 1'b1) ? i_29_reg_2635 : i4_mid_reg_2625);

assign tmp_118_fu_1954_p3 = ((tmp_293_reg_3119[0:0] === 1'b1) ? p_neg_t_fu_1945_p2 : p_lshr_f_cast_fu_1951_p1);

assign tmp_119_fu_2032_p3 = ((tmp_294_reg_3154_pp2_iter12_reg[0:0] === 1'b1) ? neg_ti_fu_2026_p2 : tmp_279_fu_2016_p1);

assign tmp_121_cast_fu_1601_p1 = j5_mid2_reg_2645;

assign tmp_121_fu_1598_p1 = j5_mid2_reg_2645;

assign tmp_122_fu_1883_p2 = ($signed(tmp4_cast_fu_1880_p1) + $signed(tmp1_cast_fu_1877_p1));

assign tmp_150_1_mid2_cast_fu_1562_p1 = tmp_150_1_mid2_reg_2619;

assign tmp_150_1_mid2_fu_1481_p3 = ((exitcond_flatten33_reg_2580[0:0] === 1'b1) ? ia_1_reg_2565 : ia_reg_753);

assign tmp_150_2_mid2_cast_fu_1577_p1 = tmp_150_2_mid2_fu_1571_p3;

assign tmp_150_2_mid2_fu_1571_p3 = ((exitcond_flatten33_reg_2580[0:0] === 1'b1) ? ia_1_mid1_fu_1565_p2 : ia_1_reg_2565);

assign tmp_156_0_1_cast_fu_1798_p1 = r_V_12_0_1_reg_3018;

assign tmp_156_0_2_cast_fu_1801_p1 = r_V_12_0_2_reg_3023;

assign tmp_156_1_1_cast_fu_1822_p1 = r_V_12_1_1_reg_3038;

assign tmp_156_1_2_cast_fu_1825_p1 = r_V_12_1_2_reg_3043;

assign tmp_156_1_cast_fu_1804_p1 = r_V_12_1_reg_3028;

assign tmp_156_2_cast_fu_1828_p1 = r_V_12_2_reg_3048;

assign tmp_156_cast_fu_1795_p1 = r_V_1_reg_3013;

assign tmp_249_fu_2132_p2 = (exitcond_flatten_mid_fu_2120_p2 | exitcond_flatten28_reg_3194);

assign tmp_250_fu_2224_p2 = (exitcond_flatten_mid_reg_3220 | exitcond5_mid1_fu_2212_p2);

assign tmp_251_fu_2259_p3 = {{i18_mid2_reg_3250}, {6'd0}};

assign tmp_252_fu_2270_p2 = (tmp_108_mid2_cast_fu_2256_p1 + tmp_255_cast_fu_2266_p1);

assign tmp_253_fu_2293_p2 = (p_shl_cast_fu_2286_p3 - tmp_256_cast_fu_2283_p1);

assign tmp_254_fu_2299_p2 = ($signed(tmp_99_mid2_cast_fu_2280_p1) + $signed(tmp_253_fu_2293_p2));

assign tmp_255_cast_fu_2266_p1 = tmp_251_fu_2259_p3;

assign tmp_255_fu_1317_p2 = (exitcond_flatten31_reg_2509 | exitcond9_mid_fu_1305_p2);

assign tmp_256_cast_fu_2283_p1 = tmp_252_reg_3266;

assign tmp_256_fu_1350_p3 = {{i3_mid2_reg_2528}, {3'd0}};

assign tmp_257_fu_1357_p2 = (tmp_256_fu_1350_p3 - tmp_115_cast_fu_1347_p1);

assign tmp_258_fu_1363_p2 = (tmp_107_mid2_cast_fu_1344_p1 + tmp_257_fu_1357_p2);

assign tmp_259_cast_fu_2309_p1 = tmp_254_reg_3276;

assign tmp_259_fu_1492_p2 = (exitcond_flatten65_m_reg_2596 | exitcond_flatten33_reg_2580);

assign tmp_260_fu_1194_p1 = stream_in_V_V_dout[11:0];

assign tmp_261_fu_1516_p2 = (exitcond_flatten65_m_reg_2596 | exitcond1_mid3_reg_2603);

assign tmp_262_fu_1594_p1 = tmp_290_fu_1586_p3;

assign tmp_263_fu_1604_p3 = {{j5_mid2_reg_2645}, {3'd0}};

assign tmp_264_cast_fu_1373_p1 = $signed(tmp_258_reg_2544);

assign tmp_264_fu_1611_p2 = (tmp_263_fu_1604_p3 - tmp_121_cast_fu_1601_p1);

assign tmp_265_fu_1617_p2 = (tmp_110_mid2_cast_fu_1558_p1 + tmp_264_fu_1611_p2);

assign tmp_266_fu_2098_p1 = ap_phi_mux_kb_phi_fu_1008_p4[1:0];

assign tmp_267_fu_1623_p2 = (tmp_150_1_mid2_cast_fu_1562_p1 + tmp_264_fu_1611_p2);

assign tmp_268_fu_2137_p1 = kb_2_fu_2126_p2[1:0];

assign tmp_269_fu_2229_p2 = (tmp_250_fu_2224_p2 | exitcond_flatten28_reg_3194_pp3_iter1_reg);

assign tmp_270_fu_1629_p2 = (tmp_150_2_mid2_cast_fu_1577_p1 + tmp_264_fu_1611_p2);

assign tmp_271_fu_1635_p2 = (tmp_121_fu_1598_p1 + tmp_262_fu_1594_p1);

assign tmp_272_fu_1686_p2 = (p_shl13_cast_fu_1679_p3 - tmp_291_reg_2689);

assign tmp_273_cast_fu_1649_p1 = $signed(tmp_265_reg_2674);

assign tmp_273_fu_1691_p2 = (14'd1 + tmp_272_fu_1686_p2);

assign tmp_274_cast_fu_1659_p1 = $signed(tmp_267_reg_2679);

assign tmp_274_fu_1697_p2 = (14'd2 + tmp_272_fu_1686_p2);

assign tmp_275_cast_fu_1669_p1 = $signed(tmp_270_reg_2684);

assign tmp_277_fu_2276_p1 = tmp_252_fu_2270_p2[11:0];

assign tmp_278_cast_fu_1708_p1 = tmp_272_reg_2814;

assign tmp_278_fu_2012_p1 = $signed(tmp_295_fu_2003_p4);

assign tmp_279_cast_fu_1714_p1 = tmp_273_reg_2819;

assign tmp_279_fu_2016_p1 = $signed(tmp_296_reg_3170);

assign tmp_280_cast_fu_1720_p1 = tmp_274_reg_2824;

assign tmp_280_fu_2019_p3 = ((tmp_294_reg_3154_pp2_iter12_reg[0:0] === 1'b1) ? tmp_278_fu_2012_p1 : tmp_279_fu_2016_p1);

assign tmp_286_fu_2305_p1 = stream_in_V_V_dout[11:0];

assign tmp_287_fu_2327_p1 = stream_in_V_V_dout[11:0];

assign tmp_288_fu_1369_p1 = stream_in_V_V_dout[11:0];

assign tmp_289_fu_1520_p2 = (tmp_261_fu_1516_p2 | exitcond_flatten33_reg_2580);

assign tmp_290_fu_1586_p3 = {{tmp_117_mid2_fu_1581_p3}, {6'd0}};

assign tmp_291_fu_1641_p1 = tmp_271_fu_1635_p2[13:0];

assign tmp_292_fu_1645_p1 = tmp_271_fu_1635_p2[11:0];

assign tmp_295_fu_2003_p4 = {{neg_mul_reg_3175[66:38]}};

assign tmp_297_fu_2039_p3 = tmp_119_fu_2032_p3[32'd28];

assign tmp_298_fu_2047_p1 = tmp_119_fu_2032_p3[15:0];

assign tmp_96_fu_1180_p2 = ((tmp_V_reg_2411 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_98_fu_1191_p1 = tmp_V_161_reg_2422;

assign tmp_99_mid2_cast_fu_2280_p1 = tmp_99_mid2_v_v_reg_3244_pp3_iter3_reg;

assign tmp_99_mid2_v_v_fu_2177_p3 = ((exitcond_flatten28_reg_3194_pp3_iter1_reg[0:0] === 1'b1) ? ka_3_fu_2171_p2 : ap_phi_mux_ka_phi_fu_985_p4);

assign tmp_s_fu_1175_p2 = ((tmp_V_reg_2411 == 16'd4) ? 1'b1 : 1'b0);

endmodule //Conv
