#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 26 15:55:58 2022
# Process ID: 40648
# Current directory: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38036 C:\Users\SER\Desktop\T2K\mPMT\MAIN_ACQ_ZYNQ _v6_BUG_fixing\MAIN_ACQ\MAIN_ACQ.xpr
# Log file: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/vivado.log
# Journal file: C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.xpr}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd} w ]
add_files -fileset sim_1 {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sim_1/new/TB_ClockSafe.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_CLK_SAFE [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_CLK_SAFE.tcl
restart
run 1 s
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
relaunch_sim
run 1 ms
restart
run 1 ms
relaunch_sim
run 1 ms
restart
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
set_property name M00_AXI [get_bd_intf_ports RunControl_AXI]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property name M00_AXI_0 [get_bd_intf_ports M00_AXI]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_bd_design [get_bd_designs TOP_block]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_DMA0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_mm2s {1}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
endgroup
open_run synth_1 -name synth_1
open_project {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.xpr}
update_compile_order -fileset sources_1
open_project {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v4_UART_ACQ/MAIN_ACQ/MAIN_ACQ.xpr}
update_compile_order -fileset sources_1
open_run impl_board
current_project MAIN_ACQ(2)
open_run impl_board
close_design
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {64}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
reset_run TOP_block_xbar_0_synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
set_property name M00 [get_bd_intf_ports RunControl_AXI]
current_project MAIN_ACQ
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
current_project MAIN_ACQ(2)
set_property name M00_AXI_0 [get_bd_intf_ports M00]
save_bd_design
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
write_hw_platform -fixed -force  -include_bit -file {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa}
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*tlast*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*PULSER*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list multiphase_clock/inst/clk_out1 ]]
set_property port_width 6 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tlast_cnt[0]} {tlast_cnt[1]} {tlast_cnt[2]} {tlast_cnt[3]} {tlast_cnt[4]} {tlast_cnt[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {FIFO_DATA_32bit/din[0]} {FIFO_DATA_32bit/din[1]} {FIFO_DATA_32bit/din[2]} {FIFO_DATA_32bit/din[3]} {FIFO_DATA_32bit/din[4]} {FIFO_DATA_32bit/din[5]} {FIFO_DATA_32bit/din[6]} {FIFO_DATA_32bit/din[7]} {FIFO_DATA_32bit/din[8]} {FIFO_DATA_32bit/din[9]} {FIFO_DATA_32bit/din[10]} {FIFO_DATA_32bit/din[11]} {FIFO_DATA_32bit/din[12]} {FIFO_DATA_32bit/din[13]} {FIFO_DATA_32bit/din[14]} {FIFO_DATA_32bit/din[15]} {FIFO_DATA_32bit/din[16]} {FIFO_DATA_32bit/din[17]} {FIFO_DATA_32bit/din[18]} {FIFO_DATA_32bit/din[19]} {FIFO_DATA_32bit/din[20]} {FIFO_DATA_32bit/din[21]} {FIFO_DATA_32bit/din[22]} {FIFO_DATA_32bit/din[23]} {FIFO_DATA_32bit/din[24]} {FIFO_DATA_32bit/din[25]} {FIFO_DATA_32bit/din[26]} {FIFO_DATA_32bit/din[27]} {FIFO_DATA_32bit/din[28]} {FIFO_DATA_32bit/din[29]} {FIFO_DATA_32bit/din[30]} {FIFO_DATA_32bit/din[31]} {FIFO_DATA_32bit/din[32]} {FIFO_DATA_32bit/din[33]} {FIFO_DATA_32bit/din[34]} {FIFO_DATA_32bit/din[35]} {FIFO_DATA_32bit/din[36]} {FIFO_DATA_32bit/din[37]} {FIFO_DATA_32bit/din[38]} {FIFO_DATA_32bit/din[39]} {FIFO_DATA_32bit/din[40]} {FIFO_DATA_32bit/din[41]} {FIFO_DATA_32bit/din[42]} {FIFO_DATA_32bit/din[43]} {FIFO_DATA_32bit/din[44]} {FIFO_DATA_32bit/din[45]} {FIFO_DATA_32bit/din[46]} {FIFO_DATA_32bit/din[47]} {FIFO_DATA_32bit/din[48]} {FIFO_DATA_32bit/din[49]} {FIFO_DATA_32bit/din[50]} {FIFO_DATA_32bit/din[51]} {FIFO_DATA_32bit/din[52]} {FIFO_DATA_32bit/din[53]} {FIFO_DATA_32bit/din[54]} {FIFO_DATA_32bit/din[55]} {FIFO_DATA_32bit/din[56]} {FIFO_DATA_32bit/din[57]} {FIFO_DATA_32bit/din[58]} {FIFO_DATA_32bit/din[59]} {FIFO_DATA_32bit/din[60]} {FIFO_DATA_32bit/din[61]} {FIFO_DATA_32bit/din[62]} {FIFO_DATA_32bit/din[63]} {FIFO_DATA_32bit/din[64]} {FIFO_DATA_32bit/din[65]} {FIFO_DATA_32bit/din[66]} {FIFO_DATA_32bit/din[67]} {FIFO_DATA_32bit/din[68]} {FIFO_DATA_32bit/din[69]} {FIFO_DATA_32bit/din[70]} {FIFO_DATA_32bit/din[71]} {FIFO_DATA_32bit/din[72]} {FIFO_DATA_32bit/din[73]} {FIFO_DATA_32bit/din[74]} {FIFO_DATA_32bit/din[75]} {FIFO_DATA_32bit/din[76]} {FIFO_DATA_32bit/din[77]} {FIFO_DATA_32bit/din[78]} {FIFO_DATA_32bit/din[79]} {FIFO_DATA_32bit/din[80]} {FIFO_DATA_32bit/din[81]} {FIFO_DATA_32bit/din[82]} {FIFO_DATA_32bit/din[83]} {FIFO_DATA_32bit/din[84]} {FIFO_DATA_32bit/din[85]} {FIFO_DATA_32bit/din[86]} {FIFO_DATA_32bit/din[87]} {FIFO_DATA_32bit/din[88]} {FIFO_DATA_32bit/din[89]} {FIFO_DATA_32bit/din[90]} {FIFO_DATA_32bit/din[91]} {FIFO_DATA_32bit/din[92]} {FIFO_DATA_32bit/din[93]} {FIFO_DATA_32bit/din[94]} {FIFO_DATA_32bit/din[95]} {FIFO_DATA_32bit/din[96]} {FIFO_DATA_32bit/din[97]} {FIFO_DATA_32bit/din[98]} {FIFO_DATA_32bit/din[99]} {FIFO_DATA_32bit/din[100]} {FIFO_DATA_32bit/din[101]} {FIFO_DATA_32bit/din[102]} {FIFO_DATA_32bit/din[103]} {FIFO_DATA_32bit/din[104]} {FIFO_DATA_32bit/din[105]} {FIFO_DATA_32bit/din[106]} {FIFO_DATA_32bit/din[107]} {FIFO_DATA_32bit/din[108]} {FIFO_DATA_32bit/din[109]} {FIFO_DATA_32bit/din[110]} {FIFO_DATA_32bit/din[111]} {FIFO_DATA_32bit/din[112]} {FIFO_DATA_32bit/din[113]} {FIFO_DATA_32bit/din[114]} {FIFO_DATA_32bit/din[115]} {FIFO_DATA_32bit/din[116]} {FIFO_DATA_32bit/din[117]} {FIFO_DATA_32bit/din[118]} {FIFO_DATA_32bit/din[119]} {FIFO_DATA_32bit/din[120]} {FIFO_DATA_32bit/din[121]} {FIFO_DATA_32bit/din[122]} {FIFO_DATA_32bit/din[123]} {FIFO_DATA_32bit/din[124]} {FIFO_DATA_32bit/din[125]} {FIFO_DATA_32bit/din[126]} {FIFO_DATA_32bit/din[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list AXI_STR_RXD_0_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list PULSER_Out ]]
save_constraints
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
close_design
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
reset_run TOP_block_axi_dma_0_0_synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
reset_run impl_board
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
close_design
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_board]
reset_run impl_board -prev_step 
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
open_run synth_1 -name synth_1
report_clock_networks -name {network_1}
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-53 TIMING-52 TIMING-51 TIMING-50 TIMING-49 TIMING-48 TIMING-47 TIMING-46 TIMING-45 TIMING-44 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 ULMTCS-2 ULMTCS-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-77 CLKC-76 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
close_design
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins processing_system7_0/S_AXI_ACP_ACLK]
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {0}] [get_bd_cells processing_system7_0]
endgroup
assign_bd_address
set_property range 256M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
save_bd_design
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
write_hw_platform -fixed -force  -include_bit -file {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa}
current_project MAIN_ACQ(3)
close_project
current_project MAIN_ACQ
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets BRAM_PORTB_0_1] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_DMA0 {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_board -jobs 8
wait_on_run impl_board
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_board -jobs 8
wait_on_run impl_board
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_board -jobs 8
wait_on_run impl_board
open_run impl_board
current_project MAIN_ACQ(2)
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
close_bd_design [get_bd_designs TOP_block]
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
current_project MAIN_ACQ
close_design
close_design
current_project MAIN_ACQ(2)
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
reset_run synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
current_project MAIN_ACQ
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
current_project MAIN_ACQ(2)
open_bd_design {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/TOP_block.bd}
startgroup
set_property -dict [list CONFIG.c_include_sg {1}] [get_bd_cells axi_dma_0]
endgroup
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins axi_dma_0/m_axi_sg_aclk]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/S01_AXI]
connect_bd_net [get_bd_pins ps7_0_axi_periph/S01_ARESETN] [get_bd_pins rst_ps7_0_200M/peripheral_aresetn]
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins ps7_0_axi_periph/S01_ACLK]
set_property -dict [list CONFIG.Input_Depth {32768} CONFIG.Output_Depth {131072} CONFIG.Data_Count_Width {16} CONFIG.Write_Data_Count_Width {16} CONFIG.Read_Data_Count_Width {18} CONFIG.Full_Threshold_Assert_Value {30000} CONFIG.Full_Threshold_Negate_Value {29999} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target all [get_files  {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -directory {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files} -ipstatic_source_dir {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/modelsim} {questa=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/questa} {riviera=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/riviera} {activehdl=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run fifo_generator_0_synth_1
reset_run TOP_block_xbar_0_synth_1
reset_run synth_1
launch_runs impl_board -jobs 8
wait_on_run impl_board
set_property -dict [list CONFIG.Input_Depth {16384} CONFIG.Output_Depth {65536} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {17} CONFIG.Full_Threshold_Assert_Value {16000} CONFIG.Full_Threshold_Negate_Value {15999}] [get_ips fifo_generator_0]
generate_target all [get_files  {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 8 fifo_generator_0_synth_1
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -directory {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files} -ipstatic_source_dir {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/modelsim} {questa=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/questa} {riviera=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/riviera} {activehdl=C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/MAIN_ACQ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_board
launch_runs impl_board -jobs 8
wait_on_run impl_board
reset_run synth_1
launch_runs impl_board -jobs 8
wait_on_run impl_board
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
write_hw_platform -fixed -force  -include_bit -file {C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ_ZYNQ _v5_DMA/MAIN_ACQ/TOP.xsa}
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {600}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run TOP_block_processing_system7_0_0_synth_1
launch_runs impl_board -to_step write_bitstream -jobs 8
wait_on_run impl_board
reset_run synth_1
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {400}] [get_bd_cells processing_system7_0]
endgroup
assign_bd_address
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
startgroup
set_property -dict [list CONFIG.c_include_sg {0}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {1}] [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins axi_interconnect_0/S01_ACLK]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins rst_ps7_0_200M/peripheral_aresetn]
connect_bd_net [get_bd_ports CLK_200_main] [get_bd_pins axi_dma_0/m_axi_sg_aclk]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
validate_bd_design
