Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 20 17:08:54 2023
| Host         : DESKTOP-NOHGJAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_timing_summary_routed.rpt -pb fpga_basicIO_timing_summary_routed.pb -rpx fpga_basicIO_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.525        0.000                      0                  263        0.144        0.000                      0                  263        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.525        0.000                      0                  263        0.144        0.000                      0                  263        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 4.607ns (61.457%)  route 2.889ns (38.543%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[11])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[11]
                         net (fo=1, routed)           1.190    11.639    inst_circuito/inst_datapath/res_mul_29_sg__0[11]
    SLICE_X14Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.763 r  inst_circuito/inst_datapath/reg2[11]_i_2/O
                         net (fo=1, routed)           0.680    12.443    inst_circuito/inst_control/reg2_reg[11]
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.567 r  inst_circuito/inst_control/reg2[11]_i_1/O
                         net (fo=1, routed)           0.000    12.567    inst_circuito/inst_datapath/reg2_reg[15]_3[11]
    SLICE_X14Y23         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.435    14.776    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[11]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.077    15.092    inst_circuito/inst_datapath/reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 4.607ns (61.958%)  route 2.829ns (38.042%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[4])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[4]
                         net (fo=1, routed)           1.356    11.804    inst_circuito/inst_datapath/res_mul_29_sg__0[4]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.928 r  inst_circuito/inst_datapath/reg2[4]_i_2/O
                         net (fo=1, routed)           0.454    12.382    inst_circuito/inst_control/reg2_reg[4]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.506 r  inst_circuito/inst_control/reg2[4]_i_1/O
                         net (fo=1, routed)           0.000    12.506    inst_circuito/inst_datapath/reg2_reg[15]_3[4]
    SLICE_X10Y19         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.440    14.781    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)        0.081    15.087    inst_circuito/inst_datapath/reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 4.607ns (62.705%)  route 2.740ns (37.295%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[15])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[15]
                         net (fo=1, routed)           1.051    11.499    inst_circuito/inst_control/P[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.623 r  inst_circuito/inst_control/reg2[15]_i_5/O
                         net (fo=1, routed)           0.670    12.293    inst_circuito/inst_control/reg2[15]_i_5_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.417 r  inst_circuito/inst_control/reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    12.417    inst_circuito/inst_datapath/reg2_reg[15]_3[15]
    SLICE_X12Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.433    14.774    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[15]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)        0.081    15.094    inst_circuito/inst_datapath/reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 4.607ns (63.648%)  route 2.631ns (36.352%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[3])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[3]
                         net (fo=1, routed)           1.160    11.609    inst_circuito/inst_datapath/res_mul_29_sg__0[3]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.733 r  inst_circuito/inst_datapath/reg2[3]_i_2/O
                         net (fo=1, routed)           0.452    12.185    inst_circuito/inst_control/reg2_reg[3]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124    12.309 r  inst_circuito/inst_control/reg2[3]_i_1/O
                         net (fo=1, routed)           0.000    12.309    inst_circuito/inst_datapath/reg2_reg[15]_3[3]
    SLICE_X12Y18         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.440    14.781    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[3]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077    15.097    inst_circuito/inst_datapath/reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 4.607ns (64.196%)  route 2.569ns (35.804%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[16])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[16]
                         net (fo=1, routed)           0.880    11.329    inst_circuito/inst_datapath/res_mul_29_sg__0[16]
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.453 r  inst_circuito/inst_datapath/reg2[16]_i_3/O
                         net (fo=1, routed)           0.670    12.123    inst_circuito/inst_datapath/res_alu[16]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.247 r  inst_circuito/inst_datapath/reg2[16]_i_1/O
                         net (fo=1, routed)           0.000    12.247    inst_circuito/inst_datapath/reg2[16]_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.433    14.774    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)        0.081    15.116    inst_circuito/inst_datapath/reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.607ns (64.646%)  route 2.520ns (35.354%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[0])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[0]
                         net (fo=1, routed)           1.047    11.495    inst_circuito/inst_datapath/res_mul_29_sg__0[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  inst_circuito/inst_datapath/reg2[0]_i_2/O
                         net (fo=1, routed)           0.453    12.073    inst_circuito/inst_control/reg2_reg[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  inst_circuito/inst_control/reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    12.197    inst_circuito/inst_datapath/reg2_reg[15]_3[0]
    SLICE_X10Y21         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDRE (Setup_fdre_C_D)        0.079    15.084    inst_circuito/inst_datapath/reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 4.607ns (64.724%)  route 2.511ns (35.276%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[13])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[13]
                         net (fo=1, routed)           0.998    11.446    inst_circuito/inst_control/P[1]
    SLICE_X14Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.570 r  inst_circuito/inst_control/reg2[13]_i_2/O
                         net (fo=1, routed)           0.494    12.064    inst_circuito/inst_control/reg2[13]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.188 r  inst_circuito/inst_control/reg2[13]_i_1/O
                         net (fo=1, routed)           0.000    12.188    inst_circuito/inst_datapath/reg2_reg[15]_3[13]
    SLICE_X14Y23         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.435    14.776    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[13]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.081    15.096    inst_circuito/inst_datapath/reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 4.607ns (65.310%)  route 2.447ns (34.690%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[14])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[14]
                         net (fo=1, routed)           1.025    11.473    inst_circuito/inst_datapath/res_mul_29_sg__0[14]
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    11.597 r  inst_circuito/inst_datapath/reg2[14]_i_2/O
                         net (fo=1, routed)           0.403    12.000    inst_circuito/inst_control/reg2_reg[14]_1
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.124 r  inst_circuito/inst_control/reg2[14]_i_1/O
                         net (fo=1, routed)           0.000    12.124    inst_circuito/inst_datapath/reg2_reg[15]_3[14]
    SLICE_X13Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.433    14.774    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[14]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.029    15.042    inst_circuito/inst_datapath/reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 4.607ns (65.510%)  route 2.425ns (34.490%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[5])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[5]
                         net (fo=1, routed)           0.941    11.390    inst_circuito/inst_datapath/res_mul_29_sg__0[5]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.514 r  inst_circuito/inst_datapath/reg2[5]_i_2/O
                         net (fo=1, routed)           0.465    11.979    inst_circuito/inst_control/reg2_reg[5]
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.103 r  inst_circuito/inst_control/reg2[5]_i_1/O
                         net (fo=1, routed)           0.000    12.103    inst_circuito/inst_datapath/reg2_reg[15]_3[5]
    SLICE_X10Y20         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.440    14.781    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.077    15.083    inst_circuito/inst_datapath/reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 4.607ns (65.654%)  route 2.410ns (34.346%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.549     5.070    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  inst_circuito/inst_datapath/reg2_reg[16]/Q
                         net (fo=40, routed)          1.019     6.607    inst_circuito/inst_datapath/p_5_in
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[6])
                                                      3.841    10.448 r  inst_circuito/inst_datapath/res_mul_29_sg/P[6]
                         net (fo=1, routed)           0.814    11.263    inst_circuito/inst_datapath/res_mul_29_sg__0[6]
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.387 r  inst_circuito/inst_datapath/reg2[6]_i_2/O
                         net (fo=1, routed)           0.577    11.963    inst_circuito/inst_control/reg2_reg[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.087 r  inst_circuito/inst_control/reg2[6]_i_1/O
                         net (fo=1, routed)           0.000    12.087    inst_circuito/inst_datapath/reg2_reg[15]_3[6]
    SLICE_X10Y20         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.440    14.781    inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  inst_circuito/inst_datapath/reg2_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.081    15.087    inst_circuito/inst_datapath/reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  3.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnUreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.445    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=3, routed)           0.078     1.664    btnDeBnc[3]
    SLICE_X9Y15          FDRE                                         r  btnUreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  btnUreg_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.075     1.520    btnUreg_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnRreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.554     1.437    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=3, routed)           0.078     1.679    btnDeBnc[1]
    SLICE_X10Y23         FDRE                                         r  btnRreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  btnRreg_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.060     1.497    btnRreg_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.553     1.436    inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  inst_circuito/inst_control/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=30, routed)          0.135     1.712    inst_circuito/inst_control/curr_state[2]
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  inst_circuito/inst_control/FSM_sequential_curr_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.757    inst_circuito/inst_control/next_state[3]
    SLICE_X12Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.820     1.947    inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.120     1.569    inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_disp7/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_disp7/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.445    inst_disp7/CLK
    SLICE_X14Y15         FDRE                                         r  inst_disp7/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_disp7/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    inst_disp7/clkdiv_reg_n_0_[10]
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  inst_disp7/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    inst_disp7/clkdiv_reg[8]_i_1_n_5
    SLICE_X14Y15         FDRE                                         r  inst_disp7/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.830     1.957    inst_disp7/CLK
    SLICE_X14Y15         FDRE                                         r  inst_disp7/clkdiv_reg[10]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_disp7/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_disp7/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_disp7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.561     1.444    inst_disp7/CLK
    SLICE_X14Y16         FDRE                                         r  inst_disp7/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  inst_disp7/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.723    inst_disp7/clkdiv_reg_n_0_[14]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  inst_disp7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    inst_disp7/clkdiv_reg[12]_i_1_n_5
    SLICE_X14Y16         FDRE                                         r  inst_disp7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.829     1.956    inst_disp7/CLK
    SLICE_X14Y16         FDRE                                         r  inst_disp7/clkdiv_reg[14]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    inst_disp7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_disp7/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_disp7/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.445    inst_disp7/CLK
    SLICE_X14Y13         FDRE                                         r  inst_disp7/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_disp7/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.724    inst_disp7/clkdiv_reg_n_0_[2]
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  inst_disp7/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    inst_disp7/clkdiv_reg[0]_i_1_n_5
    SLICE_X14Y13         FDRE                                         r  inst_disp7/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     1.958    inst_disp7/CLK
    SLICE_X14Y13         FDRE                                         r  inst_disp7/clkdiv_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_disp7/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_disp7/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_disp7/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.562     1.445    inst_disp7/CLK
    SLICE_X14Y14         FDRE                                         r  inst_disp7/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_disp7/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    inst_disp7/clkdiv_reg_n_0_[6]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  inst_disp7/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    inst_disp7/clkdiv_reg[4]_i_1_n_5
    SLICE_X14Y14         FDRE                                         r  inst_disp7/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.831     1.958    inst_disp7/CLK
    SLICE_X14Y14         FDRE                                         r  inst_disp7/clkdiv_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_disp7/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.962%)  route 0.152ns (42.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.553     1.436    inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/Q
                         net (fo=46, routed)          0.152     1.752    inst_circuito/inst_control/curr_state[3]
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  inst_circuito/inst_control/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    inst_circuito/inst_control/FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.820     1.947    inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.092     1.541    inst_circuito/inst_control/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.123%)  route 0.151ns (41.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.553     1.436    inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  inst_circuito/inst_control/FSM_sequential_curr_state_reg[3]/Q
                         net (fo=46, routed)          0.151     1.751    inst_circuito/inst_control/curr_state[3]
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  inst_circuito/inst_control/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    inst_circuito/inst_control/next_state[2]
    SLICE_X13Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.820     1.947    inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.091     1.540    inst_circuito/inst_control/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.313%)  route 0.198ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.560     1.443    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=3, routed)           0.198     1.805    btnDeBnc[0]
    SLICE_X9Y17          FDRE                                         r  btnDreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  btnDreg_reg/C
                         clock pessimism             -0.478     1.477    
    SLICE_X9Y17          FDRE (Hold_fdre_C_D)         0.070     1.547    btnDreg_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    btnDreg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y23   btnRreg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y15    btnUreg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    sw_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y38   sw_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y33   sw_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y39   sw_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y43   sw_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y44   sw_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y17    btnDreg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y17    btnDreg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y23   btnRreg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y23   btnRreg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y15    btnUreg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y15    btnUreg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sw_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sw_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y38   sw_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y38   sw_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y17    btnDreg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y17    btnDreg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y23   btnRreg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y23   btnRreg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y15    btnUreg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y15    btnUreg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sw_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sw_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y38   sw_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y38   sw_reg_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.487ns  (logic 6.140ns (39.648%)  route 9.347ns (60.352%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.056     8.672    inst_circuito/inst_datapath/Q[12]
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.154     8.826 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.342     9.168    inst_circuito/inst_datapath/L[16]
    SLICE_X14Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     9.966 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.966    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.083    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.200    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/O[0]
                         net (fo=1, routed)           0.661    11.080    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.295    11.375 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.922    12.297    inst_circuito/inst_datapath/digit3[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.297    13.717    inst_circuito/inst_datapath/inst_disp7/ddigit__27[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I0_O)        0.153    13.870 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.070    16.940    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    20.647 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.647    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.272ns  (logic 6.171ns (40.409%)  route 9.101ns (59.591%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.056     8.672    inst_circuito/inst_datapath/Q[12]
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.154     8.826 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.342     9.168    inst_circuito/inst_datapath/L[16]
    SLICE_X14Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     9.966 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.966    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.083    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.200    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/O[0]
                         net (fo=1, routed)           0.661    11.080    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.295    11.375 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.922    12.297    inst_circuito/inst_datapath/digit3[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.252    13.673    inst_circuito/inst_datapath/inst_disp7/ddigit__27[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I0_O)        0.152    13.825 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    16.693    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    20.433 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.433    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.267ns  (logic 6.163ns (40.369%)  route 9.104ns (59.631%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.056     8.672    inst_circuito/inst_datapath/Q[12]
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.154     8.826 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.342     9.168    inst_circuito/inst_datapath/L[16]
    SLICE_X14Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     9.966 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.966    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.083    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.200    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/O[0]
                         net (fo=1, routed)           0.661    11.080    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.295    11.375 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.922    12.297    inst_circuito/inst_datapath/digit3[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.250    13.671    inst_circuito/inst_datapath/inst_disp7/ddigit__27[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I2_O)        0.152    13.823 r  inst_circuito/inst_datapath/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.873    16.696    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    20.427 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.427    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.109ns  (logic 5.940ns (39.311%)  route 9.170ns (60.689%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.056     8.672    inst_circuito/inst_datapath/Q[12]
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.154     8.826 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.342     9.168    inst_circuito/inst_datapath/L[16]
    SLICE_X14Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     9.966 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.966    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.083    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.200    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/O[0]
                         net (fo=1, routed)           0.661    11.080    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.295    11.375 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.922    12.297    inst_circuito/inst_datapath/digit3[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.297    13.717    inst_circuito/inst_datapath/inst_disp7/ddigit__27[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I1_O)        0.124    13.841 r  inst_circuito/inst_datapath/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.893    16.734    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    20.270 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.270    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.033ns  (logic 5.915ns (39.344%)  route 9.119ns (60.656%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.056     8.672    inst_circuito/inst_datapath/Q[12]
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.154     8.826 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.342     9.168    inst_circuito/inst_datapath/L[16]
    SLICE_X14Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     9.966 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.966    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.083    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.200    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/O[0]
                         net (fo=1, routed)           0.661    11.080    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.295    11.375 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.922    12.297    inst_circuito/inst_datapath/digit3[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.250    13.671    inst_circuito/inst_datapath/inst_disp7/ddigit__27[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I1_O)        0.124    13.795 r  inst_circuito/inst_datapath/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.888    16.683    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    20.194 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.194    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.911ns  (logic 5.939ns (39.831%)  route 8.972ns (60.169%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.056     8.672    inst_circuito/inst_datapath/Q[12]
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.154     8.826 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.342     9.168    inst_circuito/inst_datapath/L[16]
    SLICE_X14Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     9.966 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.966    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.083    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.200    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/O[0]
                         net (fo=1, routed)           0.661    11.080    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.295    11.375 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.922    12.297    inst_circuito/inst_datapath/digit3[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.252    13.673    inst_circuito/inst_datapath/inst_disp7/ddigit__27[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I1_O)        0.124    13.797 r  inst_circuito/inst_datapath/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.738    16.536    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    20.071 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.071    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.851ns  (logic 5.924ns (39.890%)  route 8.927ns (60.110%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.056     8.672    inst_circuito/inst_datapath/Q[12]
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.154     8.826 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.342     9.168    inst_circuito/inst_datapath/L[16]
    SLICE_X14Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.798     9.966 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.966    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.083    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.200    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/O[0]
                         net (fo=1, routed)           0.661    11.080    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X15Y22         LUT4 (Prop_lut4_I3_O)        0.295    11.375 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.922    12.297    inst_circuito/inst_datapath/digit3[1]
    SLICE_X15Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.421 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.290    13.711    inst_circuito/inst_datapath/inst_disp7/ddigit__27[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.835 r  inst_circuito/inst_datapath/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.656    16.491    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    20.011 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.011    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.034ns  (logic 4.202ns (38.080%)  route 6.832ns (61.920%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.190     8.807    inst_circuito/inst_datapath/Q[12]
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.931 r  inst_circuito/inst_datapath/dp_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.282     9.213    inst_disp7/dp
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.337 r  inst_disp7/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.360    12.696    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    16.194 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    16.194    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.942ns  (logic 4.395ns (49.150%)  route 4.547ns (50.850%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.560     5.081    inst_disp7/CLK
    SLICE_X14Y17         FDRE                                         r  inst_disp7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  inst_disp7/clkdiv_reg[18]/Q
                         net (fo=11, routed)          1.909     7.508    inst_disp7/ndisp[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.152     7.660 r  inst_disp7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.638    10.298    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    14.023 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.023    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 4.141ns (46.926%)  route 4.684ns (53.074%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.560     5.081    inst_disp7/CLK
    SLICE_X14Y17         FDRE                                         r  inst_disp7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  inst_disp7/clkdiv_reg[18]/Q
                         net (fo=11, routed)          1.909     7.508    inst_disp7/ndisp[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.632 r  inst_disp7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.775    10.407    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.906 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.906    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.350ns (82.184%)  route 0.293ns (17.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  sw_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[9]/Q
                         net (fo=3, routed)           0.293     1.910    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.119 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.119    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.346ns (79.821%)  route 0.340ns (20.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  sw_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sw_reg_reg[11]/Q
                         net (fo=12, routed)          0.340     1.954    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.159 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.159    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.367ns (79.973%)  route 0.342ns (20.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  sw_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[10]/Q
                         net (fo=3, routed)           0.342     1.960    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.186 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.186    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.343ns (76.798%)  route 0.406ns (23.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw_reg_reg[2]/Q
                         net (fo=6, routed)           0.406     2.019    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.221 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.221    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.351ns (76.908%)  route 0.406ns (23.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw_reg_reg[3]/Q
                         net (fo=5, routed)           0.406     2.019    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.229 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.229    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.351ns (75.974%)  route 0.427ns (24.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  sw_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sw_reg_reg[4]/Q
                         net (fo=4, routed)           0.427     2.043    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.253 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.253    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.343ns (75.520%)  route 0.435ns (24.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sw_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sw_reg_reg[7]/Q
                         net (fo=5, routed)           0.435     2.054    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.256 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.256    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.357ns (76.169%)  route 0.424ns (23.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[5]/Q
                         net (fo=3, routed)           0.424     2.043    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.258 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.258    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.348ns (75.723%)  route 0.432ns (24.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sw_reg_reg[6]/Q
                         net (fo=6, routed)           0.432     2.051    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.259 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.259    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.347ns (75.218%)  route 0.444ns (24.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[0]/Q
                         net (fo=10, routed)          0.444     2.061    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.267 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 1.454ns (30.697%)  route 3.284ns (69.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           3.284     4.738    sw_IBUF[8]
    SLICE_X8Y21          FDRE                                         r  sw_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.438     4.779    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  sw_reg_reg[8]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.575ns (36.675%)  route 2.720ns (63.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.887     3.338    Inst_btn_debounce/btnR_IBUF
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.462 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=20, routed)          0.832     4.295    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.435     4.776    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][16]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.575ns (36.675%)  route 2.720ns (63.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.887     3.338    Inst_btn_debounce/btnR_IBUF
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.462 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=20, routed)          0.832     4.295    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.435     4.776    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][17]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.575ns (36.675%)  route 2.720ns (63.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.887     3.338    Inst_btn_debounce/btnR_IBUF
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.462 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=20, routed)          0.832     4.295    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.435     4.776    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][18]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.575ns (36.675%)  route 2.720ns (63.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.887     3.338    Inst_btn_debounce/btnR_IBUF
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.462 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=20, routed)          0.832     4.295    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.435     4.776    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][19]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.578ns (36.748%)  route 2.716ns (63.252%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.603     3.057    Inst_btn_debounce/btnU_IBUF
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.181 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          1.112     4.293    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439     4.780    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.578ns (36.748%)  route 2.716ns (63.252%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.603     3.057    Inst_btn_debounce/btnU_IBUF
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.181 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          1.112     4.293    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439     4.780    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][17]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.578ns (36.748%)  route 2.716ns (63.252%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.603     3.057    Inst_btn_debounce/btnU_IBUF
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.181 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          1.112     4.293    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439     4.780    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][18]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.578ns (36.748%)  route 2.716ns (63.252%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.603     3.057    Inst_btn_debounce/btnU_IBUF
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.181 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          1.112     4.293    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439     4.780    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][19]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.153ns  (logic 1.575ns (37.928%)  route 2.578ns (62.072%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.887     3.338    Inst_btn_debounce/btnR_IBUF
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.462 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=20, routed)          0.691     4.153    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.433     4.774    Inst_btn_debounce/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.218ns (42.107%)  route 0.300ns (57.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.300     0.517    sw_IBUF[6]
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.221ns (42.448%)  route 0.300ns (57.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.300     0.521    sw_IBUF[0]
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.227ns (43.101%)  route 0.300ns (56.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.300     0.527    sw_IBUF[7]
    SLICE_X0Y6           FDRE                                         r  sw_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sw_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.234ns (43.859%)  route 0.300ns (56.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.534    sw_IBUF[5]
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.221ns (38.887%)  route 0.347ns (61.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.347     0.568    sw_IBUF[13]
    SLICE_X65Y43         FDRE                                         r  sw_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  sw_reg_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.223ns (39.131%)  route 0.347ns (60.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.347     0.571    sw_IBUF[14]
    SLICE_X65Y44         FDRE                                         r  sw_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  sw_reg_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.224ns (39.234%)  route 0.347ns (60.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.347     0.572    sw_IBUF[15]
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.237ns (40.522%)  route 0.347ns (59.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.347     0.584    sw_IBUF[12]
    SLICE_X65Y39         FDRE                                         r  sw_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  sw_reg_reg[12]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.219ns (36.756%)  route 0.377ns (63.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.377     0.596    sw_IBUF[4]
    SLICE_X0Y12          FDRE                                         r  sw_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  sw_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.229ns (37.849%)  route 0.377ns (62.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.377     0.606    sw_IBUF[1]
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[1]/C





