{"vcs1":{"timestamp_begin":1747911596.194558484, "rt":11.87, "ut":11.92, "st":0.67}}
{"vcselab":{"timestamp_begin":1747911608.140787140, "rt":0.36, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747911608.559025269, "rt":0.43, "ut":0.17, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747911595.580716844}
{"VCS_COMP_START_TIME": 1747911595.580716844}
{"VCS_COMP_END_TIME": 1747911609.128542530}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 612428}}
{"vcselab": {"peak_mem": 183888}}
