Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Oct 29 18:08:04 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_MAN_RECEIVER/U_CORREL_ONE/pulsed_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_MAN_RECEIVER/U_CORREL_ZERO/pulsed_reg/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_RECEIVE_FSM/write_reg/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.214        0.000                      0                 1093        0.121        0.000                      0                 1093        3.750        0.000                       0                   446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.214        0.000                      0                 1093        0.121        0.000                      0                 1093        3.750        0.000                       0                   446  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 5.908ns (76.954%)  route 1.769ns (23.046%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.561    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.675    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.009 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[1]
                         net (fo=1, routed)           0.000    13.009    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_n_7
    SLICE_X13Y68         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.514    14.937    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[29]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.062    15.222    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[29]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 5.887ns (76.891%)  route 1.769ns (23.109%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.561    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.675    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.988 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.988    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_n_5
    SLICE_X13Y68         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.514    14.937    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.062    15.222    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[31]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 5.813ns (76.665%)  route 1.769ns (23.335%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.561    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.675    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.914 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.914    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_n_6
    SLICE_X13Y68         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.514    14.937    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.062    15.222    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[30]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 5.797ns (76.616%)  route 1.769ns (23.384%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.561    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.675    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_1
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.898 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.898    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__6_n_8
    SLICE_X13Y68         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.514    14.937    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[28]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X13Y68         FDRE (Setup_fdre_C_D)        0.062    15.222    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[28]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 5.794ns (76.606%)  route 1.769ns (23.393%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.561    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.895 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.895    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_7
    SLICE_X13Y67         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.516    14.939    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[25]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)        0.062    15.224    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[25]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 5.773ns (76.541%)  route 1.769ns (23.459%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.561    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.874 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.874    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_5
    SLICE_X13Y67         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.516    14.939    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[27]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)        0.062    15.224    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[27]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.874    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 5.699ns (76.309%)  route 1.769ns (23.691%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.561    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.800 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/O[2]
                         net (fo=1, routed)           0.000    12.800    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_6
    SLICE_X13Y67         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.516    14.939    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[26]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)        0.062    15.224    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[26]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 5.683ns (76.258%)  route 1.769ns (23.742%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.561    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_1
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.784 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5/O[0]
                         net (fo=1, routed)           0.000    12.784    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__5_n_8
    SLICE_X13Y67         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.516    14.939    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y67         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)        0.062    15.224    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[24]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 5.680ns (76.248%)  route 1.769ns (23.751%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.781 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/O[1]
                         net (fo=1, routed)           0.000    12.781    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_7
    SLICE_X13Y66         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.517    14.940    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[21]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.062    15.225    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[21]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 5.659ns (76.181%)  route 1.769ns (23.819%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.729     5.331    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y26          DSP48E1                                      r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.340 r  U_MAN_RECEIVER/U_SAMPLER/accumulated1/P[2]
                         net (fo=2, routed)           1.133    10.473    U_MAN_RECEIVER/U_SAMPLER/accumulated1_n_104
    SLICE_X13Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.626 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1/O
                         net (fo=2, routed)           0.637    11.263    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_1_n_1
    SLICE_X13Y61         LUT4 (Prop_lut4_I3_O)        0.327    11.590 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.590    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_i_4_n_1
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.991 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.991    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry_n_1
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.105 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__0_n_1
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.219 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.219    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__1_n_1
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.333 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.333    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__2_n_1
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.447 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.447    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__3_n_1
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.760 r  U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4/O[3]
                         net (fo=1, routed)           0.000    12.760    U_MAN_RECEIVER/U_SAMPLER/accumulated0__0_carry__4_n_5
    SLICE_X13Y66         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.517    14.940    U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.062    15.225    U_MAN_RECEIVER/U_SAMPLER/accumulated_reg[23]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                  2.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_D2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.597     1.516    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  U_D2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_D2/q_reg[3]/Q
                         net (fo=2, routed)           0.056     1.713    U_D3/D[3]
    SLICE_X5Y82          FDRE                                         r  U_D3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.031    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  U_D3/q_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.076     1.592    U_D3/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_D2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.597     1.516    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  U_D2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_D2/q_reg[2]/Q
                         net (fo=2, routed)           0.059     1.716    U_D3/D[2]
    SLICE_X4Y82          FDRE                                         r  U_D3/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.031    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  U_D3/q_reg[2]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.076     1.592    U_D3/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_D2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.597     1.516    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  U_D2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_D2/q_reg[7]/Q
                         net (fo=2, routed)           0.068     1.725    U_D3/D[7]
    SLICE_X5Y82          FDRE                                         r  U_D3/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.031    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  U_D3/q_reg[7]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.078     1.594    U_D3/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_D2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.937%)  route 0.070ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.596     1.515    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  U_D2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_D2/q_reg[0]/Q
                         net (fo=2, routed)           0.070     1.726    U_D3/D[0]
    SLICE_X4Y81          FDRE                                         r  U_D3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.865     2.030    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  U_D3/q_reg[0]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.076     1.591    U_D3/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_D2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (66.022%)  route 0.073ns (33.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.597     1.516    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  U_D2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_D2/q_reg[6]/Q
                         net (fo=2, routed)           0.073     1.730    U_D3/D[6]
    SLICE_X4Y82          FDRE                                         r  U_D3/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.866     2.031    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  U_D3/q_reg[6]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.078     1.594    U_D3/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_D2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.596     1.515    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  U_D2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_D2/q_reg[4]/Q
                         net (fo=2, routed)           0.074     1.730    U_D3/D[4]
    SLICE_X4Y81          FDRE                                         r  U_D3/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.865     2.030    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  U_D3/q_reg[4]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.078     1.593    U_D3/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_READ_PULSER/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_READ_PULSER/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.566     1.485    U_READ_PULSER/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  U_READ_PULSER/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U_READ_PULSER/dq1_reg/Q
                         net (fo=4, routed)           0.068     1.694    U_READ_PULSER/dq1
    SLICE_X9Y79          FDRE                                         r  U_READ_PULSER/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.835     2.000    U_READ_PULSER/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  U_READ_PULSER/dq2_reg/C
                         clock pessimism             -0.514     1.485    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.071     1.556    U_READ_PULSER/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.207%)  route 0.101ns (41.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.571     1.490    U_MAN_RECEIVER/U_CORREL_ONE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[2]/Q
                         net (fo=4, routed)           0.101     1.733    U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg_n_1_[2]
    SLICE_X8Y64          FDRE                                         r  U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.841     2.006    U_MAN_RECEIVER/U_CORREL_ONE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[3]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.083     1.586    U_MAN_RECEIVER/U_CORREL_ONE/shreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.119     1.777    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X3Y67          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.869     2.034    U_TRANSMITTER/U_BAUD_2_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.075     1.629    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_D2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.598     1.517    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  U_D2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_D2/q_reg[1]/Q
                         net (fo=2, routed)           0.056     1.737    U_D3/D[1]
    SLICE_X2Y82          FDRE                                         r  U_D3/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.869     2.034    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  U_D3/q_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.064     1.581    U_D3/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y84     U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y79     U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y87     U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y76     U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y77     U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y77     U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y77     U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y77     U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y77     U_RESET_DEBOUNCE/count_reg_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y80     U_FIFO/mem_reg_0_3_0_5/RAMC/CLK



