[{"DBLP title": "Interpolation-sequence based model checking.", "DBLP authors": ["Yakir Vizel", "Orna Grumberg"], "year": 2009, "MAG papers": [{"PaperId": 2139720682, "PaperTitle": "interpolation sequence based model checking", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 71, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Structure-aware computation of predicate abstraction.", "DBLP authors": ["Alessandro Cimatti", "Jori Dubrovin", "Tommi A. Junttila", "Marco Roveri"], "year": 2009, "MAG papers": [{"PaperId": 2158277132, "PaperTitle": "structure aware computation of predicate abstraction", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"helsinki university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Enhanced verification by temporal decomposition.", "DBLP authors": ["Michael L. Case", "Hari Mony", "Jason Baumgartner", "Robert Kanzelman"], "year": 2009, "MAG papers": [{"PaperId": 2033727283, "PaperTitle": "enhanced verification by temporal decomposition", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Software model checking via large-block encoding.", "DBLP authors": ["Dirk Beyer", "Alessandro Cimatti", "Alberto Griggio", "M. Erkan Keremoglu", "Roberto Sebastiani"], "year": 2009, "MAG papers": [{"PaperId": 2120484044, "PaperTitle": "software model checking via large block encoding", "Year": 2009, "CitationCount": 125, "EstimatedCitation": 186, "Affiliations": {"simon fraser university": 3.0, "university of trento": 1.0}}, {"PaperId": 2951254455, "PaperTitle": "software model checking via large block encoding", "Year": 2009, "CitationCount": 91, "EstimatedCitation": 135, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Verification of recursive methods on tree-like data structures.", "DBLP authors": ["Jyotirmoy V. Deshmukh", "E. Allen Emerson"], "year": 2009, "MAG papers": [{"PaperId": 2129830933, "PaperTitle": "verification of recursive methods on tree like data structures", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "MCC: A runtime verification tool for MCAPI user applications.", "DBLP authors": ["Subodh Sharma", "Ganesh Gopalakrishnan", "Eric Mercer", "Jim Holt"], "year": 2009, "MAG papers": [{"PaperId": 2138966782, "PaperTitle": "mcc a runtime verification tool for mcapi user applications", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of utah": 2.0, "brigham young university": 1.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Generalized, efficient array decision procedures.", "DBLP authors": ["Leonardo Mendon\u00e7a de Moura", "Nikolaj S. Bj\u00f8rner"], "year": 2009, "MAG papers": [{"PaperId": 2115134174, "PaperTitle": "generalized efficient array decision procedures", "Year": 2009, "CitationCount": 102, "EstimatedCitation": 146, "Affiliations": {"microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "Decision diagrams for linear arithmetic.", "DBLP authors": ["Sagar Chaki", "Arie Gurfinkel", "Ofer Strichman"], "year": 2009, "MAG papers": [{"PaperId": 2122719199, "PaperTitle": "decision diagrams for linear arithmetic", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"carnegie mellon university": 2.0, "technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient decision procedure for non-linear arithmetic constraints using CORDIC.", "DBLP authors": ["Malay K. Ganai", "Franjo Ivancic"], "year": 2009, "MAG papers": [{"PaperId": 2152690351, "PaperTitle": "efficient decision procedure for non linear arithmetic constraints using cordic", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Mixed abstractions for floating-point arithmetic.", "DBLP authors": ["Angelo Brillout", "Daniel Kroening", "Thomas Wahl"], "year": 2009, "MAG papers": [{"PaperId": 2098156778, "PaperTitle": "mixed abstractions for floating point arithmetic", "Year": 2009, "CitationCount": 59, "EstimatedCitation": 91, "Affiliations": {"university of oxford": 2.0, "computer systems institute": 1.0}}], "source": "ES"}, {"DBLP title": "Safety first: A two-stage algorithm for LTL games.", "DBLP authors": ["Saqib Sohail", "Fabio Somenzi"], "year": 2009, "MAG papers": [{"PaperId": 2157839056, "PaperTitle": "safety first a two stage algorithm for ltl games", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of colorado boulder": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesizing robust systems.", "DBLP authors": ["Roderick Bloem", "Karin Greimel", "Thomas A. Henzinger", "Barbara Jobstmann"], "year": 2009, "MAG papers": [{"PaperId": 2073788194, "PaperTitle": "synthesizing robust systems", "Year": 2009, "CitationCount": 83, "EstimatedCitation": 124, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "graz university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Formal verification of analog designs using MetiTarski.", "DBLP authors": ["William Denman", "Behzad Akbarpour", "Sofi\u00e8ne Tahar", "Mohamed H. Zaki", "Lawrence C. Paulson"], "year": 2009, "MAG papers": [{"PaperId": 2153160343, "PaperTitle": "formal verification of analog designs using metitarski", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"concordia university": 3.0, "university of british columbia": 1.0, "university of cambridge": 1.0}}], "source": "ES"}, {"DBLP title": "Formal verification of correctness and performance of random priority-based arbiters.", "DBLP authors": ["Krishnan Kailas", "Viresh Paruthi", "Brian Monwai"], "year": 2009, "MAG papers": [{"PaperId": 2119599393, "PaperTitle": "formal verification of correctness and performance of random priority based arbiters", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Assume-guarantee validation for STE properties within an SVA environment.", "DBLP authors": ["Zurab Khasidashvili", "Gavriel Gavrielov", "Tom Melham"], "year": 2009, "MAG papers": [{"PaperId": 2112739614, "PaperTitle": "assume guarantee validation for ste properties within an sva environment", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 2.0, "university of oxford": 1.0}}], "source": "ES"}, {"DBLP title": "Data mining based decomposition for assume-guarantee reasoning.", "DBLP authors": ["He Zhu", "Fei He", "William N. N. Hung", "Xiaoyu Song", "Ming Gu"], "year": 2009, "MAG papers": [{"PaperId": 2124231388, "PaperTitle": "data mining based decomposition for assume guarantee reasoning", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"portland state university": 1.0, "tsinghua university": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable conditional equivalence checking: An automated invariant-generation based approach.", "DBLP authors": ["Jason Baumgartner", "Hari Mony", "Michael L. Case", "Jun Sawada", "Karen Yorav"], "year": 2009, "MAG papers": [{"PaperId": 2109744329, "PaperTitle": "scalable conditional equivalence checking an automated invariant generation based approach", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Verifying equivalence of memories using a first order logic theorem prover.", "DBLP authors": ["Zurab Khasidashvili", "Mahmoud Kinanah", "Andrei Voronkov"], "year": 2009, "MAG papers": [{"PaperId": 2160719024, "PaperTitle": "verifying equivalence of memories using a first order logic theorem prover", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of manchester": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "A compositional theory for post-reboot observational equivalence checking of hardware.", "DBLP authors": ["Zurab Khasidashvili", "Daher Kaiss", "Doron Bustan"], "year": 2009, "MAG papers": [{"PaperId": 2108120135, "PaperTitle": "a compositional theory for post reboot observational equivalence checking of hardware", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Scaling VLSI design debugging with interpolation.", "DBLP authors": ["Brian Keng", "Andreas G. Veneris"], "year": 2009, "MAG papers": [{"PaperId": 2151387544, "PaperTitle": "scaling vlsi design debugging with interpolation", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Debugging formal specifications using simple counterstrategies.", "DBLP authors": ["Robert K\u00f6nighofer", "Georg Hofferek", "Roderick Bloem"], "year": 2009, "MAG papers": [{"PaperId": 2152924401, "PaperTitle": "debugging formal specifications using simple counterstrategies", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 68, "Affiliations": {"graz university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Connecting pre-silicon and post-silicon verification.", "DBLP authors": ["Sandip Ray", "Warren A. Hunt Jr."], "year": 2009, "MAG papers": [{"PaperId": 2169617819, "PaperTitle": "connecting pre silicon and post silicon verification", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A verified platform for a gate-level electronic control unit.", "DBLP authors": ["Sergey Tverdyshev"], "year": 2009, "MAG papers": [{"PaperId": 2127958213, "PaperTitle": "a verified platform for a gate level electronic control unit", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"saarland university": 1.0}}], "source": "ES"}, {"DBLP title": "Protocol verification using flows: An industrial experience.", "DBLP authors": ["John W. O'Leary", "Murali Talupur", "Mark R. Tuttle"], "year": 2009, "MAG papers": [{"PaperId": 2166423938, "PaperTitle": "protocol verification using flows an industrial experience", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 52, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Industrial strength refinement checking.", "DBLP authors": ["Jesse D. Bingham", "John Erickson", "Gaurav Singh", "Flemming Andersen"], "year": 2009, "MAG papers": [{"PaperId": 2109217033, "PaperTitle": "industrial strength refinement checking", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Towards a formally verified network-on-chip.", "DBLP authors": ["Tom van den Broek", "Julien Schmaltz"], "year": 2009, "MAG papers": [{"PaperId": 2128939182, "PaperTitle": "towards a formally verified network on chip", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"radboud university nijmegen": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware/software co-verification of cryptographic algorithms using Cryptol.", "DBLP authors": ["Levent Erk\u00f6k", "Magnus Carlsson", "Adam Wick"], "year": 2009, "MAG papers": [{"PaperId": 2105506683, "PaperTitle": "hardware software co verification of cryptographic algorithms using cryptol", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Retiming and resynthesis with sweep are complete for sequential transformation.", "DBLP authors": ["Hai Zhou"], "year": 2009, "MAG papers": [{"PaperId": 2146978165, "PaperTitle": "retiming and resynthesis with sweep are complete for sequential transformation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "SAT-based synthesis of clock gating functions using 3-valued abstraction.", "DBLP authors": ["Eli Arbel", "Oleg Rokhlenko", "Karen Yorav"], "year": 2009, "MAG papers": [{"PaperId": 2152849223, "PaperTitle": "sat based synthesis of clock gating functions using 3 valued abstraction", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Finding heap-bounds for hardware synthesis.", "DBLP authors": ["Byron Cook", "Ashutosh Gupta", "Stephen Magill", "Andrey Rybalchenko", "Jir\u00ed Simsa", "Satnam Singh", "Viktor Vafeiadis"], "year": 2009, "MAG papers": [{"PaperId": 2107698458, "PaperTitle": "finding heap bounds for hardware synthesis", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"microsoft": 3.0, "carnegie mellon university": 2.0}}, {"PaperId": 2531837986, "PaperTitle": "finding heap bounds for hardware synthesis", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}], "source": "ES"}]