design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/media/bn/0FDFA1F87CD9FC5A/Implementation-of-8x64-memory-array/openlane/simple,simple,22_07_21_11_23,flow completed,0h7m39s0ms,0h2m42s0ms,-3.3333333333333335,0.54,-1,5.07,1947.48,-1,0,0,0,0,0,0,0,22,0,-1,-1,242622,22044,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,197466024.0,0.0,20.49,12.71,2.11,0.08,-1,1760,2358,80,671,0,0,0,2207,0,0,3,62,1029,0,0,8,536,520,11,424,7276,0,7700,514032.2304,0.00427,0.00134,2.2e-05,0.00534,0.00172,4.32e-08,0.00618,0.00203,6.01e-08,8.44,11.0,90.9090909090909,10,AREA 0,5,30,1,153.6,153.18,0.06,0.3,sky130_fd_sc_hd,2,4
