
#include <limits.h>
#include <assert.h>
#include <stdbool.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>

#include "host.h"
#include "misc.h"
#include "machine.h"
#include "regs.h"
#include "memory.h"
#include "loader.h"
#include "syscall.h"
#include "dlite.h"
#include "options.h"
#include "stats.h"
#include "sim.h"
#include "decode.def"

#include "instr.h"

/* PARAMETERS OF THE TOMASULO'S ALGORITHM */

#define INSTR_QUEUE_SIZE         10

#define RESERV_INT_SIZE    4
#define RESERV_FP_SIZE     2
#define FU_INT_SIZE        2
#define FU_FP_SIZE         1

#define FU_INT_LATENCY     4
#define FU_FP_LATENCY      9

/* IDENTIFYING INSTRUCTIONS */

//unconditional branch, jump or call
#define IS_UNCOND_CTRL(op) (MD_OP_FLAGS(op) & F_CALL || \
                         MD_OP_FLAGS(op) & F_UNCOND)

//conditional branch instruction
#define IS_COND_CTRL(op) (MD_OP_FLAGS(op) & F_COND)

//floating-point computation
#define IS_FCOMP(op) (MD_OP_FLAGS(op) & F_FCOMP)

//integer computation
#define IS_ICOMP(op) (MD_OP_FLAGS(op) & F_ICOMP)

//load instruction
#define IS_LOAD(op)  (MD_OP_FLAGS(op) & F_LOAD)

//store instruction
#define IS_STORE(op) (MD_OP_FLAGS(op) & F_STORE)

//trap instruction
#define IS_TRAP(op) (MD_OP_FLAGS(op) & F_TRAP) 

#define USES_INT_FU(op) (IS_ICOMP(op) || IS_LOAD(op) || IS_STORE(op))
#define USES_FP_FU(op) (IS_FCOMP(op))

#define WRITES_CDB(op) (IS_ICOMP(op) || IS_LOAD(op) || IS_FCOMP(op))

/* FOR DEBUGGING */

//prints info about an instruction
#define PRINT_INST(out,instr,str,cycle)	\
  myfprintf(out, "%d: %s", cycle, str);		\
  md_print_insn(instr->inst, instr->pc, out); \
  myfprintf(stdout, "(%d)\n",instr->index);

#define PRINT_REG(out,reg,str,instr) \
  myfprintf(out, "reg#%d %s ", reg, str);	\
  md_print_insn(instr->inst, instr->pc, out); \
  myfprintf(stdout, "(%d)\n",instr->index);


/* ECE552 Assignment 3 - BEGIN CODE */
/* VARIABLES */

//instruction queue for tomasulo
static instruction_t* instr_queue[INSTR_QUEUE_SIZE];
//number of instructions in the instruction queue
static int instr_queue_size = 0;

//common data bus
static instruction_t* commonDataBus = NULL;

//the index of the last instruction fetched
static int fetch_index = 0;

/* MAP TABLE */
int map_table[MD_TOTAL_REGS];

/* FUNCTIONAL UNITS */
typedef struct FUNCTIONAL_UNIT {
  instruction_t*    instr;
  int               cycles_to_completion;
  int               rs_num; // reservation station entry number
} func_unit_t;

func_unit_t fuINT[FU_INT_SIZE];
func_unit_t fuFP[FU_FP_SIZE];

/* RESERVATION STATIONS */
typedef struct RESERVATION_STATION {
  bool              busy;
  bool              executing;
  instruction_t*    instr;
  int               R0;
  int               R1;
  int               T0;
  int               T1;
  int               T2;
  int               inst_cycle;
} res_stat_t;

res_stat_t reservINT[RESERV_INT_SIZE];
res_stat_t reservFP[RESERV_FP_SIZE];

/* COMMON DATA BUS */
typedef struct COMMON_DATA_BUS {
  instruction_t*    instr;
  int               T; // tag
} cdb_t;

cdb_t CDB;

/* ECE552 Assignment 3 - END CODE */

/* 
 * Description: 
 * 	Checks if simulation is done by finishing the very last instruction
 *      Remember that simulation is done only if the entire pipeline is empty
 * Inputs:
 * 	sim_insn: the total number of instructions simulated
 * Returns:
 * 	True: if simulation is finished
 */
static bool is_simulation_done(counter_t sim_insn) {

  /* ECE552: YOUR CODE GOES HERE */

  return true; //ECE552: you can change this as needed; we've added this so the code provided to you compiles
}

/* ECE552 Assignment 3 - BEGIN CODE */
/* 
 * Description: 
 * 	Retires the instruction from writing to the Common Data Bus
 * Inputs:
 * 	current_cycle: the cycle we are at
 * Returns:
 * 	None
 */
void CDB_To_retire(int current_cycle) {
  if (CDB.instr != NULL) {
    CDB.instr->tom_cdb_cycle++; // count num cycles instr has been in CDB
  }

  // broadcast to reservation stations
  for (int i = 0; i < RESERV_INT_SIZE; i++) {
    if (reservINT[i].T0 == CDB.T) reservINT[i].T0 = -1;
    if (reservINT[i].T1 == CDB.T) reservINT[i].T1 = -1;
    if (reservINT[i].T2 == CDB.T) reservINT[i].T2 = -1;
  }
  for (int i = 0; i < RESERV_FP_SIZE; i++) {
    if (reservFP[i].T0 == CDB.T) reservFP[i].T0 = -1;
    if (reservFP[i].T1 == CDB.T) reservFP[i].T1 = -1;
    if (reservFP[i].T2 == CDB.T) reservFP[i].T2 = -1;
  }

  // broadcast to map table
  for (int i = 0; i < MD_TOTAL_REGS; i++) {
    if (map_table[i] == CDB.T) map_table[i] = -1;
  }

  // clear CDB
  CDB.T     = -1;
  CDB.instr = NULL;
}
/* ECE552 Assignment 3 - END CODE */


/* 
 * Description: 
 * 	Moves an instruction from the execution stage to common data bus (if possible)
 * Inputs:
 * 	current_cycle: the cycle we are at
 * Returns:
 * 	None
 */
void execute_To_CDB(int current_cycle) {

  /* ECE552: YOUR CODE GOES HERE */

}

/* 
 * Description: 
 * 	Moves instruction(s) from the issue to the execute stage (if possible). We prioritize old instructions
 *      (in program order) over new ones, if they both contend for the same functional unit.
 *      All RAW dependences need to have been resolved with stalls before an instruction enters execute.
 * Inputs:
 * 	current_cycle: the cycle we are at
 * Returns:
 * 	None
 */
void issue_To_execute(int current_cycle) {

  /* ECE552: YOUR CODE GOES HERE */
}

/* 
 * Description: 
 * 	Moves instruction(s) from the dispatch stage to the issue stage
 * Inputs:
 * 	current_cycle: the cycle we are at
 * Returns:
 * 	None
 */
void dispatch_To_issue(int current_cycle) {

  /* ECE552: YOUR CODE GOES HERE */
}

/* 
 * Description: 
 * 	Grabs an instruction from the instruction trace (if possible)
 * Inputs:
 *      trace: instruction trace with all the instructions executed
 * Returns:
 * 	None
 */
void fetch(instruction_trace_t* trace) {

  /* ECE552: YOUR CODE GOES HERE */
}

/* 
 * Description: 
 * 	Calls fetch and dispatches an instruction at the same cycle (if possible)
 * Inputs:
 *      trace: instruction trace with all the instructions executed
 * 	current_cycle: the cycle we are at
 * Returns:
 * 	None
 */
void fetch_To_dispatch(instruction_trace_t* trace, int current_cycle) {

  fetch(trace);

  /* ECE552: YOUR CODE GOES HERE */
}

/* ECE552 Assignment 3 - BEGIN CODE */
/* 
 * Description: 
 * 	Performs a cycle-by-cycle simulation of the 4-stage pipeline
 * Inputs:
 *      trace: instruction trace with all the instructions executed
 * Returns:
 * 	The total number of cycles it takes to execute the instructions.
 * Extra Notes:
 * 	sim_num_insn: the number of instructions in the trace
 */
counter_t runTomasulo(instruction_trace_t* trace)
{
  //initialize instruction queue
  int i;
  for (i = 0; i < INSTR_QUEUE_SIZE; i++) {
    instr_queue[i] = NULL;
  }

  //initialize reservation stations
  for (i = 0; i < RESERV_INT_SIZE; i++) {
    reservINT[i].busy         = false;
    reservINT[i].executing    = false;
    reservINT[i].instr        = NULL;
    reservINT[i].R0           = -1;
    reservINT[i].R1           = -1;
    reservINT[i].T0           = -1;
    reservINT[i].T1           = -1;
    reservINT[i].T2           = -1;
    reservINT[i].inst_cycle   = 0;
  }

  for(i = 0; i < RESERV_FP_SIZE; i++) {
    reservFP[i].busy          = false;
    reservFP[i].executing     = false;
    reservFP[i].instr         = NULL;
    reservFP[i].R0            = -1;
    reservFP[i].R1            = -1;
    reservFP[i].T0            = -1;
    reservFP[i].T1            = -1;
    reservFP[i].T2            = -1;
    reservFP[i].inst_cycle    = 0;
  }

  //initialize functional units
  for (i = 0; i < FU_INT_SIZE; i++) {
    fuINT[i].instr                  = NULL;
    fuINT[i].cycles_to_completion   = -1;
    fuINT[i].rs_num                 = -1;
  }

  for (i = 0; i < FU_FP_SIZE; i++) {
    fuFP[i].instr                   = NULL;
    fuFP[i].cycles_to_completion    = -1;
    fuFP[i].rs_num                  = -1;
  }

  //initialize map_table to no producers
  int reg;
  for (reg = 0; reg < MD_TOTAL_REGS; reg++) {
    map_table[reg] = -1;
  }

  // initialize the CDB
  CDB.T     = -1;
  CDB.instr = NULL;
  
  int cycle = 1;
  while (true) {

    CDB_To_retire(cycle);
    execute_To_CDB(cycle);
    issue_To_execute(cycle);
    dispatch_To_issue(cycle);
    fetch_To_dispatch(trace, cycle);

    cycle++;

    if (is_simulation_done(sim_num_insn)) break;
  }
  
  return cycle;
}
/* ECE552 Assignment 3 - END CODE */