Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 13:15:27 2020
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6809 |     0 |     47232 | 14.42 |
|   LUT as Logic             | 6507 |     0 |     47232 | 13.78 |
|   LUT as Memory            |  302 |     0 |     28800 |  1.05 |
|     LUT as Distributed RAM |   64 |     0 |           |       |
|     LUT as Shift Register  |  238 |     0 |           |       |
| CLB Registers              | 9862 |     0 |     94464 | 10.44 |
|   Register as Flip Flop    | 9862 |     0 |     94464 | 10.44 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |  159 |     0 |      8820 |  1.80 |
| F7 Muxes                   |   74 |     0 |     35280 |  0.21 |
| F8 Muxes                   |   33 |     0 |     17640 |  0.19 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 83    |          Yes |           - |          Set |
| 222   |          Yes |           - |        Reset |
| 260   |          Yes |         Set |            - |
| 9297  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1718 |     0 |      8820 | 19.48 |
|   CLBL                                     | 1113 |     0 |           |       |
|   CLBM                                     |  605 |     0 |           |       |
| LUT as Logic                               | 6507 |     0 |     47232 | 13.78 |
|   using O5 output only                     |  259 |       |           |       |
|   using O6 output only                     | 4721 |       |           |       |
|   using O5 and O6                          | 1527 |       |           |       |
| LUT as Memory                              |  302 |     0 |     28800 |  1.05 |
|   LUT as Distributed RAM                   |   64 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   64 |       |           |       |
|   LUT as Shift Register                    |  238 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  147 |       |           |       |
|     using O5 and O6                        |   91 |       |           |       |
| CLB Registers                              | 9862 |     0 |     94464 | 10.44 |
|   Register driven from within the CLB      | 4733 |       |           |       |
|   Register driven from outside the CLB     | 5129 |       |           |       |
|     LUT in front of the register is unused | 3370 |       |           |       |
|     LUT in front of the register is used   | 1759 |       |           |       |
| Unique Control Sets                        |  611 |       |     17640 |  3.46 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   13 |     0 |       150 |  8.67 |
|   RAMB36/FIFO*    |   12 |     0 |       150 |  8.00 |
|     RAMB36E2 only |   12 |       |           |       |
|   RAMB18          |    2 |     0 |       300 |  0.67 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    9 |     9 |       252 |  3.57 |
| HPIOB_M          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |    2 |     2 |        48 |  4.17 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    3 |     3 |        72 |  4.17 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    1 |     0 |        24 |  4.17 |
| BITSLICE_RX_TX   |    3 |     3 |       156 |  1.92 |
|   RX_BITSLICE    |    3 |     3 |           |       |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       196 |  2.55 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    1 |     0 |         6 | 16.67 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+------+---------------------+
|     Ref Name     | Used | Functional Category |
+------------------+------+---------------------+
| FDRE             | 9297 |            Register |
| LUT6             | 2638 |                 CLB |
| LUT5             | 1352 |                 CLB |
| LUT3             | 1322 |                 CLB |
| LUT4             | 1302 |                 CLB |
| LUT2             | 1137 |                 CLB |
| LUT1             |  283 |                 CLB |
| FDSE             |  260 |            Register |
| SRL16E           |  248 |                 CLB |
| FDCE             |  222 |            Register |
| CARRY8           |  159 |                 CLB |
| RAMD32           |  112 |                 CLB |
| FDPE             |   83 |            Register |
| SRLC32E          |   81 |                 CLB |
| MUXF7            |   74 |                 CLB |
| MUXF8            |   33 |                 CLB |
| RAMS32           |   16 |                 CLB |
| RAMB36E2         |   12 |           Block Ram |
| IBUFCTRL         |    6 |              Others |
| RX_BITSLICE      |    3 |                 I/O |
| OBUFT            |    3 |                 I/O |
| INBUF            |    3 |                 I/O |
| DPHY_DIFFINBUF   |    3 |              Others |
| BUFGCE           |    3 |               Clock |
| RAMB18E2         |    2 |           Block Ram |
| BUFG_PS          |    2 |               Clock |
| PS8              |    1 |            Advanced |
| PLLE4_ADV        |    1 |               Clock |
| BITSLICE_CONTROL |    1 |                 I/O |
+------------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_0                    |    1 |
| design_1_v_gamma_lut_0_0           |    1 |
| design_1_v_demosaic_0_0            |    1 |
| design_1_proc_sys_reset_150M_0     |    1 |
| design_1_overlaystream_0_0         |    1 |
| design_1_mipi_csi2_rx_subsyst_0_0  |    1 |
| design_1_cpu_reg_v1_0_0_0          |    1 |
| design_1_axis_subset_converter_0_1 |    1 |
| design_1_axis_subset_converter_0_0 |    1 |
| design_1_axi_vdma_0_0              |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_0                 |    1 |
| bd_d10d_xbar_0                     |    1 |
| bd_d10d_vfb_0_0                    |    1 |
| bd_d10d_rx_0                       |    1 |
| bd_d10d_r_sync_0                   |    1 |
| bd_d10d_phy_0                      |    1 |
+------------------------------------+------+


