
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010626                       # Number of seconds simulated
sim_ticks                                 10625981073                       # Number of ticks simulated
final_tick                               535453574610                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199468                       # Simulator instruction rate (inst/s)
host_op_rate                                   256190                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 267825                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345504                       # Number of bytes of host memory used
host_seconds                                 39675.15                       # Real time elapsed on the host
sim_insts                                  7913928738                       # Number of instructions simulated
sim_ops                                   10164358815                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       271616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       206464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       101248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       123392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       205184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       297600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       181120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       122112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1543552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       493952                       # Number of bytes written to this memory
system.physmem.bytes_written::total            493952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1613                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          791                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          964                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1603                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2325                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1415                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          954                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12059                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3859                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3859                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25561499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       337287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19430112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       397516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9528344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       421608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11612292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       373424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19309652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       421608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28006826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       433654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17045014                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       457746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11491833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145262069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433654                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       337287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       397516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       421608                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       373424                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       421608                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       433654                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       457746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3276497                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46485308                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46485308                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46485308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25561499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       337287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19430112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       397516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9528344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       421608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11612292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       373424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19309652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       421608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28006826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       433654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17045014                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       457746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11491833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191747377                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25481970                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2079048                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700062                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205023                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       851525                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          816804                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213494                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9090                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20174874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11803649                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2079048                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030298                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         597502                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        342703                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1242441                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206510                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23376565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.969148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20905577     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133441      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210690      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          336268      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139710      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155119      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166759      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          108969      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1220032      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23376565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081589                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463216                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19992348                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       527098                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462988                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6404                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        387724                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340886                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14410142                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1606                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        387724                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20023462                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         167114                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       271987                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438707                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87566                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14401261                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1515                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24993                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2547                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19993164                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66989316                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66989316                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023993                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2969149                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3690                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2041                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           269903                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737648                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22261                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169180                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14381798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3700                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13595398                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17317                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1853635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4147081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          381                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23376565                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581582                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273843                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17647364     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2298246      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255149      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859376      3.68%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803210      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229233      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180738      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60699      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42550      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23376565                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3227     12.63%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9882     38.66%     51.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12449     48.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11388375     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       215160      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256924      9.25%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       733293      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13595398                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533530                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25558                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50610235                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16239288                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13373685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13620956                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40784                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248715                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          881                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        387724                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         117470                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12274                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14385513                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372274                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737648                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2042                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9042                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236477                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13399614                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181484                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       195783                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1914402                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884563                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732918                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525847                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13373926                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13373685                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7818729                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20428623                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524829                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382734                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2128336                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209114                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22988841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533180                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386409                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18010577     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2411808     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939261      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505731      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       377459      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211307      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       131003      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116281      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285414      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22988841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837776                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123559                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285414                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37088889                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29158826                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2105405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.548197                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.548197                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392434                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392434                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60421869                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18539367                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13440952                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25481970                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1935183                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1731792                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       156366                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1309835                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1276865                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          112940                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4594                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20524285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10999135                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1935183                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1389805                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2450938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         515253                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        284237                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1243900                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       153142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23617520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.759597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21166582     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          377272      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          185047      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          373777      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          115656      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          347822      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           53599      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           86457      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          911308      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23617520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075943                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.431644                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20337914                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       475727                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2445820                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1998                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        356057                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       178416                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1978                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12264834                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4739                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        356057                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20359805                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         278800                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       129902                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2424436                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        68516                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12246114                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9505                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        51969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     16006684                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     55440019                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     55440019                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12918606                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3088043                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1607                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          820                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           160748                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2246421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       349729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2958                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        78528                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12181049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1614                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11386923                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7538                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2245082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4618516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23617520                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.093507                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18627815     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1549399      6.56%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1693151      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       973427      4.12%     96.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       497767      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       125066      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       144554      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3509      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2832      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23617520                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          18652     57.20%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7649     23.46%     80.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6309     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8904895     78.20%     78.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        86912      0.76%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2048098     17.99%     96.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       346230      3.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11386923                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.446862                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              32610                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46431510                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14427784                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11093198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11419533                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8681                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       467095                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9153                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        356057                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         200441                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8409                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12182677                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2246421                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       349729                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          819                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          176                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        60224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       165454                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11244506                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2019274                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       142413                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2365450                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1712217                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            346176                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.441273                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11096331                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11093198                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6718587                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14494013                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.435335                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.463542                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8837768                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9920242                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2262866                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       155209                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23261463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.426467                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297479                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19582226     84.18%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1434685      6.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       931063      4.00%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       292624      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       491811      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        93595      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        59709      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        53914      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       321836      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23261463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8837768                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9920242                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2119902                       # Number of memory references committed
system.switch_cpus1.commit.loads              1779326                       # Number of loads committed
system.switch_cpus1.commit.membars                794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1524538                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8660889                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       121266                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       321836                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35122696                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           24722570                       # The number of ROB writes
system.switch_cpus1.timesIdled                 464625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1864450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8837768                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9920242                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8837768                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.883304                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.883304                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.346824                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.346824                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        52317059                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14419910                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13079938                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1590                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                25481970                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2318410                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1930189                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212417                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       879279                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          845915                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          249032                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9853                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20160919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12715876                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2318410                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1094947                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2649551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         592456                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        606975                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1253811                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       203126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23795531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.656852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.033087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21145980     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          162265      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          203582      0.86%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          325961      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          136620      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          175834      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          205353      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           94435      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1345501      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23795531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090982                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.499015                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20042335                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       737140                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2636950                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1293                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        377812                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       352811                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15544458                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1588                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        377812                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20062943                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          64451                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       615789                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2617601                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        56927                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15449183                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8172                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        39611                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     21574830                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     71835383                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     71835383                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18020772                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3554058                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3710                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1923                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           199906                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1449080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       756131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8306                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       167415                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          15081443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3723                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14459313                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15143                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1848233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3777004                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23795531                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.607648                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328748                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17673706     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2788616     11.72%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1141940      4.80%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       639807      2.69%     93.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       868598      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       267818      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       262540      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       141374      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11132      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23795531                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          99729     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         13731     10.86%     89.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12953     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12180353     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       197468      1.37%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1787      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1326125      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       753580      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14459313                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567433                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126413                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008743                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52855713                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16933500                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14080520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14585726                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10707                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       277757                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11707                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        377812                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          49170                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6184                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     15085171                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1449080                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       756131                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1923                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119842                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245076                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14206304                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1303549                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       253009                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2057028                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2008607                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            753479                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557504                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14080606                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14080520                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8435042                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22662818                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552568                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372197                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10484088                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12918905                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2166317                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214030                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23417719                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551672                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372409                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17951342     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2770190     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1005787      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       500400      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       458188      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       193168      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       190551      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        90701      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       257392      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23417719                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10484088                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12918905                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1915747                       # Number of memory references committed
system.switch_cpus2.commit.loads              1171323                       # Number of loads committed
system.switch_cpus2.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1872434                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11631349                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       266789                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       257392                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38245471                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           30548271                       # The number of ROB writes
system.switch_cpus2.timesIdled                 307906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1686439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10484088                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12918905                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10484088                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.430538                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.430538                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411432                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411432                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63916567                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19675299                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14373432                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3600                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25481970                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2109529                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1726716                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209323                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       889192                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          829429                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          217708                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9433                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20345745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11788909                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2109529                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1047137                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2461661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         569593                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        416514                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1246680                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       209312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23581513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.956655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21119852     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          114598      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          183207      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          246688      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          253349      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          215157      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          120039      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          178616      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1150007      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23581513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082785                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462637                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20141445                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       622785                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2457206                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2742                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        357332                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       346365                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14467999                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1531                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        357332                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20196743                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         131039                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       366215                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2405333                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       124848                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14462211                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16386                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        54781                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20186973                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     67271970                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     67271970                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17491984                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2694989                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3588                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1868                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           377806                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1356413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       732331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8491                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       212984                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14443641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3600                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13719313                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2033                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1593707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3809335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23581513                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581783                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270829                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17743500     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2427193     10.29%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1222696      5.18%     90.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       898503      3.81%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       709385      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       288909      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       182944      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        95594      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12789      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23581513                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2530     11.01%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8376     36.44%     47.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12077     52.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11539957     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       204094      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1719      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1243723      9.07%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       729820      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13719313                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538393                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              22983                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001675                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     51045155                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16041004                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13510017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13742296                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        27798                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       220248                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9553                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        357332                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         103881                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11896                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14447260                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1356413                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       732331                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1869                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       121532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       239110                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13527023                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1169744                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       192290                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1899513                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1922266                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            729769                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530847                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13510150                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13510017                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7756562                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20901546                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530179                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371100                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10196487                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12546671                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1900603                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3466                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       211700                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23224181                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540242                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.384319                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18049975     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2577705     11.10%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       961865      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458586      1.97%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       403518      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       222870      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       184198      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87844      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       277620      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23224181                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10196487                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12546671                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1858943                       # Number of memory references committed
system.switch_cpus3.commit.loads              1136165                       # Number of loads committed
system.switch_cpus3.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1809185                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11304508                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258419                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       277620                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37393770                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29251897                       # The number of ROB writes
system.switch_cpus3.timesIdled                 310523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1900457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10196487                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12546671                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10196487                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.499093                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.499093                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400145                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400145                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60881985                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18825026                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13408956                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3462                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                25481970                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1934188                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1731443                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       156135                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1308846                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1277099                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          112975                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4627                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20531784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10997621                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1934188                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1390074                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2450894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         514578                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        283726                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1243925                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       152951                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23624014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.520072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.759068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21173120     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          376527      1.59%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          185589      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          373912      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          116046      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          347776      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           54069      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           86542      0.37%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          910433      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23624014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075904                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.431584                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20342815                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       477745                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2445883                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1958                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        355609                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       178006                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1976                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12263707                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4721                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        355609                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20364877                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         278588                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       131621                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2424334                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        68981                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12245105                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9402                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        52479                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     16005545                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     55442170                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     55442170                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12926549                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3078991                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1610                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          822                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           160655                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2246640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       349823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3088                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        78614                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12181735                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11390698                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7708                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2239569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4608449                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23624014                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482166                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.093539                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18632019     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1551210      6.57%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1693135      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       974033      4.12%     96.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       497308      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       125134      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       144843      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3497      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2835      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23624014                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18757     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7658     23.40%     80.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6309     19.28%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8907458     78.20%     78.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        87020      0.76%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          789      0.01%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2049029     17.99%     96.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       346402      3.04%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11390698                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.447010                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              32724                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46445842                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14422968                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11097322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11423422                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8634                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       466788                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         8910                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        355609                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         199124                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         8493                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12183366                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2246640                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       349823                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          821                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       105483                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        59743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       165226                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11248725                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2019728                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       141973                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2366076                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1712219                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            346348                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.441439                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11100166                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11097322                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6721077                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14505398                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.435497                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.463350                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8842394                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9925986                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2257828                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1593                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       154983                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23268405                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.426586                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297566                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19586707     84.18%     84.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1435801      6.17%     90.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       931733      4.00%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       292572      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       492188      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        93924      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        59616      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        53977      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       321887      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23268405                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8842394                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9925986                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2120762                       # Number of memory references committed
system.switch_cpus4.commit.loads              1779849                       # Number of loads committed
system.switch_cpus4.commit.membars                794                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1525404                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8666041                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       121389                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       321887                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35130293                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           24723540                       # The number of ROB writes
system.switch_cpus4.timesIdled                 463915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1857956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8842394                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9925986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8842394                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.881795                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.881795                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.347006                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.347006                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        52338633                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14424651                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13078779                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1592                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                25481970                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1996986                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1801130                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       106215                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       756488                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          711563                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          109657                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4615                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     21130557                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12565220                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1996986                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       821220                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2484008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         334649                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        432329                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1214671                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       106595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     24272712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.607491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.937154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21788704     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           88662      0.37%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          181424      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           75191      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          412609      1.70%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          367131      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           70390      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          148860      0.61%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1139741      4.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     24272712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078369                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.493102                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        21017504                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       547012                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2474835                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7789                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        225569                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       175927                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14736019                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        225569                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        21038846                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         372062                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       108689                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2462331                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        65212                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14727543                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         27195                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        24037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          377                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     17296421                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     69364975                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     69364975                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15313823                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1982586                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1715                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          871                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           168353                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3472732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1755113                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        16529                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        85726                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14696566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14119075                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7618                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1151210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2777523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     24272712                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581685                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.379547                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19263250     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1492875      6.15%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1234421      5.09%     90.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       531688      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       675796      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       655090      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       371982      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        29112      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        18498      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     24272712                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          35912     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        279060     86.38%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         8086      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8859929     62.75%     62.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       123452      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          844      0.01%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3384011     23.97%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1750839     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14119075                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.554081                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             323058                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022881                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     52841538                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15849873                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13997905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14442133                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        25793                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       138042                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          379                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11632                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1249                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        225569                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         336415                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        17831                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14698299                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3472732                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1755113                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          871                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         12198                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          379                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        60548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        63558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       124106                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14020136                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3372250                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        98939                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             5122900                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1836695                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1750650                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550198                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13998455                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13997905                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7561782                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14904185                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.549326                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507360                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11364995                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13355726                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1343895                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       108313                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     24047143                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.555398                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379372                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19207799     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1763204      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       828319      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       819616      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       222942      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       954056      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        71346      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        51976      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       127885      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     24047143                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11364995                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13355726                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               5078164                       # Number of memory references committed
system.switch_cpus5.commit.loads              3334683                       # Number of loads committed
system.switch_cpus5.commit.membars                850                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1763524                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11876624                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       129354                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       127885                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            38618840                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29624850                       # The number of ROB writes
system.switch_cpus5.timesIdled                 465213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1209258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11364995                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13355726                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11364995                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.242145                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.242145                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.446001                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.446001                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        69303044                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16258252                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       17537221                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1700                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25481970                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2090921                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1715439                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       206202                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       863480                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          814682                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          213508                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9180                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19916154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11872396                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2090921                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1028190                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2608874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         585912                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        578148                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1228019                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       204344                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23479741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.618250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.970697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20870867     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          280542      1.19%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          326903      1.39%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          179198      0.76%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          208276      0.89%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          114319      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           77179      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          203016      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1219441      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23479741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082055                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465914                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19758483                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       739498                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2587369                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19994                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        374395                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       338450                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2164                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14488655                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10993                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        374395                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19789655                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         299695                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       352345                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2577447                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        86202                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14478208                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         22628                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        39990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     20123058                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     67405167                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     67405167                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17153014                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2970039                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3706                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2030                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           234314                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1383883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       751550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19869                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       166733                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14454235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13646330                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19389                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1821113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4236710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          345                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23479741                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581196                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270290                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17728048     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2314646      9.86%     85.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1242195      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       861426      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       751428      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       384605      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        92269      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        60327      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        44797      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23479741                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3701     12.53%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12654     42.84%     55.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13183     44.63%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11423527     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       213067      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1670      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1262187      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       745879      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13646330                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535529                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              29538                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50821328                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16279197                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13419288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13675868                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        34201                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       247126                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        16013                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          833                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        374395                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         249078                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        15155                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14457967                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         2758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1383883                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       751550                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2030                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10769                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       118666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       235060                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13444663                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1185458                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       201667                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1931094                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1881829                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            745636                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527615                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13419642                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13419288                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7977613                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20892420                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526619                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381842                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10073202                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12358873                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2099339                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       207097                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23105345                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534892                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353600                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18054871     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2343153     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       980840      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       589670      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       408247      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       264022      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       137184      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       110036      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       217322      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23105345                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10073202                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12358873                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1872294                       # Number of memory references committed
system.switch_cpus6.commit.loads              1136757                       # Number of loads committed
system.switch_cpus6.commit.membars               1680                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1768809                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11142053                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       251494                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       217322                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37346170                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29290864                       # The number of ROB writes
system.switch_cpus6.timesIdled                 306252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2002229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10073202                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12358873                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10073202                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.529679                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.529679                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395307                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395307                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60647077                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18626970                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13523227                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25481970                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2110721                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1726924                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       208528                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       891404                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          830579                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          217604                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9447                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20352884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11795943                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2110721                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1048183                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2462778                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         567856                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        416995                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1246514                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       208668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23589310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.956958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21126532     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          115166      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          182540      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          246321      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          253890      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          214582      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          120540      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          179487      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1150252      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23589310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082832                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462913                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20148627                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       623255                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2458237                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2794                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        356394                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       347383                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14476261                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        356394                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20204077                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         131217                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       366283                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2406305                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       125031                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14470942                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16453                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        54794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20193729                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     67313276                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     67313276                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17506400                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2687329                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3475                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1754                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           377582                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1356577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       733559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8559                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       214654                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14451401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3486                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13728826                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2025                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1592707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3799042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23589310                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581994                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270843                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17746966     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2428393     10.29%     85.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1223892      5.19%     90.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       899929      3.81%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       709978      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       288764      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       183267      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        95440      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12681      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23589310                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2499     10.88%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8397     36.55%     47.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12076     52.57%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11547489     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       204160      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1721      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1244332      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       731124      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13728826                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538766                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22972                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     51071959                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16047644                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13520278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13751798                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27565                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       219467                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10159                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        356394                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         104298                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11810                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14454906                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4911                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1356577                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       733559                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1754                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9954                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       121314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       116966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       238280                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13537377                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1170798                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       191449                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1901865                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1923844                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            731067                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531253                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13520410                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13520278                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7760758                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20916461                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530582                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10204966                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12557099                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1897819                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3469                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       210909                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23232916                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540487                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.384547                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18054409     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2579606     11.10%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       963066      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       458534      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       404164      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       223226      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       184111      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        88093      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       277707      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23232916                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10204966                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12557099                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1860510                       # Number of memory references committed
system.switch_cpus7.commit.loads              1137110                       # Number of loads committed
system.switch_cpus7.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1810686                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11313925                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       258641                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       277707                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37410062                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29266248                       # The number of ROB writes
system.switch_cpus7.timesIdled                 309886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1892660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10204966                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12557099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10204966                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.497017                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.497017                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400478                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400478                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60928509                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18835179                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13418038                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3464                       # number of misc regfile writes
system.l2.replacements                          12060                       # number of replacements
system.l2.tagsinuse                      32764.709856                       # Cycle average of tags in use
system.l2.total_refs                          1374779                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44825                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.669916                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           298.165785                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.285315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1065.422751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     24.879769                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    834.602887                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.453606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    388.405561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     29.205157                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    481.134872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.486336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    828.932824                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     28.228206                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1143.942743                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.419073                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    673.140462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.754068                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    475.406122                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4056.937588                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3839.166839                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2024.847632                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2481.816501                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3866.971614                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4351.961300                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3220.294668                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2507.848180                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.032514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000759                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.025470                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000868                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.011853                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000891                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014683                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000808                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.025297                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000861                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.034910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000867                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.020543                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000939                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.014508                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.123808                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.117162                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.061793                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.075739                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.118011                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.132811                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.098276                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.076533                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999900                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5186                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4118                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2921                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3035                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4132                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5721                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4156                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3047                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32326                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9771                       # number of Writeback hits
system.l2.Writeback_hits::total                  9771                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   103                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5201                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4127                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2937                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3050                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4141                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5730                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3062                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32429                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5201                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4127                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2937                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3050                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4141                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5730                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4171                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3062                       # number of overall hits
system.l2.overall_hits::total                   32429                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1613                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          791                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          964                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1603                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2325                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1413                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          954                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12057                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1603                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2325                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1415                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          954                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12059                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2122                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1613                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          791                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          964                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1603                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2325                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1415                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          954                       # number of overall misses
system.l2.overall_misses::total                 12059                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5421522                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    319390840                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4347575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    242214000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5029598                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    120211088                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5390965                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    145486654                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4708171                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    240105977                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5331575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    351408277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5402008                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    211546557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5839432                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    145089096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1816923335                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       305555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        305555                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5421522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    319390840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4347575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    242214000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5029598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    120211088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5390965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    145486654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4708171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    240105977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5331575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    351408277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5402008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    211852112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5839432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    145089096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1817228890                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5421522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    319390840                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4347575                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    242214000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5029598                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    120211088                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5390965                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    145486654                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4708171                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    240105977                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5331575                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    351408277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5402008                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    211852112                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5839432                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    145089096                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1817228890                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5731                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3712                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3999                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         8046                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44383                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9771                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9771                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               105                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7323                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5740                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3728                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4014                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         8055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4016                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44488                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7323                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5740                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3728                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4014                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         8055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4016                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44488                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.290367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.281452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.213093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.241060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.279512                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.288963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.253726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.238440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.271658                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019048                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.289772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.281010                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.212178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.240159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.279074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.288641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.253312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.237550                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271062                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.289772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.281010                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.212178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.240159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.279074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.288641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.253312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.237550                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271062                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150597.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150514.062205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155270.535714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150163.670180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152412.060606                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151973.562579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154027.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150919.765560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151876.483871                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149785.388022                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152330.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151143.344946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150055.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149714.477707                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153669.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152085.006289                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150694.479141                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 152777.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 152777.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150597.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150514.062205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155270.535714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150163.670180                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152412.060606                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151973.562579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154027.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150919.765560                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151876.483871                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149785.388022                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152330.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151143.344946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150055.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149718.807067                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153669.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152085.006289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150694.824612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150597.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150514.062205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155270.535714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150163.670180                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152412.060606                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151973.562579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154027.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150919.765560                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151876.483871                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149785.388022                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152330.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151143.344946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150055.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149718.807067                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153669.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152085.006289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150694.824612                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3859                       # number of writebacks
system.l2.writebacks::total                      3859                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1613                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          791                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          964                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1413                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          954                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12057                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12059                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3324470                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    195786199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2719543                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    148225035                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3104972                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     74130126                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3352677                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     89349720                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2904843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    146694436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3295369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    215998652                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3306115                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    129226217                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3624115                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     89531834                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1114574323                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       188682                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       188682                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3324470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    195786199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2719543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    148225035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3104972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     74130126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3352677                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     89349720                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2904843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    146694436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3295369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    215998652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3306115                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    129414899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3624115                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     89531834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1114763005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3324470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    195786199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2719543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    148225035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3104972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     74130126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3352677                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     89349720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2904843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    146694436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3295369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    215998652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3306115                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    129414899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3624115                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     89531834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1114763005                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.290367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.281452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.241060                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.279512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.288963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.253726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.271658                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019048                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.289772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.281010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.212178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.240159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.279074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.288641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.253312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.237550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.271062                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.289772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.281010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.212178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.240159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.279074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.288641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.253312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.237550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271062                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92346.388889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92264.938266                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97126.535714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91894.008060                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94090.060606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93716.973451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95790.771429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92686.431535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93704.612903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91512.436681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94153.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92902.646022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91836.527778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91455.213730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95371.447368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93848.882600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92442.093639                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        94341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        94341                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92346.388889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92264.938266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97126.535714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91894.008060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94090.060606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93716.973451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95790.771429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92686.431535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93704.612903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91512.436681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94153.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92902.646022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91836.527778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91459.292580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95371.447368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93848.882600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92442.408575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92346.388889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92264.938266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97126.535714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91894.008060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94090.060606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93716.973451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95790.771429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92686.431535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93704.612903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91512.436681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94153.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92902.646022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91836.527778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91459.292580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95371.447368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93848.882600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92442.408575                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.247744                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250444                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1899905.965844                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.247744                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048474                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.833730                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242395                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242395                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242395                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242395                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242395                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7104277                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7104277                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7104277                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7104277                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7104277                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7104277                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242441                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242441                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242441                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242441                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242441                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154440.804348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154440.804348                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154440.804348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154440.804348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154440.804348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154440.804348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5836373                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5836373                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5836373                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5836373                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5836373                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5836373                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157739.810811                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157739.810811                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157739.810811                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157739.810811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157739.810811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157739.810811                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7323                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551625                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7579                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21975.409025                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.262878                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.737122                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891652                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108348                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859685                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859685                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2004                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2004                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570461                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570461                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570461                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570461                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18599                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18599                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           92                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18691                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18691                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18691                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18691                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2010594864                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2010594864                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7670460                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7670460                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2018265324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2018265324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2018265324                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2018265324                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878284                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878284                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589152                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589152                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589152                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589152                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021177                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021177                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000129                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011762                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011762                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011762                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011762                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108102.310017                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108102.310017                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83374.565217                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83374.565217                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107980.596223                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107980.596223                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107980.596223                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107980.596223                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1429                       # number of writebacks
system.cpu0.dcache.writebacks::total             1429                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11291                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11291                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           77                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11368                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11368                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11368                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7308                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7308                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7323                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7323                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    684556115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    684556115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1014162                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1014162                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    685570277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    685570277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    685570277                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    685570277                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008321                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008321                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004608                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004608                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004608                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004608                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93672.155857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93672.155857                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67610.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67610.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93618.773317                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93618.773317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93618.773317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93618.773317                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               551.879658                       # Cycle average of tags in use
system.cpu1.icache.total_refs               915062410                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1645795.701439                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    25.816428                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.063230                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.041372                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843050                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.884423                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1243863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1243863                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1243863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1243863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1243863                       # number of overall hits
system.cpu1.icache.overall_hits::total        1243863                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5775364                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5775364                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5775364                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5775364                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5775364                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5775364                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1243900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1243900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1243900                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1243900                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1243900                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1243900                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156090.918919                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156090.918919                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156090.918919                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156090.918919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156090.918919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156090.918919                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4721173                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4721173                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4721173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4721173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4721173                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4721173                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162799.068966                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162799.068966                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162799.068966                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162799.068966                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162799.068966                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162799.068966                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5740                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               204292748                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5996                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34071.505670                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   183.595199                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    72.404801                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.717169                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.282831                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1849842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1849842                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       338921                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        338921                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          803                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          803                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          795                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          795                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2188763                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2188763                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2188763                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2188763                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19500                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19500                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19545                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19545                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19545                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19545                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1979487579                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1979487579                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3726389                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3726389                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1983213968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1983213968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1983213968                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1983213968                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1869342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1869342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       338966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       338966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2208308                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2208308                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2208308                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2208308                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010431                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008851                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101512.183538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101512.183538                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82808.644444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82808.644444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101469.120900                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101469.120900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101469.120900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101469.120900                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          718                       # number of writebacks
system.cpu1.dcache.writebacks::total              718                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13769                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13805                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13805                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5731                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5731                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5740                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5740                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    530179687                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    530179687                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       578561                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       578561                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    530758248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    530758248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    530758248                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    530758248                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002599                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002599                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92510.850986                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92510.850986                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64284.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64284.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92466.593728                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92466.593728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92466.593728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92466.593728                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               485.253703                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998616286                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037992.420408                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.253703                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.048483                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.777650                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1253766                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1253766                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1253766                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1253766                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1253766                       # number of overall hits
system.cpu2.icache.overall_hits::total        1253766                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6820812                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6820812                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6820812                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6820812                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6820812                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6820812                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1253811                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1253811                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1253811                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1253811                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1253811                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1253811                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151573.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151573.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151573.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151573.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151573.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151573.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5434776                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5434776                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5434776                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5434776                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5434776                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5434776                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155279.314286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155279.314286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155279.314286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155279.314286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155279.314286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155279.314286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3728                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148106375                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3984                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37175.294930                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   217.010369                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    38.989631                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.847697                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.152303                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       998643                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         998643                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       740710                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        740710                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1886                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1886                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1800                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1739353                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1739353                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1739353                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1739353                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9525                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9525                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           73                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9598                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9598                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9598                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9598                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    916311110                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    916311110                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5913976                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5913976                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    922225086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    922225086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    922225086                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    922225086                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1008168                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1008168                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       740783                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       740783                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1748951                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1748951                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1748951                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1748951                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009448                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009448                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005488                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005488                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005488                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005488                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96200.641470                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96200.641470                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81013.369863                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81013.369863                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96085.130861                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96085.130861                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96085.130861                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96085.130861                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          806                       # number of writebacks
system.cpu2.dcache.writebacks::total              806                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5813                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5813                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           57                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5870                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5870                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5870                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5870                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3712                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3712                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3728                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3728                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    320290977                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    320290977                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1128676                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1128676                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    321419653                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    321419653                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    321419653                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    321419653                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002132                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002132                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002132                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002132                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86285.284752                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86285.284752                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70542.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70542.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86217.718079                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86217.718079                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86217.718079                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86217.718079                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               505.961730                       # Cycle average of tags in use
system.cpu3.icache.total_refs               995509736                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   512                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1944354.953125                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.961730                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.049618                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810836                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1246634                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1246634                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1246634                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1246634                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1246634                       # number of overall hits
system.cpu3.icache.overall_hits::total        1246634                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7052844                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7052844                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7052844                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7052844                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7052844                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7052844                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1246680                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1246680                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1246680                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1246680                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1246680                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1246680                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 153322.695652                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153322.695652                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 153322.695652                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153322.695652                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 153322.695652                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153322.695652                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5909088                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5909088                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5909088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5909088                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5909088                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5909088                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159705.081081                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159705.081081                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159705.081081                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159705.081081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159705.081081                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159705.081081                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4014                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151802018                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4270                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35550.823888                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.895210                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.104790                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.870684                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.129316                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       856175                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         856175                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719376                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719376                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1853                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1853                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1731                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1731                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1575551                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1575551                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1575551                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1575551                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12857                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12857                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           87                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12944                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12944                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12944                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12944                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1411928703                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1411928703                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7238733                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7238733                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1419167436                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1419167436                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1419167436                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1419167436                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       869032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       869032                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       719463                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       719463                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1588495                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1588495                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1588495                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1588495                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014795                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014795                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000121                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008149                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008149                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008149                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008149                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109817.897099                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109817.897099                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83203.827586                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83203.827586                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109639.016996                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109639.016996                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109639.016996                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109639.016996                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          862                       # number of writebacks
system.cpu3.dcache.writebacks::total              862                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8858                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8858                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           72                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8930                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8930                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8930                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8930                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3999                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3999                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4014                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4014                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4014                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4014                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    355214440                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    355214440                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       973662                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       973662                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    356188102                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    356188102                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    356188102                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    356188102                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002527                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002527                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002527                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002527                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88825.816454                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88825.816454                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64910.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64910.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88736.447932                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88736.447932                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88736.447932                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88736.447932                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               553.486200                       # Cycle average of tags in use
system.cpu4.icache.total_refs               915062431                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1636963.203936                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.423048                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.063152                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.043947                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843050                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.886997                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1243884                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1243884                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1243884                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1243884                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1243884                       # number of overall hits
system.cpu4.icache.overall_hits::total        1243884                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.cpu4.icache.overall_misses::total           41                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6360003                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6360003                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6360003                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6360003                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6360003                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6360003                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1243925                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1243925                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1243925                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1243925                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1243925                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1243925                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 155122.024390                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 155122.024390                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 155122.024390                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 155122.024390                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 155122.024390                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 155122.024390                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5177399                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5177399                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5177399                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5177399                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5177399                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5177399                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161793.718750                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161793.718750                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161793.718750                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161793.718750                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161793.718750                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161793.718750                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5744                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               204293657                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6000                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34048.942833                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   183.839219                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    72.160781                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.718122                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.281878                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1850413                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1850413                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       339256                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        339256                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          805                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          805                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          796                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          796                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2189669                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2189669                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2189669                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2189669                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19535                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19535                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           45                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19580                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19580                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19580                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19580                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1974217055                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1974217055                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3805778                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3805778                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1978022833                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1978022833                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1978022833                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1978022833                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1869948                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1869948                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       339301                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       339301                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          796                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          796                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2209249                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2209249                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2209249                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2209249                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010447                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010447                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000133                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008863                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008863                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008863                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008863                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 101060.509598                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 101060.509598                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84572.844444                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84572.844444                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 101022.616599                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 101022.616599                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 101022.616599                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 101022.616599                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          735                       # number of writebacks
system.cpu4.dcache.writebacks::total              735                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13800                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13800                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13836                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13836                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13836                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13836                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5735                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5735                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5744                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5744                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5744                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5744                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    529456653                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    529456653                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       583060                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       583060                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    530039713                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    530039713                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    530039713                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    530039713                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002600                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002600                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92320.253357                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92320.253357                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64784.444444                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64784.444444                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92277.108809                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92277.108809                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92277.108809                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92277.108809                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               570.437217                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1026155950                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1772290.069085                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.018775                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.418442                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.046504                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867658                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.914162                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1214624                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1214624                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1214624                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1214624                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1214624                       # number of overall hits
system.cpu5.icache.overall_hits::total        1214624                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7458610                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7458610                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7458610                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7458610                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7458610                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7458610                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1214671                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1214671                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1214671                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1214671                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1214671                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1214671                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 158693.829787                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 158693.829787                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 158693.829787                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 158693.829787                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 158693.829787                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 158693.829787                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5894392                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5894392                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5894392                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5894392                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5894392                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5894392                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 163733.111111                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 163733.111111                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 163733.111111                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 163733.111111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 163733.111111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 163733.111111                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8055                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               404464408                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8311                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              48666.154253                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.070176                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.929824                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433868                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566132                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3182934                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3182934                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1741723                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1741723                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          852                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          852                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          850                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          850                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4924657                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4924657                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4924657                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4924657                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        28053                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        28053                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           28                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        28081                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         28081                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        28081                       # number of overall misses
system.cpu5.dcache.overall_misses::total        28081                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2953924496                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2953924496                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2283093                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2283093                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2956207589                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2956207589                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2956207589                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2956207589                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3210987                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3210987                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1741751                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1741751                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4952738                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4952738                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4952738                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4952738                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008737                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008737                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005670                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005670                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 105297.989377                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 105297.989377                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81539.035714                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81539.035714                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 105274.298957                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 105274.298957                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 105274.298957                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 105274.298957                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2132                       # number of writebacks
system.cpu5.dcache.writebacks::total             2132                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        20007                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        20007                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           19                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        20026                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        20026                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        20026                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        20026                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         8046                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         8046                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8055                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8055                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8055                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8055                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    768449233                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    768449233                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       588848                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       588848                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    769038081                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    769038081                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    769038081                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    769038081                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002506                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002506                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001626                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001626                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001626                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001626                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95506.988939                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95506.988939                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65427.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65427.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95473.380633                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95473.380633                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95473.380633                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95473.380633                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               511.269592                       # Cycle average of tags in use
system.cpu6.icache.total_refs               996790419                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1920598.109827                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.269592                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.046906                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.819342                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1227973                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1227973                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1227973                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1227973                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1227973                       # number of overall hits
system.cpu6.icache.overall_hits::total        1227973                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           46                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.cpu6.icache.overall_misses::total           46                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7061884                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7061884                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7061884                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7061884                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7061884                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7061884                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1228019                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1228019                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1228019                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1228019                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1228019                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1228019                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153519.217391                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153519.217391                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153519.217391                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153519.217391                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153519.217391                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153519.217391                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5791280                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5791280                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5791280                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5791280                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5791280                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5791280                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156521.081081                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156521.081081                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156521.081081                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156521.081081                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156521.081081                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156521.081081                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5586                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               157695562                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5842                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26993.420404                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.300247                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.699753                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.883985                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.116015                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       865815                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         865815                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       731481                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        731481                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1751                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1681                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1597296                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1597296                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1597296                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1597296                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19383                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19383                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          455                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19838                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19838                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19838                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19838                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2230430087                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2230430087                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     53223965                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     53223965                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2283654052                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2283654052                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2283654052                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2283654052                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       885198                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       885198                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       731936                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       731936                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1617134                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1617134                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1617134                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1617134                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021897                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021897                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000622                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000622                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012267                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012267                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012267                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012267                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 115071.458856                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 115071.458856                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 116975.747253                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 116975.747253                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 115115.135195                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 115115.135195                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 115115.135195                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 115115.135195                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2227                       # number of writebacks
system.cpu6.dcache.writebacks::total             2227                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13814                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13814                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          438                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          438                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14252                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14252                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14252                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14252                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5569                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5569                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5586                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5586                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5586                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5586                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    500605310                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    500605310                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1328550                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1328550                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    501933860                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    501933860                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    501933860                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    501933860                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003454                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003454                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003454                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003454                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89891.418567                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89891.418567                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        78150                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        78150                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89855.685643                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89855.685643                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89855.685643                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89855.685643                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               506.668441                       # Cycle average of tags in use
system.cpu7.icache.total_refs               995509568                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1936789.042802                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.668441                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050751                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.811969                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1246466                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1246466                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1246466                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1246466                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1246466                       # number of overall hits
system.cpu7.icache.overall_hits::total        1246466                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7687083                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7687083                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7687083                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7687083                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7687083                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7687083                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1246514                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1246514                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1246514                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1246514                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1246514                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1246514                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160147.562500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160147.562500                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160147.562500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160147.562500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160147.562500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160147.562500                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6333736                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6333736                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6333736                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6333736                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6333736                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6333736                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 162403.487179                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 162403.487179                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 162403.487179                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 162403.487179                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 162403.487179                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 162403.487179                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4016                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               151803711                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4272                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35534.576545                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.898932                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.101068                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.870699                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.129301                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       857360                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         857360                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       720000                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        720000                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1736                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1732                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1577360                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1577360                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1577360                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1577360                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12859                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12859                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           83                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12942                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12942                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12942                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12942                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1411444584                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1411444584                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6812177                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6812177                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1418256761                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1418256761                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1418256761                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1418256761                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       870219                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       870219                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       720083                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       720083                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1590302                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1590302                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1590302                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1590302                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014777                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014777                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008138                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008138                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008138                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008138                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109763.168520                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109763.168520                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82074.421687                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82074.421687                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109585.594267                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109585.594267                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109585.594267                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109585.594267                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          862                       # number of writebacks
system.cpu7.dcache.writebacks::total              862                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8858                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8858                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           68                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8926                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8926                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8926                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8926                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4001                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4001                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4016                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4016                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4016                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4016                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    354919598                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    354919598                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       979424                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       979424                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    355899022                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    355899022                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    355899022                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    355899022                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004598                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004598                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002525                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002525                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88707.722569                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88707.722569                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65294.933333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65294.933333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88620.274402                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88620.274402                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88620.274402                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88620.274402                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
