#ifndef __AW_PID_2055_REG_H__
#define __AW_PID_2055_REG_H__

#define AW_PID_2055_ACF_FILE		"aw882xx_pid_2055_acf.bin"
#define AW_PID_2055_MONITOR_FILE	"aw882xx_pid_2055_monitor.bin"

/* registers list */
#define AW_PID_2055_ID_REG	(0x00)
#define AW_PID_2055_SYSST_REG	(0x01)
#define AW_PID_2055_SYSINT_REG	(0x02)
#define AW_PID_2055_SYSINTM_REG	(0x03)
#define AW_PID_2055_SYSCTRL_REG	(0x04)
#define AW_PID_2055_SYSCTRL2_REG	(0x05)
#define AW_PID_2055_I2SCTRL1_REG	(0x06)
#define AW_PID_2055_I2SCTRL2_REG	(0x07)
#define AW_PID_2055_DACCFG1_REG	(0x08)
#define AW_PID_2055_DACCFG2_REG	(0x09)
#define AW_PID_2055_DACCFG3_REG	(0x0A)
#define AW_PID_2055_DACCFG4_REG	(0x0B)
#define AW_PID_2055_DACCFG5_REG	(0x0C)
#define AW_PID_2055_DACCFG6_REG	(0x0D)
#define AW_PID_2055_DACCFG7_REG	(0x0E)
#define AW_PID_2055_DACCFG8_REG	(0x0F)
#define AW_PID_2055_PWMCTRL1_REG	(0x10)
#define AW_PID_2055_PWMCTRL2_REG	(0x11)
#define AW_PID_2055_PWMCTRL3_REG	(0x12)
#define AW_PID_2055_I2SCFG1_REG	(0x13)
#define AW_PID_2055_DBGCTRL_REG	(0x14)
#define AW_PID_2055_DITHERCFG1_REG	(0x15)
#define AW_PID_2055_DITHERCFG2_REG	(0x16)
#define AW_PID_2055_DITHERCFG3_REG	(0x17)
#define AW_PID_2055_DACST_REG	(0x20)
#define AW_PID_2055_I2SINT_REG	(0x21)
#define AW_PID_2055_I2SCAPCNT_REG	(0x22)
#define AW_PID_2055_ANASTA1_REG	(0x23)
#define AW_PID_2055_ANASTA2_REG	(0x24)
#define AW_PID_2055_ANASTA3_REG	(0x25)
#define AW_PID_2055_DSMCFG1_REG	(0x30)
#define AW_PID_2055_DSMCFG2_REG	(0x31)
#define AW_PID_2055_DSMCFG3_REG	(0x32)
#define AW_PID_2055_DSMCFG4_REG	(0x33)
#define AW_PID_2055_DSMCFG5_REG	(0x34)
#define AW_PID_2055_DSMCFG6_REG	(0x35)
#define AW_PID_2055_DSMCFG7_REG	(0x36)
#define AW_PID_2055_DSMCFG8_REG	(0x37)
#define AW_PID_2055_TESTIN_REG	(0x38)
#define AW_PID_2055_TESTOUT_REG	(0x39)
#define AW_PID_2055_PLLCTRL1_REG	(0x50)
#define AW_PID_2055_PLLCTRL2_REG	(0x51)
#define AW_PID_2055_PLLCTRL3_REG	(0x52)
#define AW_PID_2055_CDACTRL1_REG	(0x53)
#define AW_PID_2055_CDACTRL2_REG	(0x54)
#define AW_PID_2055_BSTCTRL1_REG	(0x60)
#define AW_PID_2055_BSTCTRL2_REG	(0x61)
#define AW_PID_2055_BSTCTRL3_REG	(0x62)
#define AW_PID_2055_BSTCTRL4_REG	(0x63)
#define AW_PID_2055_BSTCTRL5_REG	(0x64)
#define AW_PID_2055_BSTCTRL6_REG	(0x65)
#define AW_PID_2055_BSTCTRL7_REG	(0x66)
#define AW_PID_2055_BSTCRTL8_REG	(0x67)
#define AW_PID_2055_CPCTRL1_REG	(0x68)
#define AW_PID_2055_TESTCTRL1_REG	(0x70)
#define AW_PID_2055_TESTCTRL2_REG	(0x71)
#define AW_PID_2055_EFCTRL1_REG	(0x72)
#define AW_PID_2055_EFCTRL2_REG	(0x73)
#define AW_PID_2055_EFWH_REG	(0x74)
#define AW_PID_2055_EFWL_REG	(0x75)
#define AW_PID_2055_EFRH1_REG	(0x76)
#define AW_PID_2055_EFRH2_REG	(0x77)
#define AW_PID_2055_EFRL1_REG	(0x78)
#define AW_PID_2055_EFRL2_REG	(0x79)
#define AW_PID_2055_TM_REG	(0x7C)

/********************************************
 * Register Access
 *******************************************/
#define AW_PID_2055_REG_MAX	(0x7D)

#define AW_PID_2055_REG_NONE_ACCESS					(0)
#define AW_PID_2055_REG_RD_ACCESS					(1 << 0)
#define AW_PID_2055_REG_WR_ACCESS					(1 << 1)

const unsigned char aw_pid_2055_reg_access[AW_PID_2055_REG_MAX] = {
	[AW_PID_2055_ID_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_SYSST_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_SYSINT_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_SYSINTM_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_SYSCTRL_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_SYSCTRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_I2SCTRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_I2SCTRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACCFG1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACCFG2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACCFG3_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACCFG4_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACCFG5_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACCFG6_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACCFG7_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACCFG8_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_PWMCTRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_PWMCTRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_PWMCTRL3_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_I2SCFG1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DBGCTRL_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DITHERCFG1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DITHERCFG2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DITHERCFG3_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DACST_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_I2SINT_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_I2SCAPCNT_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_ANASTA1_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_ANASTA2_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_ANASTA3_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_DSMCFG1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DSMCFG2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DSMCFG3_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DSMCFG4_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DSMCFG5_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DSMCFG6_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DSMCFG7_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_DSMCFG8_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_TESTIN_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_TESTOUT_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_PLLCTRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_PLLCTRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_PLLCTRL3_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_CDACTRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_CDACTRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_BSTCTRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_BSTCTRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_BSTCTRL3_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_BSTCTRL4_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_BSTCTRL5_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_BSTCTRL6_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_BSTCTRL7_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_BSTCRTL8_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_CPCTRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_TESTCTRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_TESTCTRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_EFCTRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_EFCTRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_EFWH_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_EFWL_REG]	= (AW_PID_2055_REG_RD_ACCESS | AW_PID_2055_REG_WR_ACCESS),
	[AW_PID_2055_EFRH1_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_EFRH2_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_EFRL1_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_EFRL2_REG]	= (AW_PID_2055_REG_RD_ACCESS),
	[AW_PID_2055_TM_REG]	= (AW_PID_2055_REG_NONE_ACCESS),
};

/* detail information of registers begin */
/* ID (0x00) detail */
/* IDCODE bit 15:0 (ID 0x00) */
#define AW_PID_2055_IDCODE_START_BIT	(0)
#define AW_PID_2055_IDCODE_BITS_LEN	(16)
#define AW_PID_2055_IDCODE_MASK	\
	(~(((1<<AW_PID_2055_IDCODE_BITS_LEN)-1) << AW_PID_2055_IDCODE_START_BIT))

#define AW_PID_2055_IDCODE_DEFAULT_VALUE	(0x2055)
#define AW_PID_2055_IDCODE_DEFAULT	\
	(AW_PID_2055_IDCODE_DEFAULT_VALUE << AW_PID_2055_IDCODE_START_BIT)

/* default value of ID (0x00) */
/* #define AW_PID_2055_ID_DEFAULT		(0x2055) */

/* SYSST (0x01) detail */
/* OVP2 bit 15 (SYSST 0x01) */
#define AW_PID_2055_OVP2_START_BIT	(15)
#define AW_PID_2055_OVP2_BITS_LEN	(1)
#define AW_PID_2055_OVP2_MASK	\
	(~(((1<<AW_PID_2055_OVP2_BITS_LEN)-1) << AW_PID_2055_OVP2_START_BIT))

#define AW_PID_2055_OVP2_NORMAL	(0)
#define AW_PID_2055_OVP2_NORMAL_VALUE	\
	(AW_PID_2055_OVP2_NORMAL << AW_PID_2055_OVP2_START_BIT)

#define AW_PID_2055_OVP2_OVP	(1)
#define AW_PID_2055_OVP2_OVP_VALUE	\
	(AW_PID_2055_OVP2_OVP << AW_PID_2055_OVP2_START_BIT)

#define AW_PID_2055_OVP2_DEFAULT_VALUE	(0)
#define AW_PID_2055_OVP2_DEFAULT	\
	(AW_PID_2055_OVP2_DEFAULT_VALUE << AW_PID_2055_OVP2_START_BIT)

/* UVLS bit 14 (SYSST 0x01) */
#define AW_PID_2055_UVLS_START_BIT	(14)
#define AW_PID_2055_UVLS_BITS_LEN	(1)
#define AW_PID_2055_UVLS_MASK	\
	(~(((1<<AW_PID_2055_UVLS_BITS_LEN)-1) << AW_PID_2055_UVLS_START_BIT))

#define AW_PID_2055_UVLS_NORMAL	(0)
#define AW_PID_2055_UVLS_NORMAL_VALUE	\
	(AW_PID_2055_UVLS_NORMAL << AW_PID_2055_UVLS_START_BIT)

#define AW_PID_2055_UVLS_UVLO	(1)
#define AW_PID_2055_UVLS_UVLO_VALUE	\
	(AW_PID_2055_UVLS_UVLO << AW_PID_2055_UVLS_START_BIT)

#define AW_PID_2055_UVLS_DEFAULT_VALUE	(0)
#define AW_PID_2055_UVLS_DEFAULT	\
	(AW_PID_2055_UVLS_DEFAULT_VALUE << AW_PID_2055_UVLS_START_BIT)

/* ADPS bit 13 (SYSST 0x01) */
#define AW_PID_2055_ADPS_START_BIT	(13)
#define AW_PID_2055_ADPS_BITS_LEN	(1)
#define AW_PID_2055_ADPS_MASK	\
	(~(((1<<AW_PID_2055_ADPS_BITS_LEN)-1) << AW_PID_2055_ADPS_START_BIT))

#define AW_PID_2055_ADPS_TRANSPARENT	(0)
#define AW_PID_2055_ADPS_TRANSPARENT_VALUE	\
	(AW_PID_2055_ADPS_TRANSPARENT << AW_PID_2055_ADPS_START_BIT)

#define AW_PID_2055_ADPS_BOOST	(1)
#define AW_PID_2055_ADPS_BOOST_VALUE	\
	(AW_PID_2055_ADPS_BOOST << AW_PID_2055_ADPS_START_BIT)

#define AW_PID_2055_ADPS_DEFAULT_VALUE	(0)
#define AW_PID_2055_ADPS_DEFAULT	\
	(AW_PID_2055_ADPS_DEFAULT_VALUE << AW_PID_2055_ADPS_START_BIT)

/* BSTOCS bit 11 (SYSST 0x01) */
#define AW_PID_2055_BSTOCS_START_BIT	(11)
#define AW_PID_2055_BSTOCS_BITS_LEN	(1)
#define AW_PID_2055_BSTOCS_MASK	\
	(~(((1<<AW_PID_2055_BSTOCS_BITS_LEN)-1) << AW_PID_2055_BSTOCS_START_BIT))

#define AW_PID_2055_BSTOCS_NORMAL	(0)
#define AW_PID_2055_BSTOCS_NORMAL_VALUE	\
	(AW_PID_2055_BSTOCS_NORMAL << AW_PID_2055_BSTOCS_START_BIT)

#define AW_PID_2055_BSTOCS_OVER_CURRENT	(1)
#define AW_PID_2055_BSTOCS_OVER_CURRENT_VALUE	\
	(AW_PID_2055_BSTOCS_OVER_CURRENT << AW_PID_2055_BSTOCS_START_BIT)

#define AW_PID_2055_BSTOCS_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTOCS_DEFAULT	\
	(AW_PID_2055_BSTOCS_DEFAULT_VALUE << AW_PID_2055_BSTOCS_START_BIT)

/* OVPS bit 10 (SYSST 0x01) */
#define AW_PID_2055_OVPS_START_BIT	(10)
#define AW_PID_2055_OVPS_BITS_LEN	(1)
#define AW_PID_2055_OVPS_MASK	\
	(~(((1<<AW_PID_2055_OVPS_BITS_LEN)-1) << AW_PID_2055_OVPS_START_BIT))

#define AW_PID_2055_OVPS_NORMAL	(0)
#define AW_PID_2055_OVPS_NORMAL_VALUE	\
	(AW_PID_2055_OVPS_NORMAL << AW_PID_2055_OVPS_START_BIT)

#define AW_PID_2055_OVPS_OVP	(1)
#define AW_PID_2055_OVPS_OVP_VALUE	\
	(AW_PID_2055_OVPS_OVP << AW_PID_2055_OVPS_START_BIT)

#define AW_PID_2055_OVPS_DEFAULT_VALUE	(0)
#define AW_PID_2055_OVPS_DEFAULT	\
	(AW_PID_2055_OVPS_DEFAULT_VALUE << AW_PID_2055_OVPS_START_BIT)

/* BSTS bit 9 (SYSST 0x01) */
#define AW_PID_2055_BSTS_START_BIT	(9)
#define AW_PID_2055_BSTS_BITS_LEN	(1)
#define AW_PID_2055_BSTS_MASK	\
	(~(((1<<AW_PID_2055_BSTS_BITS_LEN)-1) << AW_PID_2055_BSTS_START_BIT))

#define AW_PID_2055_BSTS_NOT_FINISHED	(0)
#define AW_PID_2055_BSTS_NOT_FINISHED_VALUE	\
	(AW_PID_2055_BSTS_NOT_FINISHED << AW_PID_2055_BSTS_START_BIT)

#define AW_PID_2055_BSTS_FINISHED	(1)
#define AW_PID_2055_BSTS_FINISHED_VALUE	\
	(AW_PID_2055_BSTS_FINISHED << AW_PID_2055_BSTS_START_BIT)

#define AW_PID_2055_BSTS_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTS_DEFAULT	\
	(AW_PID_2055_BSTS_DEFAULT_VALUE << AW_PID_2055_BSTS_START_BIT)

/* SWS bit 8 (SYSST 0x01) */
#define AW_PID_2055_SWS_START_BIT	(8)
#define AW_PID_2055_SWS_BITS_LEN	(1)
#define AW_PID_2055_SWS_MASK	\
	(~(((1<<AW_PID_2055_SWS_BITS_LEN)-1) << AW_PID_2055_SWS_START_BIT))

#define AW_PID_2055_SWS_NOT_SWITCHING	(0)
#define AW_PID_2055_SWS_NOT_SWITCHING_VALUE	\
	(AW_PID_2055_SWS_NOT_SWITCHING << AW_PID_2055_SWS_START_BIT)

#define AW_PID_2055_SWS_SWITCHING	(1)
#define AW_PID_2055_SWS_SWITCHING_VALUE	\
	(AW_PID_2055_SWS_SWITCHING << AW_PID_2055_SWS_START_BIT)

#define AW_PID_2055_SWS_DEFAULT_VALUE	(0)
#define AW_PID_2055_SWS_DEFAULT	\
	(AW_PID_2055_SWS_DEFAULT_VALUE << AW_PID_2055_SWS_START_BIT)

/* NOCLKS bit 5 (SYSST 0x01) */
#define AW_PID_2055_NOCLKS_START_BIT	(5)
#define AW_PID_2055_NOCLKS_BITS_LEN	(1)
#define AW_PID_2055_NOCLKS_MASK	\
	(~(((1<<AW_PID_2055_NOCLKS_BITS_LEN)-1) << AW_PID_2055_NOCLKS_START_BIT))

#define AW_PID_2055_NOCLKS_CLOCK_OK	(0)
#define AW_PID_2055_NOCLKS_CLOCK_OK_VALUE	\
	(AW_PID_2055_NOCLKS_CLOCK_OK << AW_PID_2055_NOCLKS_START_BIT)

#define AW_PID_2055_NOCLKS_NO_CLOCK	(1)
#define AW_PID_2055_NOCLKS_NO_CLOCK_VALUE	\
	(AW_PID_2055_NOCLKS_NO_CLOCK << AW_PID_2055_NOCLKS_START_BIT)

#define AW_PID_2055_NOCLKS_DEFAULT_VALUE	(0)
#define AW_PID_2055_NOCLKS_DEFAULT	\
	(AW_PID_2055_NOCLKS_DEFAULT_VALUE << AW_PID_2055_NOCLKS_START_BIT)

/* CLKS bit 4 (SYSST 0x01) */
#define AW_PID_2055_CLKS_START_BIT	(4)
#define AW_PID_2055_CLKS_BITS_LEN	(1)
#define AW_PID_2055_CLKS_MASK	\
	(~(((1<<AW_PID_2055_CLKS_BITS_LEN)-1) << AW_PID_2055_CLKS_START_BIT))

#define AW_PID_2055_CLKS_NOT_STABLE	(0)
#define AW_PID_2055_CLKS_NOT_STABLE_VALUE	\
	(AW_PID_2055_CLKS_NOT_STABLE << AW_PID_2055_CLKS_START_BIT)

#define AW_PID_2055_CLKS_STABLE	(1)
#define AW_PID_2055_CLKS_STABLE_VALUE	\
	(AW_PID_2055_CLKS_STABLE << AW_PID_2055_CLKS_START_BIT)

#define AW_PID_2055_CLKS_DEFAULT_VALUE	(0)
#define AW_PID_2055_CLKS_DEFAULT	\
	(AW_PID_2055_CLKS_DEFAULT_VALUE << AW_PID_2055_CLKS_START_BIT)

/* OCDS bit 3 (SYSST 0x01) */
#define AW_PID_2055_OCDS_START_BIT	(3)
#define AW_PID_2055_OCDS_BITS_LEN	(1)
#define AW_PID_2055_OCDS_MASK	\
	(~(((1<<AW_PID_2055_OCDS_BITS_LEN)-1) << AW_PID_2055_OCDS_START_BIT))

#define AW_PID_2055_OCDS_NORAML	(0)
#define AW_PID_2055_OCDS_NORAML_VALUE	\
	(AW_PID_2055_OCDS_NORAML << AW_PID_2055_OCDS_START_BIT)

#define AW_PID_2055_OCDS_OC	(1)
#define AW_PID_2055_OCDS_OC_VALUE	\
	(AW_PID_2055_OCDS_OC << AW_PID_2055_OCDS_START_BIT)

#define AW_PID_2055_OCDS_DEFAULT_VALUE	(0)
#define AW_PID_2055_OCDS_DEFAULT	\
	(AW_PID_2055_OCDS_DEFAULT_VALUE << AW_PID_2055_OCDS_START_BIT)

/* OTHS bit 1 (SYSST 0x01) */
#define AW_PID_2055_OTHS_START_BIT	(1)
#define AW_PID_2055_OTHS_BITS_LEN	(1)
#define AW_PID_2055_OTHS_MASK	\
	(~(((1<<AW_PID_2055_OTHS_BITS_LEN)-1) << AW_PID_2055_OTHS_START_BIT))

#define AW_PID_2055_OTHS_NORMAL	(0)
#define AW_PID_2055_OTHS_NORMAL_VALUE	\
	(AW_PID_2055_OTHS_NORMAL << AW_PID_2055_OTHS_START_BIT)

#define AW_PID_2055_OTHS_OT	(1)
#define AW_PID_2055_OTHS_OT_VALUE	\
	(AW_PID_2055_OTHS_OT << AW_PID_2055_OTHS_START_BIT)

#define AW_PID_2055_OTHS_DEFAULT_VALUE	(0)
#define AW_PID_2055_OTHS_DEFAULT	\
	(AW_PID_2055_OTHS_DEFAULT_VALUE << AW_PID_2055_OTHS_START_BIT)

/* PLLS bit 0 (SYSST 0x01) */
#define AW_PID_2055_PLLS_START_BIT	(0)
#define AW_PID_2055_PLLS_BITS_LEN	(1)
#define AW_PID_2055_PLLS_MASK	\
	(~(((1<<AW_PID_2055_PLLS_BITS_LEN)-1) << AW_PID_2055_PLLS_START_BIT))

#define AW_PID_2055_PLLS_UNLOCKED	(0)
#define AW_PID_2055_PLLS_UNLOCKED_VALUE	\
	(AW_PID_2055_PLLS_UNLOCKED << AW_PID_2055_PLLS_START_BIT)

#define AW_PID_2055_PLLS_LOCKED	(1)
#define AW_PID_2055_PLLS_LOCKED_VALUE	\
	(AW_PID_2055_PLLS_LOCKED << AW_PID_2055_PLLS_START_BIT)

#define AW_PID_2055_PLLS_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLLS_DEFAULT	\
	(AW_PID_2055_PLLS_DEFAULT_VALUE << AW_PID_2055_PLLS_START_BIT)

/* default value of SYSST (0x01) */
/* #define AW_PID_2055_SYSST_DEFAULT		(0x0000) */
#define AW_PID_2055_SYSST_CHECK_MASK \
	(~(AW_PID_2055_OVP2_OVP_VALUE | \
	AW_PID_2055_BSTOCS_OVER_CURRENT | \
	AW_PID_2055_BSTS_FINISHED_VALUE | \
	AW_PID_2055_SWS_SWITCHING_VALUE | \
	AW_PID_2055_NOCLKS_NO_CLOCK_VALUE | \
	AW_PID_2055_CLKS_STABLE_VALUE | \
	AW_PID_2055_OCDS_OC_VALUE | \
	AW_PID_2055_OTHS_OT_VALUE | \
	AW_PID_2055_PLLS_LOCKED_VALUE))

#define AW_PID_2055_SYSST_CHECK \
	(AW_PID_2055_SWS_SWITCHING_VALUE | \
	AW_PID_2055_CLKS_STABLE_VALUE | \
	AW_PID_2055_PLLS_LOCKED_VALUE)

/* SYSINT (0x02) detail */
/* OVP2I bit 15 (SYSINT 0x02) */
#define AW_PID_2055_OVP2I_START_BIT	(15)
#define AW_PID_2055_OVP2I_BITS_LEN	(1)
#define AW_PID_2055_OVP2I_MASK	\
	(~(((1<<AW_PID_2055_OVP2I_BITS_LEN)-1) << AW_PID_2055_OVP2I_START_BIT))

#define AW_PID_2055_OVP2I_DEFAULT_VALUE	(0)
#define AW_PID_2055_OVP2I_DEFAULT	\
	(AW_PID_2055_OVP2I_DEFAULT_VALUE << AW_PID_2055_OVP2I_START_BIT)

/* UVLI bit 14 (SYSINT 0x02) */
#define AW_PID_2055_UVLI_START_BIT	(14)
#define AW_PID_2055_UVLI_BITS_LEN	(1)
#define AW_PID_2055_UVLI_MASK	\
	(~(((1<<AW_PID_2055_UVLI_BITS_LEN)-1) << AW_PID_2055_UVLI_START_BIT))

#define AW_PID_2055_UVLI_DEFAULT_VALUE	(0)
#define AW_PID_2055_UVLI_DEFAULT	\
	(AW_PID_2055_UVLI_DEFAULT_VALUE << AW_PID_2055_UVLI_START_BIT)

/* ADPI bit 13 (SYSINT 0x02) */
#define AW_PID_2055_ADPI_START_BIT	(13)
#define AW_PID_2055_ADPI_BITS_LEN	(1)
#define AW_PID_2055_ADPI_MASK	\
	(~(((1<<AW_PID_2055_ADPI_BITS_LEN)-1) << AW_PID_2055_ADPI_START_BIT))

#define AW_PID_2055_ADPI_DEFAULT_VALUE	(0)
#define AW_PID_2055_ADPI_DEFAULT	\
	(AW_PID_2055_ADPI_DEFAULT_VALUE << AW_PID_2055_ADPI_START_BIT)

/* BSTOCI bit 11 (SYSINT 0x02) */
#define AW_PID_2055_BSTOCI_START_BIT	(11)
#define AW_PID_2055_BSTOCI_BITS_LEN	(1)
#define AW_PID_2055_BSTOCI_MASK	\
	(~(((1<<AW_PID_2055_BSTOCI_BITS_LEN)-1) << AW_PID_2055_BSTOCI_START_BIT))

#define AW_PID_2055_BSTOCI_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTOCI_DEFAULT	\
	(AW_PID_2055_BSTOCI_DEFAULT_VALUE << AW_PID_2055_BSTOCI_START_BIT)

/* OVPI bit 10 (SYSINT 0x02) */
#define AW_PID_2055_OVPI_START_BIT	(10)
#define AW_PID_2055_OVPI_BITS_LEN	(1)
#define AW_PID_2055_OVPI_MASK	\
	(~(((1<<AW_PID_2055_OVPI_BITS_LEN)-1) << AW_PID_2055_OVPI_START_BIT))

#define AW_PID_2055_OVPI_DEFAULT_VALUE	(0)
#define AW_PID_2055_OVPI_DEFAULT	\
	(AW_PID_2055_OVPI_DEFAULT_VALUE << AW_PID_2055_OVPI_START_BIT)

/* BSTI bit 9 (SYSINT 0x02) */
#define AW_PID_2055_BSTI_START_BIT	(9)
#define AW_PID_2055_BSTI_BITS_LEN	(1)
#define AW_PID_2055_BSTI_MASK	\
	(~(((1<<AW_PID_2055_BSTI_BITS_LEN)-1) << AW_PID_2055_BSTI_START_BIT))

#define AW_PID_2055_BSTI_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTI_DEFAULT	\
	(AW_PID_2055_BSTI_DEFAULT_VALUE << AW_PID_2055_BSTI_START_BIT)

/* SWI bit 8 (SYSINT 0x02) */
#define AW_PID_2055_SWI_START_BIT	(8)
#define AW_PID_2055_SWI_BITS_LEN	(1)
#define AW_PID_2055_SWI_MASK	\
	(~(((1<<AW_PID_2055_SWI_BITS_LEN)-1) << AW_PID_2055_SWI_START_BIT))

#define AW_PID_2055_SWI_DEFAULT_VALUE	(0)
#define AW_PID_2055_SWI_DEFAULT	\
	(AW_PID_2055_SWI_DEFAULT_VALUE << AW_PID_2055_SWI_START_BIT)

/* NOCLKI bit 5 (SYSINT 0x02) */
#define AW_PID_2055_NOCLKI_START_BIT	(5)
#define AW_PID_2055_NOCLKI_BITS_LEN	(1)
#define AW_PID_2055_NOCLKI_MASK	\
	(~(((1<<AW_PID_2055_NOCLKI_BITS_LEN)-1) << AW_PID_2055_NOCLKI_START_BIT))

#define AW_PID_2055_NOCLKI_DEFAULT_VALUE	(0)
#define AW_PID_2055_NOCLKI_DEFAULT	\
	(AW_PID_2055_NOCLKI_DEFAULT_VALUE << AW_PID_2055_NOCLKI_START_BIT)

/* CLKI bit 4 (SYSINT 0x02) */
#define AW_PID_2055_CLKI_START_BIT	(4)
#define AW_PID_2055_CLKI_BITS_LEN	(1)
#define AW_PID_2055_CLKI_MASK	\
	(~(((1<<AW_PID_2055_CLKI_BITS_LEN)-1) << AW_PID_2055_CLKI_START_BIT))

#define AW_PID_2055_CLKI_DEFAULT_VALUE	(0)
#define AW_PID_2055_CLKI_DEFAULT	\
	(AW_PID_2055_CLKI_DEFAULT_VALUE << AW_PID_2055_CLKI_START_BIT)

/* OCDI bit 3 (SYSINT 0x02) */
#define AW_PID_2055_OCDI_START_BIT	(3)
#define AW_PID_2055_OCDI_BITS_LEN	(1)
#define AW_PID_2055_OCDI_MASK	\
	(~(((1<<AW_PID_2055_OCDI_BITS_LEN)-1) << AW_PID_2055_OCDI_START_BIT))

#define AW_PID_2055_OCDI_DEFAULT_VALUE	(0)
#define AW_PID_2055_OCDI_DEFAULT	\
	(AW_PID_2055_OCDI_DEFAULT_VALUE << AW_PID_2055_OCDI_START_BIT)

/* OTHI bit 1 (SYSINT 0x02) */
#define AW_PID_2055_OTHI_START_BIT	(1)
#define AW_PID_2055_OTHI_BITS_LEN	(1)
#define AW_PID_2055_OTHI_MASK	\
	(~(((1<<AW_PID_2055_OTHI_BITS_LEN)-1) << AW_PID_2055_OTHI_START_BIT))

#define AW_PID_2055_OTHI_DEFAULT_VALUE	(0)
#define AW_PID_2055_OTHI_DEFAULT	\
	(AW_PID_2055_OTHI_DEFAULT_VALUE << AW_PID_2055_OTHI_START_BIT)

/* PLLI bit 0 (SYSINT 0x02) */
#define AW_PID_2055_PLLI_START_BIT	(0)
#define AW_PID_2055_PLLI_BITS_LEN	(1)
#define AW_PID_2055_PLLI_MASK	\
	(~(((1<<AW_PID_2055_PLLI_BITS_LEN)-1) << AW_PID_2055_PLLI_START_BIT))

#define AW_PID_2055_PLLI_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLLI_DEFAULT	\
	(AW_PID_2055_PLLI_DEFAULT_VALUE << AW_PID_2055_PLLI_START_BIT)

/* default value of SYSINT (0x02) */
/* #define AW_PID_2055_SYSINT_DEFAULT		(0x0000) */

/* SYSINTM (0x03) detail */
/* OVP2M bit 15 (SYSINTM 0x03) */
#define AW_PID_2055_OVP2M_START_BIT	(15)
#define AW_PID_2055_OVP2M_BITS_LEN	(1)
#define AW_PID_2055_OVP2M_MASK	\
	(~(((1<<AW_PID_2055_OVP2M_BITS_LEN)-1) << AW_PID_2055_OVP2M_START_BIT))

#define AW_PID_2055_OVP2M_DEFAULT_VALUE	(1)
#define AW_PID_2055_OVP2M_DEFAULT	\
	(AW_PID_2055_OVP2M_DEFAULT_VALUE << AW_PID_2055_OVP2M_START_BIT)

/* UVLM bit 14 (SYSINTM 0x03) */
#define AW_PID_2055_UVLM_START_BIT	(14)
#define AW_PID_2055_UVLM_BITS_LEN	(1)
#define AW_PID_2055_UVLM_MASK	\
	(~(((1<<AW_PID_2055_UVLM_BITS_LEN)-1) << AW_PID_2055_UVLM_START_BIT))

#define AW_PID_2055_UVLM_DEFAULT_VALUE	(1)
#define AW_PID_2055_UVLM_DEFAULT	\
	(AW_PID_2055_UVLM_DEFAULT_VALUE << AW_PID_2055_UVLM_START_BIT)

/* ADPM bit 13 (SYSINTM 0x03) */
#define AW_PID_2055_ADPM_START_BIT	(13)
#define AW_PID_2055_ADPM_BITS_LEN	(1)
#define AW_PID_2055_ADPM_MASK	\
	(~(((1<<AW_PID_2055_ADPM_BITS_LEN)-1) << AW_PID_2055_ADPM_START_BIT))

#define AW_PID_2055_ADPM_DEFAULT_VALUE	(1)
#define AW_PID_2055_ADPM_DEFAULT	\
	(AW_PID_2055_ADPM_DEFAULT_VALUE << AW_PID_2055_ADPM_START_BIT)

/* DSPM bit 12 (SYSINTM 0x03) */
#define AW_PID_2055_DSPM_START_BIT	(12)
#define AW_PID_2055_DSPM_BITS_LEN	(1)
#define AW_PID_2055_DSPM_MASK	\
	(~(((1<<AW_PID_2055_DSPM_BITS_LEN)-1) << AW_PID_2055_DSPM_START_BIT))

#define AW_PID_2055_DSPM_DEFAULT_VALUE	(1)
#define AW_PID_2055_DSPM_DEFAULT	\
	(AW_PID_2055_DSPM_DEFAULT_VALUE << AW_PID_2055_DSPM_START_BIT)

/* BSTOCM bit 11 (SYSINTM 0x03) */
#define AW_PID_2055_BSTOCM_START_BIT	(11)
#define AW_PID_2055_BSTOCM_BITS_LEN	(1)
#define AW_PID_2055_BSTOCM_MASK	\
	(~(((1<<AW_PID_2055_BSTOCM_BITS_LEN)-1) << AW_PID_2055_BSTOCM_START_BIT))

#define AW_PID_2055_BSTOCM_DEFAULT_VALUE	(1)
#define AW_PID_2055_BSTOCM_DEFAULT	\
	(AW_PID_2055_BSTOCM_DEFAULT_VALUE << AW_PID_2055_BSTOCM_START_BIT)

/* OVPM bit 10 (SYSINTM 0x03) */
#define AW_PID_2055_OVPM_START_BIT	(10)
#define AW_PID_2055_OVPM_BITS_LEN	(1)
#define AW_PID_2055_OVPM_MASK	\
	(~(((1<<AW_PID_2055_OVPM_BITS_LEN)-1) << AW_PID_2055_OVPM_START_BIT))

#define AW_PID_2055_OVPM_DEFAULT_VALUE	(1)
#define AW_PID_2055_OVPM_DEFAULT	\
	(AW_PID_2055_OVPM_DEFAULT_VALUE << AW_PID_2055_OVPM_START_BIT)

/* BSTM bit 9 (SYSINTM 0x03) */
#define AW_PID_2055_BSTM_START_BIT	(9)
#define AW_PID_2055_BSTM_BITS_LEN	(1)
#define AW_PID_2055_BSTM_MASK	\
	(~(((1<<AW_PID_2055_BSTM_BITS_LEN)-1) << AW_PID_2055_BSTM_START_BIT))

#define AW_PID_2055_BSTM_DEFAULT_VALUE	(1)
#define AW_PID_2055_BSTM_DEFAULT	\
	(AW_PID_2055_BSTM_DEFAULT_VALUE << AW_PID_2055_BSTM_START_BIT)

/* SWM bit 8 (SYSINTM 0x03) */
#define AW_PID_2055_SWM_START_BIT	(8)
#define AW_PID_2055_SWM_BITS_LEN	(1)
#define AW_PID_2055_SWM_MASK	\
	(~(((1<<AW_PID_2055_SWM_BITS_LEN)-1) << AW_PID_2055_SWM_START_BIT))

#define AW_PID_2055_SWM_DEFAULT_VALUE	(1)
#define AW_PID_2055_SWM_DEFAULT	\
	(AW_PID_2055_SWM_DEFAULT_VALUE << AW_PID_2055_SWM_START_BIT)

/* CLIPM bit 7 (SYSINTM 0x03) */
#define AW_PID_2055_CLIPM_START_BIT	(7)
#define AW_PID_2055_CLIPM_BITS_LEN	(1)
#define AW_PID_2055_CLIPM_MASK	\
	(~(((1<<AW_PID_2055_CLIPM_BITS_LEN)-1) << AW_PID_2055_CLIPM_START_BIT))

#define AW_PID_2055_CLIPM_DEFAULT_VALUE	(1)
#define AW_PID_2055_CLIPM_DEFAULT	\
	(AW_PID_2055_CLIPM_DEFAULT_VALUE << AW_PID_2055_CLIPM_START_BIT)

/* WDM bit 6 (SYSINTM 0x03) */
#define AW_PID_2055_WDM_START_BIT	(6)
#define AW_PID_2055_WDM_BITS_LEN	(1)
#define AW_PID_2055_WDM_MASK	\
	(~(((1<<AW_PID_2055_WDM_BITS_LEN)-1) << AW_PID_2055_WDM_START_BIT))

#define AW_PID_2055_WDM_DEFAULT_VALUE	(1)
#define AW_PID_2055_WDM_DEFAULT	\
	(AW_PID_2055_WDM_DEFAULT_VALUE << AW_PID_2055_WDM_START_BIT)

/* NOCLKM bit 5 (SYSINTM 0x03) */
#define AW_PID_2055_NOCLKM_START_BIT	(5)
#define AW_PID_2055_NOCLKM_BITS_LEN	(1)
#define AW_PID_2055_NOCLKM_MASK	\
	(~(((1<<AW_PID_2055_NOCLKM_BITS_LEN)-1) << AW_PID_2055_NOCLKM_START_BIT))

#define AW_PID_2055_NOCLKM_DEFAULT_VALUE	(1)
#define AW_PID_2055_NOCLKM_DEFAULT	\
	(AW_PID_2055_NOCLKM_DEFAULT_VALUE << AW_PID_2055_NOCLKM_START_BIT)

/* CLKM bit 4 (SYSINTM 0x03) */
#define AW_PID_2055_CLKM_START_BIT	(4)
#define AW_PID_2055_CLKM_BITS_LEN	(1)
#define AW_PID_2055_CLKM_MASK	\
	(~(((1<<AW_PID_2055_CLKM_BITS_LEN)-1) << AW_PID_2055_CLKM_START_BIT))

#define AW_PID_2055_CLKM_DEFAULT_VALUE	(1)
#define AW_PID_2055_CLKM_DEFAULT	\
	(AW_PID_2055_CLKM_DEFAULT_VALUE << AW_PID_2055_CLKM_START_BIT)

/* OCDM bit 3 (SYSINTM 0x03) */
#define AW_PID_2055_OCDM_START_BIT	(3)
#define AW_PID_2055_OCDM_BITS_LEN	(1)
#define AW_PID_2055_OCDM_MASK	\
	(~(((1<<AW_PID_2055_OCDM_BITS_LEN)-1) << AW_PID_2055_OCDM_START_BIT))

#define AW_PID_2055_OCDM_DEFAULT_VALUE	(1)
#define AW_PID_2055_OCDM_DEFAULT	\
	(AW_PID_2055_OCDM_DEFAULT_VALUE << AW_PID_2055_OCDM_START_BIT)

/* UVL_DVDDM bit 2 (SYSINTM 0x03) */
#define AW_PID_2055_UVL_DVDDM_START_BIT	(2)
#define AW_PID_2055_UVL_DVDDM_BITS_LEN	(1)
#define AW_PID_2055_UVL_DVDDM_MASK	\
	(~(((1<<AW_PID_2055_UVL_DVDDM_BITS_LEN)-1) << AW_PID_2055_UVL_DVDDM_START_BIT))

#define AW_PID_2055_UVL_DVDDM_DEFAULT_VALUE	(1)
#define AW_PID_2055_UVL_DVDDM_DEFAULT	\
	(AW_PID_2055_UVL_DVDDM_DEFAULT_VALUE << AW_PID_2055_UVL_DVDDM_START_BIT)

/* OTHM bit 1 (SYSINTM 0x03) */
#define AW_PID_2055_OTHM_START_BIT	(1)
#define AW_PID_2055_OTHM_BITS_LEN	(1)
#define AW_PID_2055_OTHM_MASK	\
	(~(((1<<AW_PID_2055_OTHM_BITS_LEN)-1) << AW_PID_2055_OTHM_START_BIT))

#define AW_PID_2055_OTHM_DEFAULT_VALUE	(1)
#define AW_PID_2055_OTHM_DEFAULT	\
	(AW_PID_2055_OTHM_DEFAULT_VALUE << AW_PID_2055_OTHM_START_BIT)

/* PLLM bit 0 (SYSINTM 0x03) */
#define AW_PID_2055_PLLM_START_BIT	(0)
#define AW_PID_2055_PLLM_BITS_LEN	(1)
#define AW_PID_2055_PLLM_MASK	\
	(~(((1<<AW_PID_2055_PLLM_BITS_LEN)-1) << AW_PID_2055_PLLM_START_BIT))

#define AW_PID_2055_PLLM_DEFAULT_VALUE	(1)
#define AW_PID_2055_PLLM_DEFAULT	\
	(AW_PID_2055_PLLM_DEFAULT_VALUE << AW_PID_2055_PLLM_START_BIT)

/* default value of SYSINTM (0x03) */
#define AW_PID_2055_SYSINTM_DEFAULT		(0xFFFF)

/* SYSCTRL (0x04) detail */
/* DRVSTREN bit 15 (SYSCTRL 0x04) */
#define AW_PID_2055_DRVSTREN_START_BIT	(15)
#define AW_PID_2055_DRVSTREN_BITS_LEN	(1)
#define AW_PID_2055_DRVSTREN_MASK	\
	(~(((1<<AW_PID_2055_DRVSTREN_BITS_LEN)-1) << AW_PID_2055_DRVSTREN_START_BIT))

#define AW_PID_2055_DRVSTREN_4MA	(0)
#define AW_PID_2055_DRVSTREN_4MA_VALUE	\
	(AW_PID_2055_DRVSTREN_4MA << AW_PID_2055_DRVSTREN_START_BIT)

#define AW_PID_2055_DRVSTREN_12MA	(1)
#define AW_PID_2055_DRVSTREN_12MA_VALUE	\
	(AW_PID_2055_DRVSTREN_12MA << AW_PID_2055_DRVSTREN_START_BIT)

#define AW_PID_2055_DRVSTREN_DEFAULT_VALUE	(1)
#define AW_PID_2055_DRVSTREN_DEFAULT	\
	(AW_PID_2055_DRVSTREN_DEFAULT_VALUE << AW_PID_2055_DRVSTREN_START_BIT)

/* ULS_MODE bit 14 (SYSCTRL 0x04) */
#define AW_PID_2055_ULS_MODE_START_BIT	(14)
#define AW_PID_2055_ULS_MODE_BITS_LEN	(1)
#define AW_PID_2055_ULS_MODE_MASK	\
	(~(((1<<AW_PID_2055_ULS_MODE_BITS_LEN)-1) << AW_PID_2055_ULS_MODE_START_BIT))

#define AW_PID_2055_ULS_MODE_LEGACY	(0)
#define AW_PID_2055_ULS_MODE_LEGACY_VALUE	\
	(AW_PID_2055_ULS_MODE_LEGACY << AW_PID_2055_ULS_MODE_START_BIT)

#define AW_PID_2055_ULS_MODE_TDM	(1)
#define AW_PID_2055_ULS_MODE_TDM_VALUE	\
	(AW_PID_2055_ULS_MODE_TDM << AW_PID_2055_ULS_MODE_START_BIT)

#define AW_PID_2055_ULS_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2055_ULS_MODE_DEFAULT	\
	(AW_PID_2055_ULS_MODE_DEFAULT_VALUE << AW_PID_2055_ULS_MODE_START_BIT)

/* SPK_GAIN bit 13:12 (SYSCTRL 0x04) */
#define AW_PID_2055_SPK_GAIN_START_BIT	(12)
#define AW_PID_2055_SPK_GAIN_BITS_LEN	(2)
#define AW_PID_2055_SPK_GAIN_MASK	\
	(~(((1<<AW_PID_2055_SPK_GAIN_BITS_LEN)-1) << AW_PID_2055_SPK_GAIN_START_BIT))

#define AW_PID_2055_SPK_GAIN_4P67_AV	(0)
#define AW_PID_2055_SPK_GAIN_4P67_AV_VALUE	\
	(AW_PID_2055_SPK_GAIN_4P67_AV << AW_PID_2055_SPK_GAIN_START_BIT)

#define AW_PID_2055_SPK_GAIN_7P0_AV	(1)
#define AW_PID_2055_SPK_GAIN_7P0_AV_VALUE	\
	(AW_PID_2055_SPK_GAIN_7P0_AV << AW_PID_2055_SPK_GAIN_START_BIT)

#define AW_PID_2055_SPK_GAIN_14_AV	(2)
#define AW_PID_2055_SPK_GAIN_14_AV_VALUE	\
	(AW_PID_2055_SPK_GAIN_14_AV << AW_PID_2055_SPK_GAIN_START_BIT)

#define AW_PID_2055_SPK_GAIN_DEFAULT_VALUE	(2)
#define AW_PID_2055_SPK_GAIN_DEFAULT	\
	(AW_PID_2055_SPK_GAIN_DEFAULT_VALUE << AW_PID_2055_SPK_GAIN_START_BIT)

/* RMSE bit 11 (SYSCTRL 0x04) */
#define AW_PID_2055_RMSE_START_BIT	(11)
#define AW_PID_2055_RMSE_BITS_LEN	(1)
#define AW_PID_2055_RMSE_MASK	\
	(~(((1<<AW_PID_2055_RMSE_BITS_LEN)-1) << AW_PID_2055_RMSE_START_BIT))

#define AW_PID_2055_RMSE_PEAK_AGC	(0)
#define AW_PID_2055_RMSE_PEAK_AGC_VALUE	\
	(AW_PID_2055_RMSE_PEAK_AGC << AW_PID_2055_RMSE_START_BIT)

#define AW_PID_2055_RMSE_RMS_AGC	(1)
#define AW_PID_2055_RMSE_RMS_AGC_VALUE	\
	(AW_PID_2055_RMSE_RMS_AGC << AW_PID_2055_RMSE_START_BIT)

#define AW_PID_2055_RMSE_DEFAULT_VALUE	(0)
#define AW_PID_2055_RMSE_DEFAULT	\
	(AW_PID_2055_RMSE_DEFAULT_VALUE << AW_PID_2055_RMSE_START_BIT)

/* HAGCE bit 10 (SYSCTRL 0x04) */
#define AW_PID_2055_HAGCE_START_BIT	(10)
#define AW_PID_2055_HAGCE_BITS_LEN	(1)
#define AW_PID_2055_HAGCE_MASK	\
	(~(((1<<AW_PID_2055_HAGCE_BITS_LEN)-1) << AW_PID_2055_HAGCE_START_BIT))

#define AW_PID_2055_HAGCE_DISABLE	(0)
#define AW_PID_2055_HAGCE_DISABLE_VALUE	\
	(AW_PID_2055_HAGCE_DISABLE << AW_PID_2055_HAGCE_START_BIT)

#define AW_PID_2055_HAGCE_ENABLE	(1)
#define AW_PID_2055_HAGCE_ENABLE_VALUE	\
	(AW_PID_2055_HAGCE_ENABLE << AW_PID_2055_HAGCE_START_BIT)

#define AW_PID_2055_HAGCE_DEFAULT_VALUE	(0)
#define AW_PID_2055_HAGCE_DEFAULT	\
	(AW_PID_2055_HAGCE_DEFAULT_VALUE << AW_PID_2055_HAGCE_START_BIT)

/* HDCCE bit 9 (SYSCTRL 0x04) */
#define AW_PID_2055_HDCCE_START_BIT	(9)
#define AW_PID_2055_HDCCE_BITS_LEN	(1)
#define AW_PID_2055_HDCCE_MASK	\
	(~(((1<<AW_PID_2055_HDCCE_BITS_LEN)-1) << AW_PID_2055_HDCCE_START_BIT))

#define AW_PID_2055_HDCCE_DISABLE	(0)
#define AW_PID_2055_HDCCE_DISABLE_VALUE	\
	(AW_PID_2055_HDCCE_DISABLE << AW_PID_2055_HDCCE_START_BIT)

#define AW_PID_2055_HDCCE_ENABLE	(1)
#define AW_PID_2055_HDCCE_ENABLE_VALUE	\
	(AW_PID_2055_HDCCE_ENABLE << AW_PID_2055_HDCCE_START_BIT)

#define AW_PID_2055_HDCCE_DEFAULT_VALUE	(1)
#define AW_PID_2055_HDCCE_DEFAULT	\
	(AW_PID_2055_HDCCE_DEFAULT_VALUE << AW_PID_2055_HDCCE_START_BIT)

/* HMUTE bit 8 (SYSCTRL 0x04) */
#define AW_PID_2055_HMUTE_START_BIT	(8)
#define AW_PID_2055_HMUTE_BITS_LEN	(1)
#define AW_PID_2055_HMUTE_MASK	\
	(~(((1<<AW_PID_2055_HMUTE_BITS_LEN)-1) << AW_PID_2055_HMUTE_START_BIT))

#define AW_PID_2055_HMUTE_DISABLE	(0)
#define AW_PID_2055_HMUTE_DISABLE_VALUE	\
	(AW_PID_2055_HMUTE_DISABLE << AW_PID_2055_HMUTE_START_BIT)

#define AW_PID_2055_HMUTE_ENABLE	(1)
#define AW_PID_2055_HMUTE_ENABLE_VALUE	\
	(AW_PID_2055_HMUTE_ENABLE << AW_PID_2055_HMUTE_START_BIT)

#define AW_PID_2055_HMUTE_DEFAULT_VALUE	(1)
#define AW_PID_2055_HMUTE_DEFAULT	\
	(AW_PID_2055_HMUTE_DEFAULT_VALUE << AW_PID_2055_HMUTE_START_BIT)

/* RCV_MODE bit 7 (SYSCTRL 0x04) */
#define AW_PID_2055_RCV_MODE_START_BIT	(7)
#define AW_PID_2055_RCV_MODE_BITS_LEN	(1)
#define AW_PID_2055_RCV_MODE_MASK	\
	(~(((1<<AW_PID_2055_RCV_MODE_BITS_LEN)-1) << AW_PID_2055_RCV_MODE_START_BIT))

#define AW_PID_2055_RCV_MODE_SPEAKER	(0)
#define AW_PID_2055_RCV_MODE_SPEAKER_VALUE	\
	(AW_PID_2055_RCV_MODE_SPEAKER << AW_PID_2055_RCV_MODE_START_BIT)

#define AW_PID_2055_RCV_MODE_RECEIVER	(1)
#define AW_PID_2055_RCV_MODE_RECEIVER_VALUE	\
	(AW_PID_2055_RCV_MODE_RECEIVER << AW_PID_2055_RCV_MODE_START_BIT)

#define AW_PID_2055_RCV_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2055_RCV_MODE_DEFAULT	\
	(AW_PID_2055_RCV_MODE_DEFAULT_VALUE << AW_PID_2055_RCV_MODE_START_BIT)

/* I2SEN bit 6 (SYSCTRL 0x04) */
#define AW_PID_2055_I2SEN_START_BIT	(6)
#define AW_PID_2055_I2SEN_BITS_LEN	(1)
#define AW_PID_2055_I2SEN_MASK	\
	(~(((1<<AW_PID_2055_I2SEN_BITS_LEN)-1) << AW_PID_2055_I2SEN_START_BIT))

#define AW_PID_2055_I2SEN_DISABLE	(0)
#define AW_PID_2055_I2SEN_DISABLE_VALUE	\
	(AW_PID_2055_I2SEN_DISABLE << AW_PID_2055_I2SEN_START_BIT)

#define AW_PID_2055_I2SEN_ENABLE	(1)
#define AW_PID_2055_I2SEN_ENABLE_VALUE	\
	(AW_PID_2055_I2SEN_ENABLE << AW_PID_2055_I2SEN_START_BIT)

#define AW_PID_2055_I2SEN_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2SEN_DEFAULT	\
	(AW_PID_2055_I2SEN_DEFAULT_VALUE << AW_PID_2055_I2SEN_START_BIT)

/* WSINV bit 5 (SYSCTRL 0x04) */
#define AW_PID_2055_WSINV_START_BIT	(5)
#define AW_PID_2055_WSINV_BITS_LEN	(1)
#define AW_PID_2055_WSINV_MASK	\
	(~(((1<<AW_PID_2055_WSINV_BITS_LEN)-1) << AW_PID_2055_WSINV_START_BIT))

#define AW_PID_2055_WSINV_NOT_SWITCH	(0)
#define AW_PID_2055_WSINV_NOT_SWITCH_VALUE	\
	(AW_PID_2055_WSINV_NOT_SWITCH << AW_PID_2055_WSINV_START_BIT)

#define AW_PID_2055_WSINV_SWITCH	(1)
#define AW_PID_2055_WSINV_SWITCH_VALUE	\
	(AW_PID_2055_WSINV_SWITCH << AW_PID_2055_WSINV_START_BIT)

#define AW_PID_2055_WSINV_DEFAULT_VALUE	(0)
#define AW_PID_2055_WSINV_DEFAULT	\
	(AW_PID_2055_WSINV_DEFAULT_VALUE << AW_PID_2055_WSINV_START_BIT)

/* BCKINV bit 4 (SYSCTRL 0x04) */
#define AW_PID_2055_BCKINV_START_BIT	(4)
#define AW_PID_2055_BCKINV_BITS_LEN	(1)
#define AW_PID_2055_BCKINV_MASK	\
	(~(((1<<AW_PID_2055_BCKINV_BITS_LEN)-1) << AW_PID_2055_BCKINV_START_BIT))

#define AW_PID_2055_BCKINV_NOT_INVERT	(0)
#define AW_PID_2055_BCKINV_NOT_INVERT_VALUE	\
	(AW_PID_2055_BCKINV_NOT_INVERT << AW_PID_2055_BCKINV_START_BIT)

#define AW_PID_2055_BCKINV_INVERTED	(1)
#define AW_PID_2055_BCKINV_INVERTED_VALUE	\
	(AW_PID_2055_BCKINV_INVERTED << AW_PID_2055_BCKINV_START_BIT)

#define AW_PID_2055_BCKINV_DEFAULT_VALUE	(0)
#define AW_PID_2055_BCKINV_DEFAULT	\
	(AW_PID_2055_BCKINV_DEFAULT_VALUE << AW_PID_2055_BCKINV_START_BIT)

/* IPLL bit 3 (SYSCTRL 0x04) */
#define AW_PID_2055_IPLL_START_BIT	(3)
#define AW_PID_2055_IPLL_BITS_LEN	(1)
#define AW_PID_2055_IPLL_MASK	\
	(~(((1<<AW_PID_2055_IPLL_BITS_LEN)-1) << AW_PID_2055_IPLL_START_BIT))

#define AW_PID_2055_IPLL_BCK	(0)
#define AW_PID_2055_IPLL_BCK_VALUE	\
	(AW_PID_2055_IPLL_BCK << AW_PID_2055_IPLL_START_BIT)

#define AW_PID_2055_IPLL_WCK	(1)
#define AW_PID_2055_IPLL_WCK_VALUE	\
	(AW_PID_2055_IPLL_WCK << AW_PID_2055_IPLL_START_BIT)

#define AW_PID_2055_IPLL_DEFAULT_VALUE	(0)
#define AW_PID_2055_IPLL_DEFAULT	\
	(AW_PID_2055_IPLL_DEFAULT_VALUE << AW_PID_2055_IPLL_START_BIT)

/* AMPPD bit 1 (SYSCTRL 0x04) */
#define AW_PID_2055_AMPPD_START_BIT	(1)
#define AW_PID_2055_AMPPD_BITS_LEN	(1)
#define AW_PID_2055_AMPPD_MASK	\
	(~(((1<<AW_PID_2055_AMPPD_BITS_LEN)-1) << AW_PID_2055_AMPPD_START_BIT))

#define AW_PID_2055_AMPPD_WORKING	(0)
#define AW_PID_2055_AMPPD_WORKING_VALUE	\
	(AW_PID_2055_AMPPD_WORKING << AW_PID_2055_AMPPD_START_BIT)

#define AW_PID_2055_AMPPD_POWER_DOWN	(1)
#define AW_PID_2055_AMPPD_POWER_DOWN_VALUE	\
	(AW_PID_2055_AMPPD_POWER_DOWN << AW_PID_2055_AMPPD_START_BIT)

#define AW_PID_2055_AMPPD_DEFAULT_VALUE	(1)
#define AW_PID_2055_AMPPD_DEFAULT	\
	(AW_PID_2055_AMPPD_DEFAULT_VALUE << AW_PID_2055_AMPPD_START_BIT)

/* PWDN bit 0 (SYSCTRL 0x04) */
#define AW_PID_2055_PWDN_START_BIT	(0)
#define AW_PID_2055_PWDN_BITS_LEN	(1)
#define AW_PID_2055_PWDN_MASK	\
	(~(((1<<AW_PID_2055_PWDN_BITS_LEN)-1) << AW_PID_2055_PWDN_START_BIT))

#define AW_PID_2055_PWDN_WORKING	(0)
#define AW_PID_2055_PWDN_WORKING_VALUE	\
	(AW_PID_2055_PWDN_WORKING << AW_PID_2055_PWDN_START_BIT)

#define AW_PID_2055_PWDN_POWER_DOWN	(1)
#define AW_PID_2055_PWDN_POWER_DOWN_VALUE	\
	(AW_PID_2055_PWDN_POWER_DOWN << AW_PID_2055_PWDN_START_BIT)

#define AW_PID_2055_PWDN_DEFAULT_VALUE	(1)
#define AW_PID_2055_PWDN_DEFAULT	\
	(AW_PID_2055_PWDN_DEFAULT_VALUE << AW_PID_2055_PWDN_START_BIT)

/* default value of SYSCTRL (0x04) */
/* #define AW_PID_2055_SYSCTRL_DEFAULT		(0xA303) */

/* SYSCTRL2 (0x05) detail */
/* IV2CH bit 15 (SYSCTRL2 0x05) */
#define AW_PID_2055_IV2CH_START_BIT	(15)
#define AW_PID_2055_IV2CH_BITS_LEN	(1)
#define AW_PID_2055_IV2CH_MASK	\
	(~(((1<<AW_PID_2055_IV2CH_BITS_LEN)-1) << AW_PID_2055_IV2CH_START_BIT))

#define AW_PID_2055_IV2CH_LEGACY	(0)
#define AW_PID_2055_IV2CH_LEGACY_VALUE	\
	(AW_PID_2055_IV2CH_LEGACY << AW_PID_2055_IV2CH_START_BIT)

#define AW_PID_2055_IV2CH_SPECIAL	(1)
#define AW_PID_2055_IV2CH_SPECIAL_VALUE	\
	(AW_PID_2055_IV2CH_SPECIAL << AW_PID_2055_IV2CH_START_BIT)

#define AW_PID_2055_IV2CH_DEFAULT_VALUE	(0)
#define AW_PID_2055_IV2CH_DEFAULT	\
	(AW_PID_2055_IV2CH_DEFAULT_VALUE << AW_PID_2055_IV2CH_START_BIT)

/* I2SDOSEL bit 14 (SYSCTRL2 0x05) */
#define AW_PID_2055_I2SDOSEL_START_BIT	(14)
#define AW_PID_2055_I2SDOSEL_BITS_LEN	(1)
#define AW_PID_2055_I2SDOSEL_MASK	\
	(~(((1<<AW_PID_2055_I2SDOSEL_BITS_LEN)-1) << AW_PID_2055_I2SDOSEL_START_BIT))

#define AW_PID_2055_I2SDOSEL_ZEROS	(0)
#define AW_PID_2055_I2SDOSEL_ZEROS_VALUE	\
	(AW_PID_2055_I2SDOSEL_ZEROS << AW_PID_2055_I2SDOSEL_START_BIT)

#define AW_PID_2055_I2SDOSEL_TXDATA	(1)
#define AW_PID_2055_I2SDOSEL_TXDATA_VALUE	\
	(AW_PID_2055_I2SDOSEL_TXDATA << AW_PID_2055_I2SDOSEL_START_BIT)

#define AW_PID_2055_I2SDOSEL_DEFAULT_VALUE	(1)
#define AW_PID_2055_I2SDOSEL_DEFAULT	\
	(AW_PID_2055_I2SDOSEL_DEFAULT_VALUE << AW_PID_2055_I2SDOSEL_START_BIT)

/* DOHZ bit 13 (SYSCTRL2 0x05) */
#define AW_PID_2055_DOHZ_START_BIT	(13)
#define AW_PID_2055_DOHZ_BITS_LEN	(1)
#define AW_PID_2055_DOHZ_MASK	\
	(~(((1<<AW_PID_2055_DOHZ_BITS_LEN)-1) << AW_PID_2055_DOHZ_START_BIT))

#define AW_PID_2055_DOHZ_ALL	(0)
#define AW_PID_2055_DOHZ_ALL_VALUE	\
	(AW_PID_2055_DOHZ_ALL << AW_PID_2055_DOHZ_START_BIT)

#define AW_PID_2055_DOHZ_HIZ	(1)
#define AW_PID_2055_DOHZ_HIZ_VALUE	\
	(AW_PID_2055_DOHZ_HIZ << AW_PID_2055_DOHZ_START_BIT)

#define AW_PID_2055_DOHZ_DEFAULT_VALUE	(1)
#define AW_PID_2055_DOHZ_DEFAULT	\
	(AW_PID_2055_DOHZ_DEFAULT_VALUE << AW_PID_2055_DOHZ_START_BIT)

/* I2SCHS bit 12 (SYSCTRL2 0x05) */
#define AW_PID_2055_I2SCHS_START_BIT	(12)
#define AW_PID_2055_I2SCHS_BITS_LEN	(1)
#define AW_PID_2055_I2SCHS_MASK	\
	(~(((1<<AW_PID_2055_I2SCHS_BITS_LEN)-1) << AW_PID_2055_I2SCHS_START_BIT))

#define AW_PID_2055_I2SCHS_LEFT	(0)
#define AW_PID_2055_I2SCHS_LEFT_VALUE	\
	(AW_PID_2055_I2SCHS_LEFT << AW_PID_2055_I2SCHS_START_BIT)

#define AW_PID_2055_I2SCHS_RIGHT	(1)
#define AW_PID_2055_I2SCHS_RIGHT_VALUE	\
	(AW_PID_2055_I2SCHS_RIGHT << AW_PID_2055_I2SCHS_START_BIT)

#define AW_PID_2055_I2SCHS_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2SCHS_DEFAULT	\
	(AW_PID_2055_I2SCHS_DEFAULT_VALUE << AW_PID_2055_I2SCHS_START_BIT)

/* INTMODE bit 11 (SYSCTRL2 0x05) */
#define AW_PID_2055_INTMODE_START_BIT	(11)
#define AW_PID_2055_INTMODE_BITS_LEN	(1)
#define AW_PID_2055_INTMODE_MASK	\
	(~(((1<<AW_PID_2055_INTMODE_BITS_LEN)-1) << AW_PID_2055_INTMODE_START_BIT))

#define AW_PID_2055_INTMODE_OPENMINUS_DRAIN	(0)
#define AW_PID_2055_INTMODE_OPENMINUS_DRAIN_VALUE	\
	(AW_PID_2055_INTMODE_OPENMINUS_DRAIN << AW_PID_2055_INTMODE_START_BIT)

#define AW_PID_2055_INTMODE_PUSHPULL	(1)
#define AW_PID_2055_INTMODE_PUSHPULL_VALUE	\
	(AW_PID_2055_INTMODE_PUSHPULL << AW_PID_2055_INTMODE_START_BIT)

#define AW_PID_2055_INTMODE_DEFAULT_VALUE	(0)
#define AW_PID_2055_INTMODE_DEFAULT	\
	(AW_PID_2055_INTMODE_DEFAULT_VALUE << AW_PID_2055_INTMODE_START_BIT)

/* INTN bit 10 (SYSCTRL2 0x05) */
#define AW_PID_2055_INTN_START_BIT	(10)
#define AW_PID_2055_INTN_BITS_LEN	(1)
#define AW_PID_2055_INTN_MASK	\
	(~(((1<<AW_PID_2055_INTN_BITS_LEN)-1) << AW_PID_2055_INTN_START_BIT))

#define AW_PID_2055_INTN_SYSINT	(0)
#define AW_PID_2055_INTN_SYSINT_VALUE	\
	(AW_PID_2055_INTN_SYSINT << AW_PID_2055_INTN_START_BIT)

#define AW_PID_2055_INTN_SYSST	(1)
#define AW_PID_2055_INTN_SYSST_VALUE	\
	(AW_PID_2055_INTN_SYSST << AW_PID_2055_INTN_START_BIT)

#define AW_PID_2055_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2055_INTN_DEFAULT	\
	(AW_PID_2055_INTN_DEFAULT_VALUE << AW_PID_2055_INTN_START_BIT)

/* VOL bit 9:0 (SYSCTRL2 0x05) */
#define AW_PID_2055_VOL_START_BIT	(0)
#define AW_PID_2055_VOL_BITS_LEN	(10)
#define AW_PID_2055_VOL_MASK	\
	(~(((1<<AW_PID_2055_VOL_BITS_LEN)-1) << AW_PID_2055_VOL_START_BIT))

#define AW_PID_2055_MUTE_VOL	(90 * 8)
#define AW_PID_2055_VOL_STEP_DB	(6 * 8)

#define AW_PID_2055_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2055_VOL_DEFAULT	\
	(AW_PID_2055_VOL_DEFAULT_VALUE << AW_PID_2055_VOL_START_BIT)

/* default value of SYSCTRL2 (0x05) */
/* #define AW_PID_2055_SYSCTRL2_DEFAULT		(0x6000) */

/* I2SCTRL1 (0x06) detail */
/* I2SRXEN bit 15 (I2SCTRL1 0x06) */
#define AW_PID_2055_I2SRXEN_START_BIT	(15)
#define AW_PID_2055_I2SRXEN_BITS_LEN	(1)
#define AW_PID_2055_I2SRXEN_MASK	\
	(~(((1<<AW_PID_2055_I2SRXEN_BITS_LEN)-1) << AW_PID_2055_I2SRXEN_START_BIT))

#define AW_PID_2055_I2SRXEN_DISABLE	(0)
#define AW_PID_2055_I2SRXEN_DISABLE_VALUE	\
	(AW_PID_2055_I2SRXEN_DISABLE << AW_PID_2055_I2SRXEN_START_BIT)

#define AW_PID_2055_I2SRXEN_ENABLE	(1)
#define AW_PID_2055_I2SRXEN_ENABLE_VALUE	\
	(AW_PID_2055_I2SRXEN_ENABLE << AW_PID_2055_I2SRXEN_START_BIT)

#define AW_PID_2055_I2SRXEN_DEFAULT_VALUE	(1)
#define AW_PID_2055_I2SRXEN_DEFAULT	\
	(AW_PID_2055_I2SRXEN_DEFAULT_VALUE << AW_PID_2055_I2SRXEN_START_BIT)

/* I2STXEN bit 14 (I2SCTRL1 0x06) */
#define AW_PID_2055_I2STXEN_START_BIT	(14)
#define AW_PID_2055_I2STXEN_BITS_LEN	(1)
#define AW_PID_2055_I2STXEN_MASK	\
	(~(((1<<AW_PID_2055_I2STXEN_BITS_LEN)-1) << AW_PID_2055_I2STXEN_START_BIT))

#define AW_PID_2055_I2STXEN_DISABLE	(0)
#define AW_PID_2055_I2STXEN_DISABLE_VALUE	\
	(AW_PID_2055_I2STXEN_DISABLE << AW_PID_2055_I2STXEN_START_BIT)

#define AW_PID_2055_I2STXEN_ENABLE	(1)
#define AW_PID_2055_I2STXEN_ENABLE_VALUE	\
	(AW_PID_2055_I2STXEN_ENABLE << AW_PID_2055_I2STXEN_START_BIT)

#define AW_PID_2055_I2STXEN_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2STXEN_DEFAULT	\
	(AW_PID_2055_I2STXEN_DEFAULT_VALUE << AW_PID_2055_I2STXEN_START_BIT)

/* CFSEL bit 13:12 (I2SCTRL1 0x06) */
#define AW_PID_2055_CFSEL_START_BIT	(12)
#define AW_PID_2055_CFSEL_BITS_LEN	(2)
#define AW_PID_2055_CFSEL_MASK	\
	(~(((1<<AW_PID_2055_CFSEL_BITS_LEN)-1) << AW_PID_2055_CFSEL_START_BIT))

#define AW_PID_2055_CFSEL_HAGC_OUT	(0)
#define AW_PID_2055_CFSEL_HAGC_OUT_VALUE	\
	(AW_PID_2055_CFSEL_HAGC_OUT << AW_PID_2055_CFSEL_START_BIT)

#define AW_PID_2055_CFSEL_MPD_LP	(1)
#define AW_PID_2055_CFSEL_MPD_LP_VALUE	\
	(AW_PID_2055_CFSEL_MPD_LP << AW_PID_2055_CFSEL_START_BIT)

#define AW_PID_2055_CFSEL_ADP_BOOST	(2)
#define AW_PID_2055_CFSEL_ADP_BOOST_VALUE	\
	(AW_PID_2055_CFSEL_ADP_BOOST << AW_PID_2055_CFSEL_START_BIT)

#define AW_PID_2055_CFSEL_RESERVED	(3)
#define AW_PID_2055_CFSEL_RESERVED_VALUE	\
	(AW_PID_2055_CFSEL_RESERVED << AW_PID_2055_CFSEL_START_BIT)

#define AW_PID_2055_CFSEL_DEFAULT_VALUE	(0)
#define AW_PID_2055_CFSEL_DEFAULT	\
	(AW_PID_2055_CFSEL_DEFAULT_VALUE << AW_PID_2055_CFSEL_START_BIT)

/* CHSEL bit 11:10 (I2SCTRL1 0x06) */
#define AW_PID_2055_CHSEL_START_BIT	(10)
#define AW_PID_2055_CHSEL_BITS_LEN	(2)
#define AW_PID_2055_CHSEL_MASK	\
	(~(((1<<AW_PID_2055_CHSEL_BITS_LEN)-1) << AW_PID_2055_CHSEL_START_BIT))

#define AW_PID_2055_CHSEL_RESERVED	(0)
#define AW_PID_2055_CHSEL_RESERVED_VALUE	\
	(AW_PID_2055_CHSEL_RESERVED << AW_PID_2055_CHSEL_START_BIT)

#define AW_PID_2055_CHSEL_LEFT	(1)
#define AW_PID_2055_CHSEL_LEFT_VALUE	\
	(AW_PID_2055_CHSEL_LEFT << AW_PID_2055_CHSEL_START_BIT)

#define AW_PID_2055_CHSEL_RIGHT	(2)
#define AW_PID_2055_CHSEL_RIGHT_VALUE	\
	(AW_PID_2055_CHSEL_RIGHT << AW_PID_2055_CHSEL_START_BIT)

#define AW_PID_2055_CHSEL_MONO	(3)
#define AW_PID_2055_CHSEL_MONO_VALUE	\
	(AW_PID_2055_CHSEL_MONO << AW_PID_2055_CHSEL_START_BIT)

#define AW_PID_2055_CHSEL_DEFAULT_VALUE	(1)
#define AW_PID_2055_CHSEL_DEFAULT	\
	(AW_PID_2055_CHSEL_DEFAULT_VALUE << AW_PID_2055_CHSEL_START_BIT)

/* I2SMD bit 9:8 (I2SCTRL1 0x06) */
#define AW_PID_2055_I2SMD_START_BIT	(8)
#define AW_PID_2055_I2SMD_BITS_LEN	(2)
#define AW_PID_2055_I2SMD_MASK	\
	(~(((1<<AW_PID_2055_I2SMD_BITS_LEN)-1) << AW_PID_2055_I2SMD_START_BIT))

#define AW_PID_2055_I2SMD_PHILIP_STANDARD	(0)
#define AW_PID_2055_I2SMD_PHILIP_STANDARD_VALUE	\
	(AW_PID_2055_I2SMD_PHILIP_STANDARD << AW_PID_2055_I2SMD_START_BIT)

#define AW_PID_2055_I2SMD_MSB_JUSTIFIED	(1)
#define AW_PID_2055_I2SMD_MSB_JUSTIFIED_VALUE	\
	(AW_PID_2055_I2SMD_MSB_JUSTIFIED << AW_PID_2055_I2SMD_START_BIT)

#define AW_PID_2055_I2SMD_LSB_JUSTIFIED	(2)
#define AW_PID_2055_I2SMD_LSB_JUSTIFIED_VALUE	\
	(AW_PID_2055_I2SMD_LSB_JUSTIFIED << AW_PID_2055_I2SMD_START_BIT)

#define AW_PID_2055_I2SMD_RESERVED	(3)
#define AW_PID_2055_I2SMD_RESERVED_VALUE	\
	(AW_PID_2055_I2SMD_RESERVED << AW_PID_2055_I2SMD_START_BIT)

#define AW_PID_2055_I2SMD_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2SMD_DEFAULT	\
	(AW_PID_2055_I2SMD_DEFAULT_VALUE << AW_PID_2055_I2SMD_START_BIT)

/* I2SFS bit 7:6 (I2SCTRL1 0x06) */
#define AW_PID_2055_I2SFS_START_BIT	(6)
#define AW_PID_2055_I2SFS_BITS_LEN	(2)
#define AW_PID_2055_I2SFS_MASK	\
	(~(((1<<AW_PID_2055_I2SFS_BITS_LEN)-1) << AW_PID_2055_I2SFS_START_BIT))

#define AW_PID_2055_I2SFS_16_BITS	(0)
#define AW_PID_2055_I2SFS_16_BITS_VALUE	\
	(AW_PID_2055_I2SFS_16_BITS << AW_PID_2055_I2SFS_START_BIT)

#define AW_PID_2055_I2SFS_20_BITS	(1)
#define AW_PID_2055_I2SFS_20_BITS_VALUE	\
	(AW_PID_2055_I2SFS_20_BITS << AW_PID_2055_I2SFS_START_BIT)

#define AW_PID_2055_I2SFS_24_BITS	(2)
#define AW_PID_2055_I2SFS_24_BITS_VALUE	\
	(AW_PID_2055_I2SFS_24_BITS << AW_PID_2055_I2SFS_START_BIT)

#define AW_PID_2055_I2SFS_32_BITS	(3)
#define AW_PID_2055_I2SFS_32_BITS_VALUE	\
	(AW_PID_2055_I2SFS_32_BITS << AW_PID_2055_I2SFS_START_BIT)

#define AW_PID_2055_I2SFS_DEFAULT_VALUE	(3)
#define AW_PID_2055_I2SFS_DEFAULT	\
	(AW_PID_2055_I2SFS_DEFAULT_VALUE << AW_PID_2055_I2SFS_START_BIT)

/* I2SBCK bit 5:4 (I2SCTRL1 0x06) */
#define AW_PID_2055_I2SBCK_START_BIT	(4)
#define AW_PID_2055_I2SBCK_BITS_LEN	(2)
#define AW_PID_2055_I2SBCK_MASK	\
	(~(((1<<AW_PID_2055_I2SBCK_BITS_LEN)-1) << AW_PID_2055_I2SBCK_START_BIT))

#define AW_PID_2055_I2SBCK_32FS	(0)
#define AW_PID_2055_I2SBCK_32FS_VALUE	\
	(AW_PID_2055_I2SBCK_32FS << AW_PID_2055_I2SBCK_START_BIT)

#define AW_PID_2055_I2SBCK_48FS	(1)
#define AW_PID_2055_I2SBCK_48FS_VALUE	\
	(AW_PID_2055_I2SBCK_48FS << AW_PID_2055_I2SBCK_START_BIT)

#define AW_PID_2055_I2SBCK_64FS	(2)
#define AW_PID_2055_I2SBCK_64FS_VALUE	\
	(AW_PID_2055_I2SBCK_64FS << AW_PID_2055_I2SBCK_START_BIT)

#define AW_PID_2055_I2SBCK_RESERVED	(3)
#define AW_PID_2055_I2SBCK_RESERVED_VALUE	\
	(AW_PID_2055_I2SBCK_RESERVED << AW_PID_2055_I2SBCK_START_BIT)

#define AW_PID_2055_I2SBCK_DEFAULT_VALUE	(2)
#define AW_PID_2055_I2SBCK_DEFAULT	\
	(AW_PID_2055_I2SBCK_DEFAULT_VALUE << AW_PID_2055_I2SBCK_START_BIT)

/* I2SSR bit 3:0 (I2SCTRL1 0x06) */
#define AW_PID_2055_I2SSR_START_BIT	(0)
#define AW_PID_2055_I2SSR_BITS_LEN	(4)
#define AW_PID_2055_I2SSR_MASK	\
	(~(((1<<AW_PID_2055_I2SSR_BITS_LEN)-1) << AW_PID_2055_I2SSR_START_BIT))

#define AW_PID_2055_I2SSR_8_KHZ	(0)
#define AW_PID_2055_I2SSR_8_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_8_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_11_KHZ	(1)
#define AW_PID_2055_I2SSR_11_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_11_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_12_KHZ	(2)
#define AW_PID_2055_I2SSR_12_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_12_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_16_KHZ	(3)
#define AW_PID_2055_I2SSR_16_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_16_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_22_KHZ	(4)
#define AW_PID_2055_I2SSR_22_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_22_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_24_KHZ	(5)
#define AW_PID_2055_I2SSR_24_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_24_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_32_KHZ	(6)
#define AW_PID_2055_I2SSR_32_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_32_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_44_KHZ	(7)
#define AW_PID_2055_I2SSR_44_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_44_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_48_KHZ	(8)
#define AW_PID_2055_I2SSR_48_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_48_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_96_KHZ	(9)
#define AW_PID_2055_I2SSR_96_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_96_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_192_KHZ	(10)
#define AW_PID_2055_I2SSR_192_KHZ_VALUE	\
	(AW_PID_2055_I2SSR_192_KHZ << AW_PID_2055_I2SSR_START_BIT)

#define AW_PID_2055_I2SSR_DEFAULT_VALUE	(8)
#define AW_PID_2055_I2SSR_DEFAULT	\
	(AW_PID_2055_I2SSR_DEFAULT_VALUE << AW_PID_2055_I2SSR_START_BIT)

/* default value of I2SCTRL1 (0x06) */
/* #define AW_PID_2055_I2SCTRL1_DEFAULT		(0x84E8) */

/* I2SCTRL2 (0x07) detail */
/* FSYNC_TYPE bit 15 (I2SCTRL2 0x07) */
#define AW_PID_2055_FSYNC_TYPE_START_BIT	(15)
#define AW_PID_2055_FSYNC_TYPE_BITS_LEN	(1)
#define AW_PID_2055_FSYNC_TYPE_MASK	\
	(~(((1<<AW_PID_2055_FSYNC_TYPE_BITS_LEN)-1) << AW_PID_2055_FSYNC_TYPE_START_BIT))

#define AW_PID_2055_FSYNC_TYPE_ONEMINUS_SLOT	(0)
#define AW_PID_2055_FSYNC_TYPE_ONEMINUS_SLOT_VALUE	\
	(AW_PID_2055_FSYNC_TYPE_ONEMINUS_SLOT << AW_PID_2055_FSYNC_TYPE_START_BIT)

#define AW_PID_2055_FSYNC_TYPE_ONEMINUS_BCK	(1)
#define AW_PID_2055_FSYNC_TYPE_ONEMINUS_BCK_VALUE	\
	(AW_PID_2055_FSYNC_TYPE_ONEMINUS_BCK << AW_PID_2055_FSYNC_TYPE_START_BIT)

#define AW_PID_2055_FSYNC_TYPE_DEFAULT_VALUE	(0)
#define AW_PID_2055_FSYNC_TYPE_DEFAULT	\
	(AW_PID_2055_FSYNC_TYPE_DEFAULT_VALUE << AW_PID_2055_FSYNC_TYPE_START_BIT)

/* SLOT_NUM bit 14:12 (I2SCTRL2 0x07) */
#define AW_PID_2055_SLOT_NUM_START_BIT	(12)
#define AW_PID_2055_SLOT_NUM_BITS_LEN	(3)
#define AW_PID_2055_SLOT_NUM_MASK	\
	(~(((1<<AW_PID_2055_SLOT_NUM_BITS_LEN)-1) << AW_PID_2055_SLOT_NUM_START_BIT))

#define AW_PID_2055_SLOT_NUM_I2S_MODE	(0)
#define AW_PID_2055_SLOT_NUM_I2S_MODE_VALUE	\
	(AW_PID_2055_SLOT_NUM_I2S_MODE << AW_PID_2055_SLOT_NUM_START_BIT)

#define AW_PID_2055_SLOT_NUM_TDM1S	(1)
#define AW_PID_2055_SLOT_NUM_TDM1S_VALUE	\
	(AW_PID_2055_SLOT_NUM_TDM1S << AW_PID_2055_SLOT_NUM_START_BIT)

#define AW_PID_2055_SLOT_NUM_TDM2S	(2)
#define AW_PID_2055_SLOT_NUM_TDM2S_VALUE	\
	(AW_PID_2055_SLOT_NUM_TDM2S << AW_PID_2055_SLOT_NUM_START_BIT)

#define AW_PID_2055_SLOT_NUM_TDM4S	(3)
#define AW_PID_2055_SLOT_NUM_TDM4S_VALUE	\
	(AW_PID_2055_SLOT_NUM_TDM4S << AW_PID_2055_SLOT_NUM_START_BIT)

#define AW_PID_2055_SLOT_NUM_TDM6S	(4)
#define AW_PID_2055_SLOT_NUM_TDM6S_VALUE	\
	(AW_PID_2055_SLOT_NUM_TDM6S << AW_PID_2055_SLOT_NUM_START_BIT)

#define AW_PID_2055_SLOT_NUM_TDM8S	(5)
#define AW_PID_2055_SLOT_NUM_TDM8S_VALUE	\
	(AW_PID_2055_SLOT_NUM_TDM8S << AW_PID_2055_SLOT_NUM_START_BIT)

#define AW_PID_2055_SLOT_NUM_TDM16S	(6)
#define AW_PID_2055_SLOT_NUM_TDM16S_VALUE	\
	(AW_PID_2055_SLOT_NUM_TDM16S << AW_PID_2055_SLOT_NUM_START_BIT)

#define AW_PID_2055_SLOT_NUM_DEFAULT_VALUE	(0)
#define AW_PID_2055_SLOT_NUM_DEFAULT	\
	(AW_PID_2055_SLOT_NUM_DEFAULT_VALUE << AW_PID_2055_SLOT_NUM_START_BIT)

/* I2S_TX_SLOTVLD bit 11:8 (I2SCTRL2 0x07) */
#define AW_PID_2055_I2S_TX_SLOTVLD_START_BIT	(8)
#define AW_PID_2055_I2S_TX_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2055_I2S_TX_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2055_I2S_TX_SLOTVLD_BITS_LEN)-1) << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT))

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_0	(0)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_0 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_1	(1)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_1 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_2	(2)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_2 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_3	(3)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_3 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_4	(4)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_4 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_5	(5)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_5 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_6	(6)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_6 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_7	(7)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_7_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_7 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_8	(8)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_8_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_8 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_9	(9)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_9_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_9 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_10	(10)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_10_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_10 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_11	(11)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_11_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_11 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_12	(12)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_12_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_12 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_13	(13)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_13_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_13 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_14	(14)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_14_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_14 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_15	(15)
#define AW_PID_2055_I2S_TX_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2055_I2S_TX_SLOTVLD_SLOT_15 << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_TX_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2S_TX_SLOTVLD_DEFAULT	\
	(AW_PID_2055_I2S_TX_SLOTVLD_DEFAULT_VALUE << AW_PID_2055_I2S_TX_SLOTVLD_START_BIT)

/* I2S_RXR_SLOTVLD bit 7:4 (I2SCTRL2 0x07) */
#define AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT	(4)
#define AW_PID_2055_I2S_RXR_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2055_I2S_RXR_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2055_I2S_RXR_SLOTVLD_BITS_LEN)-1) << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT))

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_0	(0)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_0 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_1	(1)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_1 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_2	(2)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_2 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_3	(3)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_3 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_4	(4)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_4 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_5	(5)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_5 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_6	(6)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_6 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_7	(7)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_7_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_7 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_8	(8)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_8_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_8 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_9	(9)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_9_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_9 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_10	(10)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_10_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_10 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_11	(11)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_11_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_11 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_12	(12)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_12_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_12 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_13	(13)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_13_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_13 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_14	(14)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_14_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_14 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_15	(15)
#define AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_SLOT_15 << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXR_SLOTVLD_DEFAULT_VALUE	(1)
#define AW_PID_2055_I2S_RXR_SLOTVLD_DEFAULT	\
	(AW_PID_2055_I2S_RXR_SLOTVLD_DEFAULT_VALUE << AW_PID_2055_I2S_RXR_SLOTVLD_START_BIT)

/* I2S_RXL_SLOTVLD bit 3:0 (I2SCTRL2 0x07) */
#define AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT	(0)
#define AW_PID_2055_I2S_RXL_SLOTVLD_BITS_LEN	(4)
#define AW_PID_2055_I2S_RXL_SLOTVLD_MASK	\
	(~(((1<<AW_PID_2055_I2S_RXL_SLOTVLD_BITS_LEN)-1) << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT))

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_0	(0)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_0_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_0 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_1	(1)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_1_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_1 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_2	(2)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_2_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_2 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_3	(3)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_3_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_3 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_4	(4)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_4_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_4 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_5	(5)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_5_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_5 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_6	(6)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_6_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_6 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_7	(7)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_7_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_7 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_8	(8)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_8_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_8 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_9	(9)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_9_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_9 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_10	(10)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_10_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_10 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_11	(11)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_11_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_11 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_12	(12)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_12_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_12 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_13	(13)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_13_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_13 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_14	(14)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_14_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_14 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_15	(15)
#define AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_15_VALUE	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_SLOT_15 << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

#define AW_PID_2055_I2S_RXL_SLOTVLD_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2S_RXL_SLOTVLD_DEFAULT	\
	(AW_PID_2055_I2S_RXL_SLOTVLD_DEFAULT_VALUE << AW_PID_2055_I2S_RXL_SLOTVLD_START_BIT)

/* default value of I2SCTRL2 (0x07) */
/* #define AW_PID_2055_I2SCTRL2_DEFAULT		(0x0010) */

/* DACCFG1 (0x08) detail */
/* RVTH bit 15:8 (DACCFG1 0x08) */
#define AW_PID_2055_RVTH_START_BIT	(8)
#define AW_PID_2055_RVTH_BITS_LEN	(8)
#define AW_PID_2055_RVTH_MASK	\
	(~(((1<<AW_PID_2055_RVTH_BITS_LEN)-1) << AW_PID_2055_RVTH_START_BIT))

#define AW_PID_2055_RVTH_DEFAULT_VALUE	(0x39)
#define AW_PID_2055_RVTH_DEFAULT	\
	(AW_PID_2055_RVTH_DEFAULT_VALUE << AW_PID_2055_RVTH_START_BIT)

/* AVTH bit 7:0 (DACCFG1 0x08) */
#define AW_PID_2055_AVTH_START_BIT	(0)
#define AW_PID_2055_AVTH_BITS_LEN	(8)
#define AW_PID_2055_AVTH_MASK	\
	(~(((1<<AW_PID_2055_AVTH_BITS_LEN)-1) << AW_PID_2055_AVTH_START_BIT))

#define AW_PID_2055_AVTH_DEFAULT_VALUE	(0x40)
#define AW_PID_2055_AVTH_DEFAULT	\
	(AW_PID_2055_AVTH_DEFAULT_VALUE << AW_PID_2055_AVTH_START_BIT)

/* default value of DACCFG1 (0x08) */
/* #define AW_PID_2055_DACCFG1_DEFAULT		(0x3940) */

/* DACCFG2 (0x09) detail */
/* ATTH bit 15:0 (DACCFG2 0x09) */
#define AW_PID_2055_ATTH_START_BIT	(0)
#define AW_PID_2055_ATTH_BITS_LEN	(16)
#define AW_PID_2055_ATTH_MASK	\
	(~(((1<<AW_PID_2055_ATTH_BITS_LEN)-1) << AW_PID_2055_ATTH_START_BIT))

#define AW_PID_2055_ATTH_RESERVED	(0)
#define AW_PID_2055_ATTH_RESERVED_VALUE	\
	(AW_PID_2055_ATTH_RESERVED << AW_PID_2055_ATTH_START_BIT)

#define AW_PID_2055_ATTH_DEFAULT_VALUE	(0x0030)
#define AW_PID_2055_ATTH_DEFAULT	\
	(AW_PID_2055_ATTH_DEFAULT_VALUE << AW_PID_2055_ATTH_START_BIT)

/* default value of DACCFG2 (0x09) */
/* #define AW_PID_2055_DACCFG2_DEFAULT		(0x0030) */

/* DACCFG3 (0x0A) detail */
/* RTTH bit 15:0 (DACCFG3 0x0A) */
#define AW_PID_2055_RTTH_START_BIT	(0)
#define AW_PID_2055_RTTH_BITS_LEN	(16)
#define AW_PID_2055_RTTH_MASK	\
	(~(((1<<AW_PID_2055_RTTH_BITS_LEN)-1) << AW_PID_2055_RTTH_START_BIT))

#define AW_PID_2055_RTTH_RESERVED	(0)
#define AW_PID_2055_RTTH_RESERVED_VALUE	\
	(AW_PID_2055_RTTH_RESERVED << AW_PID_2055_RTTH_START_BIT)

#define AW_PID_2055_RTTH_DEFAULT_VALUE	(0x01E0)
#define AW_PID_2055_RTTH_DEFAULT	\
	(AW_PID_2055_RTTH_DEFAULT_VALUE << AW_PID_2055_RTTH_START_BIT)

/* default value of DACCFG3 (0x0A) */
/* #define AW_PID_2055_DACCFG3_DEFAULT		(0x01E0) */

/* DACCFG4 (0x0B) detail */
/* IIC_GEN_ADDR bit 15:9 (DACCFG4 0x0B) */
#define AW_PID_2055_IIC_GEN_ADDR_START_BIT	(9)
#define AW_PID_2055_IIC_GEN_ADDR_BITS_LEN	(7)
#define AW_PID_2055_IIC_GEN_ADDR_MASK	\
	(~(((1<<AW_PID_2055_IIC_GEN_ADDR_BITS_LEN)-1) << AW_PID_2055_IIC_GEN_ADDR_START_BIT))

#define AW_PID_2055_IIC_GEN_ADDR_DEFAULT_VALUE	(0x0E)
#define AW_PID_2055_IIC_GEN_ADDR_DEFAULT	\
	(AW_PID_2055_IIC_GEN_ADDR_DEFAULT_VALUE << AW_PID_2055_IIC_GEN_ADDR_START_BIT)

/* IIC_GEN_EN bit 8 (DACCFG4 0x0B) */
#define AW_PID_2055_IIC_GEN_EN_START_BIT	(8)
#define AW_PID_2055_IIC_GEN_EN_BITS_LEN	(1)
#define AW_PID_2055_IIC_GEN_EN_MASK	\
	(~(((1<<AW_PID_2055_IIC_GEN_EN_BITS_LEN)-1) << AW_PID_2055_IIC_GEN_EN_START_BIT))

#define AW_PID_2055_IIC_GEN_EN_DISABLE	(0)
#define AW_PID_2055_IIC_GEN_EN_DISABLE_VALUE	\
	(AW_PID_2055_IIC_GEN_EN_DISABLE << AW_PID_2055_IIC_GEN_EN_START_BIT)

#define AW_PID_2055_IIC_GEN_EN_ENABLE	(1)
#define AW_PID_2055_IIC_GEN_EN_ENABLE_VALUE	\
	(AW_PID_2055_IIC_GEN_EN_ENABLE << AW_PID_2055_IIC_GEN_EN_START_BIT)

#define AW_PID_2055_IIC_GEN_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_IIC_GEN_EN_DEFAULT	\
	(AW_PID_2055_IIC_GEN_EN_DEFAULT_VALUE << AW_PID_2055_IIC_GEN_EN_START_BIT)

/* HOLDTH bit 7:0 (DACCFG4 0x0B) */
#define AW_PID_2055_HOLDTH_START_BIT	(0)
#define AW_PID_2055_HOLDTH_BITS_LEN	(8)
#define AW_PID_2055_HOLDTH_MASK	\
	(~(((1<<AW_PID_2055_HOLDTH_BITS_LEN)-1) << AW_PID_2055_HOLDTH_START_BIT))

#define AW_PID_2055_HOLDTH_RESERVED	(0)
#define AW_PID_2055_HOLDTH_RESERVED_VALUE	\
	(AW_PID_2055_HOLDTH_RESERVED << AW_PID_2055_HOLDTH_START_BIT)

#define AW_PID_2055_HOLDTH_DEFAULT_VALUE	(0x64)
#define AW_PID_2055_HOLDTH_DEFAULT	\
	(AW_PID_2055_HOLDTH_DEFAULT_VALUE << AW_PID_2055_HOLDTH_START_BIT)

/* default value of DACCFG4 (0x0B) */
/* #define AW_PID_2055_DACCFG4_DEFAULT		(0x1C64) */

/* DACCFG5 (0x0C) detail */
/* INIT_GAIN bit 14:8 (DACCFG5 0x0C) */
#define AW_PID_2055_INIT_GAIN_START_BIT	(8)
#define AW_PID_2055_INIT_GAIN_BITS_LEN	(7)
#define AW_PID_2055_INIT_GAIN_MASK	\
	(~(((1<<AW_PID_2055_INIT_GAIN_BITS_LEN)-1) << AW_PID_2055_INIT_GAIN_START_BIT))

#define AW_PID_2055_INIT_GAIN_DEFAULT_VALUE	(0)
#define AW_PID_2055_INIT_GAIN_DEFAULT	\
	(AW_PID_2055_INIT_GAIN_DEFAULT_VALUE << AW_PID_2055_INIT_GAIN_START_BIT)

/* PWM_ADJUST bit 7 (DACCFG5 0x0C) */
#define AW_PID_2055_PWM_ADJUST_START_BIT	(7)
#define AW_PID_2055_PWM_ADJUST_BITS_LEN	(1)
#define AW_PID_2055_PWM_ADJUST_MASK	\
	(~(((1<<AW_PID_2055_PWM_ADJUST_BITS_LEN)-1) << AW_PID_2055_PWM_ADJUST_START_BIT))

#define AW_PID_2055_PWM_ADJUST_DISABLE	(0)
#define AW_PID_2055_PWM_ADJUST_DISABLE_VALUE	\
	(AW_PID_2055_PWM_ADJUST_DISABLE << AW_PID_2055_PWM_ADJUST_START_BIT)

#define AW_PID_2055_PWM_ADJUST_ENABLE	(1)
#define AW_PID_2055_PWM_ADJUST_ENABLE_VALUE	\
	(AW_PID_2055_PWM_ADJUST_ENABLE << AW_PID_2055_PWM_ADJUST_START_BIT)

#define AW_PID_2055_PWM_ADJUST_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWM_ADJUST_DEFAULT	\
	(AW_PID_2055_PWM_ADJUST_DEFAULT_VALUE << AW_PID_2055_PWM_ADJUST_START_BIT)

/* PWM_OFE bit 6 (DACCFG5 0x0C) */
#define AW_PID_2055_PWM_OFE_START_BIT	(6)
#define AW_PID_2055_PWM_OFE_BITS_LEN	(1)
#define AW_PID_2055_PWM_OFE_MASK	\
	(~(((1<<AW_PID_2055_PWM_OFE_BITS_LEN)-1) << AW_PID_2055_PWM_OFE_START_BIT))

#define AW_PID_2055_PWM_OFE_DISABLE	(0)
#define AW_PID_2055_PWM_OFE_DISABLE_VALUE	\
	(AW_PID_2055_PWM_OFE_DISABLE << AW_PID_2055_PWM_OFE_START_BIT)

#define AW_PID_2055_PWM_OFE_ENABLE	(1)
#define AW_PID_2055_PWM_OFE_ENABLE_VALUE	\
	(AW_PID_2055_PWM_OFE_ENABLE << AW_PID_2055_PWM_OFE_START_BIT)

#define AW_PID_2055_PWM_OFE_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWM_OFE_DEFAULT	\
	(AW_PID_2055_PWM_OFE_DEFAULT_VALUE << AW_PID_2055_PWM_OFE_START_BIT)

/* MAX_AGC_LEV bit 5:0 (DACCFG5 0x0C) */
#define AW_PID_2055_MAX_AGC_LEV_START_BIT	(0)
#define AW_PID_2055_MAX_AGC_LEV_BITS_LEN	(6)
#define AW_PID_2055_MAX_AGC_LEV_MASK	\
	(~(((1<<AW_PID_2055_MAX_AGC_LEV_BITS_LEN)-1) << AW_PID_2055_MAX_AGC_LEV_START_BIT))

#define AW_PID_2055_MAX_AGC_LEV_0	(0)
#define AW_PID_2055_MAX_AGC_LEV_0_VALUE	\
	(AW_PID_2055_MAX_AGC_LEV_0 << AW_PID_2055_MAX_AGC_LEV_START_BIT)

#define AW_PID_2055_MAX_AGC_LEV_1	(1)
#define AW_PID_2055_MAX_AGC_LEV_1_VALUE	\
	(AW_PID_2055_MAX_AGC_LEV_1 << AW_PID_2055_MAX_AGC_LEV_START_BIT)

#define AW_PID_2055_MAX_AGC_LEV_48	(48)
#define AW_PID_2055_MAX_AGC_LEV_48_VALUE	\
	(AW_PID_2055_MAX_AGC_LEV_48 << AW_PID_2055_MAX_AGC_LEV_START_BIT)

#define AW_PID_2055_MAX_AGC_LEV_DEFAULT_VALUE	(0x1B)
#define AW_PID_2055_MAX_AGC_LEV_DEFAULT	\
	(AW_PID_2055_MAX_AGC_LEV_DEFAULT_VALUE << AW_PID_2055_MAX_AGC_LEV_START_BIT)

/* default value of DACCFG5 (0x0C) */
/* #define AW_PID_2055_DACCFG5_DEFAULT		(0x001B) */

/* DACCFG6 (0x0D) detail */
/* ULM_ATH bit 15:13 (DACCFG6 0x0D) */
#define AW_PID_2055_ULM_ATH_START_BIT	(13)
#define AW_PID_2055_ULM_ATH_BITS_LEN	(3)
#define AW_PID_2055_ULM_ATH_MASK	\
	(~(((1<<AW_PID_2055_ULM_ATH_BITS_LEN)-1) << AW_PID_2055_ULM_ATH_START_BIT))

#define AW_PID_2055_ULM_ATH_MINUS_45DB	(0)
#define AW_PID_2055_ULM_ATH_MINUS_45DB_VALUE	\
	(AW_PID_2055_ULM_ATH_MINUS_45DB << AW_PID_2055_ULM_ATH_START_BIT)

#define AW_PID_2055_ULM_ATH_MINUS_51DB	(1)
#define AW_PID_2055_ULM_ATH_MINUS_51DB_VALUE	\
	(AW_PID_2055_ULM_ATH_MINUS_51DB << AW_PID_2055_ULM_ATH_START_BIT)

#define AW_PID_2055_ULM_ATH_MINUS_54DB	(2)
#define AW_PID_2055_ULM_ATH_MINUS_54DB_VALUE	\
	(AW_PID_2055_ULM_ATH_MINUS_54DB << AW_PID_2055_ULM_ATH_START_BIT)

#define AW_PID_2055_ULM_ATH_MINUS_57DB	(3)
#define AW_PID_2055_ULM_ATH_MINUS_57DB_VALUE	\
	(AW_PID_2055_ULM_ATH_MINUS_57DB << AW_PID_2055_ULM_ATH_START_BIT)

#define AW_PID_2055_ULM_ATH_MINUS_59DB	(4)
#define AW_PID_2055_ULM_ATH_MINUS_59DB_VALUE	\
	(AW_PID_2055_ULM_ATH_MINUS_59DB << AW_PID_2055_ULM_ATH_START_BIT)

#define AW_PID_2055_ULM_ATH_MINUS_62DB	(5)
#define AW_PID_2055_ULM_ATH_MINUS_62DB_VALUE	\
	(AW_PID_2055_ULM_ATH_MINUS_62DB << AW_PID_2055_ULM_ATH_START_BIT)

#define AW_PID_2055_ULM_ATH_MINUS_66DB	(6)
#define AW_PID_2055_ULM_ATH_MINUS_66DB_VALUE	\
	(AW_PID_2055_ULM_ATH_MINUS_66DB << AW_PID_2055_ULM_ATH_START_BIT)

#define AW_PID_2055_ULM_ATH_MINUS_100DB	(7)
#define AW_PID_2055_ULM_ATH_MINUS_100DB_VALUE	\
	(AW_PID_2055_ULM_ATH_MINUS_100DB << AW_PID_2055_ULM_ATH_START_BIT)

#define AW_PID_2055_ULM_ATH_DEFAULT_VALUE	(4)
#define AW_PID_2055_ULM_ATH_DEFAULT	\
	(AW_PID_2055_ULM_ATH_DEFAULT_VALUE << AW_PID_2055_ULM_ATH_START_BIT)

/* ULM_TTH bit 12:11 (DACCFG6 0x0D) */
#define AW_PID_2055_ULM_TTH_START_BIT	(11)
#define AW_PID_2055_ULM_TTH_BITS_LEN	(2)
#define AW_PID_2055_ULM_TTH_MASK	\
	(~(((1<<AW_PID_2055_ULM_TTH_BITS_LEN)-1) << AW_PID_2055_ULM_TTH_START_BIT))

#define AW_PID_2055_ULM_TTH_0P36S	(0)
#define AW_PID_2055_ULM_TTH_0P36S_VALUE	\
	(AW_PID_2055_ULM_TTH_0P36S << AW_PID_2055_ULM_TTH_START_BIT)

#define AW_PID_2055_ULM_TTH_0P72S	(1)
#define AW_PID_2055_ULM_TTH_0P72S_VALUE	\
	(AW_PID_2055_ULM_TTH_0P72S << AW_PID_2055_ULM_TTH_START_BIT)

#define AW_PID_2055_ULM_TTH_1P40S	(2)
#define AW_PID_2055_ULM_TTH_1P40S_VALUE	\
	(AW_PID_2055_ULM_TTH_1P40S << AW_PID_2055_ULM_TTH_START_BIT)

#define AW_PID_2055_ULM_TTH_2P80S	(3)
#define AW_PID_2055_ULM_TTH_2P80S_VALUE	\
	(AW_PID_2055_ULM_TTH_2P80S << AW_PID_2055_ULM_TTH_START_BIT)

#define AW_PID_2055_ULM_TTH_DEFAULT_VALUE	(3)
#define AW_PID_2055_ULM_TTH_DEFAULT	\
	(AW_PID_2055_ULM_TTH_DEFAULT_VALUE << AW_PID_2055_ULM_TTH_START_BIT)

/* ULM_RTH bit 10:8 (DACCFG6 0x0D) */
#define AW_PID_2055_ULM_RTH_START_BIT	(8)
#define AW_PID_2055_ULM_RTH_BITS_LEN	(3)
#define AW_PID_2055_ULM_RTH_MASK	\
	(~(((1<<AW_PID_2055_ULM_RTH_BITS_LEN)-1) << AW_PID_2055_ULM_RTH_START_BIT))

#define AW_PID_2055_ULM_RTH_MINUS_45DB	(0)
#define AW_PID_2055_ULM_RTH_MINUS_45DB_VALUE	\
	(AW_PID_2055_ULM_RTH_MINUS_45DB << AW_PID_2055_ULM_RTH_START_BIT)

#define AW_PID_2055_ULM_RTH_MINUS_51DB	(1)
#define AW_PID_2055_ULM_RTH_MINUS_51DB_VALUE	\
	(AW_PID_2055_ULM_RTH_MINUS_51DB << AW_PID_2055_ULM_RTH_START_BIT)

#define AW_PID_2055_ULM_RTH_MINUS_54DB	(2)
#define AW_PID_2055_ULM_RTH_MINUS_54DB_VALUE	\
	(AW_PID_2055_ULM_RTH_MINUS_54DB << AW_PID_2055_ULM_RTH_START_BIT)

#define AW_PID_2055_ULM_RTH_MINUS_57DB	(3)
#define AW_PID_2055_ULM_RTH_MINUS_57DB_VALUE	\
	(AW_PID_2055_ULM_RTH_MINUS_57DB << AW_PID_2055_ULM_RTH_START_BIT)

#define AW_PID_2055_ULM_RTH_MINUS_59DB	(4)
#define AW_PID_2055_ULM_RTH_MINUS_59DB_VALUE	\
	(AW_PID_2055_ULM_RTH_MINUS_59DB << AW_PID_2055_ULM_RTH_START_BIT)

#define AW_PID_2055_ULM_RTH_MINUS_62DB	(5)
#define AW_PID_2055_ULM_RTH_MINUS_62DB_VALUE	\
	(AW_PID_2055_ULM_RTH_MINUS_62DB << AW_PID_2055_ULM_RTH_START_BIT)

#define AW_PID_2055_ULM_RTH_MINUS_66DB	(6)
#define AW_PID_2055_ULM_RTH_MINUS_66DB_VALUE	\
	(AW_PID_2055_ULM_RTH_MINUS_66DB << AW_PID_2055_ULM_RTH_START_BIT)

#define AW_PID_2055_ULM_RTH_MINUS_100DB	(7)
#define AW_PID_2055_ULM_RTH_MINUS_100DB_VALUE	\
	(AW_PID_2055_ULM_RTH_MINUS_100DB << AW_PID_2055_ULM_RTH_START_BIT)

#define AW_PID_2055_ULM_RTH_DEFAULT_VALUE	(2)
#define AW_PID_2055_ULM_RTH_DEFAULT	\
	(AW_PID_2055_ULM_RTH_DEFAULT_VALUE << AW_PID_2055_ULM_RTH_START_BIT)

/* MPD_ATH bit 7:5 (DACCFG6 0x0D) */
#define AW_PID_2055_MPD_ATH_START_BIT	(5)
#define AW_PID_2055_MPD_ATH_BITS_LEN	(3)
#define AW_PID_2055_MPD_ATH_MASK	\
	(~(((1<<AW_PID_2055_MPD_ATH_BITS_LEN)-1) << AW_PID_2055_MPD_ATH_START_BIT))

#define AW_PID_2055_MPD_ATH_MINUS_45DB	(0)
#define AW_PID_2055_MPD_ATH_MINUS_45DB_VALUE	\
	(AW_PID_2055_MPD_ATH_MINUS_45DB << AW_PID_2055_MPD_ATH_START_BIT)

#define AW_PID_2055_MPD_ATH_MINUS_51DB	(1)
#define AW_PID_2055_MPD_ATH_MINUS_51DB_VALUE	\
	(AW_PID_2055_MPD_ATH_MINUS_51DB << AW_PID_2055_MPD_ATH_START_BIT)

#define AW_PID_2055_MPD_ATH_MINUS_54DB	(2)
#define AW_PID_2055_MPD_ATH_MINUS_54DB_VALUE	\
	(AW_PID_2055_MPD_ATH_MINUS_54DB << AW_PID_2055_MPD_ATH_START_BIT)

#define AW_PID_2055_MPD_ATH_MINUS_57DB	(3)
#define AW_PID_2055_MPD_ATH_MINUS_57DB_VALUE	\
	(AW_PID_2055_MPD_ATH_MINUS_57DB << AW_PID_2055_MPD_ATH_START_BIT)

#define AW_PID_2055_MPD_ATH_MINUS_59DB	(4)
#define AW_PID_2055_MPD_ATH_MINUS_59DB_VALUE	\
	(AW_PID_2055_MPD_ATH_MINUS_59DB << AW_PID_2055_MPD_ATH_START_BIT)

#define AW_PID_2055_MPD_ATH_MINUS_62DB	(5)
#define AW_PID_2055_MPD_ATH_MINUS_62DB_VALUE	\
	(AW_PID_2055_MPD_ATH_MINUS_62DB << AW_PID_2055_MPD_ATH_START_BIT)

#define AW_PID_2055_MPD_ATH_MINUS_66DB	(6)
#define AW_PID_2055_MPD_ATH_MINUS_66DB_VALUE	\
	(AW_PID_2055_MPD_ATH_MINUS_66DB << AW_PID_2055_MPD_ATH_START_BIT)

#define AW_PID_2055_MPD_ATH_MINUS_100DB	(7)
#define AW_PID_2055_MPD_ATH_MINUS_100DB_VALUE	\
	(AW_PID_2055_MPD_ATH_MINUS_100DB << AW_PID_2055_MPD_ATH_START_BIT)

#define AW_PID_2055_MPD_ATH_DEFAULT_VALUE	(4)
#define AW_PID_2055_MPD_ATH_DEFAULT	\
	(AW_PID_2055_MPD_ATH_DEFAULT_VALUE << AW_PID_2055_MPD_ATH_START_BIT)

/* MPD_TTH bit 4:3 (DACCFG6 0x0D) */
#define AW_PID_2055_MPD_TTH_START_BIT	(3)
#define AW_PID_2055_MPD_TTH_BITS_LEN	(2)
#define AW_PID_2055_MPD_TTH_MASK	\
	(~(((1<<AW_PID_2055_MPD_TTH_BITS_LEN)-1) << AW_PID_2055_MPD_TTH_START_BIT))

#define AW_PID_2055_MPD_TTH_0P18S	(0)
#define AW_PID_2055_MPD_TTH_0P18S_VALUE	\
	(AW_PID_2055_MPD_TTH_0P18S << AW_PID_2055_MPD_TTH_START_BIT)

#define AW_PID_2055_MPD_TTH_0P36S	(1)
#define AW_PID_2055_MPD_TTH_0P36S_VALUE	\
	(AW_PID_2055_MPD_TTH_0P36S << AW_PID_2055_MPD_TTH_START_BIT)

#define AW_PID_2055_MPD_TTH_0P72S	(2)
#define AW_PID_2055_MPD_TTH_0P72S_VALUE	\
	(AW_PID_2055_MPD_TTH_0P72S << AW_PID_2055_MPD_TTH_START_BIT)

#define AW_PID_2055_MPD_TTH_1P40S	(3)
#define AW_PID_2055_MPD_TTH_1P40S_VALUE	\
	(AW_PID_2055_MPD_TTH_1P40S << AW_PID_2055_MPD_TTH_START_BIT)

#define AW_PID_2055_MPD_TTH_DEFAULT_VALUE	(3)
#define AW_PID_2055_MPD_TTH_DEFAULT	\
	(AW_PID_2055_MPD_TTH_DEFAULT_VALUE << AW_PID_2055_MPD_TTH_START_BIT)

/* MPD_RTH bit 2:0 (DACCFG6 0x0D) */
#define AW_PID_2055_MPD_RTH_START_BIT	(0)
#define AW_PID_2055_MPD_RTH_BITS_LEN	(3)
#define AW_PID_2055_MPD_RTH_MASK	\
	(~(((1<<AW_PID_2055_MPD_RTH_BITS_LEN)-1) << AW_PID_2055_MPD_RTH_START_BIT))

#define AW_PID_2055_MPD_RTH_MINUS_45DB	(0)
#define AW_PID_2055_MPD_RTH_MINUS_45DB_VALUE	\
	(AW_PID_2055_MPD_RTH_MINUS_45DB << AW_PID_2055_MPD_RTH_START_BIT)

#define AW_PID_2055_MPD_RTH_MINUS_51DB	(1)
#define AW_PID_2055_MPD_RTH_MINUS_51DB_VALUE	\
	(AW_PID_2055_MPD_RTH_MINUS_51DB << AW_PID_2055_MPD_RTH_START_BIT)

#define AW_PID_2055_MPD_RTH_MINUS_54DB	(2)
#define AW_PID_2055_MPD_RTH_MINUS_54DB_VALUE	\
	(AW_PID_2055_MPD_RTH_MINUS_54DB << AW_PID_2055_MPD_RTH_START_BIT)

#define AW_PID_2055_MPD_RTH_MINUS_57DB	(3)
#define AW_PID_2055_MPD_RTH_MINUS_57DB_VALUE	\
	(AW_PID_2055_MPD_RTH_MINUS_57DB << AW_PID_2055_MPD_RTH_START_BIT)

#define AW_PID_2055_MPD_RTH_MINUS_59DB	(4)
#define AW_PID_2055_MPD_RTH_MINUS_59DB_VALUE	\
	(AW_PID_2055_MPD_RTH_MINUS_59DB << AW_PID_2055_MPD_RTH_START_BIT)

#define AW_PID_2055_MPD_RTH_MINUS_62DB	(5)
#define AW_PID_2055_MPD_RTH_MINUS_62DB_VALUE	\
	(AW_PID_2055_MPD_RTH_MINUS_62DB << AW_PID_2055_MPD_RTH_START_BIT)

#define AW_PID_2055_MPD_RTH_MINUS_66DB	(6)
#define AW_PID_2055_MPD_RTH_MINUS_66DB_VALUE	\
	(AW_PID_2055_MPD_RTH_MINUS_66DB << AW_PID_2055_MPD_RTH_START_BIT)

#define AW_PID_2055_MPD_RTH_MINUS_100DB	(7)
#define AW_PID_2055_MPD_RTH_MINUS_100DB_VALUE	\
	(AW_PID_2055_MPD_RTH_MINUS_100DB << AW_PID_2055_MPD_RTH_START_BIT)

#define AW_PID_2055_MPD_RTH_DEFAULT_VALUE	(2)
#define AW_PID_2055_MPD_RTH_DEFAULT	\
	(AW_PID_2055_MPD_RTH_DEFAULT_VALUE << AW_PID_2055_MPD_RTH_START_BIT)

/* default value of DACCFG6 (0x0D) */
/* #define AW_PID_2055_DACCFG6_DEFAULT		(0x9A9A) */

/* DACCFG7 (0x0E) detail */
/* DSM_OSR bit 15 (DACCFG7 0x0E) */
#define AW_PID_2055_DSM_OSR_START_BIT	(15)
#define AW_PID_2055_DSM_OSR_BITS_LEN	(1)
#define AW_PID_2055_DSM_OSR_MASK	\
	(~(((1<<AW_PID_2055_DSM_OSR_BITS_LEN)-1) << AW_PID_2055_DSM_OSR_START_BIT))

#define AW_PID_2055_DSM_OSR_384_KHZ	(0)
#define AW_PID_2055_DSM_OSR_384_KHZ_VALUE	\
	(AW_PID_2055_DSM_OSR_384_KHZ << AW_PID_2055_DSM_OSR_START_BIT)

#define AW_PID_2055_DSM_OSR_768_KHZ	(1)
#define AW_PID_2055_DSM_OSR_768_KHZ_VALUE	\
	(AW_PID_2055_DSM_OSR_768_KHZ << AW_PID_2055_DSM_OSR_START_BIT)

#define AW_PID_2055_DSM_OSR_DEFAULT_VALUE	(0)
#define AW_PID_2055_DSM_OSR_DEFAULT	\
	(AW_PID_2055_DSM_OSR_DEFAULT_VALUE << AW_PID_2055_DSM_OSR_START_BIT)

/* DSME bit 14 (DACCFG7 0x0E) */
#define AW_PID_2055_DSME_START_BIT	(14)
#define AW_PID_2055_DSME_BITS_LEN	(1)
#define AW_PID_2055_DSME_MASK	\
	(~(((1<<AW_PID_2055_DSME_BITS_LEN)-1) << AW_PID_2055_DSME_START_BIT))

#define AW_PID_2055_DSME_DISABLE	(0)
#define AW_PID_2055_DSME_DISABLE_VALUE	\
	(AW_PID_2055_DSME_DISABLE << AW_PID_2055_DSME_START_BIT)

#define AW_PID_2055_DSME_ENABLE	(1)
#define AW_PID_2055_DSME_ENABLE_VALUE	\
	(AW_PID_2055_DSME_ENABLE << AW_PID_2055_DSME_START_BIT)

#define AW_PID_2055_DSME_DEFAULT_VALUE	(1)
#define AW_PID_2055_DSME_DEFAULT	\
	(AW_PID_2055_DSME_DEFAULT_VALUE << AW_PID_2055_DSME_START_BIT)

/* DSM_TEST bit 13 (DACCFG7 0x0E) */
#define AW_PID_2055_DSM_TEST_START_BIT	(13)
#define AW_PID_2055_DSM_TEST_BITS_LEN	(1)
#define AW_PID_2055_DSM_TEST_MASK	\
	(~(((1<<AW_PID_2055_DSM_TEST_BITS_LEN)-1) << AW_PID_2055_DSM_TEST_START_BIT))

#define AW_PID_2055_DSM_TEST_DISABLE	(0)
#define AW_PID_2055_DSM_TEST_DISABLE_VALUE	\
	(AW_PID_2055_DSM_TEST_DISABLE << AW_PID_2055_DSM_TEST_START_BIT)

#define AW_PID_2055_DSM_TEST_ENABLE	(1)
#define AW_PID_2055_DSM_TEST_ENABLE_VALUE	\
	(AW_PID_2055_DSM_TEST_ENABLE << AW_PID_2055_DSM_TEST_START_BIT)

#define AW_PID_2055_DSM_TEST_DEFAULT_VALUE	(0)
#define AW_PID_2055_DSM_TEST_DEFAULT	\
	(AW_PID_2055_DSM_TEST_DEFAULT_VALUE << AW_PID_2055_DSM_TEST_START_BIT)

/* SPK_GAIN_DEC bit 12:8 (DACCFG7 0x0E) */
#define AW_PID_2055_SPK_GAIN_DEC_START_BIT	(8)
#define AW_PID_2055_SPK_GAIN_DEC_BITS_LEN	(5)
#define AW_PID_2055_SPK_GAIN_DEC_MASK	\
	(~(((1<<AW_PID_2055_SPK_GAIN_DEC_BITS_LEN)-1) << AW_PID_2055_SPK_GAIN_DEC_START_BIT))

#define AW_PID_2055_SPK_GAIN_DEC_DEFAULT_VALUE	(0x14)
#define AW_PID_2055_SPK_GAIN_DEC_DEFAULT	\
	(AW_PID_2055_SPK_GAIN_DEC_DEFAULT_VALUE << AW_PID_2055_SPK_GAIN_DEC_START_BIT)

/* ULM_EN bit 7 (DACCFG7 0x0E) */
#define AW_PID_2055_ULM_EN_START_BIT	(7)
#define AW_PID_2055_ULM_EN_BITS_LEN	(1)
#define AW_PID_2055_ULM_EN_MASK	\
	(~(((1<<AW_PID_2055_ULM_EN_BITS_LEN)-1) << AW_PID_2055_ULM_EN_START_BIT))

#define AW_PID_2055_ULM_EN_DISABLE	(0)
#define AW_PID_2055_ULM_EN_DISABLE_VALUE	\
	(AW_PID_2055_ULM_EN_DISABLE << AW_PID_2055_ULM_EN_START_BIT)

#define AW_PID_2055_ULM_EN_ENABLE	(1)
#define AW_PID_2055_ULM_EN_ENABLE_VALUE	\
	(AW_PID_2055_ULM_EN_ENABLE << AW_PID_2055_ULM_EN_START_BIT)

#define AW_PID_2055_ULM_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_ULM_EN_DEFAULT	\
	(AW_PID_2055_ULM_EN_DEFAULT_VALUE << AW_PID_2055_ULM_EN_START_BIT)

/* EN_MPD bit 6 (DACCFG7 0x0E) */
#define AW_PID_2055_EN_MPD_START_BIT	(6)
#define AW_PID_2055_EN_MPD_BITS_LEN	(1)
#define AW_PID_2055_EN_MPD_MASK	\
	(~(((1<<AW_PID_2055_EN_MPD_BITS_LEN)-1) << AW_PID_2055_EN_MPD_START_BIT))

#define AW_PID_2055_EN_MPD_DISABLE	(0)
#define AW_PID_2055_EN_MPD_DISABLE_VALUE	\
	(AW_PID_2055_EN_MPD_DISABLE << AW_PID_2055_EN_MPD_START_BIT)

#define AW_PID_2055_EN_MPD_ENABLE	(1)
#define AW_PID_2055_EN_MPD_ENABLE_VALUE	\
	(AW_PID_2055_EN_MPD_ENABLE << AW_PID_2055_EN_MPD_START_BIT)

#define AW_PID_2055_EN_MPD_DEFAULT_VALUE	(1)
#define AW_PID_2055_EN_MPD_DEFAULT	\
	(AW_PID_2055_EN_MPD_DEFAULT_VALUE << AW_PID_2055_EN_MPD_START_BIT)

/* MPD_CHSEL bit 5:4 (DACCFG7 0x0E) */
#define AW_PID_2055_MPD_CHSEL_START_BIT	(4)
#define AW_PID_2055_MPD_CHSEL_BITS_LEN	(2)
#define AW_PID_2055_MPD_CHSEL_MASK	\
	(~(((1<<AW_PID_2055_MPD_CHSEL_BITS_LEN)-1) << AW_PID_2055_MPD_CHSEL_START_BIT))

#define AW_PID_2055_MPD_CHSEL_INTERP_OUT	(0)
#define AW_PID_2055_MPD_CHSEL_INTERP_OUT_VALUE	\
	(AW_PID_2055_MPD_CHSEL_INTERP_OUT << AW_PID_2055_MPD_CHSEL_START_BIT)

#define AW_PID_2055_MPD_CHSEL_HAGC_OUT	(1)
#define AW_PID_2055_MPD_CHSEL_HAGC_OUT_VALUE	\
	(AW_PID_2055_MPD_CHSEL_HAGC_OUT << AW_PID_2055_MPD_CHSEL_START_BIT)

#define AW_PID_2055_MPD_CHSEL_HAGC_OUT_BY_LP	(2)
#define AW_PID_2055_MPD_CHSEL_HAGC_OUT_BY_LP_VALUE	\
	(AW_PID_2055_MPD_CHSEL_HAGC_OUT_BY_LP << AW_PID_2055_MPD_CHSEL_START_BIT)

#define AW_PID_2055_MPD_CHSEL_HDCC_OUT_BY_LP	(3)
#define AW_PID_2055_MPD_CHSEL_HDCC_OUT_BY_LP_VALUE	\
	(AW_PID_2055_MPD_CHSEL_HDCC_OUT_BY_LP << AW_PID_2055_MPD_CHSEL_START_BIT)

#define AW_PID_2055_MPD_CHSEL_DEFAULT_VALUE	(0)
#define AW_PID_2055_MPD_CHSEL_DEFAULT	\
	(AW_PID_2055_MPD_CHSEL_DEFAULT_VALUE << AW_PID_2055_MPD_CHSEL_START_BIT)

/* DSMZTH bit 3:0 (DACCFG7 0x0E) */
#define AW_PID_2055_DSMZTH_START_BIT	(0)
#define AW_PID_2055_DSMZTH_BITS_LEN	(4)
#define AW_PID_2055_DSMZTH_MASK	\
	(~(((1<<AW_PID_2055_DSMZTH_BITS_LEN)-1) << AW_PID_2055_DSMZTH_START_BIT))

#define AW_PID_2055_DSMZTH_NO_RESET	(0)
#define AW_PID_2055_DSMZTH_NO_RESET_VALUE	\
	(AW_PID_2055_DSMZTH_NO_RESET << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_64	(1)
#define AW_PID_2055_DSMZTH_64_VALUE	\
	(AW_PID_2055_DSMZTH_64 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_128	(2)
#define AW_PID_2055_DSMZTH_128_VALUE	\
	(AW_PID_2055_DSMZTH_128 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_256	(3)
#define AW_PID_2055_DSMZTH_256_VALUE	\
	(AW_PID_2055_DSMZTH_256 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_512	(4)
#define AW_PID_2055_DSMZTH_512_VALUE	\
	(AW_PID_2055_DSMZTH_512 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_1024	(5)
#define AW_PID_2055_DSMZTH_1024_VALUE	\
	(AW_PID_2055_DSMZTH_1024 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_2048	(6)
#define AW_PID_2055_DSMZTH_2048_VALUE	\
	(AW_PID_2055_DSMZTH_2048 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_4096	(7)
#define AW_PID_2055_DSMZTH_4096_VALUE	\
	(AW_PID_2055_DSMZTH_4096 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_8192	(8)
#define AW_PID_2055_DSMZTH_8192_VALUE	\
	(AW_PID_2055_DSMZTH_8192 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_16384	(9)
#define AW_PID_2055_DSMZTH_16384_VALUE	\
	(AW_PID_2055_DSMZTH_16384 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_32768	(10)
#define AW_PID_2055_DSMZTH_32768_VALUE	\
	(AW_PID_2055_DSMZTH_32768 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_65520	(11)
#define AW_PID_2055_DSMZTH_65520_VALUE	\
	(AW_PID_2055_DSMZTH_65520 << AW_PID_2055_DSMZTH_START_BIT)

#define AW_PID_2055_DSMZTH_DEFAULT_VALUE	(0)
#define AW_PID_2055_DSMZTH_DEFAULT	\
	(AW_PID_2055_DSMZTH_DEFAULT_VALUE << AW_PID_2055_DSMZTH_START_BIT)

/* default value of DACCFG7 (0x0E) */
/* #define AW_PID_2055_DACCFG7_DEFAULT		(0x5440) */

/* DACCFG8 (0x0F) detail */
/* MPD_DSMO_ZCNT bit 15:12 (DACCFG8 0x0F) */
#define AW_PID_2055_MPD_DSMO_ZCNT_START_BIT	(12)
#define AW_PID_2055_MPD_DSMO_ZCNT_BITS_LEN	(4)
#define AW_PID_2055_MPD_DSMO_ZCNT_MASK	\
	(~(((1<<AW_PID_2055_MPD_DSMO_ZCNT_BITS_LEN)-1) << AW_PID_2055_MPD_DSMO_ZCNT_START_BIT))

#define AW_PID_2055_MPD_DSMO_ZCNT_DEFAULT_VALUE	(0)
#define AW_PID_2055_MPD_DSMO_ZCNT_DEFAULT	\
	(AW_PID_2055_MPD_DSMO_ZCNT_DEFAULT_VALUE << AW_PID_2055_MPD_DSMO_ZCNT_START_BIT)

/* DSM_MPD_BYP bit 11 (DACCFG8 0x0F) */
#define AW_PID_2055_DSM_MPD_BYP_START_BIT	(11)
#define AW_PID_2055_DSM_MPD_BYP_BITS_LEN	(1)
#define AW_PID_2055_DSM_MPD_BYP_MASK	\
	(~(((1<<AW_PID_2055_DSM_MPD_BYP_BITS_LEN)-1) << AW_PID_2055_DSM_MPD_BYP_START_BIT))

#define AW_PID_2055_DSM_MPD_BYP_WORK	(0)
#define AW_PID_2055_DSM_MPD_BYP_WORK_VALUE	\
	(AW_PID_2055_DSM_MPD_BYP_WORK << AW_PID_2055_DSM_MPD_BYP_START_BIT)

#define AW_PID_2055_DSM_MPD_BYP_BYPASS	(1)
#define AW_PID_2055_DSM_MPD_BYP_BYPASS_VALUE	\
	(AW_PID_2055_DSM_MPD_BYP_BYPASS << AW_PID_2055_DSM_MPD_BYP_START_BIT)

#define AW_PID_2055_DSM_MPD_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2055_DSM_MPD_BYP_DEFAULT	\
	(AW_PID_2055_DSM_MPD_BYP_DEFAULT_VALUE << AW_PID_2055_DSM_MPD_BYP_START_BIT)

/* MPD_CZ_SEL bit 10:9 (DACCFG8 0x0F) */
#define AW_PID_2055_MPD_CZ_SEL_START_BIT	(9)
#define AW_PID_2055_MPD_CZ_SEL_BITS_LEN	(2)
#define AW_PID_2055_MPD_CZ_SEL_MASK	\
	(~(((1<<AW_PID_2055_MPD_CZ_SEL_BITS_LEN)-1) << AW_PID_2055_MPD_CZ_SEL_START_BIT))

#define AW_PID_2055_MPD_CZ_SEL_DSM_DIN	(0)
#define AW_PID_2055_MPD_CZ_SEL_DSM_DIN_VALUE	\
	(AW_PID_2055_MPD_CZ_SEL_DSM_DIN << AW_PID_2055_MPD_CZ_SEL_START_BIT)

#define AW_PID_2055_MPD_CZ_SEL_DSM_DOUT	(1)
#define AW_PID_2055_MPD_CZ_SEL_DSM_DOUT_VALUE	\
	(AW_PID_2055_MPD_CZ_SEL_DSM_DOUT << AW_PID_2055_MPD_CZ_SEL_START_BIT)

#define AW_PID_2055_MPD_CZ_SEL_DSM_QUANT	(2)
#define AW_PID_2055_MPD_CZ_SEL_DSM_QUANT_VALUE	\
	(AW_PID_2055_MPD_CZ_SEL_DSM_QUANT << AW_PID_2055_MPD_CZ_SEL_START_BIT)

#define AW_PID_2055_MPD_CZ_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2055_MPD_CZ_SEL_DEFAULT	\
	(AW_PID_2055_MPD_CZ_SEL_DEFAULT_VALUE << AW_PID_2055_MPD_CZ_SEL_START_BIT)

/* MPD_HDCCE bit 8 (DACCFG8 0x0F) */
#define AW_PID_2055_MPD_HDCCE_START_BIT	(8)
#define AW_PID_2055_MPD_HDCCE_BITS_LEN	(1)
#define AW_PID_2055_MPD_HDCCE_MASK	\
	(~(((1<<AW_PID_2055_MPD_HDCCE_BITS_LEN)-1) << AW_PID_2055_MPD_HDCCE_START_BIT))

#define AW_PID_2055_MPD_HDCCE_DISABLE	(0)
#define AW_PID_2055_MPD_HDCCE_DISABLE_VALUE	\
	(AW_PID_2055_MPD_HDCCE_DISABLE << AW_PID_2055_MPD_HDCCE_START_BIT)

#define AW_PID_2055_MPD_HDCCE_ENABLE	(1)
#define AW_PID_2055_MPD_HDCCE_ENABLE_VALUE	\
	(AW_PID_2055_MPD_HDCCE_ENABLE << AW_PID_2055_MPD_HDCCE_START_BIT)

#define AW_PID_2055_MPD_HDCCE_DEFAULT_VALUE	(0)
#define AW_PID_2055_MPD_HDCCE_DEFAULT	\
	(AW_PID_2055_MPD_HDCCE_DEFAULT_VALUE << AW_PID_2055_MPD_HDCCE_START_BIT)

/* HDCC_DBG bit 7 (DACCFG8 0x0F) */
#define AW_PID_2055_HDCC_DBG_START_BIT	(7)
#define AW_PID_2055_HDCC_DBG_BITS_LEN	(1)
#define AW_PID_2055_HDCC_DBG_MASK	\
	(~(((1<<AW_PID_2055_HDCC_DBG_BITS_LEN)-1) << AW_PID_2055_HDCC_DBG_START_BIT))

#define AW_PID_2055_HDCC_DBG_AUTOCONFIG	(0)
#define AW_PID_2055_HDCC_DBG_AUTOCONFIG_VALUE	\
	(AW_PID_2055_HDCC_DBG_AUTOCONFIG << AW_PID_2055_HDCC_DBG_START_BIT)

#define AW_PID_2055_HDCC_DBG_ALPHA_HDCC	(1)
#define AW_PID_2055_HDCC_DBG_ALPHA_HDCC_VALUE	\
	(AW_PID_2055_HDCC_DBG_ALPHA_HDCC << AW_PID_2055_HDCC_DBG_START_BIT)

#define AW_PID_2055_HDCC_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2055_HDCC_DBG_DEFAULT	\
	(AW_PID_2055_HDCC_DBG_DEFAULT_VALUE << AW_PID_2055_HDCC_DBG_START_BIT)

/* ALPHA_HDCC bit 6:4 (DACCFG8 0x0F) */
#define AW_PID_2055_ALPHA_HDCC_START_BIT	(4)
#define AW_PID_2055_ALPHA_HDCC_BITS_LEN	(3)
#define AW_PID_2055_ALPHA_HDCC_MASK	\
	(~(((1<<AW_PID_2055_ALPHA_HDCC_BITS_LEN)-1) << AW_PID_2055_ALPHA_HDCC_START_BIT))

#define AW_PID_2055_ALPHA_HDCC_DEFAULT_VALUE	(4)
#define AW_PID_2055_ALPHA_HDCC_DEFAULT	\
	(AW_PID_2055_ALPHA_HDCC_DEFAULT_VALUE << AW_PID_2055_ALPHA_HDCC_START_BIT)

/* RMS_DS bit 3:0 (DACCFG8 0x0F) */
#define AW_PID_2055_RMS_DS_START_BIT	(0)
#define AW_PID_2055_RMS_DS_BITS_LEN	(4)
#define AW_PID_2055_RMS_DS_MASK	\
	(~(((1<<AW_PID_2055_RMS_DS_BITS_LEN)-1) << AW_PID_2055_RMS_DS_START_BIT))

#define AW_PID_2055_RMS_DS_DEFAULT_VALUE	(0xA)
#define AW_PID_2055_RMS_DS_DEFAULT	\
	(AW_PID_2055_RMS_DS_DEFAULT_VALUE << AW_PID_2055_RMS_DS_START_BIT)

/* default value of DACCFG8 (0x0F) */
/* #define AW_PID_2055_DACCFG8_DEFAULT		(0x084A) */

/* PWMCTRL1 (0x10) detail */
/* PWMPSC bit 15:11 (PWMCTRL1 0x10) */
#define AW_PID_2055_PWMPSC_START_BIT	(11)
#define AW_PID_2055_PWMPSC_BITS_LEN	(5)
#define AW_PID_2055_PWMPSC_MASK	\
	(~(((1<<AW_PID_2055_PWMPSC_BITS_LEN)-1) << AW_PID_2055_PWMPSC_START_BIT))

#define AW_PID_2055_PWMPSC_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWMPSC_DEFAULT	\
	(AW_PID_2055_PWMPSC_DEFAULT_VALUE << AW_PID_2055_PWMPSC_START_BIT)

/* PWMSH bit 10 (PWMCTRL1 0x10) */
#define AW_PID_2055_PWMSH_START_BIT	(10)
#define AW_PID_2055_PWMSH_BITS_LEN	(1)
#define AW_PID_2055_PWMSH_MASK	\
	(~(((1<<AW_PID_2055_PWMSH_BITS_LEN)-1) << AW_PID_2055_PWMSH_START_BIT))

#define AW_PID_2055_PWMSH_SAWTOOTH	(0)
#define AW_PID_2055_PWMSH_SAWTOOTH_VALUE	\
	(AW_PID_2055_PWMSH_SAWTOOTH << AW_PID_2055_PWMSH_START_BIT)

#define AW_PID_2055_PWMSH_TRIANGLE	(1)
#define AW_PID_2055_PWMSH_TRIANGLE_VALUE	\
	(AW_PID_2055_PWMSH_TRIANGLE << AW_PID_2055_PWMSH_START_BIT)

#define AW_PID_2055_PWMSH_DEFAULT_VALUE	(1)
#define AW_PID_2055_PWMSH_DEFAULT	\
	(AW_PID_2055_PWMSH_DEFAULT_VALUE << AW_PID_2055_PWMSH_START_BIT)

/* PWMRE bit 9 (PWMCTRL1 0x10) */
#define AW_PID_2055_PWMRE_START_BIT	(9)
#define AW_PID_2055_PWMRE_BITS_LEN	(1)
#define AW_PID_2055_PWMRE_MASK	\
	(~(((1<<AW_PID_2055_PWMRE_BITS_LEN)-1) << AW_PID_2055_PWMRE_START_BIT))

#define AW_PID_2055_PWMRE_7BIT	(0)
#define AW_PID_2055_PWMRE_7BIT_VALUE	\
	(AW_PID_2055_PWMRE_7BIT << AW_PID_2055_PWMRE_START_BIT)

#define AW_PID_2055_PWMRE_8BIT	(1)
#define AW_PID_2055_PWMRE_8BIT_VALUE	\
	(AW_PID_2055_PWMRE_8BIT << AW_PID_2055_PWMRE_START_BIT)

#define AW_PID_2055_PWMRE_DEFAULT_VALUE	(1)
#define AW_PID_2055_PWMRE_DEFAULT	\
	(AW_PID_2055_PWMRE_DEFAULT_VALUE << AW_PID_2055_PWMRE_START_BIT)

/* PWM_DEM bit 8 (PWMCTRL1 0x10) */
#define AW_PID_2055_PWM_DEM_START_BIT	(8)
#define AW_PID_2055_PWM_DEM_BITS_LEN	(1)
#define AW_PID_2055_PWM_DEM_MASK	\
	(~(((1<<AW_PID_2055_PWM_DEM_BITS_LEN)-1) << AW_PID_2055_PWM_DEM_START_BIT))

#define AW_PID_2055_PWM_DEM_DISABLE	(0)
#define AW_PID_2055_PWM_DEM_DISABLE_VALUE	\
	(AW_PID_2055_PWM_DEM_DISABLE << AW_PID_2055_PWM_DEM_START_BIT)

#define AW_PID_2055_PWM_DEM_ENABLE	(1)
#define AW_PID_2055_PWM_DEM_ENABLE_VALUE	\
	(AW_PID_2055_PWM_DEM_ENABLE << AW_PID_2055_PWM_DEM_START_BIT)

#define AW_PID_2055_PWM_DEM_DEFAULT_VALUE	(1)
#define AW_PID_2055_PWM_DEM_DEFAULT	\
	(AW_PID_2055_PWM_DEM_DEFAULT_VALUE << AW_PID_2055_PWM_DEM_START_BIT)

/* PWMDELA bit 7:4 (PWMCTRL1 0x10) */
#define AW_PID_2055_PWMDELA_START_BIT	(4)
#define AW_PID_2055_PWMDELA_BITS_LEN	(4)
#define AW_PID_2055_PWMDELA_MASK	\
	(~(((1<<AW_PID_2055_PWMDELA_BITS_LEN)-1) << AW_PID_2055_PWMDELA_START_BIT))

#define AW_PID_2055_PWMDELA_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWMDELA_DEFAULT	\
	(AW_PID_2055_PWMDELA_DEFAULT_VALUE << AW_PID_2055_PWMDELA_START_BIT)

/* PWMDELB bit 3:0 (PWMCTRL1 0x10) */
#define AW_PID_2055_PWMDELB_START_BIT	(0)
#define AW_PID_2055_PWMDELB_BITS_LEN	(4)
#define AW_PID_2055_PWMDELB_MASK	\
	(~(((1<<AW_PID_2055_PWMDELB_BITS_LEN)-1) << AW_PID_2055_PWMDELB_START_BIT))

#define AW_PID_2055_PWMDELB_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWMDELB_DEFAULT	\
	(AW_PID_2055_PWMDELB_DEFAULT_VALUE << AW_PID_2055_PWMDELB_START_BIT)

/* default value of PWMCTRL1 (0x10) */
/* #define AW_PID_2055_PWMCTRL1_DEFAULT		(0x0700) */

/* PWMCTRL2 (0x11) detail */
/* SPKGAIN_FDLY bit 15:8 (PWMCTRL2 0x11) */
#define AW_PID_2055_SPKGAIN_FDLY_START_BIT	(8)
#define AW_PID_2055_SPKGAIN_FDLY_BITS_LEN	(8)
#define AW_PID_2055_SPKGAIN_FDLY_MASK	\
	(~(((1<<AW_PID_2055_SPKGAIN_FDLY_BITS_LEN)-1) << AW_PID_2055_SPKGAIN_FDLY_START_BIT))

#define AW_PID_2055_SPKGAIN_FDLY_DEFAULT_VALUE	(0)
#define AW_PID_2055_SPKGAIN_FDLY_DEFAULT	\
	(AW_PID_2055_SPKGAIN_FDLY_DEFAULT_VALUE << AW_PID_2055_SPKGAIN_FDLY_START_BIT)

/* SPKGAIN_IDLY bit 7:4 (PWMCTRL2 0x11) */
#define AW_PID_2055_SPKGAIN_IDLY_START_BIT	(4)
#define AW_PID_2055_SPKGAIN_IDLY_BITS_LEN	(4)
#define AW_PID_2055_SPKGAIN_IDLY_MASK	\
	(~(((1<<AW_PID_2055_SPKGAIN_IDLY_BITS_LEN)-1) << AW_PID_2055_SPKGAIN_IDLY_START_BIT))

#define AW_PID_2055_SPKGAIN_IDLY_DEFAULT_VALUE	(1)
#define AW_PID_2055_SPKGAIN_IDLY_DEFAULT	\
	(AW_PID_2055_SPKGAIN_IDLY_DEFAULT_VALUE << AW_PID_2055_SPKGAIN_IDLY_START_BIT)

/* SPKGAIN_DLY_BYP bit 0 (PWMCTRL2 0x11) */
#define AW_PID_2055_SPKGAIN_DLY_BYP_START_BIT	(0)
#define AW_PID_2055_SPKGAIN_DLY_BYP_BITS_LEN	(1)
#define AW_PID_2055_SPKGAIN_DLY_BYP_MASK	\
	(~(((1<<AW_PID_2055_SPKGAIN_DLY_BYP_BITS_LEN)-1) << AW_PID_2055_SPKGAIN_DLY_BYP_START_BIT))

#define AW_PID_2055_SPKGAIN_DLY_BYP_WORK	(0)
#define AW_PID_2055_SPKGAIN_DLY_BYP_WORK_VALUE	\
	(AW_PID_2055_SPKGAIN_DLY_BYP_WORK << AW_PID_2055_SPKGAIN_DLY_BYP_START_BIT)

#define AW_PID_2055_SPKGAIN_DLY_BYP_BYPASS	(1)
#define AW_PID_2055_SPKGAIN_DLY_BYP_BYPASS_VALUE	\
	(AW_PID_2055_SPKGAIN_DLY_BYP_BYPASS << AW_PID_2055_SPKGAIN_DLY_BYP_START_BIT)

#define AW_PID_2055_SPKGAIN_DLY_BYP_DEFAULT_VALUE	(1)
#define AW_PID_2055_SPKGAIN_DLY_BYP_DEFAULT	\
	(AW_PID_2055_SPKGAIN_DLY_BYP_DEFAULT_VALUE << AW_PID_2055_SPKGAIN_DLY_BYP_START_BIT)

/* default value of PWMCTRL2 (0x11) */
/* #define AW_PID_2055_PWMCTRL2_DEFAULT		(0x0011) */

/* PWMCTRL3 (0x12) detail */
/* MPD_DSMO_ZCNT_EXT bit 15:12 (PWMCTRL3 0x12) */
#define AW_PID_2055_MPD_DSMO_ZCNT_EXT_START_BIT	(12)
#define AW_PID_2055_MPD_DSMO_ZCNT_EXT_BITS_LEN	(4)
#define AW_PID_2055_MPD_DSMO_ZCNT_EXT_MASK	\
	(~(((1<<AW_PID_2055_MPD_DSMO_ZCNT_EXT_BITS_LEN)-1) << AW_PID_2055_MPD_DSMO_ZCNT_EXT_START_BIT))

#define AW_PID_2055_MPD_DSMO_ZCNT_EXT_DEFAULT_VALUE	(0)
#define AW_PID_2055_MPD_DSMO_ZCNT_EXT_DEFAULT	\
	(AW_PID_2055_MPD_DSMO_ZCNT_EXT_DEFAULT_VALUE << AW_PID_2055_MPD_DSMO_ZCNT_EXT_START_BIT)

/* MPD_DSM_CZ_THD bit 11:8 (PWMCTRL3 0x12) */
#define AW_PID_2055_MPD_DSM_CZ_THD_START_BIT	(8)
#define AW_PID_2055_MPD_DSM_CZ_THD_BITS_LEN	(4)
#define AW_PID_2055_MPD_DSM_CZ_THD_MASK	\
	(~(((1<<AW_PID_2055_MPD_DSM_CZ_THD_BITS_LEN)-1) << AW_PID_2055_MPD_DSM_CZ_THD_START_BIT))

#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_114DB	(0)
#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_114DB_VALUE	\
	(AW_PID_2055_MPD_DSM_CZ_THD_MINUS_114DB << AW_PID_2055_MPD_DSM_CZ_THD_START_BIT)

#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_108DB	(1)
#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_108DB_VALUE	\
	(AW_PID_2055_MPD_DSM_CZ_THD_MINUS_108DB << AW_PID_2055_MPD_DSM_CZ_THD_START_BIT)

#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_102DB	(2)
#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_102DB_VALUE	\
	(AW_PID_2055_MPD_DSM_CZ_THD_MINUS_102DB << AW_PID_2055_MPD_DSM_CZ_THD_START_BIT)

#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_96DB	(3)
#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_96DB_VALUE	\
	(AW_PID_2055_MPD_DSM_CZ_THD_MINUS_96DB << AW_PID_2055_MPD_DSM_CZ_THD_START_BIT)

#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_24DB	(15)
#define AW_PID_2055_MPD_DSM_CZ_THD_MINUS_24DB_VALUE	\
	(AW_PID_2055_MPD_DSM_CZ_THD_MINUS_24DB << AW_PID_2055_MPD_DSM_CZ_THD_START_BIT)

#define AW_PID_2055_MPD_DSM_CZ_THD_DEFAULT_VALUE	(0)
#define AW_PID_2055_MPD_DSM_CZ_THD_DEFAULT	\
	(AW_PID_2055_MPD_DSM_CZ_THD_DEFAULT_VALUE << AW_PID_2055_MPD_DSM_CZ_THD_START_BIT)

/* DSM_X2_SEL bit 7 (PWMCTRL3 0x12) */
#define AW_PID_2055_DSM_X2_SEL_START_BIT	(7)
#define AW_PID_2055_DSM_X2_SEL_BITS_LEN	(1)
#define AW_PID_2055_DSM_X2_SEL_MASK	\
	(~(((1<<AW_PID_2055_DSM_X2_SEL_BITS_LEN)-1) << AW_PID_2055_DSM_X2_SEL_START_BIT))

#define AW_PID_2055_DSM_X2_SEL_DIN	(0)
#define AW_PID_2055_DSM_X2_SEL_DIN_VALUE	\
	(AW_PID_2055_DSM_X2_SEL_DIN << AW_PID_2055_DSM_X2_SEL_START_BIT)

#define AW_PID_2055_DSM_X2_SEL_QUANT	(1)
#define AW_PID_2055_DSM_X2_SEL_QUANT_VALUE	\
	(AW_PID_2055_DSM_X2_SEL_QUANT << AW_PID_2055_DSM_X2_SEL_START_BIT)

#define AW_PID_2055_DSM_X2_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2055_DSM_X2_SEL_DEFAULT	\
	(AW_PID_2055_DSM_X2_SEL_DEFAULT_VALUE << AW_PID_2055_DSM_X2_SEL_START_BIT)

/* DEM_DLY bit 4:0 (PWMCTRL3 0x12) */
#define AW_PID_2055_DEM_DLY_START_BIT	(0)
#define AW_PID_2055_DEM_DLY_BITS_LEN	(5)
#define AW_PID_2055_DEM_DLY_MASK	\
	(~(((1<<AW_PID_2055_DEM_DLY_BITS_LEN)-1) << AW_PID_2055_DEM_DLY_START_BIT))

#define AW_PID_2055_DEM_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2055_DEM_DLY_DEFAULT	\
	(AW_PID_2055_DEM_DLY_DEFAULT_VALUE << AW_PID_2055_DEM_DLY_START_BIT)

/* default value of PWMCTRL3 (0x12) */
/* #define AW_PID_2055_PWMCTRL3_DEFAULT		(0x0000) */

/* I2SCFG1 (0x13) detail */
/* RX_FLS bit 15 (I2SCFG1 0x13) */
#define AW_PID_2055_RX_FLS_START_BIT	(15)
#define AW_PID_2055_RX_FLS_BITS_LEN	(1)
#define AW_PID_2055_RX_FLS_MASK	\
	(~(((1<<AW_PID_2055_RX_FLS_BITS_LEN)-1) << AW_PID_2055_RX_FLS_START_BIT))

#define AW_PID_2055_RX_FLS_NORMAL	(0)
#define AW_PID_2055_RX_FLS_NORMAL_VALUE	\
	(AW_PID_2055_RX_FLS_NORMAL << AW_PID_2055_RX_FLS_START_BIT)

#define AW_PID_2055_RX_FLS_FLUSH	(1)
#define AW_PID_2055_RX_FLS_FLUSH_VALUE	\
	(AW_PID_2055_RX_FLS_FLUSH << AW_PID_2055_RX_FLS_START_BIT)

#define AW_PID_2055_RX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2055_RX_FLS_DEFAULT	\
	(AW_PID_2055_RX_FLS_DEFAULT_VALUE << AW_PID_2055_RX_FLS_START_BIT)

/* RX_THRS bit 13:12 (I2SCFG1 0x13) */
#define AW_PID_2055_RX_THRS_START_BIT	(12)
#define AW_PID_2055_RX_THRS_BITS_LEN	(2)
#define AW_PID_2055_RX_THRS_MASK	\
	(~(((1<<AW_PID_2055_RX_THRS_BITS_LEN)-1) << AW_PID_2055_RX_THRS_START_BIT))

#define AW_PID_2055_RX_THRS_0	(0)
#define AW_PID_2055_RX_THRS_0_VALUE	\
	(AW_PID_2055_RX_THRS_0 << AW_PID_2055_RX_THRS_START_BIT)

#define AW_PID_2055_RX_THRS_1	(1)
#define AW_PID_2055_RX_THRS_1_VALUE	\
	(AW_PID_2055_RX_THRS_1 << AW_PID_2055_RX_THRS_START_BIT)

#define AW_PID_2055_RX_THRS_2	(2)
#define AW_PID_2055_RX_THRS_2_VALUE	\
	(AW_PID_2055_RX_THRS_2 << AW_PID_2055_RX_THRS_START_BIT)

#define AW_PID_2055_RX_THRS_3	(3)
#define AW_PID_2055_RX_THRS_3_VALUE	\
	(AW_PID_2055_RX_THRS_3 << AW_PID_2055_RX_THRS_START_BIT)

#define AW_PID_2055_RX_THRS_DEFAULT_VALUE	(2)
#define AW_PID_2055_RX_THRS_DEFAULT	\
	(AW_PID_2055_RX_THRS_DEFAULT_VALUE << AW_PID_2055_RX_THRS_START_BIT)

/* TX_FLS bit 11 (I2SCFG1 0x13) */
#define AW_PID_2055_TX_FLS_START_BIT	(11)
#define AW_PID_2055_TX_FLS_BITS_LEN	(1)
#define AW_PID_2055_TX_FLS_MASK	\
	(~(((1<<AW_PID_2055_TX_FLS_BITS_LEN)-1) << AW_PID_2055_TX_FLS_START_BIT))

#define AW_PID_2055_TX_FLS_NORMAL	(0)
#define AW_PID_2055_TX_FLS_NORMAL_VALUE	\
	(AW_PID_2055_TX_FLS_NORMAL << AW_PID_2055_TX_FLS_START_BIT)

#define AW_PID_2055_TX_FLS_FLUSH	(1)
#define AW_PID_2055_TX_FLS_FLUSH_VALUE	\
	(AW_PID_2055_TX_FLS_FLUSH << AW_PID_2055_TX_FLS_START_BIT)

#define AW_PID_2055_TX_FLS_DEFAULT_VALUE	(0)
#define AW_PID_2055_TX_FLS_DEFAULT	\
	(AW_PID_2055_TX_FLS_DEFAULT_VALUE << AW_PID_2055_TX_FLS_START_BIT)

/* TX_THRS bit 9:8 (I2SCFG1 0x13) */
#define AW_PID_2055_TX_THRS_START_BIT	(8)
#define AW_PID_2055_TX_THRS_BITS_LEN	(2)
#define AW_PID_2055_TX_THRS_MASK	\
	(~(((1<<AW_PID_2055_TX_THRS_BITS_LEN)-1) << AW_PID_2055_TX_THRS_START_BIT))

#define AW_PID_2055_TX_THRS_0	(0)
#define AW_PID_2055_TX_THRS_0_VALUE	\
	(AW_PID_2055_TX_THRS_0 << AW_PID_2055_TX_THRS_START_BIT)

#define AW_PID_2055_TX_THRS_1	(1)
#define AW_PID_2055_TX_THRS_1_VALUE	\
	(AW_PID_2055_TX_THRS_1 << AW_PID_2055_TX_THRS_START_BIT)

#define AW_PID_2055_TX_THRS_2	(2)
#define AW_PID_2055_TX_THRS_2_VALUE	\
	(AW_PID_2055_TX_THRS_2 << AW_PID_2055_TX_THRS_START_BIT)

#define AW_PID_2055_TX_THRS_3	(3)
#define AW_PID_2055_TX_THRS_3_VALUE	\
	(AW_PID_2055_TX_THRS_3 << AW_PID_2055_TX_THRS_START_BIT)

#define AW_PID_2055_TX_THRS_DEFAULT_VALUE	(1)
#define AW_PID_2055_TX_THRS_DEFAULT	\
	(AW_PID_2055_TX_THRS_DEFAULT_VALUE << AW_PID_2055_TX_THRS_START_BIT)

/* LPBK bit 5:4 (I2SCFG1 0x13) */
#define AW_PID_2055_LPBK_START_BIT	(4)
#define AW_PID_2055_LPBK_BITS_LEN	(2)
#define AW_PID_2055_LPBK_MASK	\
	(~(((1<<AW_PID_2055_LPBK_BITS_LEN)-1) << AW_PID_2055_LPBK_START_BIT))

#define AW_PID_2055_LPBK_DISABLE	(0)
#define AW_PID_2055_LPBK_DISABLE_VALUE	\
	(AW_PID_2055_LPBK_DISABLE << AW_PID_2055_LPBK_START_BIT)

#define AW_PID_2055_LPBK_FARMINUS_BACK	(1)
#define AW_PID_2055_LPBK_FARMINUS_BACK_VALUE	\
	(AW_PID_2055_LPBK_FARMINUS_BACK << AW_PID_2055_LPBK_START_BIT)

#define AW_PID_2055_LPBK_NEARMINUS_BACK	(2)
#define AW_PID_2055_LPBK_NEARMINUS_BACK_VALUE	\
	(AW_PID_2055_LPBK_NEARMINUS_BACK << AW_PID_2055_LPBK_START_BIT)

#define AW_PID_2055_LPBK_RESERVED	(3)
#define AW_PID_2055_LPBK_RESERVED_VALUE	\
	(AW_PID_2055_LPBK_RESERVED << AW_PID_2055_LPBK_START_BIT)

#define AW_PID_2055_LPBK_DEFAULT_VALUE	(0)
#define AW_PID_2055_LPBK_DEFAULT	\
	(AW_PID_2055_LPBK_DEFAULT_VALUE << AW_PID_2055_LPBK_START_BIT)

/* INPLEV bit 2 (I2SCFG1 0x13) */
#define AW_PID_2055_INPLEV_START_BIT	(2)
#define AW_PID_2055_INPLEV_BITS_LEN	(1)
#define AW_PID_2055_INPLEV_MASK	\
	(~(((1<<AW_PID_2055_INPLEV_BITS_LEN)-1) << AW_PID_2055_INPLEV_START_BIT))

#define AW_PID_2055_INPLEV_NOT_ATTENUATED	(0)
#define AW_PID_2055_INPLEV_NOT_ATTENUATED_VALUE	\
	(AW_PID_2055_INPLEV_NOT_ATTENUATED << AW_PID_2055_INPLEV_START_BIT)

#define AW_PID_2055_INPLEV_ATTENUATED	(1)
#define AW_PID_2055_INPLEV_ATTENUATED_VALUE	\
	(AW_PID_2055_INPLEV_ATTENUATED << AW_PID_2055_INPLEV_START_BIT)

#define AW_PID_2055_INPLEV_DEFAULT_VALUE	(0)
#define AW_PID_2055_INPLEV_DEFAULT	\
	(AW_PID_2055_INPLEV_DEFAULT_VALUE << AW_PID_2055_INPLEV_START_BIT)

/* TX_EDGE bit 1 (I2SCFG1 0x13) */
#define AW_PID_2055_TX_EDGE_START_BIT	(1)
#define AW_PID_2055_TX_EDGE_BITS_LEN	(1)
#define AW_PID_2055_TX_EDGE_MASK	\
	(~(((1<<AW_PID_2055_TX_EDGE_BITS_LEN)-1) << AW_PID_2055_TX_EDGE_START_BIT))

#define AW_PID_2055_TX_EDGE_NEGEDGE	(0)
#define AW_PID_2055_TX_EDGE_NEGEDGE_VALUE	\
	(AW_PID_2055_TX_EDGE_NEGEDGE << AW_PID_2055_TX_EDGE_START_BIT)

#define AW_PID_2055_TX_EDGE_POSEDGE	(1)
#define AW_PID_2055_TX_EDGE_POSEDGE_VALUE	\
	(AW_PID_2055_TX_EDGE_POSEDGE << AW_PID_2055_TX_EDGE_START_BIT)

#define AW_PID_2055_TX_EDGE_DEFAULT_VALUE	(0)
#define AW_PID_2055_TX_EDGE_DEFAULT	\
	(AW_PID_2055_TX_EDGE_DEFAULT_VALUE << AW_PID_2055_TX_EDGE_START_BIT)

/* VDSEL bit 0 (I2SCFG1 0x13) */
#define AW_PID_2055_VDSEL_START_BIT	(0)
#define AW_PID_2055_VDSEL_BITS_LEN	(1)
#define AW_PID_2055_VDSEL_MASK	\
	(~(((1<<AW_PID_2055_VDSEL_BITS_LEN)-1) << AW_PID_2055_VDSEL_START_BIT))

#define AW_PID_2055_VDSEL_DAC	(0)
#define AW_PID_2055_VDSEL_DAC_VALUE	\
	(AW_PID_2055_VDSEL_DAC << AW_PID_2055_VDSEL_START_BIT)

#define AW_PID_2055_VDSEL_VSENSE	(1)
#define AW_PID_2055_VDSEL_VSENSE_VALUE	\
	(AW_PID_2055_VDSEL_VSENSE << AW_PID_2055_VDSEL_START_BIT)

#define AW_PID_2055_VDSEL_DEFAULT_VALUE	(1)
#define AW_PID_2055_VDSEL_DEFAULT	\
	(AW_PID_2055_VDSEL_DEFAULT_VALUE << AW_PID_2055_VDSEL_START_BIT)

/* default value of I2SCFG1 (0x13) */
/* #define AW_PID_2055_I2SCFG1_DEFAULT		(0x2101) */

/* DBGCTRL (0x14) detail */
/* LDO_SD bit 15 (DBGCTRL 0x14) */
#define AW_PID_2055_LDO_SD_START_BIT	(15)
#define AW_PID_2055_LDO_SD_BITS_LEN	(1)
#define AW_PID_2055_LDO_SD_MASK	\
	(~(((1<<AW_PID_2055_LDO_SD_BITS_LEN)-1) << AW_PID_2055_LDO_SD_START_BIT))

#define AW_PID_2055_LDO_SD_NORMAL	(0)
#define AW_PID_2055_LDO_SD_NORMAL_VALUE	\
	(AW_PID_2055_LDO_SD_NORMAL << AW_PID_2055_LDO_SD_START_BIT)

#define AW_PID_2055_LDO_SD_STANDBY	(1)
#define AW_PID_2055_LDO_SD_STANDBY_VALUE	\
	(AW_PID_2055_LDO_SD_STANDBY << AW_PID_2055_LDO_SD_START_BIT)

#define AW_PID_2055_LDO_SD_DEFAULT_VALUE	(1)
#define AW_PID_2055_LDO_SD_DEFAULT	\
	(AW_PID_2055_LDO_SD_DEFAULT_VALUE << AW_PID_2055_LDO_SD_START_BIT)

/* DITHER_EN bit 14 (DBGCTRL 0x14) */
#define AW_PID_2055_DITHER_EN_START_BIT	(14)
#define AW_PID_2055_DITHER_EN_BITS_LEN	(1)
#define AW_PID_2055_DITHER_EN_MASK	\
	(~(((1<<AW_PID_2055_DITHER_EN_BITS_LEN)-1) << AW_PID_2055_DITHER_EN_START_BIT))

#define AW_PID_2055_DITHER_EN_DISABLE	(0)
#define AW_PID_2055_DITHER_EN_DISABLE_VALUE	\
	(AW_PID_2055_DITHER_EN_DISABLE << AW_PID_2055_DITHER_EN_START_BIT)

#define AW_PID_2055_DITHER_EN_ENABLE	(1)
#define AW_PID_2055_DITHER_EN_ENABLE_VALUE	\
	(AW_PID_2055_DITHER_EN_ENABLE << AW_PID_2055_DITHER_EN_START_BIT)

#define AW_PID_2055_DITHER_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_DITHER_EN_DEFAULT	\
	(AW_PID_2055_DITHER_EN_DEFAULT_VALUE << AW_PID_2055_DITHER_EN_START_BIT)

/* PWM_TRI_EN bit 13 (DBGCTRL 0x14) */
#define AW_PID_2055_PWM_TRI_EN_START_BIT	(13)
#define AW_PID_2055_PWM_TRI_EN_BITS_LEN	(1)
#define AW_PID_2055_PWM_TRI_EN_MASK	\
	(~(((1<<AW_PID_2055_PWM_TRI_EN_BITS_LEN)-1) << AW_PID_2055_PWM_TRI_EN_START_BIT))

#define AW_PID_2055_PWM_TRI_EN_DISABLE	(0)
#define AW_PID_2055_PWM_TRI_EN_DISABLE_VALUE	\
	(AW_PID_2055_PWM_TRI_EN_DISABLE << AW_PID_2055_PWM_TRI_EN_START_BIT)

#define AW_PID_2055_PWM_TRI_EN_ENABLE	(1)
#define AW_PID_2055_PWM_TRI_EN_ENABLE_VALUE	\
	(AW_PID_2055_PWM_TRI_EN_ENABLE << AW_PID_2055_PWM_TRI_EN_START_BIT)

#define AW_PID_2055_PWM_TRI_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWM_TRI_EN_DEFAULT	\
	(AW_PID_2055_PWM_TRI_EN_DEFAULT_VALUE << AW_PID_2055_PWM_TRI_EN_START_BIT)

/* EF_DBMD bit 12 (DBGCTRL 0x14) */
#define AW_PID_2055_EF_DBMD_START_BIT	(12)
#define AW_PID_2055_EF_DBMD_BITS_LEN	(1)
#define AW_PID_2055_EF_DBMD_MASK	\
	(~(((1<<AW_PID_2055_EF_DBMD_BITS_LEN)-1) << AW_PID_2055_EF_DBMD_START_BIT))

#define AW_PID_2055_EF_DBMD_AND	(0)
#define AW_PID_2055_EF_DBMD_AND_VALUE	\
	(AW_PID_2055_EF_DBMD_AND << AW_PID_2055_EF_DBMD_START_BIT)

#define AW_PID_2055_EF_DBMD_OR	(1)
#define AW_PID_2055_EF_DBMD_OR_VALUE	\
	(AW_PID_2055_EF_DBMD_OR << AW_PID_2055_EF_DBMD_START_BIT)

#define AW_PID_2055_EF_DBMD_DEFAULT_VALUE	(1)
#define AW_PID_2055_EF_DBMD_DEFAULT	\
	(AW_PID_2055_EF_DBMD_DEFAULT_VALUE << AW_PID_2055_EF_DBMD_START_BIT)

/* DISNCKRST bit 11 (DBGCTRL 0x14) */
#define AW_PID_2055_DISNCKRST_START_BIT	(11)
#define AW_PID_2055_DISNCKRST_BITS_LEN	(1)
#define AW_PID_2055_DISNCKRST_MASK	\
	(~(((1<<AW_PID_2055_DISNCKRST_BITS_LEN)-1) << AW_PID_2055_DISNCKRST_START_BIT))

#define AW_PID_2055_DISNCKRST_AUTO_RESET	(0)
#define AW_PID_2055_DISNCKRST_AUTO_RESET_VALUE	\
	(AW_PID_2055_DISNCKRST_AUTO_RESET << AW_PID_2055_DISNCKRST_START_BIT)

#define AW_PID_2055_DISNCKRST_NO_RESET	(1)
#define AW_PID_2055_DISNCKRST_NO_RESET_VALUE	\
	(AW_PID_2055_DISNCKRST_NO_RESET << AW_PID_2055_DISNCKRST_START_BIT)

#define AW_PID_2055_DISNCKRST_DEFAULT_VALUE	(0)
#define AW_PID_2055_DISNCKRST_DEFAULT	\
	(AW_PID_2055_DISNCKRST_DEFAULT_VALUE << AW_PID_2055_DISNCKRST_START_BIT)

/* DISPLLRST bit 10 (DBGCTRL 0x14) */
#define AW_PID_2055_DISPLLRST_START_BIT	(10)
#define AW_PID_2055_DISPLLRST_BITS_LEN	(1)
#define AW_PID_2055_DISPLLRST_MASK	\
	(~(((1<<AW_PID_2055_DISPLLRST_BITS_LEN)-1) << AW_PID_2055_DISPLLRST_START_BIT))

#define AW_PID_2055_DISPLLRST_AUTO_RESET	(0)
#define AW_PID_2055_DISPLLRST_AUTO_RESET_VALUE	\
	(AW_PID_2055_DISPLLRST_AUTO_RESET << AW_PID_2055_DISPLLRST_START_BIT)

#define AW_PID_2055_DISPLLRST_NO_RESET	(1)
#define AW_PID_2055_DISPLLRST_NO_RESET_VALUE	\
	(AW_PID_2055_DISPLLRST_NO_RESET << AW_PID_2055_DISPLLRST_START_BIT)

#define AW_PID_2055_DISPLLRST_DEFAULT_VALUE	(0)
#define AW_PID_2055_DISPLLRST_DEFAULT	\
	(AW_PID_2055_DISPLLRST_DEFAULT_VALUE << AW_PID_2055_DISPLLRST_START_BIT)

/* CLKMD bit 9 (DBGCTRL 0x14) */
#define AW_PID_2055_CLKMD_START_BIT	(9)
#define AW_PID_2055_CLKMD_BITS_LEN	(1)
#define AW_PID_2055_CLKMD_MASK	\
	(~(((1<<AW_PID_2055_CLKMD_BITS_LEN)-1) << AW_PID_2055_CLKMD_START_BIT))

#define AW_PID_2055_CLKMD_98MHZ	(0)
#define AW_PID_2055_CLKMD_98MHZ_VALUE	\
	(AW_PID_2055_CLKMD_98MHZ << AW_PID_2055_CLKMD_START_BIT)

#define AW_PID_2055_CLKMD_49MHZ	(1)
#define AW_PID_2055_CLKMD_49MHZ_VALUE	\
	(AW_PID_2055_CLKMD_49MHZ << AW_PID_2055_CLKMD_START_BIT)

#define AW_PID_2055_CLKMD_DEFAULT_VALUE	(0)
#define AW_PID_2055_CLKMD_DEFAULT	\
	(AW_PID_2055_CLKMD_DEFAULT_VALUE << AW_PID_2055_CLKMD_START_BIT)

/* NAMUTE bit 8 (DBGCTRL 0x14) */
#define AW_PID_2055_NAMUTE_START_BIT	(8)
#define AW_PID_2055_NAMUTE_BITS_LEN	(1)
#define AW_PID_2055_NAMUTE_MASK	\
	(~(((1<<AW_PID_2055_NAMUTE_BITS_LEN)-1) << AW_PID_2055_NAMUTE_START_BIT))

#define AW_PID_2055_NAMUTE_AUTO_MUTE	(0)
#define AW_PID_2055_NAMUTE_AUTO_MUTE_VALUE	\
	(AW_PID_2055_NAMUTE_AUTO_MUTE << AW_PID_2055_NAMUTE_START_BIT)

#define AW_PID_2055_NAMUTE_NO_MUTE	(1)
#define AW_PID_2055_NAMUTE_NO_MUTE_VALUE	\
	(AW_PID_2055_NAMUTE_NO_MUTE << AW_PID_2055_NAMUTE_START_BIT)

#define AW_PID_2055_NAMUTE_DEFAULT_VALUE	(0)
#define AW_PID_2055_NAMUTE_DEFAULT	\
	(AW_PID_2055_NAMUTE_DEFAULT_VALUE << AW_PID_2055_NAMUTE_START_BIT)

/* BSTPD bit 7 (DBGCTRL 0x14) */
#define AW_PID_2055_BSTPD_START_BIT	(7)
#define AW_PID_2055_BSTPD_BITS_LEN	(1)
#define AW_PID_2055_BSTPD_MASK	\
	(~(((1<<AW_PID_2055_BSTPD_BITS_LEN)-1) << AW_PID_2055_BSTPD_START_BIT))

#define AW_PID_2055_BSTPD_WORKING	(0)
#define AW_PID_2055_BSTPD_WORKING_VALUE	\
	(AW_PID_2055_BSTPD_WORKING << AW_PID_2055_BSTPD_START_BIT)

#define AW_PID_2055_BSTPD_POWER_DOWN	(1)
#define AW_PID_2055_BSTPD_POWER_DOWN_VALUE	\
	(AW_PID_2055_BSTPD_POWER_DOWN << AW_PID_2055_BSTPD_START_BIT)

#define AW_PID_2055_BSTPD_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTPD_DEFAULT	\
	(AW_PID_2055_BSTPD_DEFAULT_VALUE << AW_PID_2055_BSTPD_START_BIT)

/* CDAPD bit 6 (DBGCTRL 0x14) */
#define AW_PID_2055_CDAPD_START_BIT	(6)
#define AW_PID_2055_CDAPD_BITS_LEN	(1)
#define AW_PID_2055_CDAPD_MASK	\
	(~(((1<<AW_PID_2055_CDAPD_BITS_LEN)-1) << AW_PID_2055_CDAPD_START_BIT))

#define AW_PID_2055_CDAPD_WORKING	(0)
#define AW_PID_2055_CDAPD_WORKING_VALUE	\
	(AW_PID_2055_CDAPD_WORKING << AW_PID_2055_CDAPD_START_BIT)

#define AW_PID_2055_CDAPD_POWER_DOWN	(1)
#define AW_PID_2055_CDAPD_POWER_DOWN_VALUE	\
	(AW_PID_2055_CDAPD_POWER_DOWN << AW_PID_2055_CDAPD_START_BIT)

#define AW_PID_2055_CDAPD_DEFAULT_VALUE	(0)
#define AW_PID_2055_CDAPD_DEFAULT	\
	(AW_PID_2055_CDAPD_DEFAULT_VALUE << AW_PID_2055_CDAPD_START_BIT)

/* I2SRST bit 5 (DBGCTRL 0x14) */
#define AW_PID_2055_I2SRST_START_BIT	(5)
#define AW_PID_2055_I2SRST_BITS_LEN	(1)
#define AW_PID_2055_I2SRST_MASK	\
	(~(((1<<AW_PID_2055_I2SRST_BITS_LEN)-1) << AW_PID_2055_I2SRST_START_BIT))

#define AW_PID_2055_I2SRST_WORKING	(0)
#define AW_PID_2055_I2SRST_WORKING_VALUE	\
	(AW_PID_2055_I2SRST_WORKING << AW_PID_2055_I2SRST_START_BIT)

#define AW_PID_2055_I2SRST_RESET	(1)
#define AW_PID_2055_I2SRST_RESET_VALUE	\
	(AW_PID_2055_I2SRST_RESET << AW_PID_2055_I2SRST_START_BIT)

#define AW_PID_2055_I2SRST_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2SRST_DEFAULT	\
	(AW_PID_2055_I2SRST_DEFAULT_VALUE << AW_PID_2055_I2SRST_START_BIT)

/* SYSRST bit 4 (DBGCTRL 0x14) */
#define AW_PID_2055_SYSRST_START_BIT	(4)
#define AW_PID_2055_SYSRST_BITS_LEN	(1)
#define AW_PID_2055_SYSRST_MASK	\
	(~(((1<<AW_PID_2055_SYSRST_BITS_LEN)-1) << AW_PID_2055_SYSRST_START_BIT))

#define AW_PID_2055_SYSRST_WORKING	(0)
#define AW_PID_2055_SYSRST_WORKING_VALUE	\
	(AW_PID_2055_SYSRST_WORKING << AW_PID_2055_SYSRST_START_BIT)

#define AW_PID_2055_SYSRST_RESET	(1)
#define AW_PID_2055_SYSRST_RESET_VALUE	\
	(AW_PID_2055_SYSRST_RESET << AW_PID_2055_SYSRST_START_BIT)

#define AW_PID_2055_SYSRST_DEFAULT_VALUE	(0)
#define AW_PID_2055_SYSRST_DEFAULT	\
	(AW_PID_2055_SYSRST_DEFAULT_VALUE << AW_PID_2055_SYSRST_START_BIT)

/* BST_LMT_ST bit 3 (DBGCTRL 0x14) */
#define AW_PID_2055_BST_LMT_ST_START_BIT	(3)
#define AW_PID_2055_BST_LMT_ST_BITS_LEN	(1)
#define AW_PID_2055_BST_LMT_ST_MASK	\
	(~(((1<<AW_PID_2055_BST_LMT_ST_BITS_LEN)-1) << AW_PID_2055_BST_LMT_ST_START_BIT))

#define AW_PID_2055_BST_LMT_ST_SS_FINISH	(0)
#define AW_PID_2055_BST_LMT_ST_SS_FINISH_VALUE	\
	(AW_PID_2055_BST_LMT_ST_SS_FINISH << AW_PID_2055_BST_LMT_ST_START_BIT)

#define AW_PID_2055_BST_LMT_ST_NORMAL	(1)
#define AW_PID_2055_BST_LMT_ST_NORMAL_VALUE	\
	(AW_PID_2055_BST_LMT_ST_NORMAL << AW_PID_2055_BST_LMT_ST_START_BIT)

#define AW_PID_2055_BST_LMT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_LMT_ST_DEFAULT	\
	(AW_PID_2055_BST_LMT_ST_DEFAULT_VALUE << AW_PID_2055_BST_LMT_ST_START_BIT)

/* PWM_SRC bit 2 (DBGCTRL 0x14) */
#define AW_PID_2055_PWM_SRC_START_BIT	(2)
#define AW_PID_2055_PWM_SRC_BITS_LEN	(1)
#define AW_PID_2055_PWM_SRC_MASK	\
	(~(((1<<AW_PID_2055_PWM_SRC_BITS_LEN)-1) << AW_PID_2055_PWM_SRC_START_BIT))

#define AW_PID_2055_PWM_SRC_EFUSE_WL	(0)
#define AW_PID_2055_PWM_SRC_EFUSE_WL_VALUE	\
	(AW_PID_2055_PWM_SRC_EFUSE_WL << AW_PID_2055_PWM_SRC_START_BIT)

#define AW_PID_2055_PWM_SRC_I2S_PORTS	(1)
#define AW_PID_2055_PWM_SRC_I2S_PORTS_VALUE	\
	(AW_PID_2055_PWM_SRC_I2S_PORTS << AW_PID_2055_PWM_SRC_START_BIT)

#define AW_PID_2055_PWM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWM_SRC_DEFAULT	\
	(AW_PID_2055_PWM_SRC_DEFAULT_VALUE << AW_PID_2055_PWM_SRC_START_BIT)

/* DSPFCE bit 1 (DBGCTRL 0x14) */
#define AW_PID_2055_DSPFCE_START_BIT	(1)
#define AW_PID_2055_DSPFCE_BITS_LEN	(1)
#define AW_PID_2055_DSPFCE_MASK	\
	(~(((1<<AW_PID_2055_DSPFCE_BITS_LEN)-1) << AW_PID_2055_DSPFCE_START_BIT))

#define AW_PID_2055_DSPFCE_DISABLE	(0)
#define AW_PID_2055_DSPFCE_DISABLE_VALUE	\
	(AW_PID_2055_DSPFCE_DISABLE << AW_PID_2055_DSPFCE_START_BIT)

#define AW_PID_2055_DSPFCE_ENABLE	(1)
#define AW_PID_2055_DSPFCE_ENABLE_VALUE	\
	(AW_PID_2055_DSPFCE_ENABLE << AW_PID_2055_DSPFCE_START_BIT)

#define AW_PID_2055_DSPFCE_DEFAULT_VALUE	(1)
#define AW_PID_2055_DSPFCE_DEFAULT	\
	(AW_PID_2055_DSPFCE_DEFAULT_VALUE << AW_PID_2055_DSPFCE_START_BIT)

/* SYSCE bit 0 (DBGCTRL 0x14) */
#define AW_PID_2055_SYSCE_START_BIT	(0)
#define AW_PID_2055_SYSCE_BITS_LEN	(1)
#define AW_PID_2055_SYSCE_MASK	\
	(~(((1<<AW_PID_2055_SYSCE_BITS_LEN)-1) << AW_PID_2055_SYSCE_START_BIT))

#define AW_PID_2055_SYSCE_DISABLE	(0)
#define AW_PID_2055_SYSCE_DISABLE_VALUE	\
	(AW_PID_2055_SYSCE_DISABLE << AW_PID_2055_SYSCE_START_BIT)

#define AW_PID_2055_SYSCE_ENBALE	(1)
#define AW_PID_2055_SYSCE_ENBALE_VALUE	\
	(AW_PID_2055_SYSCE_ENBALE << AW_PID_2055_SYSCE_START_BIT)

#define AW_PID_2055_SYSCE_DEFAULT_VALUE	(1)
#define AW_PID_2055_SYSCE_DEFAULT	\
	(AW_PID_2055_SYSCE_DEFAULT_VALUE << AW_PID_2055_SYSCE_START_BIT)

/* default value of DBGCTRL (0x14) */
/* #define AW_PID_2055_DBGCTRL_DEFAULT		(0x9003) */

/* DITHERCFG1 (0x15) detail */
/* RAND_SEED_H bit 8:0 (DITHERCFG1 0x15) */
#define AW_PID_2055_RAND_SEED_H_START_BIT	(0)
#define AW_PID_2055_RAND_SEED_H_BITS_LEN	(9)
#define AW_PID_2055_RAND_SEED_H_MASK	\
	(~(((1<<AW_PID_2055_RAND_SEED_H_BITS_LEN)-1) << AW_PID_2055_RAND_SEED_H_START_BIT))

#define AW_PID_2055_RAND_SEED_H_DEFAULT_VALUE	(0)
#define AW_PID_2055_RAND_SEED_H_DEFAULT	\
	(AW_PID_2055_RAND_SEED_H_DEFAULT_VALUE << AW_PID_2055_RAND_SEED_H_START_BIT)

/* default value of DITHERCFG1 (0x15) */
/* #define AW_PID_2055_DITHERCFG1_DEFAULT		(0x0000) */

/* DITHERCFG2 (0x16) detail */
/* RAND_SEED_L bit 15:0 (DITHERCFG2 0x16) */
#define AW_PID_2055_RAND_SEED_L_START_BIT	(0)
#define AW_PID_2055_RAND_SEED_L_BITS_LEN	(16)
#define AW_PID_2055_RAND_SEED_L_MASK	\
	(~(((1<<AW_PID_2055_RAND_SEED_L_BITS_LEN)-1) << AW_PID_2055_RAND_SEED_L_START_BIT))

#define AW_PID_2055_RAND_SEED_L_DEFAULT_VALUE	(0)
#define AW_PID_2055_RAND_SEED_L_DEFAULT	\
	(AW_PID_2055_RAND_SEED_L_DEFAULT_VALUE << AW_PID_2055_RAND_SEED_L_START_BIT)

/* default value of DITHERCFG2 (0x16) */
/* #define AW_PID_2055_DITHERCFG2_DEFAULT		(0x0000) */

/* DITHERCFG3 (0x17) detail */
/* RAND_VOL bit 15:12 (DITHERCFG3 0x17) */
#define AW_PID_2055_RAND_VOL_START_BIT	(12)
#define AW_PID_2055_RAND_VOL_BITS_LEN	(4)
#define AW_PID_2055_RAND_VOL_MASK	\
	(~(((1<<AW_PID_2055_RAND_VOL_BITS_LEN)-1) << AW_PID_2055_RAND_VOL_START_BIT))

#define AW_PID_2055_RAND_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2055_RAND_VOL_DEFAULT	\
	(AW_PID_2055_RAND_VOL_DEFAULT_VALUE << AW_PID_2055_RAND_VOL_START_BIT)

/* DITHER_MODE bit 10:8 (DITHERCFG3 0x17) */
#define AW_PID_2055_DITHER_MODE_START_BIT	(8)
#define AW_PID_2055_DITHER_MODE_BITS_LEN	(3)
#define AW_PID_2055_DITHER_MODE_MASK	\
	(~(((1<<AW_PID_2055_DITHER_MODE_BITS_LEN)-1) << AW_PID_2055_DITHER_MODE_START_BIT))

#define AW_PID_2055_DITHER_MODE_DC	(1)
#define AW_PID_2055_DITHER_MODE_DC_VALUE	\
	(AW_PID_2055_DITHER_MODE_DC << AW_PID_2055_DITHER_MODE_START_BIT)

#define AW_PID_2055_DITHER_MODE_SINE	(2)
#define AW_PID_2055_DITHER_MODE_SINE_VALUE	\
	(AW_PID_2055_DITHER_MODE_SINE << AW_PID_2055_DITHER_MODE_START_BIT)

#define AW_PID_2055_DITHER_MODE_DCSINE	(3)
#define AW_PID_2055_DITHER_MODE_DCSINE_VALUE	\
	(AW_PID_2055_DITHER_MODE_DCSINE << AW_PID_2055_DITHER_MODE_START_BIT)

#define AW_PID_2055_DITHER_MODE_RAND	(4)
#define AW_PID_2055_DITHER_MODE_RAND_VALUE	\
	(AW_PID_2055_DITHER_MODE_RAND << AW_PID_2055_DITHER_MODE_START_BIT)

#define AW_PID_2055_DITHER_MODE_DCRAND	(5)
#define AW_PID_2055_DITHER_MODE_DCRAND_VALUE	\
	(AW_PID_2055_DITHER_MODE_DCRAND << AW_PID_2055_DITHER_MODE_START_BIT)

#define AW_PID_2055_DITHER_MODE_SINERAND	(6)
#define AW_PID_2055_DITHER_MODE_SINERAND_VALUE	\
	(AW_PID_2055_DITHER_MODE_SINERAND << AW_PID_2055_DITHER_MODE_START_BIT)

#define AW_PID_2055_DITHER_MODE_DCSINERAND	(7)
#define AW_PID_2055_DITHER_MODE_DCSINERAND_VALUE	\
	(AW_PID_2055_DITHER_MODE_DCSINERAND << AW_PID_2055_DITHER_MODE_START_BIT)

#define AW_PID_2055_DITHER_MODE_DEFAULT_VALUE	(1)
#define AW_PID_2055_DITHER_MODE_DEFAULT	\
	(AW_PID_2055_DITHER_MODE_DEFAULT_VALUE << AW_PID_2055_DITHER_MODE_START_BIT)

/* DITHER_SITE bit 7:6 (DITHERCFG3 0x17) */
#define AW_PID_2055_DITHER_SITE_START_BIT	(6)
#define AW_PID_2055_DITHER_SITE_BITS_LEN	(2)
#define AW_PID_2055_DITHER_SITE_MASK	\
	(~(((1<<AW_PID_2055_DITHER_SITE_BITS_LEN)-1) << AW_PID_2055_DITHER_SITE_START_BIT))

#define AW_PID_2055_DITHER_SITE_NONE	(0)
#define AW_PID_2055_DITHER_SITE_NONE_VALUE	\
	(AW_PID_2055_DITHER_SITE_NONE << AW_PID_2055_DITHER_SITE_START_BIT)

#define AW_PID_2055_DITHER_SITE_WITH_DSM_DIN	(1)
#define AW_PID_2055_DITHER_SITE_WITH_DSM_DIN_VALUE	\
	(AW_PID_2055_DITHER_SITE_WITH_DSM_DIN << AW_PID_2055_DITHER_SITE_START_BIT)

#define AW_PID_2055_DITHER_SITE_WITH_DSM_QUANT	(2)
#define AW_PID_2055_DITHER_SITE_WITH_DSM_QUANT_VALUE	\
	(AW_PID_2055_DITHER_SITE_WITH_DSM_QUANT << AW_PID_2055_DITHER_SITE_START_BIT)

#define AW_PID_2055_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT	(3)
#define AW_PID_2055_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT_VALUE	\
	(AW_PID_2055_DITHER_SITE_BOTH_WITH_DSM_DIN_AND_QUANT << AW_PID_2055_DITHER_SITE_START_BIT)

#define AW_PID_2055_DITHER_SITE_DEFAULT_VALUE	(3)
#define AW_PID_2055_DITHER_SITE_DEFAULT	\
	(AW_PID_2055_DITHER_SITE_DEFAULT_VALUE << AW_PID_2055_DITHER_SITE_START_BIT)

/* SIN_FREQ bit 5:4 (DITHERCFG3 0x17) */
#define AW_PID_2055_SIN_FREQ_START_BIT	(4)
#define AW_PID_2055_SIN_FREQ_BITS_LEN	(2)
#define AW_PID_2055_SIN_FREQ_MASK	\
	(~(((1<<AW_PID_2055_SIN_FREQ_BITS_LEN)-1) << AW_PID_2055_SIN_FREQ_START_BIT))

#define AW_PID_2055_SIN_FREQ_48K	(0)
#define AW_PID_2055_SIN_FREQ_48K_VALUE	\
	(AW_PID_2055_SIN_FREQ_48K << AW_PID_2055_SIN_FREQ_START_BIT)

#define AW_PID_2055_SIN_FREQ_96K	(1)
#define AW_PID_2055_SIN_FREQ_96K_VALUE	\
	(AW_PID_2055_SIN_FREQ_96K << AW_PID_2055_SIN_FREQ_START_BIT)

#define AW_PID_2055_SIN_FREQ_192K	(2)
#define AW_PID_2055_SIN_FREQ_192K_VALUE	\
	(AW_PID_2055_SIN_FREQ_192K << AW_PID_2055_SIN_FREQ_START_BIT)

#define AW_PID_2055_SIN_FREQ_DEFAULT_VALUE	(0)
#define AW_PID_2055_SIN_FREQ_DEFAULT	\
	(AW_PID_2055_SIN_FREQ_DEFAULT_VALUE << AW_PID_2055_SIN_FREQ_START_BIT)

/* SIN_VOL bit 3:0 (DITHERCFG3 0x17) */
#define AW_PID_2055_SIN_VOL_START_BIT	(0)
#define AW_PID_2055_SIN_VOL_BITS_LEN	(4)
#define AW_PID_2055_SIN_VOL_MASK	\
	(~(((1<<AW_PID_2055_SIN_VOL_BITS_LEN)-1) << AW_PID_2055_SIN_VOL_START_BIT))

#define AW_PID_2055_SIN_VOL_DEFAULT_VALUE	(0)
#define AW_PID_2055_SIN_VOL_DEFAULT	\
	(AW_PID_2055_SIN_VOL_DEFAULT_VALUE << AW_PID_2055_SIN_VOL_START_BIT)

/* default value of DITHERCFG3 (0x17) */
/* #define AW_PID_2055_DITHERCFG3_DEFAULT		(0x01C0) */

/* DACST (0x20) detail */
/* POP_ST bit 10 (DACST 0x20) */
#define AW_PID_2055_POP_ST_START_BIT	(10)
#define AW_PID_2055_POP_ST_BITS_LEN	(1)
#define AW_PID_2055_POP_ST_MASK	\
	(~(((1<<AW_PID_2055_POP_ST_BITS_LEN)-1) << AW_PID_2055_POP_ST_START_BIT))

#define AW_PID_2055_POP_ST_DEFAULT_VALUE	(0)
#define AW_PID_2055_POP_ST_DEFAULT	\
	(AW_PID_2055_POP_ST_DEFAULT_VALUE << AW_PID_2055_POP_ST_START_BIT)

/* SPK_GAIN_ST bit 9:8 (DACST 0x20) */
#define AW_PID_2055_SPK_GAIN_ST_START_BIT	(8)
#define AW_PID_2055_SPK_GAIN_ST_BITS_LEN	(2)
#define AW_PID_2055_SPK_GAIN_ST_MASK	\
	(~(((1<<AW_PID_2055_SPK_GAIN_ST_BITS_LEN)-1) << AW_PID_2055_SPK_GAIN_ST_START_BIT))

#define AW_PID_2055_SPK_GAIN_ST_4P67_AV	(0)
#define AW_PID_2055_SPK_GAIN_ST_4P67_AV_VALUE	\
	(AW_PID_2055_SPK_GAIN_ST_4P67_AV << AW_PID_2055_SPK_GAIN_ST_START_BIT)

#define AW_PID_2055_SPK_GAIN_ST_7P0_AV	(1)
#define AW_PID_2055_SPK_GAIN_ST_7P0_AV_VALUE	\
	(AW_PID_2055_SPK_GAIN_ST_7P0_AV << AW_PID_2055_SPK_GAIN_ST_START_BIT)

#define AW_PID_2055_SPK_GAIN_ST_14_AV	(2)
#define AW_PID_2055_SPK_GAIN_ST_14_AV_VALUE	\
	(AW_PID_2055_SPK_GAIN_ST_14_AV << AW_PID_2055_SPK_GAIN_ST_START_BIT)

#define AW_PID_2055_SPK_GAIN_ST_DEFAULT_VALUE	(2)
#define AW_PID_2055_SPK_GAIN_ST_DEFAULT	\
	(AW_PID_2055_SPK_GAIN_ST_DEFAULT_VALUE << AW_PID_2055_SPK_GAIN_ST_START_BIT)

/* FRC_BOOST_ST bit 7 (DACST 0x20) */
#define AW_PID_2055_FRC_BOOST_ST_START_BIT	(7)
#define AW_PID_2055_FRC_BOOST_ST_BITS_LEN	(1)
#define AW_PID_2055_FRC_BOOST_ST_MASK	\
	(~(((1<<AW_PID_2055_FRC_BOOST_ST_BITS_LEN)-1) << AW_PID_2055_FRC_BOOST_ST_START_BIT))

#define AW_PID_2055_FRC_BOOST_ST_DEFAULT_VALUE	(0)
#define AW_PID_2055_FRC_BOOST_ST_DEFAULT	\
	(AW_PID_2055_FRC_BOOST_ST_DEFAULT_VALUE << AW_PID_2055_FRC_BOOST_ST_START_BIT)

/* BSTVOUT_ST bit 6:0 (DACST 0x20) */
#define AW_PID_2055_BSTVOUT_ST_START_BIT	(0)
#define AW_PID_2055_BSTVOUT_ST_BITS_LEN	(7)
#define AW_PID_2055_BSTVOUT_ST_MASK	\
	(~(((1<<AW_PID_2055_BSTVOUT_ST_BITS_LEN)-1) << AW_PID_2055_BSTVOUT_ST_START_BIT))

#define AW_PID_2055_BSTVOUT_ST_3P5V	(0)
#define AW_PID_2055_BSTVOUT_ST_3P5V_VALUE	\
	(AW_PID_2055_BSTVOUT_ST_3P5V << AW_PID_2055_BSTVOUT_ST_START_BIT)

#define AW_PID_2055_BSTVOUT_ST_3P5625V	(1)
#define AW_PID_2055_BSTVOUT_ST_3P5625V_VALUE	\
	(AW_PID_2055_BSTVOUT_ST_3P5625V << AW_PID_2055_BSTVOUT_ST_START_BIT)

#define AW_PID_2055_BSTVOUT_ST_3P625V	(2)
#define AW_PID_2055_BSTVOUT_ST_3P625V_VALUE	\
	(AW_PID_2055_BSTVOUT_ST_3P625V << AW_PID_2055_BSTVOUT_ST_START_BIT)

#define AW_PID_2055_BSTVOUT_ST_3P6875V	(3)
#define AW_PID_2055_BSTVOUT_ST_3P6875V_VALUE	\
	(AW_PID_2055_BSTVOUT_ST_3P6875V << AW_PID_2055_BSTVOUT_ST_START_BIT)

#define AW_PID_2055_BSTVOUT_ST_3P75V	(4)
#define AW_PID_2055_BSTVOUT_ST_3P75V_VALUE	\
	(AW_PID_2055_BSTVOUT_ST_3P75V << AW_PID_2055_BSTVOUT_ST_START_BIT)

#define AW_PID_2055_BSTVOUT_ST_3P8125V	(5)
#define AW_PID_2055_BSTVOUT_ST_3P8125V_VALUE	\
	(AW_PID_2055_BSTVOUT_ST_3P8125V << AW_PID_2055_BSTVOUT_ST_START_BIT)

#define AW_PID_2055_BSTVOUT_ST_11P4375V	(127)
#define AW_PID_2055_BSTVOUT_ST_11P4375V_VALUE	\
	(AW_PID_2055_BSTVOUT_ST_11P4375V << AW_PID_2055_BSTVOUT_ST_START_BIT)

#define AW_PID_2055_BSTVOUT_ST_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTVOUT_ST_DEFAULT	\
	(AW_PID_2055_BSTVOUT_ST_DEFAULT_VALUE << AW_PID_2055_BSTVOUT_ST_START_BIT)

/* default value of DACST (0x20) */
/* #define AW_PID_2055_DACST_DEFAULT		(0x0200) */

/* I2SINT (0x21) detail */
/* DPSTAT bit 2 (I2SINT 0x21) */
#define AW_PID_2055_DPSTAT_START_BIT	(2)
#define AW_PID_2055_DPSTAT_BITS_LEN	(1)
#define AW_PID_2055_DPSTAT_MASK	\
	(~(((1<<AW_PID_2055_DPSTAT_BITS_LEN)-1) << AW_PID_2055_DPSTAT_START_BIT))

#define AW_PID_2055_DPSTAT_NOTMINUS_READY	(0)
#define AW_PID_2055_DPSTAT_NOTMINUS_READY_VALUE	\
	(AW_PID_2055_DPSTAT_NOTMINUS_READY << AW_PID_2055_DPSTAT_START_BIT)

#define AW_PID_2055_DPSTAT_READY	(1)
#define AW_PID_2055_DPSTAT_READY_VALUE	\
	(AW_PID_2055_DPSTAT_READY << AW_PID_2055_DPSTAT_START_BIT)

#define AW_PID_2055_DPSTAT_DEFAULT_VALUE	(0)
#define AW_PID_2055_DPSTAT_DEFAULT	\
	(AW_PID_2055_DPSTAT_DEFAULT_VALUE << AW_PID_2055_DPSTAT_START_BIT)

/* I2SROVS bit 1 (I2SINT 0x21) */
#define AW_PID_2055_I2SROVS_START_BIT	(1)
#define AW_PID_2055_I2SROVS_BITS_LEN	(1)
#define AW_PID_2055_I2SROVS_MASK	\
	(~(((1<<AW_PID_2055_I2SROVS_BITS_LEN)-1) << AW_PID_2055_I2SROVS_START_BIT))

#define AW_PID_2055_I2SROVS_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2SROVS_DEFAULT	\
	(AW_PID_2055_I2SROVS_DEFAULT_VALUE << AW_PID_2055_I2SROVS_START_BIT)

/* I2STOVS bit 0 (I2SINT 0x21) */
#define AW_PID_2055_I2STOVS_START_BIT	(0)
#define AW_PID_2055_I2STOVS_BITS_LEN	(1)
#define AW_PID_2055_I2STOVS_MASK	\
	(~(((1<<AW_PID_2055_I2STOVS_BITS_LEN)-1) << AW_PID_2055_I2STOVS_START_BIT))

#define AW_PID_2055_I2STOVS_DEFAULT_VALUE	(0)
#define AW_PID_2055_I2STOVS_DEFAULT	\
	(AW_PID_2055_I2STOVS_DEFAULT_VALUE << AW_PID_2055_I2STOVS_START_BIT)

/* default value of I2SINT (0x21) */
/* #define AW_PID_2055_I2SINT_DEFAULT		(0x0000) */

/* I2SCAPCNT (0x22) detail */
/* CAP_BCK_CNT bit 15:6 (I2SCAPCNT 0x22) */
#define AW_PID_2055_CAP_BCK_CNT_START_BIT	(6)
#define AW_PID_2055_CAP_BCK_CNT_BITS_LEN	(10)
#define AW_PID_2055_CAP_BCK_CNT_MASK	\
	(~(((1<<AW_PID_2055_CAP_BCK_CNT_BITS_LEN)-1) << AW_PID_2055_CAP_BCK_CNT_START_BIT))

#define AW_PID_2055_CAP_BCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2055_CAP_BCK_CNT_DEFAULT	\
	(AW_PID_2055_CAP_BCK_CNT_DEFAULT_VALUE << AW_PID_2055_CAP_BCK_CNT_START_BIT)

/* CAP_WCK_CNT bit 5:0 (I2SCAPCNT 0x22) */
#define AW_PID_2055_CAP_WCK_CNT_START_BIT	(0)
#define AW_PID_2055_CAP_WCK_CNT_BITS_LEN	(6)
#define AW_PID_2055_CAP_WCK_CNT_MASK	\
	(~(((1<<AW_PID_2055_CAP_WCK_CNT_BITS_LEN)-1) << AW_PID_2055_CAP_WCK_CNT_START_BIT))

#define AW_PID_2055_CAP_WCK_CNT_DEFAULT_VALUE	(0)
#define AW_PID_2055_CAP_WCK_CNT_DEFAULT	\
	(AW_PID_2055_CAP_WCK_CNT_DEFAULT_VALUE << AW_PID_2055_CAP_WCK_CNT_START_BIT)

/* default value of I2SCAPCNT (0x22) */
/* #define AW_PID_2055_I2SCAPCNT_DEFAULT		(0x0000) */

/* ANASTA1 (0x23) detail */
/* ENCRYTEST bit 15 (ANASTA1 0x23) */
#define AW_PID_2055_ENCRYTEST_START_BIT	(15)
#define AW_PID_2055_ENCRYTEST_BITS_LEN	(1)
#define AW_PID_2055_ENCRYTEST_MASK	\
	(~(((1<<AW_PID_2055_ENCRYTEST_BITS_LEN)-1) << AW_PID_2055_ENCRYTEST_START_BIT))

#define AW_PID_2055_ENCRYTEST_DEFAULT_VALUE	(0)
#define AW_PID_2055_ENCRYTEST_DEFAULT	\
	(AW_PID_2055_ENCRYTEST_DEFAULT_VALUE << AW_PID_2055_ENCRYTEST_START_BIT)

/* CDALSTM bit 14 (ANASTA1 0x23) */
#define AW_PID_2055_CDALSTM_START_BIT	(14)
#define AW_PID_2055_CDALSTM_BITS_LEN	(1)
#define AW_PID_2055_CDALSTM_MASK	\
	(~(((1<<AW_PID_2055_CDALSTM_BITS_LEN)-1) << AW_PID_2055_CDALSTM_START_BIT))

#define AW_PID_2055_CDALSTM_DEFAULT_VALUE	(0)
#define AW_PID_2055_CDALSTM_DEFAULT	\
	(AW_PID_2055_CDALSTM_DEFAULT_VALUE << AW_PID_2055_CDALSTM_START_BIT)

/* BSTLSTM bit 13 (ANASTA1 0x23) */
#define AW_PID_2055_BSTLSTM_START_BIT	(13)
#define AW_PID_2055_BSTLSTM_BITS_LEN	(1)
#define AW_PID_2055_BSTLSTM_MASK	\
	(~(((1<<AW_PID_2055_BSTLSTM_BITS_LEN)-1) << AW_PID_2055_BSTLSTM_START_BIT))

#define AW_PID_2055_BSTLSTM_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTLSTM_DEFAULT	\
	(AW_PID_2055_BSTLSTM_DEFAULT_VALUE << AW_PID_2055_BSTLSTM_START_BIT)

/* BSTOVPVTH bit 12 (ANASTA1 0x23) */
#define AW_PID_2055_BSTOVPVTH_START_BIT	(12)
#define AW_PID_2055_BSTOVPVTH_BITS_LEN	(1)
#define AW_PID_2055_BSTOVPVTH_MASK	\
	(~(((1<<AW_PID_2055_BSTOVPVTH_BITS_LEN)-1) << AW_PID_2055_BSTOVPVTH_START_BIT))

#define AW_PID_2055_BSTOVPVTH_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTOVPVTH_DEFAULT	\
	(AW_PID_2055_BSTOVPVTH_DEFAULT_VALUE << AW_PID_2055_BSTOVPVTH_START_BIT)

/* PLLCP2SEL bit 11:8 (ANASTA1 0x23) */
#define AW_PID_2055_PLLCP2SEL_START_BIT	(8)
#define AW_PID_2055_PLLCP2SEL_BITS_LEN	(4)
#define AW_PID_2055_PLLCP2SEL_MASK	\
	(~(((1<<AW_PID_2055_PLLCP2SEL_BITS_LEN)-1) << AW_PID_2055_PLLCP2SEL_START_BIT))

#define AW_PID_2055_PLLCP2SEL_DEFAULT_VALUE	(7)
#define AW_PID_2055_PLLCP2SEL_DEFAULT	\
	(AW_PID_2055_PLLCP2SEL_DEFAULT_VALUE << AW_PID_2055_PLLCP2SEL_START_BIT)

/* PLLDIVFB bit 7:5 (ANASTA1 0x23) */
#define AW_PID_2055_PLLDIVFB_START_BIT	(5)
#define AW_PID_2055_PLLDIVFB_BITS_LEN	(3)
#define AW_PID_2055_PLLDIVFB_MASK	\
	(~(((1<<AW_PID_2055_PLLDIVFB_BITS_LEN)-1) << AW_PID_2055_PLLDIVFB_START_BIT))

#define AW_PID_2055_PLLDIVFB_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLLDIVFB_DEFAULT	\
	(AW_PID_2055_PLLDIVFB_DEFAULT_VALUE << AW_PID_2055_PLLDIVFB_START_BIT)

/* PLLCP1SEL bit 4:0 (ANASTA1 0x23) */
#define AW_PID_2055_PLLCP1SEL_START_BIT	(0)
#define AW_PID_2055_PLLCP1SEL_BITS_LEN	(5)
#define AW_PID_2055_PLLCP1SEL_MASK	\
	(~(((1<<AW_PID_2055_PLLCP1SEL_BITS_LEN)-1) << AW_PID_2055_PLLCP1SEL_START_BIT))

#define AW_PID_2055_PLLCP1SEL_DEFAULT_VALUE	(8)
#define AW_PID_2055_PLLCP1SEL_DEFAULT	\
	(AW_PID_2055_PLLCP1SEL_DEFAULT_VALUE << AW_PID_2055_PLLCP1SEL_START_BIT)

/* default value of ANASTA1 (0x23) */
/* #define AW_PID_2055_ANASTA1_DEFAULT		(0x0708) */

/* ANASTA2 (0x24) detail */
/* PLLPD bit 15 (ANASTA2 0x24) */
#define AW_PID_2055_PLLPD_START_BIT	(15)
#define AW_PID_2055_PLLPD_BITS_LEN	(1)
#define AW_PID_2055_PLLPD_MASK	\
	(~(((1<<AW_PID_2055_PLLPD_BITS_LEN)-1) << AW_PID_2055_PLLPD_START_BIT))

#define AW_PID_2055_PLLPD_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLLPD_DEFAULT	\
	(AW_PID_2055_PLLPD_DEFAULT_VALUE << AW_PID_2055_PLLPD_START_BIT)

/* PLLDIVIN bit 14:8 (ANASTA2 0x24) */
#define AW_PID_2055_PLLDIVIN_START_BIT	(8)
#define AW_PID_2055_PLLDIVIN_BITS_LEN	(7)
#define AW_PID_2055_PLLDIVIN_MASK	\
	(~(((1<<AW_PID_2055_PLLDIVIN_BITS_LEN)-1) << AW_PID_2055_PLLDIVIN_START_BIT))

#define AW_PID_2055_PLLDIVIN_DEFAULT_VALUE	(2)
#define AW_PID_2055_PLLDIVIN_DEFAULT	\
	(AW_PID_2055_PLLDIVIN_DEFAULT_VALUE << AW_PID_2055_PLLDIVIN_START_BIT)

/* PLLRSEL bit 7:0 (ANASTA2 0x24) */
#define AW_PID_2055_PLLRSEL_START_BIT	(0)
#define AW_PID_2055_PLLRSEL_BITS_LEN	(8)
#define AW_PID_2055_PLLRSEL_MASK	\
	(~(((1<<AW_PID_2055_PLLRSEL_BITS_LEN)-1) << AW_PID_2055_PLLRSEL_START_BIT))

#define AW_PID_2055_PLLRSEL_DEFAULT_VALUE	(2)
#define AW_PID_2055_PLLRSEL_DEFAULT	\
	(AW_PID_2055_PLLRSEL_DEFAULT_VALUE << AW_PID_2055_PLLRSEL_START_BIT)

/* default value of ANASTA2 (0x24) */
/* #define AW_PID_2055_ANASTA2_DEFAULT		(0x0202) */

/* ANASTA3 (0x25) detail */
/* scanclktmout bit 14 (ANASTA3 0x25) */
#define AW_PID_2055_scanclktmout_START_BIT	(14)
#define AW_PID_2055_scanclktmout_BITS_LEN	(1)
#define AW_PID_2055_scanclktmout_MASK	\
	(~(((1<<AW_PID_2055_scanclktmout_BITS_LEN)-1) << AW_PID_2055_scanclktmout_START_BIT))

#define AW_PID_2055_scanclktmout_DEFAULT_VALUE	(0)
#define AW_PID_2055_scanclktmout_DEFAULT	\
	(AW_PID_2055_scanclktmout_DEFAULT_VALUE << AW_PID_2055_scanclktmout_START_BIT)

/* scanrsttmout bit 13 (ANASTA3 0x25) */
#define AW_PID_2055_scanrsttmout_START_BIT	(13)
#define AW_PID_2055_scanrsttmout_BITS_LEN	(1)
#define AW_PID_2055_scanrsttmout_MASK	\
	(~(((1<<AW_PID_2055_scanrsttmout_BITS_LEN)-1) << AW_PID_2055_scanrsttmout_START_BIT))

#define AW_PID_2055_scanrsttmout_DEFAULT_VALUE	(0)
#define AW_PID_2055_scanrsttmout_DEFAULT	\
	(AW_PID_2055_scanrsttmout_DEFAULT_VALUE << AW_PID_2055_scanrsttmout_START_BIT)

/* oRburstss bit 12 (ANASTA3 0x25) */
#define AW_PID_2055_oRburstss_START_BIT	(12)
#define AW_PID_2055_oRburstss_BITS_LEN	(1)
#define AW_PID_2055_oRburstss_MASK	\
	(~(((1<<AW_PID_2055_oRburstss_BITS_LEN)-1) << AW_PID_2055_oRburstss_START_BIT))

#define AW_PID_2055_oRburstss_DEFAULT_VALUE	(0)
#define AW_PID_2055_oRburstss_DEFAULT	\
	(AW_PID_2055_oRburstss_DEFAULT_VALUE << AW_PID_2055_oRburstss_START_BIT)

/* BSTVOUTTRIM bit 11:7 (ANASTA3 0x25) */
#define AW_PID_2055_BSTVOUTTRIM_START_BIT	(7)
#define AW_PID_2055_BSTVOUTTRIM_BITS_LEN	(5)
#define AW_PID_2055_BSTVOUTTRIM_MASK	\
	(~(((1<<AW_PID_2055_BSTVOUTTRIM_BITS_LEN)-1) << AW_PID_2055_BSTVOUTTRIM_START_BIT))

#define AW_PID_2055_BSTVOUTTRIM_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTVOUTTRIM_DEFAULT	\
	(AW_PID_2055_BSTVOUTTRIM_DEFAULT_VALUE << AW_PID_2055_BSTVOUTTRIM_START_BIT)

/* BSTIPEAKTRIM bit 6:3 (ANASTA3 0x25) */
#define AW_PID_2055_BSTIPEAKTRIM_START_BIT	(3)
#define AW_PID_2055_BSTIPEAKTRIM_BITS_LEN	(4)
#define AW_PID_2055_BSTIPEAKTRIM_MASK	\
	(~(((1<<AW_PID_2055_BSTIPEAKTRIM_BITS_LEN)-1) << AW_PID_2055_BSTIPEAKTRIM_START_BIT))

#define AW_PID_2055_BSTIPEAKTRIM_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTIPEAKTRIM_DEFAULT	\
	(AW_PID_2055_BSTIPEAKTRIM_DEFAULT_VALUE << AW_PID_2055_BSTIPEAKTRIM_START_BIT)

/* BSTBURSTPEAK bit 2:0 (ANASTA3 0x25) */
#define AW_PID_2055_BSTBURSTPEAK_START_BIT	(0)
#define AW_PID_2055_BSTBURSTPEAK_BITS_LEN	(3)
#define AW_PID_2055_BSTBURSTPEAK_MASK	\
	(~(((1<<AW_PID_2055_BSTBURSTPEAK_BITS_LEN)-1) << AW_PID_2055_BSTBURSTPEAK_START_BIT))

#define AW_PID_2055_BSTBURSTPEAK_DEFAULT_VALUE	(1)
#define AW_PID_2055_BSTBURSTPEAK_DEFAULT	\
	(AW_PID_2055_BSTBURSTPEAK_DEFAULT_VALUE << AW_PID_2055_BSTBURSTPEAK_START_BIT)

/* default value of ANASTA3 (0x25) */
/* #define AW_PID_2055_ANASTA3_DEFAULT		(0x0001) */

/* DSMCFG1 (0x30) detail */
/* DSM_PAR1 bit 15:0 (DSMCFG1 0x30) */
#define AW_PID_2055_DSM_PAR1_START_BIT	(0)
#define AW_PID_2055_DSM_PAR1_BITS_LEN	(16)
#define AW_PID_2055_DSM_PAR1_MASK	\
	(~(((1<<AW_PID_2055_DSM_PAR1_BITS_LEN)-1) << AW_PID_2055_DSM_PAR1_START_BIT))

#define AW_PID_2055_DSM_PAR1_DEFAULT_VALUE	(17932)
#define AW_PID_2055_DSM_PAR1_DEFAULT	\
	(AW_PID_2055_DSM_PAR1_DEFAULT_VALUE << AW_PID_2055_DSM_PAR1_START_BIT)

/* default value of DSMCFG1 (0x30) */
/* #define AW_PID_2055_DSMCFG1_DEFAULT		(0x460C) */

/* DSMCFG2 (0x31) detail */
/* DSM_PAR2 bit 15:0 (DSMCFG2 0x31) */
#define AW_PID_2055_DSM_PAR2_START_BIT	(0)
#define AW_PID_2055_DSM_PAR2_BITS_LEN	(16)
#define AW_PID_2055_DSM_PAR2_MASK	\
	(~(((1<<AW_PID_2055_DSM_PAR2_BITS_LEN)-1) << AW_PID_2055_DSM_PAR2_START_BIT))

#define AW_PID_2055_DSM_PAR2_DEFAULT_VALUE	(51593)
#define AW_PID_2055_DSM_PAR2_DEFAULT	\
	(AW_PID_2055_DSM_PAR2_DEFAULT_VALUE << AW_PID_2055_DSM_PAR2_START_BIT)

/* default value of DSMCFG2 (0x31) */
/* #define AW_PID_2055_DSMCFG2_DEFAULT		(0xC989) */

/* DSMCFG3 (0x32) detail */
/* DSM_PAR3 bit 15:0 (DSMCFG3 0x32) */
#define AW_PID_2055_DSM_PAR3_START_BIT	(0)
#define AW_PID_2055_DSM_PAR3_BITS_LEN	(16)
#define AW_PID_2055_DSM_PAR3_MASK	\
	(~(((1<<AW_PID_2055_DSM_PAR3_BITS_LEN)-1) << AW_PID_2055_DSM_PAR3_START_BIT))

#define AW_PID_2055_DSM_PAR3_DEFAULT_VALUE	(13633)
#define AW_PID_2055_DSM_PAR3_DEFAULT	\
	(AW_PID_2055_DSM_PAR3_DEFAULT_VALUE << AW_PID_2055_DSM_PAR3_START_BIT)

/* default value of DSMCFG3 (0x32) */
/* #define AW_PID_2055_DSMCFG3_DEFAULT		(0x3541) */

/* DSMCFG4 (0x33) detail */
/* DSM_PAR4 bit 15:0 (DSMCFG4 0x33) */
#define AW_PID_2055_DSM_PAR4_START_BIT	(0)
#define AW_PID_2055_DSM_PAR4_BITS_LEN	(16)
#define AW_PID_2055_DSM_PAR4_MASK	\
	(~(((1<<AW_PID_2055_DSM_PAR4_BITS_LEN)-1) << AW_PID_2055_DSM_PAR4_START_BIT))

#define AW_PID_2055_DSM_PAR4_DEFAULT_VALUE	(19896)
#define AW_PID_2055_DSM_PAR4_DEFAULT	\
	(AW_PID_2055_DSM_PAR4_DEFAULT_VALUE << AW_PID_2055_DSM_PAR4_START_BIT)

/* default value of DSMCFG4 (0x33) */
/* #define AW_PID_2055_DSMCFG4_DEFAULT		(0x4DB8) */

/* DSMCFG5 (0x34) detail */
/* DSM_PAR5 bit 15:0 (DSMCFG5 0x34) */
#define AW_PID_2055_DSM_PAR5_START_BIT	(0)
#define AW_PID_2055_DSM_PAR5_BITS_LEN	(16)
#define AW_PID_2055_DSM_PAR5_MASK	\
	(~(((1<<AW_PID_2055_DSM_PAR5_BITS_LEN)-1) << AW_PID_2055_DSM_PAR5_START_BIT))

#define AW_PID_2055_DSM_PAR5_DEFAULT_VALUE	(55033)
#define AW_PID_2055_DSM_PAR5_DEFAULT	\
	(AW_PID_2055_DSM_PAR5_DEFAULT_VALUE << AW_PID_2055_DSM_PAR5_START_BIT)

/* default value of DSMCFG5 (0x34) */
/* #define AW_PID_2055_DSMCFG5_DEFAULT		(0xD6F9) */

/* DSMCFG6 (0x35) detail */
/* DSM_PAR6 bit 15:0 (DSMCFG6 0x35) */
#define AW_PID_2055_DSM_PAR6_START_BIT	(0)
#define AW_PID_2055_DSM_PAR6_BITS_LEN	(16)
#define AW_PID_2055_DSM_PAR6_MASK	\
	(~(((1<<AW_PID_2055_DSM_PAR6_BITS_LEN)-1) << AW_PID_2055_DSM_PAR6_START_BIT))

#define AW_PID_2055_DSM_PAR6_DEFAULT_VALUE	(31438)
#define AW_PID_2055_DSM_PAR6_DEFAULT	\
	(AW_PID_2055_DSM_PAR6_DEFAULT_VALUE << AW_PID_2055_DSM_PAR6_START_BIT)

/* default value of DSMCFG6 (0x35) */
/* #define AW_PID_2055_DSMCFG6_DEFAULT		(0x7ACE) */

/* DSMCFG7 (0x36) detail */
/* DSM_PAR7 bit 15:0 (DSMCFG7 0x36) */
#define AW_PID_2055_DSM_PAR7_START_BIT	(0)
#define AW_PID_2055_DSM_PAR7_BITS_LEN	(16)
#define AW_PID_2055_DSM_PAR7_MASK	\
	(~(((1<<AW_PID_2055_DSM_PAR7_BITS_LEN)-1) << AW_PID_2055_DSM_PAR7_START_BIT))

#define AW_PID_2055_DSM_PAR7_DEFAULT_VALUE	(60540)
#define AW_PID_2055_DSM_PAR7_DEFAULT	\
	(AW_PID_2055_DSM_PAR7_DEFAULT_VALUE << AW_PID_2055_DSM_PAR7_START_BIT)

/* default value of DSMCFG7 (0x36) */
/* #define AW_PID_2055_DSMCFG7_DEFAULT		(0xEC7C) */

/* DSMCFG8 (0x37) detail */
/* DSM_G1 bit 5:0 (DSMCFG8 0x37) */
#define AW_PID_2055_DSM_G1_START_BIT	(0)
#define AW_PID_2055_DSM_G1_BITS_LEN	(6)
#define AW_PID_2055_DSM_G1_MASK	\
	(~(((1<<AW_PID_2055_DSM_G1_BITS_LEN)-1) << AW_PID_2055_DSM_G1_START_BIT))

#define AW_PID_2055_DSM_G1_DEFAULT_VALUE	(12)
#define AW_PID_2055_DSM_G1_DEFAULT	\
	(AW_PID_2055_DSM_G1_DEFAULT_VALUE << AW_PID_2055_DSM_G1_START_BIT)

/* default value of DSMCFG8 (0x37) */
/* #define AW_PID_2055_DSMCFG8_DEFAULT		(0x000C) */

/* TESTIN (0x38) detail */
/* TEST_IN bit 15:0 (TESTIN 0x38) */
#define AW_PID_2055_TEST_IN_START_BIT	(0)
#define AW_PID_2055_TEST_IN_BITS_LEN	(16)
#define AW_PID_2055_TEST_IN_MASK	\
	(~(((1<<AW_PID_2055_TEST_IN_BITS_LEN)-1) << AW_PID_2055_TEST_IN_START_BIT))

#define AW_PID_2055_TEST_IN_DEFAULT_VALUE	(0)
#define AW_PID_2055_TEST_IN_DEFAULT	\
	(AW_PID_2055_TEST_IN_DEFAULT_VALUE << AW_PID_2055_TEST_IN_START_BIT)

/* default value of TESTIN (0x38) */
/* #define AW_PID_2055_TESTIN_DEFAULT		(0x0000) */

/* TESTOUT (0x39) detail */
/* TEST_OUT bit 15:0 (TESTOUT 0x39) */
#define AW_PID_2055_TEST_OUT_START_BIT	(0)
#define AW_PID_2055_TEST_OUT_BITS_LEN	(16)
#define AW_PID_2055_TEST_OUT_MASK	\
	(~(((1<<AW_PID_2055_TEST_OUT_BITS_LEN)-1) << AW_PID_2055_TEST_OUT_START_BIT))

#define AW_PID_2055_TEST_OUT_DEFAULT_VALUE	(0x8005)
#define AW_PID_2055_TEST_OUT_DEFAULT	\
	(AW_PID_2055_TEST_OUT_DEFAULT_VALUE << AW_PID_2055_TEST_OUT_START_BIT)

/* default value of TESTOUT (0x39) */
/* #define AW_PID_2055_TESTOUT_DEFAULT		(0x8005) */

/* PLLCTRL1 (0x50) detail */
/* PLL_PFD_DLY bit 13:12 (PLLCTRL1 0x50) */
#define AW_PID_2055_PLL_PFD_DLY_START_BIT	(12)
#define AW_PID_2055_PLL_PFD_DLY_BITS_LEN	(2)
#define AW_PID_2055_PLL_PFD_DLY_MASK	\
	(~(((1<<AW_PID_2055_PLL_PFD_DLY_BITS_LEN)-1) << AW_PID_2055_PLL_PFD_DLY_START_BIT))

#define AW_PID_2055_PLL_PFD_DLY_40NS	(0)
#define AW_PID_2055_PLL_PFD_DLY_40NS_VALUE	\
	(AW_PID_2055_PLL_PFD_DLY_40NS << AW_PID_2055_PLL_PFD_DLY_START_BIT)

#define AW_PID_2055_PLL_PFD_DLY_80NS	(1)
#define AW_PID_2055_PLL_PFD_DLY_80NS_VALUE	\
	(AW_PID_2055_PLL_PFD_DLY_80NS << AW_PID_2055_PLL_PFD_DLY_START_BIT)

#define AW_PID_2055_PLL_PFD_DLY_160NS	(2)
#define AW_PID_2055_PLL_PFD_DLY_160NS_VALUE	\
	(AW_PID_2055_PLL_PFD_DLY_160NS << AW_PID_2055_PLL_PFD_DLY_START_BIT)

#define AW_PID_2055_PLL_PFD_DLY_340NS	(3)
#define AW_PID_2055_PLL_PFD_DLY_340NS_VALUE	\
	(AW_PID_2055_PLL_PFD_DLY_340NS << AW_PID_2055_PLL_PFD_DLY_START_BIT)

#define AW_PID_2055_PLL_PFD_DLY_DEFAULT_VALUE	(1)
#define AW_PID_2055_PLL_PFD_DLY_DEFAULT	\
	(AW_PID_2055_PLL_PFD_DLY_DEFAULT_VALUE << AW_PID_2055_PLL_PFD_DLY_START_BIT)

/* PLL_CP2_SEL bit 11:8 (PLLCTRL1 0x50) */
#define AW_PID_2055_PLL_CP2_SEL_START_BIT	(8)
#define AW_PID_2055_PLL_CP2_SEL_BITS_LEN	(4)
#define AW_PID_2055_PLL_CP2_SEL_MASK	\
	(~(((1<<AW_PID_2055_PLL_CP2_SEL_BITS_LEN)-1) << AW_PID_2055_PLL_CP2_SEL_START_BIT))

#define AW_PID_2055_PLL_CP2_SEL_0NA	(0)
#define AW_PID_2055_PLL_CP2_SEL_0NA_VALUE	\
	(AW_PID_2055_PLL_CP2_SEL_0NA << AW_PID_2055_PLL_CP2_SEL_START_BIT)

#define AW_PID_2055_PLL_CP2_SEL_40NA	(1)
#define AW_PID_2055_PLL_CP2_SEL_40NA_VALUE	\
	(AW_PID_2055_PLL_CP2_SEL_40NA << AW_PID_2055_PLL_CP2_SEL_START_BIT)

#define AW_PID_2055_PLL_CP2_SEL_80NA	(2)
#define AW_PID_2055_PLL_CP2_SEL_80NA_VALUE	\
	(AW_PID_2055_PLL_CP2_SEL_80NA << AW_PID_2055_PLL_CP2_SEL_START_BIT)

#define AW_PID_2055_PLL_CP2_SEL_120NA	(3)
#define AW_PID_2055_PLL_CP2_SEL_120NA_VALUE	\
	(AW_PID_2055_PLL_CP2_SEL_120NA << AW_PID_2055_PLL_CP2_SEL_START_BIT)

#define AW_PID_2055_PLL_CP2_SEL_160NA	(4)
#define AW_PID_2055_PLL_CP2_SEL_160NA_VALUE	\
	(AW_PID_2055_PLL_CP2_SEL_160NA << AW_PID_2055_PLL_CP2_SEL_START_BIT)

#define AW_PID_2055_PLL_CP2_SEL_600NA	(15)
#define AW_PID_2055_PLL_CP2_SEL_600NA_VALUE	\
	(AW_PID_2055_PLL_CP2_SEL_600NA << AW_PID_2055_PLL_CP2_SEL_START_BIT)

#define AW_PID_2055_PLL_CP2_SEL_DEFAULT_VALUE	(0x7)
#define AW_PID_2055_PLL_CP2_SEL_DEFAULT	\
	(AW_PID_2055_PLL_CP2_SEL_DEFAULT_VALUE << AW_PID_2055_PLL_CP2_SEL_START_BIT)

/* PLL_CP1_SEL bit 4:0 (PLLCTRL1 0x50) */
#define AW_PID_2055_PLL_CP1_SEL_START_BIT	(0)
#define AW_PID_2055_PLL_CP1_SEL_BITS_LEN	(5)
#define AW_PID_2055_PLL_CP1_SEL_MASK	\
	(~(((1<<AW_PID_2055_PLL_CP1_SEL_BITS_LEN)-1) << AW_PID_2055_PLL_CP1_SEL_START_BIT))

#define AW_PID_2055_PLL_CP1_SEL_0UA	(0)
#define AW_PID_2055_PLL_CP1_SEL_0UA_VALUE	\
	(AW_PID_2055_PLL_CP1_SEL_0UA << AW_PID_2055_PLL_CP1_SEL_START_BIT)

#define AW_PID_2055_PLL_CP1_SEL_40UA	(1)
#define AW_PID_2055_PLL_CP1_SEL_40UA_VALUE	\
	(AW_PID_2055_PLL_CP1_SEL_40UA << AW_PID_2055_PLL_CP1_SEL_START_BIT)

#define AW_PID_2055_PLL_CP1_SEL_80UA	(2)
#define AW_PID_2055_PLL_CP1_SEL_80UA_VALUE	\
	(AW_PID_2055_PLL_CP1_SEL_80UA << AW_PID_2055_PLL_CP1_SEL_START_BIT)

#define AW_PID_2055_PLL_CP1_SEL_120UA	(3)
#define AW_PID_2055_PLL_CP1_SEL_120UA_VALUE	\
	(AW_PID_2055_PLL_CP1_SEL_120UA << AW_PID_2055_PLL_CP1_SEL_START_BIT)

#define AW_PID_2055_PLL_CP1_SEL_160UA	(4)
#define AW_PID_2055_PLL_CP1_SEL_160UA_VALUE	\
	(AW_PID_2055_PLL_CP1_SEL_160UA << AW_PID_2055_PLL_CP1_SEL_START_BIT)

#define AW_PID_2055_PLL_CP1_SEL_1240UA	(31)
#define AW_PID_2055_PLL_CP1_SEL_1240UA_VALUE	\
	(AW_PID_2055_PLL_CP1_SEL_1240UA << AW_PID_2055_PLL_CP1_SEL_START_BIT)

#define AW_PID_2055_PLL_CP1_SEL_DEFAULT_VALUE	(0x8)
#define AW_PID_2055_PLL_CP1_SEL_DEFAULT	\
	(AW_PID_2055_PLL_CP1_SEL_DEFAULT_VALUE << AW_PID_2055_PLL_CP1_SEL_START_BIT)

/* default value of PLLCTRL1 (0x50) */
/* #define AW_PID_2055_PLLCTRL1_DEFAULT		(0x1708) */

/* PLLCTRL2 (0x51) detail */
/* PLL_DIV_IN bit 14:8 (PLLCTRL2 0x51) */
#define AW_PID_2055_PLL_DIV_IN_START_BIT	(8)
#define AW_PID_2055_PLL_DIV_IN_BITS_LEN	(7)
#define AW_PID_2055_PLL_DIV_IN_MASK	\
	(~(((1<<AW_PID_2055_PLL_DIV_IN_BITS_LEN)-1) << AW_PID_2055_PLL_DIV_IN_START_BIT))

#define AW_PID_2055_PLL_DIV_IN_RESERVED	(0)
#define AW_PID_2055_PLL_DIV_IN_RESERVED_VALUE	\
	(AW_PID_2055_PLL_DIV_IN_RESERVED << AW_PID_2055_PLL_DIV_IN_START_BIT)

#define AW_PID_2055_PLL_DIV_IN_1	(1)
#define AW_PID_2055_PLL_DIV_IN_1_VALUE	\
	(AW_PID_2055_PLL_DIV_IN_1 << AW_PID_2055_PLL_DIV_IN_START_BIT)

#define AW_PID_2055_PLL_DIV_IN_2	(2)
#define AW_PID_2055_PLL_DIV_IN_2_VALUE	\
	(AW_PID_2055_PLL_DIV_IN_2 << AW_PID_2055_PLL_DIV_IN_START_BIT)

#define AW_PID_2055_PLL_DIV_IN_3	(3)
#define AW_PID_2055_PLL_DIV_IN_3_VALUE	\
	(AW_PID_2055_PLL_DIV_IN_3 << AW_PID_2055_PLL_DIV_IN_START_BIT)

#define AW_PID_2055_PLL_DIV_IN_4	(4)
#define AW_PID_2055_PLL_DIV_IN_4_VALUE	\
	(AW_PID_2055_PLL_DIV_IN_4 << AW_PID_2055_PLL_DIV_IN_START_BIT)

#define AW_PID_2055_PLL_DIV_IN_5	(5)
#define AW_PID_2055_PLL_DIV_IN_5_VALUE	\
	(AW_PID_2055_PLL_DIV_IN_5 << AW_PID_2055_PLL_DIV_IN_START_BIT)

#define AW_PID_2055_PLL_DIV_IN_31	(31)
#define AW_PID_2055_PLL_DIV_IN_31_VALUE	\
	(AW_PID_2055_PLL_DIV_IN_31 << AW_PID_2055_PLL_DIV_IN_START_BIT)

#define AW_PID_2055_PLL_DIV_IN_DEFAULT_VALUE	(2)
#define AW_PID_2055_PLL_DIV_IN_DEFAULT	\
	(AW_PID_2055_PLL_DIV_IN_DEFAULT_VALUE << AW_PID_2055_PLL_DIV_IN_START_BIT)

/* PLL_RSEL bit 7:0 (PLLCTRL2 0x51) */
#define AW_PID_2055_PLL_RSEL_START_BIT	(0)
#define AW_PID_2055_PLL_RSEL_BITS_LEN	(8)
#define AW_PID_2055_PLL_RSEL_MASK	\
	(~(((1<<AW_PID_2055_PLL_RSEL_BITS_LEN)-1) << AW_PID_2055_PLL_RSEL_START_BIT))

#define AW_PID_2055_PLL_RSEL_0_KOHM	(0)
#define AW_PID_2055_PLL_RSEL_0_KOHM_VALUE	\
	(AW_PID_2055_PLL_RSEL_0_KOHM << AW_PID_2055_PLL_RSEL_START_BIT)

#define AW_PID_2055_PLL_RSEL_2_KOHM	(1)
#define AW_PID_2055_PLL_RSEL_2_KOHM_VALUE	\
	(AW_PID_2055_PLL_RSEL_2_KOHM << AW_PID_2055_PLL_RSEL_START_BIT)

#define AW_PID_2055_PLL_RSEL_510_KOHM	(255)
#define AW_PID_2055_PLL_RSEL_510_KOHM_VALUE	\
	(AW_PID_2055_PLL_RSEL_510_KOHM << AW_PID_2055_PLL_RSEL_START_BIT)

#define AW_PID_2055_PLL_RSEL_DEFAULT_VALUE	(0x2)
#define AW_PID_2055_PLL_RSEL_DEFAULT	\
	(AW_PID_2055_PLL_RSEL_DEFAULT_VALUE << AW_PID_2055_PLL_RSEL_START_BIT)

/* default value of PLLCTRL2 (0x51) */
/* #define AW_PID_2055_PLLCTRL2_DEFAULT		(0x0202) */

/* PLLCTRL3 (0x52) detail */
/* PLL_IDFT bit 15:10 (PLLCTRL3 0x52) */
#define AW_PID_2055_PLL_IDFT_START_BIT	(10)
#define AW_PID_2055_PLL_IDFT_BITS_LEN	(6)
#define AW_PID_2055_PLL_IDFT_MASK	\
	(~(((1<<AW_PID_2055_PLL_IDFT_BITS_LEN)-1) << AW_PID_2055_PLL_IDFT_START_BIT))

#define AW_PID_2055_PLL_IDFT_0UA	(63)
#define AW_PID_2055_PLL_IDFT_0UA_VALUE	\
	(AW_PID_2055_PLL_IDFT_0UA << AW_PID_2055_PLL_IDFT_START_BIT)

#define AW_PID_2055_PLL_IDFT_20UA	(62)
#define AW_PID_2055_PLL_IDFT_20UA_VALUE	\
	(AW_PID_2055_PLL_IDFT_20UA << AW_PID_2055_PLL_IDFT_START_BIT)

#define AW_PID_2055_PLL_IDFT_40UA	(61)
#define AW_PID_2055_PLL_IDFT_40UA_VALUE	\
	(AW_PID_2055_PLL_IDFT_40UA << AW_PID_2055_PLL_IDFT_START_BIT)

#define AW_PID_2055_PLL_IDFT_60UA	(60)
#define AW_PID_2055_PLL_IDFT_60UA_VALUE	\
	(AW_PID_2055_PLL_IDFT_60UA << AW_PID_2055_PLL_IDFT_START_BIT)

#define AW_PID_2055_PLL_IDFT_80UA	(59)
#define AW_PID_2055_PLL_IDFT_80UA_VALUE	\
	(AW_PID_2055_PLL_IDFT_80UA << AW_PID_2055_PLL_IDFT_START_BIT)

#define AW_PID_2055_PLL_IDFT_100UA	(58)
#define AW_PID_2055_PLL_IDFT_100UA_VALUE	\
	(AW_PID_2055_PLL_IDFT_100UA << AW_PID_2055_PLL_IDFT_START_BIT)

#define AW_PID_2055_PLL_IDFT_120UA	(57)
#define AW_PID_2055_PLL_IDFT_120UA_VALUE	\
	(AW_PID_2055_PLL_IDFT_120UA << AW_PID_2055_PLL_IDFT_START_BIT)

#define AW_PID_2055_PLL_IDFT_140UA	(56)
#define AW_PID_2055_PLL_IDFT_140UA_VALUE	\
	(AW_PID_2055_PLL_IDFT_140UA << AW_PID_2055_PLL_IDFT_START_BIT)

#define AW_PID_2055_PLL_IDFT_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLL_IDFT_DEFAULT	\
	(AW_PID_2055_PLL_IDFT_DEFAULT_VALUE << AW_PID_2055_PLL_IDFT_START_BIT)

/* PLL_RZEROS bit 9:7 (PLLCTRL3 0x52) */
#define AW_PID_2055_PLL_RZEROS_START_BIT	(7)
#define AW_PID_2055_PLL_RZEROS_BITS_LEN	(3)
#define AW_PID_2055_PLL_RZEROS_MASK	\
	(~(((1<<AW_PID_2055_PLL_RZEROS_BITS_LEN)-1) << AW_PID_2055_PLL_RZEROS_START_BIT))

#define AW_PID_2055_PLL_RZEROS_0	(0)
#define AW_PID_2055_PLL_RZEROS_0_VALUE	\
	(AW_PID_2055_PLL_RZEROS_0 << AW_PID_2055_PLL_RZEROS_START_BIT)

#define AW_PID_2055_PLL_RZEROS_1	(1)
#define AW_PID_2055_PLL_RZEROS_1_VALUE	\
	(AW_PID_2055_PLL_RZEROS_1 << AW_PID_2055_PLL_RZEROS_START_BIT)

#define AW_PID_2055_PLL_RZEROS_2	(2)
#define AW_PID_2055_PLL_RZEROS_2_VALUE	\
	(AW_PID_2055_PLL_RZEROS_2 << AW_PID_2055_PLL_RZEROS_START_BIT)

#define AW_PID_2055_PLL_RZEROS_3	(3)
#define AW_PID_2055_PLL_RZEROS_3_VALUE	\
	(AW_PID_2055_PLL_RZEROS_3 << AW_PID_2055_PLL_RZEROS_START_BIT)

#define AW_PID_2055_PLL_RZEROS_4	(4)
#define AW_PID_2055_PLL_RZEROS_4_VALUE	\
	(AW_PID_2055_PLL_RZEROS_4 << AW_PID_2055_PLL_RZEROS_START_BIT)

#define AW_PID_2055_PLL_RZEROS_5	(5)
#define AW_PID_2055_PLL_RZEROS_5_VALUE	\
	(AW_PID_2055_PLL_RZEROS_5 << AW_PID_2055_PLL_RZEROS_START_BIT)

#define AW_PID_2055_PLL_RZEROS_6	(6)
#define AW_PID_2055_PLL_RZEROS_6_VALUE	\
	(AW_PID_2055_PLL_RZEROS_6 << AW_PID_2055_PLL_RZEROS_START_BIT)

#define AW_PID_2055_PLL_RZEROS_7	(7)
#define AW_PID_2055_PLL_RZEROS_7_VALUE	\
	(AW_PID_2055_PLL_RZEROS_7 << AW_PID_2055_PLL_RZEROS_START_BIT)

#define AW_PID_2055_PLL_RZEROS_DEFAULT_VALUE	(3)
#define AW_PID_2055_PLL_RZEROS_DEFAULT	\
	(AW_PID_2055_PLL_RZEROS_DEFAULT_VALUE << AW_PID_2055_PLL_RZEROS_START_BIT)

/* PLL_DIV_FB bit 6:4 (PLLCTRL3 0x52) */
#define AW_PID_2055_PLL_DIV_FB_START_BIT	(4)
#define AW_PID_2055_PLL_DIV_FB_BITS_LEN	(3)
#define AW_PID_2055_PLL_DIV_FB_MASK	\
	(~(((1<<AW_PID_2055_PLL_DIV_FB_BITS_LEN)-1) << AW_PID_2055_PLL_DIV_FB_START_BIT))

#define AW_PID_2055_PLL_DIV_FB_64	(0)
#define AW_PID_2055_PLL_DIV_FB_64_VALUE	\
	(AW_PID_2055_PLL_DIV_FB_64 << AW_PID_2055_PLL_DIV_FB_START_BIT)

#define AW_PID_2055_PLL_DIV_FB_128	(1)
#define AW_PID_2055_PLL_DIV_FB_128_VALUE	\
	(AW_PID_2055_PLL_DIV_FB_128 << AW_PID_2055_PLL_DIV_FB_START_BIT)

#define AW_PID_2055_PLL_DIV_FB_256	(2)
#define AW_PID_2055_PLL_DIV_FB_256_VALUE	\
	(AW_PID_2055_PLL_DIV_FB_256 << AW_PID_2055_PLL_DIV_FB_START_BIT)

#define AW_PID_2055_PLL_DIV_FB_512	(3)
#define AW_PID_2055_PLL_DIV_FB_512_VALUE	\
	(AW_PID_2055_PLL_DIV_FB_512 << AW_PID_2055_PLL_DIV_FB_START_BIT)

#define AW_PID_2055_PLL_DIV_FB_1024	(4)
#define AW_PID_2055_PLL_DIV_FB_1024_VALUE	\
	(AW_PID_2055_PLL_DIV_FB_1024 << AW_PID_2055_PLL_DIV_FB_START_BIT)

#define AW_PID_2055_PLL_DIV_FB_2048	(5)
#define AW_PID_2055_PLL_DIV_FB_2048_VALUE	\
	(AW_PID_2055_PLL_DIV_FB_2048 << AW_PID_2055_PLL_DIV_FB_START_BIT)

#define AW_PID_2055_PLL_DIV_FB_4096	(6)
#define AW_PID_2055_PLL_DIV_FB_4096_VALUE	\
	(AW_PID_2055_PLL_DIV_FB_4096 << AW_PID_2055_PLL_DIV_FB_START_BIT)

#define AW_PID_2055_PLL_DIV_FB_8192	(7)
#define AW_PID_2055_PLL_DIV_FB_8192_VALUE	\
	(AW_PID_2055_PLL_DIV_FB_8192 << AW_PID_2055_PLL_DIV_FB_START_BIT)

#define AW_PID_2055_PLL_DIV_FB_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLL_DIV_FB_DEFAULT	\
	(AW_PID_2055_PLL_DIV_FB_DEFAULT_VALUE << AW_PID_2055_PLL_DIV_FB_START_BIT)

/* PLL_GM_SEL bit 3 (PLLCTRL3 0x52) */
#define AW_PID_2055_PLL_GM_SEL_START_BIT	(3)
#define AW_PID_2055_PLL_GM_SEL_BITS_LEN	(1)
#define AW_PID_2055_PLL_GM_SEL_MASK	\
	(~(((1<<AW_PID_2055_PLL_GM_SEL_BITS_LEN)-1) << AW_PID_2055_PLL_GM_SEL_START_BIT))

#define AW_PID_2055_PLL_GM_SEL_SMALL	(0)
#define AW_PID_2055_PLL_GM_SEL_SMALL_VALUE	\
	(AW_PID_2055_PLL_GM_SEL_SMALL << AW_PID_2055_PLL_GM_SEL_START_BIT)

#define AW_PID_2055_PLL_GM_SEL_LARGE	(1)
#define AW_PID_2055_PLL_GM_SEL_LARGE_VALUE	\
	(AW_PID_2055_PLL_GM_SEL_LARGE << AW_PID_2055_PLL_GM_SEL_START_BIT)

#define AW_PID_2055_PLL_GM_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLL_GM_SEL_DEFAULT	\
	(AW_PID_2055_PLL_GM_SEL_DEFAULT_VALUE << AW_PID_2055_PLL_GM_SEL_START_BIT)

/* CCO_MUX bit 2 (PLLCTRL3 0x52) */
#define AW_PID_2055_CCO_MUX_START_BIT	(2)
#define AW_PID_2055_CCO_MUX_BITS_LEN	(1)
#define AW_PID_2055_CCO_MUX_MASK	\
	(~(((1<<AW_PID_2055_CCO_MUX_BITS_LEN)-1) << AW_PID_2055_CCO_MUX_START_BIT))

#define AW_PID_2055_CCO_MUX_DIVIDED	(0)
#define AW_PID_2055_CCO_MUX_DIVIDED_VALUE	\
	(AW_PID_2055_CCO_MUX_DIVIDED << AW_PID_2055_CCO_MUX_START_BIT)

#define AW_PID_2055_CCO_MUX_BYPASS	(1)
#define AW_PID_2055_CCO_MUX_BYPASS_VALUE	\
	(AW_PID_2055_CCO_MUX_BYPASS << AW_PID_2055_CCO_MUX_START_BIT)

#define AW_PID_2055_CCO_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2055_CCO_MUX_DEFAULT	\
	(AW_PID_2055_CCO_MUX_DEFAULT_VALUE << AW_PID_2055_CCO_MUX_START_BIT)

/* PLLDBG bit 1 (PLLCTRL3 0x52) */
#define AW_PID_2055_PLLDBG_START_BIT	(1)
#define AW_PID_2055_PLLDBG_BITS_LEN	(1)
#define AW_PID_2055_PLLDBG_MASK	\
	(~(((1<<AW_PID_2055_PLLDBG_BITS_LEN)-1) << AW_PID_2055_PLLDBG_START_BIT))

#define AW_PID_2055_PLLDBG_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLLDBG_DEFAULT	\
	(AW_PID_2055_PLLDBG_DEFAULT_VALUE << AW_PID_2055_PLLDBG_START_BIT)

/* PDPLL bit 0 (PLLCTRL3 0x52) */
#define AW_PID_2055_PDPLL_START_BIT	(0)
#define AW_PID_2055_PDPLL_BITS_LEN	(1)
#define AW_PID_2055_PDPLL_MASK	\
	(~(((1<<AW_PID_2055_PDPLL_BITS_LEN)-1) << AW_PID_2055_PDPLL_START_BIT))

#define AW_PID_2055_PDPLL_DISABLE	(0)
#define AW_PID_2055_PDPLL_DISABLE_VALUE	\
	(AW_PID_2055_PDPLL_DISABLE << AW_PID_2055_PDPLL_START_BIT)

#define AW_PID_2055_PDPLL_ENABLE	(1)
#define AW_PID_2055_PDPLL_ENABLE_VALUE	\
	(AW_PID_2055_PDPLL_ENABLE << AW_PID_2055_PDPLL_START_BIT)

#define AW_PID_2055_PDPLL_DEFAULT_VALUE	(1)
#define AW_PID_2055_PDPLL_DEFAULT	\
	(AW_PID_2055_PDPLL_DEFAULT_VALUE << AW_PID_2055_PDPLL_START_BIT)

/* default value of PLLCTRL3 (0x52) */
/* #define AW_PID_2055_PLLCTRL3_DEFAULT		(0x0181) */

/* CDACTRL1 (0x53) detail */
/* ADP_GAIN bit 15 (CDACTRL1 0x53) */
#define AW_PID_2055_ADP_GAIN_START_BIT	(15)
#define AW_PID_2055_ADP_GAIN_BITS_LEN	(1)
#define AW_PID_2055_ADP_GAIN_MASK	\
	(~(((1<<AW_PID_2055_ADP_GAIN_BITS_LEN)-1) << AW_PID_2055_ADP_GAIN_START_BIT))

#define AW_PID_2055_ADP_GAIN_REG	(0)
#define AW_PID_2055_ADP_GAIN_REG_VALUE	\
	(AW_PID_2055_ADP_GAIN_REG << AW_PID_2055_ADP_GAIN_START_BIT)

#define AW_PID_2055_ADP_GAIN_GEN	(1)
#define AW_PID_2055_ADP_GAIN_GEN_VALUE	\
	(AW_PID_2055_ADP_GAIN_GEN << AW_PID_2055_ADP_GAIN_START_BIT)

#define AW_PID_2055_ADP_GAIN_DEFAULT_VALUE	(1)
#define AW_PID_2055_ADP_GAIN_DEFAULT	\
	(AW_PID_2055_ADP_GAIN_DEFAULT_VALUE << AW_PID_2055_ADP_GAIN_START_BIT)

/* EN_PDCDAOUT bit 14 (CDACTRL1 0x53) */
#define AW_PID_2055_EN_PDCDAOUT_START_BIT	(14)
#define AW_PID_2055_EN_PDCDAOUT_BITS_LEN	(1)
#define AW_PID_2055_EN_PDCDAOUT_MASK	\
	(~(((1<<AW_PID_2055_EN_PDCDAOUT_BITS_LEN)-1) << AW_PID_2055_EN_PDCDAOUT_START_BIT))

#define AW_PID_2055_EN_PDCDAOUT_DISABLE	(0)
#define AW_PID_2055_EN_PDCDAOUT_DISABLE_VALUE	\
	(AW_PID_2055_EN_PDCDAOUT_DISABLE << AW_PID_2055_EN_PDCDAOUT_START_BIT)

#define AW_PID_2055_EN_PDCDAOUT_ENABLE	(1)
#define AW_PID_2055_EN_PDCDAOUT_ENABLE_VALUE	\
	(AW_PID_2055_EN_PDCDAOUT_ENABLE << AW_PID_2055_EN_PDCDAOUT_START_BIT)

#define AW_PID_2055_EN_PDCDAOUT_DEFAULT_VALUE	(0)
#define AW_PID_2055_EN_PDCDAOUT_DEFAULT	\
	(AW_PID_2055_EN_PDCDAOUT_DEFAULT_VALUE << AW_PID_2055_EN_PDCDAOUT_START_BIT)

/* DDT_GTDR bit 13 (CDACTRL1 0x53) */
#define AW_PID_2055_DDT_GTDR_START_BIT	(13)
#define AW_PID_2055_DDT_GTDR_BITS_LEN	(1)
#define AW_PID_2055_DDT_GTDR_MASK	\
	(~(((1<<AW_PID_2055_DDT_GTDR_BITS_LEN)-1) << AW_PID_2055_DDT_GTDR_START_BIT))

#define AW_PID_2055_DDT_GTDR_15NS	(0)
#define AW_PID_2055_DDT_GTDR_15NS_VALUE	\
	(AW_PID_2055_DDT_GTDR_15NS << AW_PID_2055_DDT_GTDR_START_BIT)

#define AW_PID_2055_DDT_GTDR_20NS	(1)
#define AW_PID_2055_DDT_GTDR_20NS_VALUE	\
	(AW_PID_2055_DDT_GTDR_20NS << AW_PID_2055_DDT_GTDR_START_BIT)

#define AW_PID_2055_DDT_GTDR_DEFAULT_VALUE	(0)
#define AW_PID_2055_DDT_GTDR_DEFAULT	\
	(AW_PID_2055_DDT_GTDR_DEFAULT_VALUE << AW_PID_2055_DDT_GTDR_START_BIT)

/* AMP1_CUR bit 12 (CDACTRL1 0x53) */
#define AW_PID_2055_AMP1_CUR_START_BIT	(12)
#define AW_PID_2055_AMP1_CUR_BITS_LEN	(1)
#define AW_PID_2055_AMP1_CUR_MASK	\
	(~(((1<<AW_PID_2055_AMP1_CUR_BITS_LEN)-1) << AW_PID_2055_AMP1_CUR_START_BIT))

#define AW_PID_2055_AMP1_CUR_5UA	(0)
#define AW_PID_2055_AMP1_CUR_5UA_VALUE	\
	(AW_PID_2055_AMP1_CUR_5UA << AW_PID_2055_AMP1_CUR_START_BIT)

#define AW_PID_2055_AMP1_CUR_10UA	(1)
#define AW_PID_2055_AMP1_CUR_10UA_VALUE	\
	(AW_PID_2055_AMP1_CUR_10UA << AW_PID_2055_AMP1_CUR_START_BIT)

#define AW_PID_2055_AMP1_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2055_AMP1_CUR_DEFAULT	\
	(AW_PID_2055_AMP1_CUR_DEFAULT_VALUE << AW_PID_2055_AMP1_CUR_START_BIT)

/* COMP_CUR bit 11 (CDACTRL1 0x53) */
#define AW_PID_2055_COMP_CUR_START_BIT	(11)
#define AW_PID_2055_COMP_CUR_BITS_LEN	(1)
#define AW_PID_2055_COMP_CUR_MASK	\
	(~(((1<<AW_PID_2055_COMP_CUR_BITS_LEN)-1) << AW_PID_2055_COMP_CUR_START_BIT))

#define AW_PID_2055_COMP_CUR_5UA	(0)
#define AW_PID_2055_COMP_CUR_5UA_VALUE	\
	(AW_PID_2055_COMP_CUR_5UA << AW_PID_2055_COMP_CUR_START_BIT)

#define AW_PID_2055_COMP_CUR_10UA	(1)
#define AW_PID_2055_COMP_CUR_10UA_VALUE	\
	(AW_PID_2055_COMP_CUR_10UA << AW_PID_2055_COMP_CUR_START_BIT)

#define AW_PID_2055_COMP_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2055_COMP_CUR_DEFAULT	\
	(AW_PID_2055_COMP_CUR_DEFAULT_VALUE << AW_PID_2055_COMP_CUR_START_BIT)

/* AMP_OPD bit 10 (CDACTRL1 0x53) */
#define AW_PID_2055_AMP_OPD_START_BIT	(10)
#define AW_PID_2055_AMP_OPD_BITS_LEN	(1)
#define AW_PID_2055_AMP_OPD_MASK	\
	(~(((1<<AW_PID_2055_AMP_OPD_BITS_LEN)-1) << AW_PID_2055_AMP_OPD_START_BIT))

#define AW_PID_2055_AMP_OPD_DISABLE	(0)
#define AW_PID_2055_AMP_OPD_DISABLE_VALUE	\
	(AW_PID_2055_AMP_OPD_DISABLE << AW_PID_2055_AMP_OPD_START_BIT)

#define AW_PID_2055_AMP_OPD_ENABLE	(1)
#define AW_PID_2055_AMP_OPD_ENABLE_VALUE	\
	(AW_PID_2055_AMP_OPD_ENABLE << AW_PID_2055_AMP_OPD_START_BIT)

#define AW_PID_2055_AMP_OPD_DEFAULT_VALUE	(1)
#define AW_PID_2055_AMP_OPD_DEFAULT	\
	(AW_PID_2055_AMP_OPD_DEFAULT_VALUE << AW_PID_2055_AMP_OPD_START_BIT)

/* AMP_POPT bit 9:8 (CDACTRL1 0x53) */
#define AW_PID_2055_AMP_POPT_START_BIT	(8)
#define AW_PID_2055_AMP_POPT_BITS_LEN	(2)
#define AW_PID_2055_AMP_POPT_MASK	\
	(~(((1<<AW_PID_2055_AMP_POPT_BITS_LEN)-1) << AW_PID_2055_AMP_POPT_START_BIT))

#define AW_PID_2055_AMP_POPT_0P4MS	(0)
#define AW_PID_2055_AMP_POPT_0P4MS_VALUE	\
	(AW_PID_2055_AMP_POPT_0P4MS << AW_PID_2055_AMP_POPT_START_BIT)

#define AW_PID_2055_AMP_POPT_1P6MS	(1)
#define AW_PID_2055_AMP_POPT_1P6MS_VALUE	\
	(AW_PID_2055_AMP_POPT_1P6MS << AW_PID_2055_AMP_POPT_START_BIT)

#define AW_PID_2055_AMP_POPT_6P4MS	(2)
#define AW_PID_2055_AMP_POPT_6P4MS_VALUE	\
	(AW_PID_2055_AMP_POPT_6P4MS << AW_PID_2055_AMP_POPT_START_BIT)

#define AW_PID_2055_AMP_POPT_12P8MS	(3)
#define AW_PID_2055_AMP_POPT_12P8MS_VALUE	\
	(AW_PID_2055_AMP_POPT_12P8MS << AW_PID_2055_AMP_POPT_START_BIT)

#define AW_PID_2055_AMP_POPT_DEFAULT_VALUE	(0)
#define AW_PID_2055_AMP_POPT_DEFAULT	\
	(AW_PID_2055_AMP_POPT_DEFAULT_VALUE << AW_PID_2055_AMP_POPT_START_BIT)

/* AMP_R2 bit 7:5 (CDACTRL1 0x53) */
#define AW_PID_2055_AMP_R2_START_BIT	(5)
#define AW_PID_2055_AMP_R2_BITS_LEN	(3)
#define AW_PID_2055_AMP_R2_MASK	\
	(~(((1<<AW_PID_2055_AMP_R2_BITS_LEN)-1) << AW_PID_2055_AMP_R2_START_BIT))

#define AW_PID_2055_AMP_R2_140KHZ	(0)
#define AW_PID_2055_AMP_R2_140KHZ_VALUE	\
	(AW_PID_2055_AMP_R2_140KHZ << AW_PID_2055_AMP_R2_START_BIT)

#define AW_PID_2055_AMP_R2_120KHZ	(1)
#define AW_PID_2055_AMP_R2_120KHZ_VALUE	\
	(AW_PID_2055_AMP_R2_120KHZ << AW_PID_2055_AMP_R2_START_BIT)

#define AW_PID_2055_AMP_R2_80KHZ	(2)
#define AW_PID_2055_AMP_R2_80KHZ_VALUE	\
	(AW_PID_2055_AMP_R2_80KHZ << AW_PID_2055_AMP_R2_START_BIT)

#define AW_PID_2055_AMP_R2_60KHZ	(3)
#define AW_PID_2055_AMP_R2_60KHZ_VALUE	\
	(AW_PID_2055_AMP_R2_60KHZ << AW_PID_2055_AMP_R2_START_BIT)

#define AW_PID_2055_AMP_R2_40KHZ	(4)
#define AW_PID_2055_AMP_R2_40KHZ_VALUE	\
	(AW_PID_2055_AMP_R2_40KHZ << AW_PID_2055_AMP_R2_START_BIT)

#define AW_PID_2055_AMP_R2_30KHZ	(5)
#define AW_PID_2055_AMP_R2_30KHZ_VALUE	\
	(AW_PID_2055_AMP_R2_30KHZ << AW_PID_2055_AMP_R2_START_BIT)

#define AW_PID_2055_AMP_R2_20KHZ	(6)
#define AW_PID_2055_AMP_R2_20KHZ_VALUE	\
	(AW_PID_2055_AMP_R2_20KHZ << AW_PID_2055_AMP_R2_START_BIT)

#define AW_PID_2055_AMP_R2_15KHZ	(7)
#define AW_PID_2055_AMP_R2_15KHZ_VALUE	\
	(AW_PID_2055_AMP_R2_15KHZ << AW_PID_2055_AMP_R2_START_BIT)

#define AW_PID_2055_AMP_R2_DEFAULT_VALUE	(1)
#define AW_PID_2055_AMP_R2_DEFAULT	\
	(AW_PID_2055_AMP_R2_DEFAULT_VALUE << AW_PID_2055_AMP_R2_START_BIT)

/* HN_DLYB bit 4 (CDACTRL1 0x53) */
#define AW_PID_2055_HN_DLYB_START_BIT	(4)
#define AW_PID_2055_HN_DLYB_BITS_LEN	(1)
#define AW_PID_2055_HN_DLYB_MASK	\
	(~(((1<<AW_PID_2055_HN_DLYB_BITS_LEN)-1) << AW_PID_2055_HN_DLYB_START_BIT))

#define AW_PID_2055_HN_DLYB_1P2NS	(0)
#define AW_PID_2055_HN_DLYB_1P2NS_VALUE	\
	(AW_PID_2055_HN_DLYB_1P2NS << AW_PID_2055_HN_DLYB_START_BIT)

#define AW_PID_2055_HN_DLYB_2P5NS	(1)
#define AW_PID_2055_HN_DLYB_2P5NS_VALUE	\
	(AW_PID_2055_HN_DLYB_2P5NS << AW_PID_2055_HN_DLYB_START_BIT)

#define AW_PID_2055_HN_DLYB_DEFAULT_VALUE	(0)
#define AW_PID_2055_HN_DLYB_DEFAULT	\
	(AW_PID_2055_HN_DLYB_DEFAULT_VALUE << AW_PID_2055_HN_DLYB_START_BIT)

/* LN_DLYB bit 3 (CDACTRL1 0x53) */
#define AW_PID_2055_LN_DLYB_START_BIT	(3)
#define AW_PID_2055_LN_DLYB_BITS_LEN	(1)
#define AW_PID_2055_LN_DLYB_MASK	\
	(~(((1<<AW_PID_2055_LN_DLYB_BITS_LEN)-1) << AW_PID_2055_LN_DLYB_START_BIT))

#define AW_PID_2055_LN_DLYB_1P2NS	(0)
#define AW_PID_2055_LN_DLYB_1P2NS_VALUE	\
	(AW_PID_2055_LN_DLYB_1P2NS << AW_PID_2055_LN_DLYB_START_BIT)

#define AW_PID_2055_LN_DLYB_2P5NS	(1)
#define AW_PID_2055_LN_DLYB_2P5NS_VALUE	\
	(AW_PID_2055_LN_DLYB_2P5NS << AW_PID_2055_LN_DLYB_START_BIT)

#define AW_PID_2055_LN_DLYB_DEFAULT_VALUE	(0)
#define AW_PID_2055_LN_DLYB_DEFAULT	\
	(AW_PID_2055_LN_DLYB_DEFAULT_VALUE << AW_PID_2055_LN_DLYB_START_BIT)

/* OT_SEL bit 2 (CDACTRL1 0x53) */
#define AW_PID_2055_OT_SEL_START_BIT	(2)
#define AW_PID_2055_OT_SEL_BITS_LEN	(1)
#define AW_PID_2055_OT_SEL_MASK	\
	(~(((1<<AW_PID_2055_OT_SEL_BITS_LEN)-1) << AW_PID_2055_OT_SEL_START_BIT))

#define AW_PID_2055_OT_SEL_160	(0)
#define AW_PID_2055_OT_SEL_160_VALUE	\
	(AW_PID_2055_OT_SEL_160 << AW_PID_2055_OT_SEL_START_BIT)

#define AW_PID_2055_OT_SEL_150	(1)
#define AW_PID_2055_OT_SEL_150_VALUE	\
	(AW_PID_2055_OT_SEL_150 << AW_PID_2055_OT_SEL_START_BIT)

#define AW_PID_2055_OT_SEL_DEFAULT_VALUE	(0)
#define AW_PID_2055_OT_SEL_DEFAULT	\
	(AW_PID_2055_OT_SEL_DEFAULT_VALUE << AW_PID_2055_OT_SEL_START_BIT)

/* CLASSD_LDO bit 1 (CDACTRL1 0x53) */
#define AW_PID_2055_CLASSD_LDO_START_BIT	(1)
#define AW_PID_2055_CLASSD_LDO_BITS_LEN	(1)
#define AW_PID_2055_CLASSD_LDO_MASK	\
	(~(((1<<AW_PID_2055_CLASSD_LDO_BITS_LEN)-1) << AW_PID_2055_CLASSD_LDO_START_BIT))

#define AW_PID_2055_CLASSD_LDO_4P4V	(0)
#define AW_PID_2055_CLASSD_LDO_4P4V_VALUE	\
	(AW_PID_2055_CLASSD_LDO_4P4V << AW_PID_2055_CLASSD_LDO_START_BIT)

#define AW_PID_2055_CLASSD_LDO_4P8V	(1)
#define AW_PID_2055_CLASSD_LDO_4P8V_VALUE	\
	(AW_PID_2055_CLASSD_LDO_4P8V << AW_PID_2055_CLASSD_LDO_START_BIT)

#define AW_PID_2055_CLASSD_LDO_DEFAULT_VALUE	(0)
#define AW_PID_2055_CLASSD_LDO_DEFAULT	\
	(AW_PID_2055_CLASSD_LDO_DEFAULT_VALUE << AW_PID_2055_CLASSD_LDO_START_BIT)

/* UVLO_DVDD bit 0 (CDACTRL1 0x53) */
#define AW_PID_2055_UVLO_DVDD_START_BIT	(0)
#define AW_PID_2055_UVLO_DVDD_BITS_LEN	(1)
#define AW_PID_2055_UVLO_DVDD_MASK	\
	(~(((1<<AW_PID_2055_UVLO_DVDD_BITS_LEN)-1) << AW_PID_2055_UVLO_DVDD_START_BIT))

#define AW_PID_2055_UVLO_DVDD_1P4VMINUS_1P5V	(1)
#define AW_PID_2055_UVLO_DVDD_1P4VMINUS_1P5V_VALUE	\
	(AW_PID_2055_UVLO_DVDD_1P4VMINUS_1P5V << AW_PID_2055_UVLO_DVDD_START_BIT)

#define AW_PID_2055_UVLO_DVDD_1P3VMINUS_1P4V	(0)
#define AW_PID_2055_UVLO_DVDD_1P3VMINUS_1P4V_VALUE	\
	(AW_PID_2055_UVLO_DVDD_1P3VMINUS_1P4V << AW_PID_2055_UVLO_DVDD_START_BIT)

#define AW_PID_2055_UVLO_DVDD_DEFAULT_VALUE	(1)
#define AW_PID_2055_UVLO_DVDD_DEFAULT	\
	(AW_PID_2055_UVLO_DVDD_DEFAULT_VALUE << AW_PID_2055_UVLO_DVDD_START_BIT)

/* default value of CDACTRL1 (0x53) */
/* #define AW_PID_2055_CDACTRL1_DEFAULT		(0x8421) */

/* CDACTRL2 (0x54) detail */
/* SEL_RES bit 15 (CDACTRL2 0x54) */
#define AW_PID_2055_SEL_RES_START_BIT	(15)
#define AW_PID_2055_SEL_RES_BITS_LEN	(1)
#define AW_PID_2055_SEL_RES_MASK	\
	(~(((1<<AW_PID_2055_SEL_RES_BITS_LEN)-1) << AW_PID_2055_SEL_RES_START_BIT))

#define AW_PID_2055_SEL_RES_OPEN	(1)
#define AW_PID_2055_SEL_RES_OPEN_VALUE	\
	(AW_PID_2055_SEL_RES_OPEN << AW_PID_2055_SEL_RES_START_BIT)

#define AW_PID_2055_SEL_RES_CLOSE	(0)
#define AW_PID_2055_SEL_RES_CLOSE_VALUE	\
	(AW_PID_2055_SEL_RES_CLOSE << AW_PID_2055_SEL_RES_START_BIT)

#define AW_PID_2055_SEL_RES_DEFAULT_VALUE	(1)
#define AW_PID_2055_SEL_RES_DEFAULT	\
	(AW_PID_2055_SEL_RES_DEFAULT_VALUE << AW_PID_2055_SEL_RES_START_BIT)

/* BYP_PWMSYNC bit 14 (CDACTRL2 0x54) */
#define AW_PID_2055_BYP_PWMSYNC_START_BIT	(14)
#define AW_PID_2055_BYP_PWMSYNC_BITS_LEN	(1)
#define AW_PID_2055_BYP_PWMSYNC_MASK	\
	(~(((1<<AW_PID_2055_BYP_PWMSYNC_BITS_LEN)-1) << AW_PID_2055_BYP_PWMSYNC_START_BIT))

#define AW_PID_2055_BYP_PWMSYNC_DISABLE	(0)
#define AW_PID_2055_BYP_PWMSYNC_DISABLE_VALUE	\
	(AW_PID_2055_BYP_PWMSYNC_DISABLE << AW_PID_2055_BYP_PWMSYNC_START_BIT)

#define AW_PID_2055_BYP_PWMSYNC_ENABLE	(1)
#define AW_PID_2055_BYP_PWMSYNC_ENABLE_VALUE	\
	(AW_PID_2055_BYP_PWMSYNC_ENABLE << AW_PID_2055_BYP_PWMSYNC_START_BIT)

#define AW_PID_2055_BYP_PWMSYNC_DEFAULT_VALUE	(0)
#define AW_PID_2055_BYP_PWMSYNC_DEFAULT	\
	(AW_PID_2055_BYP_PWMSYNC_DEFAULT_VALUE << AW_PID_2055_BYP_PWMSYNC_START_BIT)

/* IDAC_SPLIT bit 13 (CDACTRL2 0x54) */
#define AW_PID_2055_IDAC_SPLIT_START_BIT	(13)
#define AW_PID_2055_IDAC_SPLIT_BITS_LEN	(1)
#define AW_PID_2055_IDAC_SPLIT_MASK	\
	(~(((1<<AW_PID_2055_IDAC_SPLIT_BITS_LEN)-1) << AW_PID_2055_IDAC_SPLIT_START_BIT))

#define AW_PID_2055_IDAC_SPLIT_WORKING	(0)
#define AW_PID_2055_IDAC_SPLIT_WORKING_VALUE	\
	(AW_PID_2055_IDAC_SPLIT_WORKING << AW_PID_2055_IDAC_SPLIT_START_BIT)

#define AW_PID_2055_IDAC_SPLIT_SHORTED	(1)
#define AW_PID_2055_IDAC_SPLIT_SHORTED_VALUE	\
	(AW_PID_2055_IDAC_SPLIT_SHORTED << AW_PID_2055_IDAC_SPLIT_START_BIT)

#define AW_PID_2055_IDAC_SPLIT_DEFAULT_VALUE	(0)
#define AW_PID_2055_IDAC_SPLIT_DEFAULT	\
	(AW_PID_2055_IDAC_SPLIT_DEFAULT_VALUE << AW_PID_2055_IDAC_SPLIT_START_BIT)

/* PWM_SYN_INV bit 12 (CDACTRL2 0x54) */
#define AW_PID_2055_PWM_SYN_INV_START_BIT	(12)
#define AW_PID_2055_PWM_SYN_INV_BITS_LEN	(1)
#define AW_PID_2055_PWM_SYN_INV_MASK	\
	(~(((1<<AW_PID_2055_PWM_SYN_INV_BITS_LEN)-1) << AW_PID_2055_PWM_SYN_INV_START_BIT))

#define AW_PID_2055_PWM_SYN_INV_DISABLE	(0)
#define AW_PID_2055_PWM_SYN_INV_DISABLE_VALUE	\
	(AW_PID_2055_PWM_SYN_INV_DISABLE << AW_PID_2055_PWM_SYN_INV_START_BIT)

#define AW_PID_2055_PWM_SYN_INV_ENABLE	(1)
#define AW_PID_2055_PWM_SYN_INV_ENABLE_VALUE	\
	(AW_PID_2055_PWM_SYN_INV_ENABLE << AW_PID_2055_PWM_SYN_INV_START_BIT)

#define AW_PID_2055_PWM_SYN_INV_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWM_SYN_INV_DEFAULT	\
	(AW_PID_2055_PWM_SYN_INV_DEFAULT_VALUE << AW_PID_2055_PWM_SYN_INV_START_BIT)

/* VCOM_FLT_RC bit 11 (CDACTRL2 0x54) */
#define AW_PID_2055_VCOM_FLT_RC_START_BIT	(11)
#define AW_PID_2055_VCOM_FLT_RC_BITS_LEN	(1)
#define AW_PID_2055_VCOM_FLT_RC_MASK	\
	(~(((1<<AW_PID_2055_VCOM_FLT_RC_BITS_LEN)-1) << AW_PID_2055_VCOM_FLT_RC_START_BIT))

#define AW_PID_2055_VCOM_FLT_RC_3_KHZ	(0)
#define AW_PID_2055_VCOM_FLT_RC_3_KHZ_VALUE	\
	(AW_PID_2055_VCOM_FLT_RC_3_KHZ << AW_PID_2055_VCOM_FLT_RC_START_BIT)

#define AW_PID_2055_VCOM_FLT_RC_10_KHZ	(1)
#define AW_PID_2055_VCOM_FLT_RC_10_KHZ_VALUE	\
	(AW_PID_2055_VCOM_FLT_RC_10_KHZ << AW_PID_2055_VCOM_FLT_RC_START_BIT)

#define AW_PID_2055_VCOM_FLT_RC_DEFAULT_VALUE	(0)
#define AW_PID_2055_VCOM_FLT_RC_DEFAULT	\
	(AW_PID_2055_VCOM_FLT_RC_DEFAULT_VALUE << AW_PID_2055_VCOM_FLT_RC_START_BIT)

/* PDUVL bit 10 (CDACTRL2 0x54) */
#define AW_PID_2055_PDUVL_START_BIT	(10)
#define AW_PID_2055_PDUVL_BITS_LEN	(1)
#define AW_PID_2055_PDUVL_MASK	\
	(~(((1<<AW_PID_2055_PDUVL_BITS_LEN)-1) << AW_PID_2055_PDUVL_START_BIT))

#define AW_PID_2055_PDUVL_NORMAL_WORKING	(0)
#define AW_PID_2055_PDUVL_NORMAL_WORKING_VALUE	\
	(AW_PID_2055_PDUVL_NORMAL_WORKING << AW_PID_2055_PDUVL_START_BIT)

#define AW_PID_2055_PDUVL_POWER_DOWN	(1)
#define AW_PID_2055_PDUVL_POWER_DOWN_VALUE	\
	(AW_PID_2055_PDUVL_POWER_DOWN << AW_PID_2055_PDUVL_START_BIT)

#define AW_PID_2055_PDUVL_DEFAULT_VALUE	(0)
#define AW_PID_2055_PDUVL_DEFAULT	\
	(AW_PID_2055_PDUVL_DEFAULT_VALUE << AW_PID_2055_PDUVL_START_BIT)

/* SET_UVLO_VDD bit 9:8 (CDACTRL2 0x54) */
#define AW_PID_2055_SET_UVLO_VDD_START_BIT	(8)
#define AW_PID_2055_SET_UVLO_VDD_BITS_LEN	(2)
#define AW_PID_2055_SET_UVLO_VDD_MASK	\
	(~(((1<<AW_PID_2055_SET_UVLO_VDD_BITS_LEN)-1) << AW_PID_2055_SET_UVLO_VDD_START_BIT))

#define AW_PID_2055_SET_UVLO_VDD_2P5V2P3V	(0)
#define AW_PID_2055_SET_UVLO_VDD_2P5V2P3V_VALUE	\
	(AW_PID_2055_SET_UVLO_VDD_2P5V2P3V << AW_PID_2055_SET_UVLO_VDD_START_BIT)

#define AW_PID_2055_SET_UVLO_VDD_2P6V2P4V	(1)
#define AW_PID_2055_SET_UVLO_VDD_2P6V2P4V_VALUE	\
	(AW_PID_2055_SET_UVLO_VDD_2P6V2P4V << AW_PID_2055_SET_UVLO_VDD_START_BIT)

#define AW_PID_2055_SET_UVLO_VDD_2P7V2P5V	(2)
#define AW_PID_2055_SET_UVLO_VDD_2P7V2P5V_VALUE	\
	(AW_PID_2055_SET_UVLO_VDD_2P7V2P5V << AW_PID_2055_SET_UVLO_VDD_START_BIT)

#define AW_PID_2055_SET_UVLO_VDD_2P8V2P6V	(3)
#define AW_PID_2055_SET_UVLO_VDD_2P8V2P6V_VALUE	\
	(AW_PID_2055_SET_UVLO_VDD_2P8V2P6V << AW_PID_2055_SET_UVLO_VDD_START_BIT)

#define AW_PID_2055_SET_UVLO_VDD_DEFAULT_VALUE	(1)
#define AW_PID_2055_SET_UVLO_VDD_DEFAULT	\
	(AW_PID_2055_SET_UVLO_VDD_DEFAULT_VALUE << AW_PID_2055_SET_UVLO_VDD_START_BIT)

/* SET_OC_DT bit 5:4 (CDACTRL2 0x54) */
#define AW_PID_2055_SET_OC_DT_START_BIT	(4)
#define AW_PID_2055_SET_OC_DT_BITS_LEN	(2)
#define AW_PID_2055_SET_OC_DT_MASK	\
	(~(((1<<AW_PID_2055_SET_OC_DT_BITS_LEN)-1) << AW_PID_2055_SET_OC_DT_START_BIT))

#define AW_PID_2055_SET_OC_DT_13NS	(0)
#define AW_PID_2055_SET_OC_DT_13NS_VALUE	\
	(AW_PID_2055_SET_OC_DT_13NS << AW_PID_2055_SET_OC_DT_START_BIT)

#define AW_PID_2055_SET_OC_DT_70NS	(1)
#define AW_PID_2055_SET_OC_DT_70NS_VALUE	\
	(AW_PID_2055_SET_OC_DT_70NS << AW_PID_2055_SET_OC_DT_START_BIT)

#define AW_PID_2055_SET_OC_DT_120NS	(2)
#define AW_PID_2055_SET_OC_DT_120NS_VALUE	\
	(AW_PID_2055_SET_OC_DT_120NS << AW_PID_2055_SET_OC_DT_START_BIT)

#define AW_PID_2055_SET_OC_DT_170NS	(3)
#define AW_PID_2055_SET_OC_DT_170NS_VALUE	\
	(AW_PID_2055_SET_OC_DT_170NS << AW_PID_2055_SET_OC_DT_START_BIT)

#define AW_PID_2055_SET_OC_DT_DEFAULT_VALUE	(1)
#define AW_PID_2055_SET_OC_DT_DEFAULT	\
	(AW_PID_2055_SET_OC_DT_DEFAULT_VALUE << AW_PID_2055_SET_OC_DT_START_BIT)

/* OCSWD bit 3 (CDACTRL2 0x54) */
#define AW_PID_2055_OCSWD_START_BIT	(3)
#define AW_PID_2055_OCSWD_BITS_LEN	(1)
#define AW_PID_2055_OCSWD_MASK	\
	(~(((1<<AW_PID_2055_OCSWD_BITS_LEN)-1) << AW_PID_2055_OCSWD_START_BIT))

#define AW_PID_2055_OCSWD_GATEDRIVER	(0)
#define AW_PID_2055_OCSWD_GATEDRIVER_VALUE	\
	(AW_PID_2055_OCSWD_GATEDRIVER << AW_PID_2055_OCSWD_START_BIT)

#define AW_PID_2055_OCSWD_PULLMINUS_DOWN_TRANSISTOR	(1)
#define AW_PID_2055_OCSWD_PULLMINUS_DOWN_TRANSISTOR_VALUE	\
	(AW_PID_2055_OCSWD_PULLMINUS_DOWN_TRANSISTOR << AW_PID_2055_OCSWD_START_BIT)

#define AW_PID_2055_OCSWD_DEFAULT_VALUE	(0)
#define AW_PID_2055_OCSWD_DEFAULT	\
	(AW_PID_2055_OCSWD_DEFAULT_VALUE << AW_PID_2055_OCSWD_START_BIT)

/* T_OCP bit 2 (CDACTRL2 0x54) */
#define AW_PID_2055_T_OCP_START_BIT	(2)
#define AW_PID_2055_T_OCP_BITS_LEN	(1)
#define AW_PID_2055_T_OCP_MASK	\
	(~(((1<<AW_PID_2055_T_OCP_BITS_LEN)-1) << AW_PID_2055_T_OCP_START_BIT))

#define AW_PID_2055_T_OCP_0MS	(0)
#define AW_PID_2055_T_OCP_0MS_VALUE	\
	(AW_PID_2055_T_OCP_0MS << AW_PID_2055_T_OCP_START_BIT)

#define AW_PID_2055_T_OCP_200MS	(1)
#define AW_PID_2055_T_OCP_200MS_VALUE	\
	(AW_PID_2055_T_OCP_200MS << AW_PID_2055_T_OCP_START_BIT)

#define AW_PID_2055_T_OCP_DEFAULT_VALUE	(0)
#define AW_PID_2055_T_OCP_DEFAULT	\
	(AW_PID_2055_T_OCP_DEFAULT_VALUE << AW_PID_2055_T_OCP_START_BIT)

/* SET_IOC bit 1:0 (CDACTRL2 0x54) */
#define AW_PID_2055_SET_IOC_START_BIT	(0)
#define AW_PID_2055_SET_IOC_BITS_LEN	(2)
#define AW_PID_2055_SET_IOC_MASK	\
	(~(((1<<AW_PID_2055_SET_IOC_BITS_LEN)-1) << AW_PID_2055_SET_IOC_START_BIT))

#define AW_PID_2055_SET_IOC_2P6A	(0)
#define AW_PID_2055_SET_IOC_2P6A_VALUE	\
	(AW_PID_2055_SET_IOC_2P6A << AW_PID_2055_SET_IOC_START_BIT)

#define AW_PID_2055_SET_IOC_2P8A	(1)
#define AW_PID_2055_SET_IOC_2P8A_VALUE	\
	(AW_PID_2055_SET_IOC_2P8A << AW_PID_2055_SET_IOC_START_BIT)

#define AW_PID_2055_SET_IOC_3P0A	(2)
#define AW_PID_2055_SET_IOC_3P0A_VALUE	\
	(AW_PID_2055_SET_IOC_3P0A << AW_PID_2055_SET_IOC_START_BIT)

#define AW_PID_2055_SET_IOC_3P2A	(3)
#define AW_PID_2055_SET_IOC_3P2A_VALUE	\
	(AW_PID_2055_SET_IOC_3P2A << AW_PID_2055_SET_IOC_START_BIT)

#define AW_PID_2055_SET_IOC_DEFAULT_VALUE	(1)
#define AW_PID_2055_SET_IOC_DEFAULT	\
	(AW_PID_2055_SET_IOC_DEFAULT_VALUE << AW_PID_2055_SET_IOC_START_BIT)

/* default value of CDACTRL2 (0x54) */
/* #define AW_PID_2055_CDACTRL2_DEFAULT		(0x8111) */

/* BSTCTRL1 (0x60) detail */
/* BST_RTH bit 13:8 (BSTCTRL1 0x60) */
#define AW_PID_2055_BST_RTH_START_BIT	(8)
#define AW_PID_2055_BST_RTH_BITS_LEN	(6)
#define AW_PID_2055_BST_RTH_MASK	\
	(~(((1<<AW_PID_2055_BST_RTH_BITS_LEN)-1) << AW_PID_2055_BST_RTH_START_BIT))

#define AW_PID_2055_BST_RTH_DEFAULT_VALUE	(4)
#define AW_PID_2055_BST_RTH_DEFAULT	\
	(AW_PID_2055_BST_RTH_DEFAULT_VALUE << AW_PID_2055_BST_RTH_START_BIT)

/* BST_MODE bit 7:6 (BSTCTRL1 0x60) */
#define AW_PID_2055_BST_MODE_START_BIT	(6)
#define AW_PID_2055_BST_MODE_BITS_LEN	(2)
#define AW_PID_2055_BST_MODE_MASK	\
	(~(((1<<AW_PID_2055_BST_MODE_BITS_LEN)-1) << AW_PID_2055_BST_MODE_START_BIT))

#define AW_PID_2055_BST_MODE_TRANSPARENT	(0)
#define AW_PID_2055_BST_MODE_TRANSPARENT_VALUE	\
	(AW_PID_2055_BST_MODE_TRANSPARENT << AW_PID_2055_BST_MODE_START_BIT)

#define AW_PID_2055_BST_MODE_FORCE_BOOST	(1)
#define AW_PID_2055_BST_MODE_FORCE_BOOST_VALUE	\
	(AW_PID_2055_BST_MODE_FORCE_BOOST << AW_PID_2055_BST_MODE_START_BIT)

#define AW_PID_2055_BST_MODE_SMART_BOOST1	(2)
#define AW_PID_2055_BST_MODE_SMART_BOOST1_VALUE	\
	(AW_PID_2055_BST_MODE_SMART_BOOST1 << AW_PID_2055_BST_MODE_START_BIT)

#define AW_PID_2055_BST_MODE_SMART_BOOST2	(3)
#define AW_PID_2055_BST_MODE_SMART_BOOST2_VALUE	\
	(AW_PID_2055_BST_MODE_SMART_BOOST2 << AW_PID_2055_BST_MODE_START_BIT)

#define AW_PID_2055_BST_MODE_DEFAULT_VALUE	(0x3)
#define AW_PID_2055_BST_MODE_DEFAULT	\
	(AW_PID_2055_BST_MODE_DEFAULT_VALUE << AW_PID_2055_BST_MODE_START_BIT)

/* BST_ATH bit 5:0 (BSTCTRL1 0x60) */
#define AW_PID_2055_BST_ATH_START_BIT	(0)
#define AW_PID_2055_BST_ATH_BITS_LEN	(6)
#define AW_PID_2055_BST_ATH_MASK	\
	(~(((1<<AW_PID_2055_BST_ATH_BITS_LEN)-1) << AW_PID_2055_BST_ATH_START_BIT))

#define AW_PID_2055_BST_ATH_DEFAULT_VALUE	(2)
#define AW_PID_2055_BST_ATH_DEFAULT	\
	(AW_PID_2055_BST_ATH_DEFAULT_VALUE << AW_PID_2055_BST_ATH_START_BIT)

/* default value of BSTCTRL1 (0x60) */
/* #define AW_PID_2055_BSTCTRL1_DEFAULT		(0x04C2) */

/* BSTCTRL2 (0x61) detail */
/* BST_IPEAK bit 15:12 (BSTCTRL2 0x61) */
#define AW_PID_2055_BST_IPEAK_START_BIT	(12)
#define AW_PID_2055_BST_IPEAK_BITS_LEN	(4)
#define AW_PID_2055_BST_IPEAK_MASK	\
	(~(((1<<AW_PID_2055_BST_IPEAK_BITS_LEN)-1) << AW_PID_2055_BST_IPEAK_START_BIT))

#define AW_PID_2055_BST_IPEAK_1P5A	(0)
#define AW_PID_2055_BST_IPEAK_1P5A_VALUE	\
	(AW_PID_2055_BST_IPEAK_1P5A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_1P75A	(1)
#define AW_PID_2055_BST_IPEAK_1P75A_VALUE	\
	(AW_PID_2055_BST_IPEAK_1P75A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_2P0A	(2)
#define AW_PID_2055_BST_IPEAK_2P0A_VALUE	\
	(AW_PID_2055_BST_IPEAK_2P0A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_2P25A	(3)
#define AW_PID_2055_BST_IPEAK_2P25A_VALUE	\
	(AW_PID_2055_BST_IPEAK_2P25A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_2P5A	(4)
#define AW_PID_2055_BST_IPEAK_2P5A_VALUE	\
	(AW_PID_2055_BST_IPEAK_2P5A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_2P75A	(5)
#define AW_PID_2055_BST_IPEAK_2P75A_VALUE	\
	(AW_PID_2055_BST_IPEAK_2P75A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_3P0A	(6)
#define AW_PID_2055_BST_IPEAK_3P0A_VALUE	\
	(AW_PID_2055_BST_IPEAK_3P0A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_3P25A	(7)
#define AW_PID_2055_BST_IPEAK_3P25A_VALUE	\
	(AW_PID_2055_BST_IPEAK_3P25A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_3P5A	(8)
#define AW_PID_2055_BST_IPEAK_3P5A_VALUE	\
	(AW_PID_2055_BST_IPEAK_3P5A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_3P75A	(9)
#define AW_PID_2055_BST_IPEAK_3P75A_VALUE	\
	(AW_PID_2055_BST_IPEAK_3P75A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_4A	(10)
#define AW_PID_2055_BST_IPEAK_4A_VALUE	\
	(AW_PID_2055_BST_IPEAK_4A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_4P25A	(11)
#define AW_PID_2055_BST_IPEAK_4P25A_VALUE	\
	(AW_PID_2055_BST_IPEAK_4P25A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_4P50A	(12)
#define AW_PID_2055_BST_IPEAK_4P50A_VALUE	\
	(AW_PID_2055_BST_IPEAK_4P50A << AW_PID_2055_BST_IPEAK_START_BIT)

#define AW_PID_2055_BST_IPEAK_DEFAULT_VALUE	(9)
#define AW_PID_2055_BST_IPEAK_DEFAULT	\
	(AW_PID_2055_BST_IPEAK_DEFAULT_VALUE << AW_PID_2055_BST_IPEAK_START_BIT)

/* BST_TDEG bit 11:8 (BSTCTRL2 0x61) */
#define AW_PID_2055_BST_TDEG_START_BIT	(8)
#define AW_PID_2055_BST_TDEG_BITS_LEN	(4)
#define AW_PID_2055_BST_TDEG_MASK	\
	(~(((1<<AW_PID_2055_BST_TDEG_BITS_LEN)-1) << AW_PID_2055_BST_TDEG_START_BIT))

#define AW_PID_2055_BST_TDEG_0P50_MS	(0)
#define AW_PID_2055_BST_TDEG_0P50_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_0P50_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_1P00_MS	(1)
#define AW_PID_2055_BST_TDEG_1P00_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_1P00_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_2P00_MS	(2)
#define AW_PID_2055_BST_TDEG_2P00_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_2P00_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_4P00_MS	(3)
#define AW_PID_2055_BST_TDEG_4P00_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_4P00_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_8P00_MS	(4)
#define AW_PID_2055_BST_TDEG_8P00_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_8P00_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_10P7_MS	(5)
#define AW_PID_2055_BST_TDEG_10P7_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_10P7_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_13P3_MS	(6)
#define AW_PID_2055_BST_TDEG_13P3_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_13P3_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_16P0_MS	(7)
#define AW_PID_2055_BST_TDEG_16P0_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_16P0_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_18P6_MS	(8)
#define AW_PID_2055_BST_TDEG_18P6_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_18P6_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_21P3_MS	(9)
#define AW_PID_2055_BST_TDEG_21P3_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_21P3_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_24P0_MS	(10)
#define AW_PID_2055_BST_TDEG_24P0_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_24P0_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_32P0_MS	(11)
#define AW_PID_2055_BST_TDEG_32P0_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_32P0_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_64P0_MS	(12)
#define AW_PID_2055_BST_TDEG_64P0_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_64P0_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_128_MS	(13)
#define AW_PID_2055_BST_TDEG_128_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_128_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_256_MS	(14)
#define AW_PID_2055_BST_TDEG_256_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_256_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_1200_MS	(15)
#define AW_PID_2055_BST_TDEG_1200_MS_VALUE	\
	(AW_PID_2055_BST_TDEG_1200_MS << AW_PID_2055_BST_TDEG_START_BIT)

#define AW_PID_2055_BST_TDEG_DEFAULT_VALUE	(11)
#define AW_PID_2055_BST_TDEG_DEFAULT	\
	(AW_PID_2055_BST_TDEG_DEFAULT_VALUE << AW_PID_2055_BST_TDEG_START_BIT)

/* VOUT_VREFSET bit 6:0 (BSTCTRL2 0x61) */
#define AW_PID_2055_VOUT_VREFSET_START_BIT	(0)
#define AW_PID_2055_VOUT_VREFSET_BITS_LEN	(7)
#define AW_PID_2055_VOUT_VREFSET_MASK	\
	(~(((1<<AW_PID_2055_VOUT_VREFSET_BITS_LEN)-1) << AW_PID_2055_VOUT_VREFSET_START_BIT))

#define AW_PID_2055_VOUT_VREFSET_3P5V	(0)
#define AW_PID_2055_VOUT_VREFSET_3P5V_VALUE	\
	(AW_PID_2055_VOUT_VREFSET_3P5V << AW_PID_2055_VOUT_VREFSET_START_BIT)

#define AW_PID_2055_VOUT_VREFSET_3P5625V	(1)
#define AW_PID_2055_VOUT_VREFSET_3P5625V_VALUE	\
	(AW_PID_2055_VOUT_VREFSET_3P5625V << AW_PID_2055_VOUT_VREFSET_START_BIT)

#define AW_PID_2055_VOUT_VREFSET_3P625V	(2)
#define AW_PID_2055_VOUT_VREFSET_3P625V_VALUE	\
	(AW_PID_2055_VOUT_VREFSET_3P625V << AW_PID_2055_VOUT_VREFSET_START_BIT)

#define AW_PID_2055_VOUT_VREFSET_3P6875V	(3)
#define AW_PID_2055_VOUT_VREFSET_3P6875V_VALUE	\
	(AW_PID_2055_VOUT_VREFSET_3P6875V << AW_PID_2055_VOUT_VREFSET_START_BIT)

#define AW_PID_2055_VOUT_VREFSET_3P75V	(4)
#define AW_PID_2055_VOUT_VREFSET_3P75V_VALUE	\
	(AW_PID_2055_VOUT_VREFSET_3P75V << AW_PID_2055_VOUT_VREFSET_START_BIT)

#define AW_PID_2055_VOUT_VREFSET_3P8125V	(5)
#define AW_PID_2055_VOUT_VREFSET_3P8125V_VALUE	\
	(AW_PID_2055_VOUT_VREFSET_3P8125V << AW_PID_2055_VOUT_VREFSET_START_BIT)

#define AW_PID_2055_VOUT_VREFSET_11P4375V	(127)
#define AW_PID_2055_VOUT_VREFSET_11P4375V_VALUE	\
	(AW_PID_2055_VOUT_VREFSET_11P4375V << AW_PID_2055_VOUT_VREFSET_START_BIT)

#define AW_PID_2055_VOUT_VREFSET_DEFAULT_VALUE	(0x58)
#define AW_PID_2055_VOUT_VREFSET_DEFAULT	\
	(AW_PID_2055_VOUT_VREFSET_DEFAULT_VALUE << AW_PID_2055_VOUT_VREFSET_START_BIT)

/* default value of BSTCTRL2 (0x61) */
/* #define AW_PID_2055_BSTCTRL2_DEFAULT		(0x9B58) */

/* BSTCTRL3 (0x62) detail */
/* LINADP_EN bit 15 (BSTCTRL3 0x62) */
#define AW_PID_2055_LINADP_EN_START_BIT	(15)
#define AW_PID_2055_LINADP_EN_BITS_LEN	(1)
#define AW_PID_2055_LINADP_EN_MASK	\
	(~(((1<<AW_PID_2055_LINADP_EN_BITS_LEN)-1) << AW_PID_2055_LINADP_EN_START_BIT))

#define AW_PID_2055_LINADP_EN_DISABLE	(0)
#define AW_PID_2055_LINADP_EN_DISABLE_VALUE	\
	(AW_PID_2055_LINADP_EN_DISABLE << AW_PID_2055_LINADP_EN_START_BIT)

#define AW_PID_2055_LINADP_EN_ENABLE	(1)
#define AW_PID_2055_LINADP_EN_ENABLE_VALUE	\
	(AW_PID_2055_LINADP_EN_ENABLE << AW_PID_2055_LINADP_EN_START_BIT)

#define AW_PID_2055_LINADP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_LINADP_EN_DEFAULT	\
	(AW_PID_2055_LINADP_EN_DEFAULT_VALUE << AW_PID_2055_LINADP_EN_START_BIT)

/* ADP_FS bit 14 (BSTCTRL3 0x62) */
#define AW_PID_2055_ADP_FS_START_BIT	(14)
#define AW_PID_2055_ADP_FS_BITS_LEN	(1)
#define AW_PID_2055_ADP_FS_MASK	\
	(~(((1<<AW_PID_2055_ADP_FS_BITS_LEN)-1) << AW_PID_2055_ADP_FS_START_BIT))

#define AW_PID_2055_ADP_FS_96_KHZ	(0)
#define AW_PID_2055_ADP_FS_96_KHZ_VALUE	\
	(AW_PID_2055_ADP_FS_96_KHZ << AW_PID_2055_ADP_FS_START_BIT)

#define AW_PID_2055_ADP_FS_48_KHZ	(1)
#define AW_PID_2055_ADP_FS_48_KHZ_VALUE	\
	(AW_PID_2055_ADP_FS_48_KHZ << AW_PID_2055_ADP_FS_START_BIT)

#define AW_PID_2055_ADP_FS_DEFAULT_VALUE	(1)
#define AW_PID_2055_ADP_FS_DEFAULT	\
	(AW_PID_2055_ADP_FS_DEFAULT_VALUE << AW_PID_2055_ADP_FS_START_BIT)

/* BST_SRC bit 13 (BSTCTRL3 0x62) */
#define AW_PID_2055_BST_SRC_START_BIT	(13)
#define AW_PID_2055_BST_SRC_BITS_LEN	(1)
#define AW_PID_2055_BST_SRC_MASK	\
	(~(((1<<AW_PID_2055_BST_SRC_BITS_LEN)-1) << AW_PID_2055_BST_SRC_START_BIT))

#define AW_PID_2055_BST_SRC_3NS	(0)
#define AW_PID_2055_BST_SRC_3NS_VALUE	\
	(AW_PID_2055_BST_SRC_3NS << AW_PID_2055_BST_SRC_START_BIT)

#define AW_PID_2055_BST_SRC_9NS	(1)
#define AW_PID_2055_BST_SRC_9NS_VALUE	\
	(AW_PID_2055_BST_SRC_9NS << AW_PID_2055_BST_SRC_START_BIT)

#define AW_PID_2055_BST_SRC_DEFAULT_VALUE	(1)
#define AW_PID_2055_BST_SRC_DEFAULT	\
	(AW_PID_2055_BST_SRC_DEFAULT_VALUE << AW_PID_2055_BST_SRC_START_BIT)

/* BST_TDEG2 bit 11:8 (BSTCTRL3 0x62) */
#define AW_PID_2055_BST_TDEG2_START_BIT	(8)
#define AW_PID_2055_BST_TDEG2_BITS_LEN	(4)
#define AW_PID_2055_BST_TDEG2_MASK	\
	(~(((1<<AW_PID_2055_BST_TDEG2_BITS_LEN)-1) << AW_PID_2055_BST_TDEG2_START_BIT))

#define AW_PID_2055_BST_TDEG2_0P04_MS	(0)
#define AW_PID_2055_BST_TDEG2_0P04_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P04_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_0P06_MS	(1)
#define AW_PID_2055_BST_TDEG2_0P06_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P06_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_0P10_MS	(2)
#define AW_PID_2055_BST_TDEG2_0P10_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P10_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_0P20_MS	(3)
#define AW_PID_2055_BST_TDEG2_0P20_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P20_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_0P35_MS	(4)
#define AW_PID_2055_BST_TDEG2_0P35_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P35_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_0P52_MS	(5)
#define AW_PID_2055_BST_TDEG2_0P52_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P52_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_0P65_MS	(6)
#define AW_PID_2055_BST_TDEG2_0P65_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P65_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_0P70_MS	(7)
#define AW_PID_2055_BST_TDEG2_0P70_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P70_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_0P85_MS	(8)
#define AW_PID_2055_BST_TDEG2_0P85_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_0P85_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_1P00_MS	(9)
#define AW_PID_2055_BST_TDEG2_1P00_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_1P00_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_1P33_MS	(10)
#define AW_PID_2055_BST_TDEG2_1P33_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_1P33_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_2P67_MS	(11)
#define AW_PID_2055_BST_TDEG2_2P67_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_2P67_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_5P34_MS	(12)
#define AW_PID_2055_BST_TDEG2_5P34_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_5P34_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_10P7_MS	(13)
#define AW_PID_2055_BST_TDEG2_10P7_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_10P7_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_42P8_MS	(14)
#define AW_PID_2055_BST_TDEG2_42P8_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_42P8_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_170_MS	(15)
#define AW_PID_2055_BST_TDEG2_170_MS_VALUE	\
	(AW_PID_2055_BST_TDEG2_170_MS << AW_PID_2055_BST_TDEG2_START_BIT)

#define AW_PID_2055_BST_TDEG2_DEFAULT_VALUE	(9)
#define AW_PID_2055_BST_TDEG2_DEFAULT	\
	(AW_PID_2055_BST_TDEG2_DEFAULT_VALUE << AW_PID_2055_BST_TDEG2_START_BIT)

/* BST_FIRST_VSTEP bit 7:3 (BSTCTRL3 0x62) */
#define AW_PID_2055_BST_FIRST_VSTEP_START_BIT	(3)
#define AW_PID_2055_BST_FIRST_VSTEP_BITS_LEN	(5)
#define AW_PID_2055_BST_FIRST_VSTEP_MASK	\
	(~(((1<<AW_PID_2055_BST_FIRST_VSTEP_BITS_LEN)-1) << AW_PID_2055_BST_FIRST_VSTEP_START_BIT))

#define AW_PID_2055_BST_FIRST_VSTEP_DEFAULT_VALUE	(2)
#define AW_PID_2055_BST_FIRST_VSTEP_DEFAULT	\
	(AW_PID_2055_BST_FIRST_VSTEP_DEFAULT_VALUE << AW_PID_2055_BST_FIRST_VSTEP_START_BIT)

/* BST_PHS_EN bit 2 (BSTCTRL3 0x62) */
#define AW_PID_2055_BST_PHS_EN_START_BIT	(2)
#define AW_PID_2055_BST_PHS_EN_BITS_LEN	(1)
#define AW_PID_2055_BST_PHS_EN_MASK	\
	(~(((1<<AW_PID_2055_BST_PHS_EN_BITS_LEN)-1) << AW_PID_2055_BST_PHS_EN_START_BIT))

#define AW_PID_2055_BST_PHS_EN_DISABLE	(0)
#define AW_PID_2055_BST_PHS_EN_DISABLE_VALUE	\
	(AW_PID_2055_BST_PHS_EN_DISABLE << AW_PID_2055_BST_PHS_EN_START_BIT)

#define AW_PID_2055_BST_PHS_EN_ENABLE	(1)
#define AW_PID_2055_BST_PHS_EN_ENABLE_VALUE	\
	(AW_PID_2055_BST_PHS_EN_ENABLE << AW_PID_2055_BST_PHS_EN_START_BIT)

#define AW_PID_2055_BST_PHS_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_PHS_EN_DEFAULT	\
	(AW_PID_2055_BST_PHS_EN_DEFAULT_VALUE << AW_PID_2055_BST_PHS_EN_START_BIT)

/* BST_CLK_PHASE bit 1:0 (BSTCTRL3 0x62) */
#define AW_PID_2055_BST_CLK_PHASE_START_BIT	(0)
#define AW_PID_2055_BST_CLK_PHASE_BITS_LEN	(2)
#define AW_PID_2055_BST_CLK_PHASE_MASK	\
	(~(((1<<AW_PID_2055_BST_CLK_PHASE_BITS_LEN)-1) << AW_PID_2055_BST_CLK_PHASE_START_BIT))

#define AW_PID_2055_BST_CLK_PHASE_3_DEGREE	(0)
#define AW_PID_2055_BST_CLK_PHASE_3_DEGREE_VALUE	\
	(AW_PID_2055_BST_CLK_PHASE_3_DEGREE << AW_PID_2055_BST_CLK_PHASE_START_BIT)

#define AW_PID_2055_BST_CLK_PHASE_71_DEGREE	(1)
#define AW_PID_2055_BST_CLK_PHASE_71_DEGREE_VALUE	\
	(AW_PID_2055_BST_CLK_PHASE_71_DEGREE << AW_PID_2055_BST_CLK_PHASE_START_BIT)

#define AW_PID_2055_BST_CLK_PHASE_140_DEGREE	(2)
#define AW_PID_2055_BST_CLK_PHASE_140_DEGREE_VALUE	\
	(AW_PID_2055_BST_CLK_PHASE_140_DEGREE << AW_PID_2055_BST_CLK_PHASE_START_BIT)

#define AW_PID_2055_BST_CLK_PHASE_208_DEGREE	(3)
#define AW_PID_2055_BST_CLK_PHASE_208_DEGREE_VALUE	\
	(AW_PID_2055_BST_CLK_PHASE_208_DEGREE << AW_PID_2055_BST_CLK_PHASE_START_BIT)

#define AW_PID_2055_BST_CLK_PHASE_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_CLK_PHASE_DEFAULT	\
	(AW_PID_2055_BST_CLK_PHASE_DEFAULT_VALUE << AW_PID_2055_BST_CLK_PHASE_START_BIT)

/* default value of BSTCTRL3 (0x62) */
/* #define AW_PID_2055_BSTCTRL3_DEFAULT		(0x6910) */

/* BSTCTRL4 (0x63) detail */
/* BURST_OUT_DLY bit 15:14 (BSTCTRL4 0x63) */
#define AW_PID_2055_BURST_OUT_DLY_START_BIT	(14)
#define AW_PID_2055_BURST_OUT_DLY_BITS_LEN	(2)
#define AW_PID_2055_BURST_OUT_DLY_MASK	\
	(~(((1<<AW_PID_2055_BURST_OUT_DLY_BITS_LEN)-1) << AW_PID_2055_BURST_OUT_DLY_START_BIT))

#define AW_PID_2055_BURST_OUT_DLY_7P25US	(0)
#define AW_PID_2055_BURST_OUT_DLY_7P25US_VALUE	\
	(AW_PID_2055_BURST_OUT_DLY_7P25US << AW_PID_2055_BURST_OUT_DLY_START_BIT)

#define AW_PID_2055_BURST_OUT_DLY_14US	(1)
#define AW_PID_2055_BURST_OUT_DLY_14US_VALUE	\
	(AW_PID_2055_BURST_OUT_DLY_14US << AW_PID_2055_BURST_OUT_DLY_START_BIT)

#define AW_PID_2055_BURST_OUT_DLY_3P7US	(2)
#define AW_PID_2055_BURST_OUT_DLY_3P7US_VALUE	\
	(AW_PID_2055_BURST_OUT_DLY_3P7US << AW_PID_2055_BURST_OUT_DLY_START_BIT)

#define AW_PID_2055_BURST_OUT_DLY_5P0US	(3)
#define AW_PID_2055_BURST_OUT_DLY_5P0US_VALUE	\
	(AW_PID_2055_BURST_OUT_DLY_5P0US << AW_PID_2055_BURST_OUT_DLY_START_BIT)

#define AW_PID_2055_BURST_OUT_DLY_DEFAULT_VALUE	(3)
#define AW_PID_2055_BURST_OUT_DLY_DEFAULT	\
	(AW_PID_2055_BURST_OUT_DLY_DEFAULT_VALUE << AW_PID_2055_BURST_OUT_DLY_START_BIT)

/* BURST_IN_DLY bit 13:12 (BSTCTRL4 0x63) */
#define AW_PID_2055_BURST_IN_DLY_START_BIT	(12)
#define AW_PID_2055_BURST_IN_DLY_BITS_LEN	(2)
#define AW_PID_2055_BURST_IN_DLY_MASK	\
	(~(((1<<AW_PID_2055_BURST_IN_DLY_BITS_LEN)-1) << AW_PID_2055_BURST_IN_DLY_START_BIT))

#define AW_PID_2055_BURST_IN_DLY_3US	(0)
#define AW_PID_2055_BURST_IN_DLY_3US_VALUE	\
	(AW_PID_2055_BURST_IN_DLY_3US << AW_PID_2055_BURST_IN_DLY_START_BIT)

#define AW_PID_2055_BURST_IN_DLY_4US	(1)
#define AW_PID_2055_BURST_IN_DLY_4US_VALUE	\
	(AW_PID_2055_BURST_IN_DLY_4US << AW_PID_2055_BURST_IN_DLY_START_BIT)

#define AW_PID_2055_BURST_IN_DLY_6US	(2)
#define AW_PID_2055_BURST_IN_DLY_6US_VALUE	\
	(AW_PID_2055_BURST_IN_DLY_6US << AW_PID_2055_BURST_IN_DLY_START_BIT)

#define AW_PID_2055_BURST_IN_DLY_12US	(3)
#define AW_PID_2055_BURST_IN_DLY_12US_VALUE	\
	(AW_PID_2055_BURST_IN_DLY_12US << AW_PID_2055_BURST_IN_DLY_START_BIT)

#define AW_PID_2055_BURST_IN_DLY_DEFAULT_VALUE	(3)
#define AW_PID_2055_BURST_IN_DLY_DEFAULT	\
	(AW_PID_2055_BURST_IN_DLY_DEFAULT_VALUE << AW_PID_2055_BURST_IN_DLY_START_BIT)

/* INTP_PPDBG bit 11 (BSTCTRL4 0x63) */
#define AW_PID_2055_INTP_PPDBG_START_BIT	(11)
#define AW_PID_2055_INTP_PPDBG_BITS_LEN	(1)
#define AW_PID_2055_INTP_PPDBG_MASK	\
	(~(((1<<AW_PID_2055_INTP_PPDBG_BITS_LEN)-1) << AW_PID_2055_INTP_PPDBG_START_BIT))

#define AW_PID_2055_INTP_PPDBG_DISABLE	(0)
#define AW_PID_2055_INTP_PPDBG_DISABLE_VALUE	\
	(AW_PID_2055_INTP_PPDBG_DISABLE << AW_PID_2055_INTP_PPDBG_START_BIT)

#define AW_PID_2055_INTP_PPDBG_ENABLE	(1)
#define AW_PID_2055_INTP_PPDBG_ENABLE_VALUE	\
	(AW_PID_2055_INTP_PPDBG_ENABLE << AW_PID_2055_INTP_PPDBG_START_BIT)

#define AW_PID_2055_INTP_PPDBG_DEFAULT_VALUE	(0)
#define AW_PID_2055_INTP_PPDBG_DEFAULT	\
	(AW_PID_2055_INTP_PPDBG_DEFAULT_VALUE << AW_PID_2055_INTP_PPDBG_START_BIT)

/* INTP_PPDLY bit 10:8 (BSTCTRL4 0x63) */
#define AW_PID_2055_INTP_PPDLY_START_BIT	(8)
#define AW_PID_2055_INTP_PPDLY_BITS_LEN	(3)
#define AW_PID_2055_INTP_PPDLY_MASK	\
	(~(((1<<AW_PID_2055_INTP_PPDLY_BITS_LEN)-1) << AW_PID_2055_INTP_PPDLY_START_BIT))

#define AW_PID_2055_INTP_PPDLY_0	(0)
#define AW_PID_2055_INTP_PPDLY_0_VALUE	\
	(AW_PID_2055_INTP_PPDLY_0 << AW_PID_2055_INTP_PPDLY_START_BIT)

#define AW_PID_2055_INTP_PPDLY_4	(1)
#define AW_PID_2055_INTP_PPDLY_4_VALUE	\
	(AW_PID_2055_INTP_PPDLY_4 << AW_PID_2055_INTP_PPDLY_START_BIT)

#define AW_PID_2055_INTP_PPDLY_28	(7)
#define AW_PID_2055_INTP_PPDLY_28_VALUE	\
	(AW_PID_2055_INTP_PPDLY_28 << AW_PID_2055_INTP_PPDLY_START_BIT)

#define AW_PID_2055_INTP_PPDLY_DEFAULT_VALUE	(0)
#define AW_PID_2055_INTP_PPDLY_DEFAULT	\
	(AW_PID_2055_INTP_PPDLY_DEFAULT_VALUE << AW_PID_2055_INTP_PPDLY_START_BIT)

/* HYSTROOM bit 7:4 (BSTCTRL4 0x63) */
#define AW_PID_2055_HYSTROOM_START_BIT	(4)
#define AW_PID_2055_HYSTROOM_BITS_LEN	(4)
#define AW_PID_2055_HYSTROOM_MASK	\
	(~(((1<<AW_PID_2055_HYSTROOM_BITS_LEN)-1) << AW_PID_2055_HYSTROOM_START_BIT))

#define AW_PID_2055_HYSTROOM_DEFAULT_VALUE	(0x4)
#define AW_PID_2055_HYSTROOM_DEFAULT	\
	(AW_PID_2055_HYSTROOM_DEFAULT_VALUE << AW_PID_2055_HYSTROOM_START_BIT)

/* HEADROOM bit 3:0 (BSTCTRL4 0x63) */
#define AW_PID_2055_HEADROOM_START_BIT	(0)
#define AW_PID_2055_HEADROOM_BITS_LEN	(4)
#define AW_PID_2055_HEADROOM_MASK	\
	(~(((1<<AW_PID_2055_HEADROOM_BITS_LEN)-1) << AW_PID_2055_HEADROOM_START_BIT))

#define AW_PID_2055_HEADROOM_DEFAULT_VALUE	(0x8)
#define AW_PID_2055_HEADROOM_DEFAULT	\
	(AW_PID_2055_HEADROOM_DEFAULT_VALUE << AW_PID_2055_HEADROOM_START_BIT)

/* default value of BSTCTRL4 (0x63) */
/* #define AW_PID_2055_BSTCTRL4_DEFAULT		(0xF048) */

/* BSTCTRL5 (0x64) detail */
/* EA_CUR bit 15 (BSTCTRL5 0x64) */
#define AW_PID_2055_EA_CUR_START_BIT	(15)
#define AW_PID_2055_EA_CUR_BITS_LEN	(1)
#define AW_PID_2055_EA_CUR_MASK	\
	(~(((1<<AW_PID_2055_EA_CUR_BITS_LEN)-1) << AW_PID_2055_EA_CUR_START_BIT))

#define AW_PID_2055_EA_CUR_1UA	(0)
#define AW_PID_2055_EA_CUR_1UA_VALUE	\
	(AW_PID_2055_EA_CUR_1UA << AW_PID_2055_EA_CUR_START_BIT)

#define AW_PID_2055_EA_CUR_4UA	(1)
#define AW_PID_2055_EA_CUR_4UA_VALUE	\
	(AW_PID_2055_EA_CUR_4UA << AW_PID_2055_EA_CUR_START_BIT)

#define AW_PID_2055_EA_CUR_DEFAULT_VALUE	(0)
#define AW_PID_2055_EA_CUR_DEFAULT	\
	(AW_PID_2055_EA_CUR_DEFAULT_VALUE << AW_PID_2055_EA_CUR_START_BIT)

/* OVP_DEGLITCH bit 14 (BSTCTRL5 0x64) */
#define AW_PID_2055_OVP_DEGLITCH_START_BIT	(14)
#define AW_PID_2055_OVP_DEGLITCH_BITS_LEN	(1)
#define AW_PID_2055_OVP_DEGLITCH_MASK	\
	(~(((1<<AW_PID_2055_OVP_DEGLITCH_BITS_LEN)-1) << AW_PID_2055_OVP_DEGLITCH_START_BIT))

#define AW_PID_2055_OVP_DEGLITCH_DISABLE	(0)
#define AW_PID_2055_OVP_DEGLITCH_DISABLE_VALUE	\
	(AW_PID_2055_OVP_DEGLITCH_DISABLE << AW_PID_2055_OVP_DEGLITCH_START_BIT)

#define AW_PID_2055_OVP_DEGLITCH_ENABLE	(1)
#define AW_PID_2055_OVP_DEGLITCH_ENABLE_VALUE	\
	(AW_PID_2055_OVP_DEGLITCH_ENABLE << AW_PID_2055_OVP_DEGLITCH_START_BIT)

#define AW_PID_2055_OVP_DEGLITCH_DEFAULT_VALUE	(0)
#define AW_PID_2055_OVP_DEGLITCH_DEFAULT	\
	(AW_PID_2055_OVP_DEGLITCH_DEFAULT_VALUE << AW_PID_2055_OVP_DEGLITCH_START_BIT)

/* GD_DELAY bit 13:12 (BSTCTRL5 0x64) */
#define AW_PID_2055_GD_DELAY_START_BIT	(12)
#define AW_PID_2055_GD_DELAY_BITS_LEN	(2)
#define AW_PID_2055_GD_DELAY_MASK	\
	(~(((1<<AW_PID_2055_GD_DELAY_BITS_LEN)-1) << AW_PID_2055_GD_DELAY_START_BIT))

#define AW_PID_2055_GD_DELAY_10NS	(0)
#define AW_PID_2055_GD_DELAY_10NS_VALUE	\
	(AW_PID_2055_GD_DELAY_10NS << AW_PID_2055_GD_DELAY_START_BIT)

#define AW_PID_2055_GD_DELAY_7NS	(1)
#define AW_PID_2055_GD_DELAY_7NS_VALUE	\
	(AW_PID_2055_GD_DELAY_7NS << AW_PID_2055_GD_DELAY_START_BIT)

#define AW_PID_2055_GD_DELAY_DEFAULT_VALUE	(0)
#define AW_PID_2055_GD_DELAY_DEFAULT	\
	(AW_PID_2055_GD_DELAY_DEFAULT_VALUE << AW_PID_2055_GD_DELAY_START_BIT)

/* SCP_ITH bit 11 (BSTCTRL5 0x64) */
#define AW_PID_2055_SCP_ITH_START_BIT	(11)
#define AW_PID_2055_SCP_ITH_BITS_LEN	(1)
#define AW_PID_2055_SCP_ITH_MASK	\
	(~(((1<<AW_PID_2055_SCP_ITH_BITS_LEN)-1) << AW_PID_2055_SCP_ITH_START_BIT))

#define AW_PID_2055_SCP_ITH_NORMAL	(0)
#define AW_PID_2055_SCP_ITH_NORMAL_VALUE	\
	(AW_PID_2055_SCP_ITH_NORMAL << AW_PID_2055_SCP_ITH_START_BIT)

#define AW_PID_2055_SCP_ITH_SCP_MODE	(1)
#define AW_PID_2055_SCP_ITH_SCP_MODE_VALUE	\
	(AW_PID_2055_SCP_ITH_SCP_MODE << AW_PID_2055_SCP_ITH_START_BIT)

#define AW_PID_2055_SCP_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2055_SCP_ITH_DEFAULT	\
	(AW_PID_2055_SCP_ITH_DEFAULT_VALUE << AW_PID_2055_SCP_ITH_START_BIT)

/* BURST_SS_IPEAK bit 10:8 (BSTCTRL5 0x64) */
#define AW_PID_2055_BURST_SS_IPEAK_START_BIT	(8)
#define AW_PID_2055_BURST_SS_IPEAK_BITS_LEN	(3)
#define AW_PID_2055_BURST_SS_IPEAK_MASK	\
	(~(((1<<AW_PID_2055_BURST_SS_IPEAK_BITS_LEN)-1) << AW_PID_2055_BURST_SS_IPEAK_START_BIT))

#define AW_PID_2055_BURST_SS_IPEAK_10MA	(0)
#define AW_PID_2055_BURST_SS_IPEAK_10MA_VALUE	\
	(AW_PID_2055_BURST_SS_IPEAK_10MA << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2055_BURST_SS_IPEAK_20MA	(1)
#define AW_PID_2055_BURST_SS_IPEAK_20MA_VALUE	\
	(AW_PID_2055_BURST_SS_IPEAK_20MA << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2055_BURST_SS_IPEAK_30MA	(2)
#define AW_PID_2055_BURST_SS_IPEAK_30MA_VALUE	\
	(AW_PID_2055_BURST_SS_IPEAK_30MA << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2055_BURST_SS_IPEAK_50MA	(3)
#define AW_PID_2055_BURST_SS_IPEAK_50MA_VALUE	\
	(AW_PID_2055_BURST_SS_IPEAK_50MA << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2055_BURST_SS_IPEAK_70MA	(4)
#define AW_PID_2055_BURST_SS_IPEAK_70MA_VALUE	\
	(AW_PID_2055_BURST_SS_IPEAK_70MA << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2055_BURST_SS_IPEAK_100MA	(5)
#define AW_PID_2055_BURST_SS_IPEAK_100MA_VALUE	\
	(AW_PID_2055_BURST_SS_IPEAK_100MA << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2055_BURST_SS_IPEAK_130MA	(6)
#define AW_PID_2055_BURST_SS_IPEAK_130MA_VALUE	\
	(AW_PID_2055_BURST_SS_IPEAK_130MA << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2055_BURST_SS_IPEAK_160MA	(7)
#define AW_PID_2055_BURST_SS_IPEAK_160MA_VALUE	\
	(AW_PID_2055_BURST_SS_IPEAK_160MA << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

#define AW_PID_2055_BURST_SS_IPEAK_DEFAULT_VALUE	(2)
#define AW_PID_2055_BURST_SS_IPEAK_DEFAULT	\
	(AW_PID_2055_BURST_SS_IPEAK_DEFAULT_VALUE << AW_PID_2055_BURST_SS_IPEAK_START_BIT)

/* BST_SLOPE bit 7:6 (BSTCTRL5 0x64) */
#define AW_PID_2055_BST_SLOPE_START_BIT	(6)
#define AW_PID_2055_BST_SLOPE_BITS_LEN	(2)
#define AW_PID_2055_BST_SLOPE_MASK	\
	(~(((1<<AW_PID_2055_BST_SLOPE_BITS_LEN)-1) << AW_PID_2055_BST_SLOPE_START_BIT))

#define AW_PID_2055_BST_SLOPE_ISLOPE1P75	(0)
#define AW_PID_2055_BST_SLOPE_ISLOPE1P75_VALUE	\
	(AW_PID_2055_BST_SLOPE_ISLOPE1P75 << AW_PID_2055_BST_SLOPE_START_BIT)

#define AW_PID_2055_BST_SLOPE_ISLOPE2P00	(1)
#define AW_PID_2055_BST_SLOPE_ISLOPE2P00_VALUE	\
	(AW_PID_2055_BST_SLOPE_ISLOPE2P00 << AW_PID_2055_BST_SLOPE_START_BIT)

#define AW_PID_2055_BST_SLOPE_ISLOPE2P25	(2)
#define AW_PID_2055_BST_SLOPE_ISLOPE2P25_VALUE	\
	(AW_PID_2055_BST_SLOPE_ISLOPE2P25 << AW_PID_2055_BST_SLOPE_START_BIT)

#define AW_PID_2055_BST_SLOPE_ISLOPE2P50	(3)
#define AW_PID_2055_BST_SLOPE_ISLOPE2P50_VALUE	\
	(AW_PID_2055_BST_SLOPE_ISLOPE2P50 << AW_PID_2055_BST_SLOPE_START_BIT)

#define AW_PID_2055_BST_SLOPE_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_SLOPE_DEFAULT	\
	(AW_PID_2055_BST_SLOPE_DEFAULT_VALUE << AW_PID_2055_BST_SLOPE_START_BIT)

/* SKIP_EN bit 5 (BSTCTRL5 0x64) */
#define AW_PID_2055_SKIP_EN_START_BIT	(5)
#define AW_PID_2055_SKIP_EN_BITS_LEN	(1)
#define AW_PID_2055_SKIP_EN_MASK	\
	(~(((1<<AW_PID_2055_SKIP_EN_BITS_LEN)-1) << AW_PID_2055_SKIP_EN_START_BIT))

#define AW_PID_2055_SKIP_EN_SKIP	(0)
#define AW_PID_2055_SKIP_EN_SKIP_VALUE	\
	(AW_PID_2055_SKIP_EN_SKIP << AW_PID_2055_SKIP_EN_START_BIT)

#define AW_PID_2055_SKIP_EN_NOMINUS_SKIP	(1)
#define AW_PID_2055_SKIP_EN_NOMINUS_SKIP_VALUE	\
	(AW_PID_2055_SKIP_EN_NOMINUS_SKIP << AW_PID_2055_SKIP_EN_START_BIT)

#define AW_PID_2055_SKIP_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_SKIP_EN_DEFAULT	\
	(AW_PID_2055_SKIP_EN_DEFAULT_VALUE << AW_PID_2055_SKIP_EN_START_BIT)

/* EN_DLY bit 4:3 (BSTCTRL5 0x64) */
#define AW_PID_2055_EN_DLY_START_BIT	(3)
#define AW_PID_2055_EN_DLY_BITS_LEN	(2)
#define AW_PID_2055_EN_DLY_MASK	\
	(~(((1<<AW_PID_2055_EN_DLY_BITS_LEN)-1) << AW_PID_2055_EN_DLY_START_BIT))

#define AW_PID_2055_EN_DLY_8NS	(0)
#define AW_PID_2055_EN_DLY_8NS_VALUE	\
	(AW_PID_2055_EN_DLY_8NS << AW_PID_2055_EN_DLY_START_BIT)

#define AW_PID_2055_EN_DLY_80NS	(1)
#define AW_PID_2055_EN_DLY_80NS_VALUE	\
	(AW_PID_2055_EN_DLY_80NS << AW_PID_2055_EN_DLY_START_BIT)

#define AW_PID_2055_EN_DLY_130NS	(2)
#define AW_PID_2055_EN_DLY_130NS_VALUE	\
	(AW_PID_2055_EN_DLY_130NS << AW_PID_2055_EN_DLY_START_BIT)

#define AW_PID_2055_EN_DLY_200NS	(3)
#define AW_PID_2055_EN_DLY_200NS_VALUE	\
	(AW_PID_2055_EN_DLY_200NS << AW_PID_2055_EN_DLY_START_BIT)

#define AW_PID_2055_EN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2055_EN_DLY_DEFAULT	\
	(AW_PID_2055_EN_DLY_DEFAULT_VALUE << AW_PID_2055_EN_DLY_START_BIT)

/* BST_OS_WIDTH bit 2:0 (BSTCTRL5 0x64) */
#define AW_PID_2055_BST_OS_WIDTH_START_BIT	(0)
#define AW_PID_2055_BST_OS_WIDTH_BITS_LEN	(3)
#define AW_PID_2055_BST_OS_WIDTH_MASK	\
	(~(((1<<AW_PID_2055_BST_OS_WIDTH_BITS_LEN)-1) << AW_PID_2055_BST_OS_WIDTH_START_BIT))

#define AW_PID_2055_BST_OS_WIDTH_10NS	(0)
#define AW_PID_2055_BST_OS_WIDTH_10NS_VALUE	\
	(AW_PID_2055_BST_OS_WIDTH_10NS << AW_PID_2055_BST_OS_WIDTH_START_BIT)

#define AW_PID_2055_BST_OS_WIDTH_20NS	(1)
#define AW_PID_2055_BST_OS_WIDTH_20NS_VALUE	\
	(AW_PID_2055_BST_OS_WIDTH_20NS << AW_PID_2055_BST_OS_WIDTH_START_BIT)

#define AW_PID_2055_BST_OS_WIDTH_30NS	(2)
#define AW_PID_2055_BST_OS_WIDTH_30NS_VALUE	\
	(AW_PID_2055_BST_OS_WIDTH_30NS << AW_PID_2055_BST_OS_WIDTH_START_BIT)

#define AW_PID_2055_BST_OS_WIDTH_40NS	(3)
#define AW_PID_2055_BST_OS_WIDTH_40NS_VALUE	\
	(AW_PID_2055_BST_OS_WIDTH_40NS << AW_PID_2055_BST_OS_WIDTH_START_BIT)

#define AW_PID_2055_BST_OS_WIDTH_50NS	(4)
#define AW_PID_2055_BST_OS_WIDTH_50NS_VALUE	\
	(AW_PID_2055_BST_OS_WIDTH_50NS << AW_PID_2055_BST_OS_WIDTH_START_BIT)

#define AW_PID_2055_BST_OS_WIDTH_60NS	(5)
#define AW_PID_2055_BST_OS_WIDTH_60NS_VALUE	\
	(AW_PID_2055_BST_OS_WIDTH_60NS << AW_PID_2055_BST_OS_WIDTH_START_BIT)

#define AW_PID_2055_BST_OS_WIDTH_DEFAULT_VALUE	(4)
#define AW_PID_2055_BST_OS_WIDTH_DEFAULT	\
	(AW_PID_2055_BST_OS_WIDTH_DEFAULT_VALUE << AW_PID_2055_BST_OS_WIDTH_START_BIT)

/* default value of BSTCTRL5 (0x64) */
/* #define AW_PID_2055_BSTCTRL5_DEFAULT		(0x0214) */

/* BSTCTRL6 (0x65) detail */
/* BST_CLKS bit 15:14 (BSTCTRL6 0x65) */
#define AW_PID_2055_BST_CLKS_START_BIT	(14)
#define AW_PID_2055_BST_CLKS_BITS_LEN	(2)
#define AW_PID_2055_BST_CLKS_MASK	\
	(~(((1<<AW_PID_2055_BST_CLKS_BITS_LEN)-1) << AW_PID_2055_BST_CLKS_START_BIT))

#define AW_PID_2055_BST_CLKS_1P6MHZ	(0)
#define AW_PID_2055_BST_CLKS_1P6MHZ_VALUE	\
	(AW_PID_2055_BST_CLKS_1P6MHZ << AW_PID_2055_BST_CLKS_START_BIT)

#define AW_PID_2055_BST_CLKS_2P0MHZ	(1)
#define AW_PID_2055_BST_CLKS_2P0MHZ_VALUE	\
	(AW_PID_2055_BST_CLKS_2P0MHZ << AW_PID_2055_BST_CLKS_START_BIT)

#define AW_PID_2055_BST_CLKS_2P5MHZ	(2)
#define AW_PID_2055_BST_CLKS_2P5MHZ_VALUE	\
	(AW_PID_2055_BST_CLKS_2P5MHZ << AW_PID_2055_BST_CLKS_START_BIT)

#define AW_PID_2055_BST_CLKS_3P0MHZ	(3)
#define AW_PID_2055_BST_CLKS_3P0MHZ_VALUE	\
	(AW_PID_2055_BST_CLKS_3P0MHZ << AW_PID_2055_BST_CLKS_START_BIT)

#define AW_PID_2055_BST_CLKS_DEFAULT_VALUE	(1)
#define AW_PID_2055_BST_CLKS_DEFAULT	\
	(AW_PID_2055_BST_CLKS_DEFAULT_VALUE << AW_PID_2055_BST_CLKS_START_BIT)

/* NCD_ITH bit 13:12 (BSTCTRL6 0x65) */
#define AW_PID_2055_NCD_ITH_START_BIT	(12)
#define AW_PID_2055_NCD_ITH_BITS_LEN	(2)
#define AW_PID_2055_NCD_ITH_MASK	\
	(~(((1<<AW_PID_2055_NCD_ITH_BITS_LEN)-1) << AW_PID_2055_NCD_ITH_START_BIT))

#define AW_PID_2055_NCD_ITH_170MA	(0)
#define AW_PID_2055_NCD_ITH_170MA_VALUE	\
	(AW_PID_2055_NCD_ITH_170MA << AW_PID_2055_NCD_ITH_START_BIT)

#define AW_PID_2055_NCD_ITH_220MA	(1)
#define AW_PID_2055_NCD_ITH_220MA_VALUE	\
	(AW_PID_2055_NCD_ITH_220MA << AW_PID_2055_NCD_ITH_START_BIT)

#define AW_PID_2055_NCD_ITH_280MA	(2)
#define AW_PID_2055_NCD_ITH_280MA_VALUE	\
	(AW_PID_2055_NCD_ITH_280MA << AW_PID_2055_NCD_ITH_START_BIT)

#define AW_PID_2055_NCD_ITH_340MA	(3)
#define AW_PID_2055_NCD_ITH_340MA_VALUE	\
	(AW_PID_2055_NCD_ITH_340MA << AW_PID_2055_NCD_ITH_START_BIT)

#define AW_PID_2055_NCD_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2055_NCD_ITH_DEFAULT	\
	(AW_PID_2055_NCD_ITH_DEFAULT_VALUE << AW_PID_2055_NCD_ITH_START_BIT)

/* BST_GTDR_DDT bit 11 (BSTCTRL6 0x65) */
#define AW_PID_2055_BST_GTDR_DDT_START_BIT	(11)
#define AW_PID_2055_BST_GTDR_DDT_BITS_LEN	(1)
#define AW_PID_2055_BST_GTDR_DDT_MASK	\
	(~(((1<<AW_PID_2055_BST_GTDR_DDT_BITS_LEN)-1) << AW_PID_2055_BST_GTDR_DDT_START_BIT))

#define AW_PID_2055_BST_GTDR_DDT_8NS	(0)
#define AW_PID_2055_BST_GTDR_DDT_8NS_VALUE	\
	(AW_PID_2055_BST_GTDR_DDT_8NS << AW_PID_2055_BST_GTDR_DDT_START_BIT)

#define AW_PID_2055_BST_GTDR_DDT_15NS	(1)
#define AW_PID_2055_BST_GTDR_DDT_15NS_VALUE	\
	(AW_PID_2055_BST_GTDR_DDT_15NS << AW_PID_2055_BST_GTDR_DDT_START_BIT)

#define AW_PID_2055_BST_GTDR_DDT_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_GTDR_DDT_DEFAULT	\
	(AW_PID_2055_BST_GTDR_DDT_DEFAULT_VALUE << AW_PID_2055_BST_GTDR_DDT_START_BIT)

/* SOFT_MODE bit 10 (BSTCTRL6 0x65) */
#define AW_PID_2055_SOFT_MODE_START_BIT	(10)
#define AW_PID_2055_SOFT_MODE_BITS_LEN	(1)
#define AW_PID_2055_SOFT_MODE_MASK	\
	(~(((1<<AW_PID_2055_SOFT_MODE_BITS_LEN)-1) << AW_PID_2055_SOFT_MODE_START_BIT))

#define AW_PID_2055_SOFT_MODE_BURST	(0)
#define AW_PID_2055_SOFT_MODE_BURST_VALUE	\
	(AW_PID_2055_SOFT_MODE_BURST << AW_PID_2055_SOFT_MODE_START_BIT)

#define AW_PID_2055_SOFT_MODE_IMINUS_LIMIT	(1)
#define AW_PID_2055_SOFT_MODE_IMINUS_LIMIT_VALUE	\
	(AW_PID_2055_SOFT_MODE_IMINUS_LIMIT << AW_PID_2055_SOFT_MODE_START_BIT)

#define AW_PID_2055_SOFT_MODE_DEFAULT_VALUE	(0)
#define AW_PID_2055_SOFT_MODE_DEFAULT	\
	(AW_PID_2055_SOFT_MODE_DEFAULT_VALUE << AW_PID_2055_SOFT_MODE_START_BIT)

/* BST_COMPMAX bit 9:8 (BSTCTRL6 0x65) */
#define AW_PID_2055_BST_COMPMAX_START_BIT	(8)
#define AW_PID_2055_BST_COMPMAX_BITS_LEN	(2)
#define AW_PID_2055_BST_COMPMAX_MASK	\
	(~(((1<<AW_PID_2055_BST_COMPMAX_BITS_LEN)-1) << AW_PID_2055_BST_COMPMAX_START_BIT))

#define AW_PID_2055_BST_COMPMAX_2P0V	(0)
#define AW_PID_2055_BST_COMPMAX_2P0V_VALUE	\
	(AW_PID_2055_BST_COMPMAX_2P0V << AW_PID_2055_BST_COMPMAX_START_BIT)

#define AW_PID_2055_BST_COMPMAX_2P2V	(1)
#define AW_PID_2055_BST_COMPMAX_2P2V_VALUE	\
	(AW_PID_2055_BST_COMPMAX_2P2V << AW_PID_2055_BST_COMPMAX_START_BIT)

#define AW_PID_2055_BST_COMPMAX_2P4V	(2)
#define AW_PID_2055_BST_COMPMAX_2P4V_VALUE	\
	(AW_PID_2055_BST_COMPMAX_2P4V << AW_PID_2055_BST_COMPMAX_START_BIT)

#define AW_PID_2055_BST_COMPMAX_2P6V	(3)
#define AW_PID_2055_BST_COMPMAX_2P6V_VALUE	\
	(AW_PID_2055_BST_COMPMAX_2P6V << AW_PID_2055_BST_COMPMAX_START_BIT)

#define AW_PID_2055_BST_COMPMAX_DEFAULT_VALUE	(3)
#define AW_PID_2055_BST_COMPMAX_DEFAULT	\
	(AW_PID_2055_BST_COMPMAX_DEFAULT_VALUE << AW_PID_2055_BST_COMPMAX_START_BIT)

/* BURST_DBG bit 7 (BSTCTRL6 0x65) */
#define AW_PID_2055_BURST_DBG_START_BIT	(7)
#define AW_PID_2055_BURST_DBG_BITS_LEN	(1)
#define AW_PID_2055_BURST_DBG_MASK	\
	(~(((1<<AW_PID_2055_BURST_DBG_BITS_LEN)-1) << AW_PID_2055_BURST_DBG_START_BIT))

#define AW_PID_2055_BURST_DBG_DECODED	(0)
#define AW_PID_2055_BURST_DBG_DECODED_VALUE	\
	(AW_PID_2055_BURST_DBG_DECODED << AW_PID_2055_BURST_DBG_START_BIT)

#define AW_PID_2055_BURST_DBG_IICMINUS_REG	(1)
#define AW_PID_2055_BURST_DBG_IICMINUS_REG_VALUE	\
	(AW_PID_2055_BURST_DBG_IICMINUS_REG << AW_PID_2055_BURST_DBG_START_BIT)

#define AW_PID_2055_BURST_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2055_BURST_DBG_DEFAULT	\
	(AW_PID_2055_BURST_DBG_DEFAULT_VALUE << AW_PID_2055_BURST_DBG_START_BIT)

/* BST_BURST_PEAK bit 6:4 (BSTCTRL6 0x65) */
#define AW_PID_2055_BST_BURST_PEAK_START_BIT	(4)
#define AW_PID_2055_BST_BURST_PEAK_BITS_LEN	(3)
#define AW_PID_2055_BST_BURST_PEAK_MASK	\
	(~(((1<<AW_PID_2055_BST_BURST_PEAK_BITS_LEN)-1) << AW_PID_2055_BST_BURST_PEAK_START_BIT))

#define AW_PID_2055_BST_BURST_PEAK_10MA	(0)
#define AW_PID_2055_BST_BURST_PEAK_10MA_VALUE	\
	(AW_PID_2055_BST_BURST_PEAK_10MA << AW_PID_2055_BST_BURST_PEAK_START_BIT)

#define AW_PID_2055_BST_BURST_PEAK_20MA	(1)
#define AW_PID_2055_BST_BURST_PEAK_20MA_VALUE	\
	(AW_PID_2055_BST_BURST_PEAK_20MA << AW_PID_2055_BST_BURST_PEAK_START_BIT)

#define AW_PID_2055_BST_BURST_PEAK_30MA	(2)
#define AW_PID_2055_BST_BURST_PEAK_30MA_VALUE	\
	(AW_PID_2055_BST_BURST_PEAK_30MA << AW_PID_2055_BST_BURST_PEAK_START_BIT)

#define AW_PID_2055_BST_BURST_PEAK_50MA	(3)
#define AW_PID_2055_BST_BURST_PEAK_50MA_VALUE	\
	(AW_PID_2055_BST_BURST_PEAK_50MA << AW_PID_2055_BST_BURST_PEAK_START_BIT)

#define AW_PID_2055_BST_BURST_PEAK_70MA	(4)
#define AW_PID_2055_BST_BURST_PEAK_70MA_VALUE	\
	(AW_PID_2055_BST_BURST_PEAK_70MA << AW_PID_2055_BST_BURST_PEAK_START_BIT)

#define AW_PID_2055_BST_BURST_PEAK_100MA	(5)
#define AW_PID_2055_BST_BURST_PEAK_100MA_VALUE	\
	(AW_PID_2055_BST_BURST_PEAK_100MA << AW_PID_2055_BST_BURST_PEAK_START_BIT)

#define AW_PID_2055_BST_BURST_PEAK_130MA	(6)
#define AW_PID_2055_BST_BURST_PEAK_130MA_VALUE	\
	(AW_PID_2055_BST_BURST_PEAK_130MA << AW_PID_2055_BST_BURST_PEAK_START_BIT)

#define AW_PID_2055_BST_BURST_PEAK_160MA	(7)
#define AW_PID_2055_BST_BURST_PEAK_160MA_VALUE	\
	(AW_PID_2055_BST_BURST_PEAK_160MA << AW_PID_2055_BST_BURST_PEAK_START_BIT)

#define AW_PID_2055_BST_BURST_PEAK_DEFAULT_VALUE	(2)
#define AW_PID_2055_BST_BURST_PEAK_DEFAULT	\
	(AW_PID_2055_BST_BURST_PEAK_DEFAULT_VALUE << AW_PID_2055_BST_BURST_PEAK_START_BIT)

/* BST_LOOPC bit 3:2 (BSTCTRL6 0x65) */
#define AW_PID_2055_BST_LOOPC_START_BIT	(2)
#define AW_PID_2055_BST_LOOPC_BITS_LEN	(2)
#define AW_PID_2055_BST_LOOPC_MASK	\
	(~(((1<<AW_PID_2055_BST_LOOPC_BITS_LEN)-1) << AW_PID_2055_BST_LOOPC_START_BIT))

#define AW_PID_2055_BST_LOOPC_28PF	(0)
#define AW_PID_2055_BST_LOOPC_28PF_VALUE	\
	(AW_PID_2055_BST_LOOPC_28PF << AW_PID_2055_BST_LOOPC_START_BIT)

#define AW_PID_2055_BST_LOOPC_50PF	(1)
#define AW_PID_2055_BST_LOOPC_50PF_VALUE	\
	(AW_PID_2055_BST_LOOPC_50PF << AW_PID_2055_BST_LOOPC_START_BIT)

#define AW_PID_2055_BST_LOOPC_78PF	(2)
#define AW_PID_2055_BST_LOOPC_78PF_VALUE	\
	(AW_PID_2055_BST_LOOPC_78PF << AW_PID_2055_BST_LOOPC_START_BIT)

#define AW_PID_2055_BST_LOOPC_100PF	(3)
#define AW_PID_2055_BST_LOOPC_100PF_VALUE	\
	(AW_PID_2055_BST_LOOPC_100PF << AW_PID_2055_BST_LOOPC_START_BIT)

#define AW_PID_2055_BST_LOOPC_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_LOOPC_DEFAULT	\
	(AW_PID_2055_BST_LOOPC_DEFAULT_VALUE << AW_PID_2055_BST_LOOPC_START_BIT)

/* BST_LOOPR bit 1:0 (BSTCTRL6 0x65) */
#define AW_PID_2055_BST_LOOPR_START_BIT	(0)
#define AW_PID_2055_BST_LOOPR_BITS_LEN	(2)
#define AW_PID_2055_BST_LOOPR_MASK	\
	(~(((1<<AW_PID_2055_BST_LOOPR_BITS_LEN)-1) << AW_PID_2055_BST_LOOPR_START_BIT))

#define AW_PID_2055_BST_LOOPR_80K	(0)
#define AW_PID_2055_BST_LOOPR_80K_VALUE	\
	(AW_PID_2055_BST_LOOPR_80K << AW_PID_2055_BST_LOOPR_START_BIT)

#define AW_PID_2055_BST_LOOPR_120K	(1)
#define AW_PID_2055_BST_LOOPR_120K_VALUE	\
	(AW_PID_2055_BST_LOOPR_120K << AW_PID_2055_BST_LOOPR_START_BIT)

#define AW_PID_2055_BST_LOOPR_180K	(2)
#define AW_PID_2055_BST_LOOPR_180K_VALUE	\
	(AW_PID_2055_BST_LOOPR_180K << AW_PID_2055_BST_LOOPR_START_BIT)

#define AW_PID_2055_BST_LOOPR_220K	(3)
#define AW_PID_2055_BST_LOOPR_220K_VALUE	\
	(AW_PID_2055_BST_LOOPR_220K << AW_PID_2055_BST_LOOPR_START_BIT)

#define AW_PID_2055_BST_LOOPR_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_LOOPR_DEFAULT	\
	(AW_PID_2055_BST_LOOPR_DEFAULT_VALUE << AW_PID_2055_BST_LOOPR_START_BIT)

/* default value of BSTCTRL6 (0x65) */
/* #define AW_PID_2055_BSTCTRL6_DEFAULT		(0x43A0) */

/* BSTCTRL7 (0x66) detail */
/* BST_DFPWM bit 15:14 (BSTCTRL7 0x66) */
#define AW_PID_2055_BST_DFPWM_START_BIT	(14)
#define AW_PID_2055_BST_DFPWM_BITS_LEN	(2)
#define AW_PID_2055_BST_DFPWM_MASK	\
	(~(((1<<AW_PID_2055_BST_DFPWM_BITS_LEN)-1) << AW_PID_2055_BST_DFPWM_START_BIT))

#define AW_PID_2055_BST_DFPWM_40US	(0)
#define AW_PID_2055_BST_DFPWM_40US_VALUE	\
	(AW_PID_2055_BST_DFPWM_40US << AW_PID_2055_BST_DFPWM_START_BIT)

#define AW_PID_2055_BST_DFPWM_80US	(1)
#define AW_PID_2055_BST_DFPWM_80US_VALUE	\
	(AW_PID_2055_BST_DFPWM_80US << AW_PID_2055_BST_DFPWM_START_BIT)

#define AW_PID_2055_BST_DFPWM_160US	(2)
#define AW_PID_2055_BST_DFPWM_160US_VALUE	\
	(AW_PID_2055_BST_DFPWM_160US << AW_PID_2055_BST_DFPWM_START_BIT)

#define AW_PID_2055_BST_DFPWM_320US	(3)
#define AW_PID_2055_BST_DFPWM_320US_VALUE	\
	(AW_PID_2055_BST_DFPWM_320US << AW_PID_2055_BST_DFPWM_START_BIT)

#define AW_PID_2055_BST_DFPWM_DEFAULT_VALUE	(1)
#define AW_PID_2055_BST_DFPWM_DEFAULT	\
	(AW_PID_2055_BST_DFPWM_DEFAULT_VALUE << AW_PID_2055_BST_DFPWM_START_BIT)

/* PWM_SHORT bit 13 (BSTCTRL7 0x66) */
#define AW_PID_2055_PWM_SHORT_START_BIT	(13)
#define AW_PID_2055_PWM_SHORT_BITS_LEN	(1)
#define AW_PID_2055_PWM_SHORT_MASK	\
	(~(((1<<AW_PID_2055_PWM_SHORT_BITS_LEN)-1) << AW_PID_2055_PWM_SHORT_START_BIT))

#define AW_PID_2055_PWM_SHORT_VBST_LESS_THAN_VDD	(0)
#define AW_PID_2055_PWM_SHORT_VBST_LESS_THAN_VDD_VALUE	\
	(AW_PID_2055_PWM_SHORT_VBST_LESS_THAN_VDD << AW_PID_2055_PWM_SHORT_START_BIT)

#define AW_PID_2055_PWM_SHORT_VBST_LESS_THAN_VDD_MINUS__VTH	(1)
#define AW_PID_2055_PWM_SHORT_VBST_LESS_THAN_VDD_MINUS__VTH_VALUE	\
	(AW_PID_2055_PWM_SHORT_VBST_LESS_THAN_VDD_MINUS__VTH << AW_PID_2055_PWM_SHORT_START_BIT)

#define AW_PID_2055_PWM_SHORT_DEFAULT_VALUE	(1)
#define AW_PID_2055_PWM_SHORT_DEFAULT	\
	(AW_PID_2055_PWM_SHORT_DEFAULT_VALUE << AW_PID_2055_PWM_SHORT_START_BIT)

/* FORCE_PWM bit 12 (BSTCTRL7 0x66) */
#define AW_PID_2055_FORCE_PWM_START_BIT	(12)
#define AW_PID_2055_FORCE_PWM_BITS_LEN	(1)
#define AW_PID_2055_FORCE_PWM_MASK	\
	(~(((1<<AW_PID_2055_FORCE_PWM_BITS_LEN)-1) << AW_PID_2055_FORCE_PWM_START_BIT))

#define AW_PID_2055_FORCE_PWM_DISABLE	(0)
#define AW_PID_2055_FORCE_PWM_DISABLE_VALUE	\
	(AW_PID_2055_FORCE_PWM_DISABLE << AW_PID_2055_FORCE_PWM_START_BIT)

#define AW_PID_2055_FORCE_PWM_ENABLE	(1)
#define AW_PID_2055_FORCE_PWM_ENABLE_VALUE	\
	(AW_PID_2055_FORCE_PWM_ENABLE << AW_PID_2055_FORCE_PWM_START_BIT)

#define AW_PID_2055_FORCE_PWM_DEFAULT_VALUE	(0)
#define AW_PID_2055_FORCE_PWM_DEFAULT	\
	(AW_PID_2055_FORCE_PWM_DEFAULT_VALUE << AW_PID_2055_FORCE_PWM_START_BIT)

/* SOFT_DLY bit 11:10 (BSTCTRL7 0x66) */
#define AW_PID_2055_SOFT_DLY_START_BIT	(10)
#define AW_PID_2055_SOFT_DLY_BITS_LEN	(2)
#define AW_PID_2055_SOFT_DLY_MASK	\
	(~(((1<<AW_PID_2055_SOFT_DLY_BITS_LEN)-1) << AW_PID_2055_SOFT_DLY_START_BIT))

#define AW_PID_2055_SOFT_DLY_1P28MS	(0)
#define AW_PID_2055_SOFT_DLY_1P28MS_VALUE	\
	(AW_PID_2055_SOFT_DLY_1P28MS << AW_PID_2055_SOFT_DLY_START_BIT)

#define AW_PID_2055_SOFT_DLY_2P56MS	(1)
#define AW_PID_2055_SOFT_DLY_2P56MS_VALUE	\
	(AW_PID_2055_SOFT_DLY_2P56MS << AW_PID_2055_SOFT_DLY_START_BIT)

#define AW_PID_2055_SOFT_DLY_5P12MS	(2)
#define AW_PID_2055_SOFT_DLY_5P12MS_VALUE	\
	(AW_PID_2055_SOFT_DLY_5P12MS << AW_PID_2055_SOFT_DLY_START_BIT)

#define AW_PID_2055_SOFT_DLY_10P24MS	(3)
#define AW_PID_2055_SOFT_DLY_10P24MS_VALUE	\
	(AW_PID_2055_SOFT_DLY_10P24MS << AW_PID_2055_SOFT_DLY_START_BIT)

#define AW_PID_2055_SOFT_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2055_SOFT_DLY_DEFAULT	\
	(AW_PID_2055_SOFT_DLY_DEFAULT_VALUE << AW_PID_2055_SOFT_DLY_START_BIT)

/* LIMIT_SPMD bit 9:8 (BSTCTRL7 0x66) */
#define AW_PID_2055_LIMIT_SPMD_START_BIT	(8)
#define AW_PID_2055_LIMIT_SPMD_BITS_LEN	(2)
#define AW_PID_2055_LIMIT_SPMD_MASK	\
	(~(((1<<AW_PID_2055_LIMIT_SPMD_BITS_LEN)-1) << AW_PID_2055_LIMIT_SPMD_START_BIT))

#define AW_PID_2055_LIMIT_SPMD_4MINUS_LEVELS	(0)
#define AW_PID_2055_LIMIT_SPMD_4MINUS_LEVELS_VALUE	\
	(AW_PID_2055_LIMIT_SPMD_4MINUS_LEVELS << AW_PID_2055_LIMIT_SPMD_START_BIT)

#define AW_PID_2055_LIMIT_SPMD_2MINUS_LEVELS	(1)
#define AW_PID_2055_LIMIT_SPMD_2MINUS_LEVELS_VALUE	\
	(AW_PID_2055_LIMIT_SPMD_2MINUS_LEVELS << AW_PID_2055_LIMIT_SPMD_START_BIT)

#define AW_PID_2055_LIMIT_SPMD_BACK	(2)
#define AW_PID_2055_LIMIT_SPMD_BACK_VALUE	\
	(AW_PID_2055_LIMIT_SPMD_BACK << AW_PID_2055_LIMIT_SPMD_START_BIT)

#define AW_PID_2055_LIMIT_SPMD_DEFAULT_VALUE	(0)
#define AW_PID_2055_LIMIT_SPMD_DEFAULT	\
	(AW_PID_2055_LIMIT_SPMD_DEFAULT_VALUE << AW_PID_2055_LIMIT_SPMD_START_BIT)

/* BURST_SSMODE bit 7 (BSTCTRL7 0x66) */
#define AW_PID_2055_BURST_SSMODE_START_BIT	(7)
#define AW_PID_2055_BURST_SSMODE_BITS_LEN	(1)
#define AW_PID_2055_BURST_SSMODE_MASK	\
	(~(((1<<AW_PID_2055_BURST_SSMODE_BITS_LEN)-1) << AW_PID_2055_BURST_SSMODE_START_BIT))

#define AW_PID_2055_BURST_SSMODE_SLOW	(0)
#define AW_PID_2055_BURST_SSMODE_SLOW_VALUE	\
	(AW_PID_2055_BURST_SSMODE_SLOW << AW_PID_2055_BURST_SSMODE_START_BIT)

#define AW_PID_2055_BURST_SSMODE_FAST	(1)
#define AW_PID_2055_BURST_SSMODE_FAST_VALUE	\
	(AW_PID_2055_BURST_SSMODE_FAST << AW_PID_2055_BURST_SSMODE_START_BIT)

#define AW_PID_2055_BURST_SSMODE_DEFAULT_VALUE	(0)
#define AW_PID_2055_BURST_SSMODE_DEFAULT	\
	(AW_PID_2055_BURST_SSMODE_DEFAULT_VALUE << AW_PID_2055_BURST_SSMODE_START_BIT)

/* BURST_SS_DBG bit 6 (BSTCTRL7 0x66) */
#define AW_PID_2055_BURST_SS_DBG_START_BIT	(6)
#define AW_PID_2055_BURST_SS_DBG_BITS_LEN	(1)
#define AW_PID_2055_BURST_SS_DBG_MASK	\
	(~(((1<<AW_PID_2055_BURST_SS_DBG_BITS_LEN)-1) << AW_PID_2055_BURST_SS_DBG_START_BIT))

#define AW_PID_2055_BURST_SS_DBG_DECODED	(0)
#define AW_PID_2055_BURST_SS_DBG_DECODED_VALUE	\
	(AW_PID_2055_BURST_SS_DBG_DECODED << AW_PID_2055_BURST_SS_DBG_START_BIT)

#define AW_PID_2055_BURST_SS_DBG_IICMINUS_REG	(1)
#define AW_PID_2055_BURST_SS_DBG_IICMINUS_REG_VALUE	\
	(AW_PID_2055_BURST_SS_DBG_IICMINUS_REG << AW_PID_2055_BURST_SS_DBG_START_BIT)

#define AW_PID_2055_BURST_SS_DBG_DEFAULT_VALUE	(1)
#define AW_PID_2055_BURST_SS_DBG_DEFAULT	\
	(AW_PID_2055_BURST_SS_DBG_DEFAULT_VALUE << AW_PID_2055_BURST_SS_DBG_START_BIT)

/* IPEAK_ADJ bit 5 (BSTCTRL7 0x66) */
#define AW_PID_2055_IPEAK_ADJ_START_BIT	(5)
#define AW_PID_2055_IPEAK_ADJ_BITS_LEN	(1)
#define AW_PID_2055_IPEAK_ADJ_MASK	\
	(~(((1<<AW_PID_2055_IPEAK_ADJ_BITS_LEN)-1) << AW_PID_2055_IPEAK_ADJ_START_BIT))

#define AW_PID_2055_IPEAK_ADJ_IPEAK	(0)
#define AW_PID_2055_IPEAK_ADJ_IPEAK_VALUE	\
	(AW_PID_2055_IPEAK_ADJ_IPEAK << AW_PID_2055_IPEAK_ADJ_START_BIT)

#define AW_PID_2055_IPEAK_ADJ_IPEAK0P5A	(1)
#define AW_PID_2055_IPEAK_ADJ_IPEAK0P5A_VALUE	\
	(AW_PID_2055_IPEAK_ADJ_IPEAK0P5A << AW_PID_2055_IPEAK_ADJ_START_BIT)

#define AW_PID_2055_IPEAK_ADJ_DEFAULT_VALUE	(0)
#define AW_PID_2055_IPEAK_ADJ_DEFAULT	\
	(AW_PID_2055_IPEAK_ADJ_DEFAULT_VALUE << AW_PID_2055_IPEAK_ADJ_START_BIT)

/* LOW_CLAMP bit 4 (BSTCTRL7 0x66) */
#define AW_PID_2055_LOW_CLAMP_START_BIT	(4)
#define AW_PID_2055_LOW_CLAMP_BITS_LEN	(1)
#define AW_PID_2055_LOW_CLAMP_MASK	\
	(~(((1<<AW_PID_2055_LOW_CLAMP_BITS_LEN)-1) << AW_PID_2055_LOW_CLAMP_START_BIT))

#define AW_PID_2055_LOW_CLAMP_NOTMINUS_USED	(0)
#define AW_PID_2055_LOW_CLAMP_NOTMINUS_USED_VALUE	\
	(AW_PID_2055_LOW_CLAMP_NOTMINUS_USED << AW_PID_2055_LOW_CLAMP_START_BIT)

#define AW_PID_2055_LOW_CLAMP_USED	(1)
#define AW_PID_2055_LOW_CLAMP_USED_VALUE	\
	(AW_PID_2055_LOW_CLAMP_USED << AW_PID_2055_LOW_CLAMP_START_BIT)

#define AW_PID_2055_LOW_CLAMP_DEFAULT_VALUE	(1)
#define AW_PID_2055_LOW_CLAMP_DEFAULT	\
	(AW_PID_2055_LOW_CLAMP_DEFAULT_VALUE << AW_PID_2055_LOW_CLAMP_START_BIT)

/* SLOPE_LIMIT bit 2:0 (BSTCTRL7 0x66) */
#define AW_PID_2055_SLOPE_LIMIT_START_BIT	(0)
#define AW_PID_2055_SLOPE_LIMIT_BITS_LEN	(3)
#define AW_PID_2055_SLOPE_LIMIT_MASK	\
	(~(((1<<AW_PID_2055_SLOPE_LIMIT_BITS_LEN)-1) << AW_PID_2055_SLOPE_LIMIT_START_BIT))

#define AW_PID_2055_SLOPE_LIMIT_0P50ISLOPE	(0)
#define AW_PID_2055_SLOPE_LIMIT_0P50ISLOPE_VALUE	\
	(AW_PID_2055_SLOPE_LIMIT_0P50ISLOPE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

#define AW_PID_2055_SLOPE_LIMIT_1P00ISLOPE	(1)
#define AW_PID_2055_SLOPE_LIMIT_1P00ISLOPE_VALUE	\
	(AW_PID_2055_SLOPE_LIMIT_1P00ISLOPE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

#define AW_PID_2055_SLOPE_LIMIT_1P25ISLOPE	(2)
#define AW_PID_2055_SLOPE_LIMIT_1P25ISLOPE_VALUE	\
	(AW_PID_2055_SLOPE_LIMIT_1P25ISLOPE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

#define AW_PID_2055_SLOPE_LIMIT_1P50ISLOPE	(3)
#define AW_PID_2055_SLOPE_LIMIT_1P50ISLOPE_VALUE	\
	(AW_PID_2055_SLOPE_LIMIT_1P50ISLOPE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

#define AW_PID_2055_SLOPE_LIMIT_1P75ISLOPE	(4)
#define AW_PID_2055_SLOPE_LIMIT_1P75ISLOPE_VALUE	\
	(AW_PID_2055_SLOPE_LIMIT_1P75ISLOPE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

#define AW_PID_2055_SLOPE_LIMIT_2P00ISLOPE	(5)
#define AW_PID_2055_SLOPE_LIMIT_2P00ISLOPE_VALUE	\
	(AW_PID_2055_SLOPE_LIMIT_2P00ISLOPE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

#define AW_PID_2055_SLOPE_LIMIT_2P25ISLOPE	(6)
#define AW_PID_2055_SLOPE_LIMIT_2P25ISLOPE_VALUE	\
	(AW_PID_2055_SLOPE_LIMIT_2P25ISLOPE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

#define AW_PID_2055_SLOPE_LIMIT_2P50ISLOPE	(7)
#define AW_PID_2055_SLOPE_LIMIT_2P50ISLOPE_VALUE	\
	(AW_PID_2055_SLOPE_LIMIT_2P50ISLOPE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

#define AW_PID_2055_SLOPE_LIMIT_DEFAULT_VALUE	(2)
#define AW_PID_2055_SLOPE_LIMIT_DEFAULT	\
	(AW_PID_2055_SLOPE_LIMIT_DEFAULT_VALUE << AW_PID_2055_SLOPE_LIMIT_START_BIT)

/* default value of BSTCTRL7 (0x66) */
/* #define AW_PID_2055_BSTCTRL7_DEFAULT		(0x6052) */

/* BSTCRTL8 (0x67) detail */
/* BST_IPEAK_SS bit 15:13 (BSTCRTL8 0x67) */
#define AW_PID_2055_BST_IPEAK_SS_START_BIT	(13)
#define AW_PID_2055_BST_IPEAK_SS_BITS_LEN	(3)
#define AW_PID_2055_BST_IPEAK_SS_MASK	\
	(~(((1<<AW_PID_2055_BST_IPEAK_SS_BITS_LEN)-1) << AW_PID_2055_BST_IPEAK_SS_START_BIT))

#define AW_PID_2055_BST_IPEAK_SS_0P8A	(0)
#define AW_PID_2055_BST_IPEAK_SS_0P8A_VALUE	\
	(AW_PID_2055_BST_IPEAK_SS_0P8A << AW_PID_2055_BST_IPEAK_SS_START_BIT)

#define AW_PID_2055_BST_IPEAK_SS_1A	(1)
#define AW_PID_2055_BST_IPEAK_SS_1A_VALUE	\
	(AW_PID_2055_BST_IPEAK_SS_1A << AW_PID_2055_BST_IPEAK_SS_START_BIT)

#define AW_PID_2055_BST_IPEAK_SS_1P25A	(2)
#define AW_PID_2055_BST_IPEAK_SS_1P25A_VALUE	\
	(AW_PID_2055_BST_IPEAK_SS_1P25A << AW_PID_2055_BST_IPEAK_SS_START_BIT)

#define AW_PID_2055_BST_IPEAK_SS_1P5A	(3)
#define AW_PID_2055_BST_IPEAK_SS_1P5A_VALUE	\
	(AW_PID_2055_BST_IPEAK_SS_1P5A << AW_PID_2055_BST_IPEAK_SS_START_BIT)

#define AW_PID_2055_BST_IPEAK_SS_1P75A	(4)
#define AW_PID_2055_BST_IPEAK_SS_1P75A_VALUE	\
	(AW_PID_2055_BST_IPEAK_SS_1P75A << AW_PID_2055_BST_IPEAK_SS_START_BIT)

#define AW_PID_2055_BST_IPEAK_SS_2A	(5)
#define AW_PID_2055_BST_IPEAK_SS_2A_VALUE	\
	(AW_PID_2055_BST_IPEAK_SS_2A << AW_PID_2055_BST_IPEAK_SS_START_BIT)

#define AW_PID_2055_BST_IPEAK_SS_2P25A	(6)
#define AW_PID_2055_BST_IPEAK_SS_2P25A_VALUE	\
	(AW_PID_2055_BST_IPEAK_SS_2P25A << AW_PID_2055_BST_IPEAK_SS_START_BIT)

#define AW_PID_2055_BST_IPEAK_SS_2P5A	(7)
#define AW_PID_2055_BST_IPEAK_SS_2P5A_VALUE	\
	(AW_PID_2055_BST_IPEAK_SS_2P5A << AW_PID_2055_BST_IPEAK_SS_START_BIT)

#define AW_PID_2055_BST_IPEAK_SS_DEFAULT_VALUE	(7)
#define AW_PID_2055_BST_IPEAK_SS_DEFAULT	\
	(AW_PID_2055_BST_IPEAK_SS_DEFAULT_VALUE << AW_PID_2055_BST_IPEAK_SS_START_BIT)

/* BST_OVPTH_DBG bit 12 (BSTCRTL8 0x67) */
#define AW_PID_2055_BST_OVPTH_DBG_START_BIT	(12)
#define AW_PID_2055_BST_OVPTH_DBG_BITS_LEN	(1)
#define AW_PID_2055_BST_OVPTH_DBG_MASK	\
	(~(((1<<AW_PID_2055_BST_OVPTH_DBG_BITS_LEN)-1) << AW_PID_2055_BST_OVPTH_DBG_START_BIT))

#define AW_PID_2055_BST_OVPTH_DBG_DISABLE	(0)
#define AW_PID_2055_BST_OVPTH_DBG_DISABLE_VALUE	\
	(AW_PID_2055_BST_OVPTH_DBG_DISABLE << AW_PID_2055_BST_OVPTH_DBG_START_BIT)

#define AW_PID_2055_BST_OVPTH_DBG_ENABLE	(1)
#define AW_PID_2055_BST_OVPTH_DBG_ENABLE_VALUE	\
	(AW_PID_2055_BST_OVPTH_DBG_ENABLE << AW_PID_2055_BST_OVPTH_DBG_START_BIT)

#define AW_PID_2055_BST_OVPTH_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_OVPTH_DBG_DEFAULT	\
	(AW_PID_2055_BST_OVPTH_DBG_DEFAULT_VALUE << AW_PID_2055_BST_OVPTH_DBG_START_BIT)

/* OVP2_VTH bit 11:10 (BSTCRTL8 0x67) */
#define AW_PID_2055_OVP2_VTH_START_BIT	(10)
#define AW_PID_2055_OVP2_VTH_BITS_LEN	(2)
#define AW_PID_2055_OVP2_VTH_MASK	\
	(~(((1<<AW_PID_2055_OVP2_VTH_BITS_LEN)-1) << AW_PID_2055_OVP2_VTH_START_BIT))

#define AW_PID_2055_OVP2_VTH_13P5V	(0)
#define AW_PID_2055_OVP2_VTH_13P5V_VALUE	\
	(AW_PID_2055_OVP2_VTH_13P5V << AW_PID_2055_OVP2_VTH_START_BIT)

#define AW_PID_2055_OVP2_VTH_14P0V	(1)
#define AW_PID_2055_OVP2_VTH_14P0V_VALUE	\
	(AW_PID_2055_OVP2_VTH_14P0V << AW_PID_2055_OVP2_VTH_START_BIT)

#define AW_PID_2055_OVP2_VTH_14P5V	(2)
#define AW_PID_2055_OVP2_VTH_14P5V_VALUE	\
	(AW_PID_2055_OVP2_VTH_14P5V << AW_PID_2055_OVP2_VTH_START_BIT)

#define AW_PID_2055_OVP2_VTH_15P0V	(3)
#define AW_PID_2055_OVP2_VTH_15P0V_VALUE	\
	(AW_PID_2055_OVP2_VTH_15P0V << AW_PID_2055_OVP2_VTH_START_BIT)

#define AW_PID_2055_OVP2_VTH_DEFAULT_VALUE	(0)
#define AW_PID_2055_OVP2_VTH_DEFAULT	\
	(AW_PID_2055_OVP2_VTH_DEFAULT_VALUE << AW_PID_2055_OVP2_VTH_START_BIT)

/* OVP2_ITH bit 9:8 (BSTCRTL8 0x67) */
#define AW_PID_2055_OVP2_ITH_START_BIT	(8)
#define AW_PID_2055_OVP2_ITH_BITS_LEN	(2)
#define AW_PID_2055_OVP2_ITH_MASK	\
	(~(((1<<AW_PID_2055_OVP2_ITH_BITS_LEN)-1) << AW_PID_2055_OVP2_ITH_START_BIT))

#define AW_PID_2055_OVP2_ITH_28MA_BST_OVP2_VTH01	(0)
#define AW_PID_2055_OVP2_ITH_28MA_BST_OVP2_VTH01_VALUE	\
	(AW_PID_2055_OVP2_ITH_28MA_BST_OVP2_VTH01 << AW_PID_2055_OVP2_ITH_START_BIT)

#define AW_PID_2055_OVP2_ITH_56MA	(1)
#define AW_PID_2055_OVP2_ITH_56MA_VALUE	\
	(AW_PID_2055_OVP2_ITH_56MA << AW_PID_2055_OVP2_ITH_START_BIT)

#define AW_PID_2055_OVP2_ITH_84MA	(2)
#define AW_PID_2055_OVP2_ITH_84MA_VALUE	\
	(AW_PID_2055_OVP2_ITH_84MA << AW_PID_2055_OVP2_ITH_START_BIT)

#define AW_PID_2055_OVP2_ITH_112MA	(3)
#define AW_PID_2055_OVP2_ITH_112MA_VALUE	\
	(AW_PID_2055_OVP2_ITH_112MA << AW_PID_2055_OVP2_ITH_START_BIT)

#define AW_PID_2055_OVP2_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2055_OVP2_ITH_DEFAULT	\
	(AW_PID_2055_OVP2_ITH_DEFAULT_VALUE << AW_PID_2055_OVP2_ITH_START_BIT)

/* OVP2_EN bit 7 (BSTCRTL8 0x67) */
#define AW_PID_2055_OVP2_EN_START_BIT	(7)
#define AW_PID_2055_OVP2_EN_BITS_LEN	(1)
#define AW_PID_2055_OVP2_EN_MASK	\
	(~(((1<<AW_PID_2055_OVP2_EN_BITS_LEN)-1) << AW_PID_2055_OVP2_EN_START_BIT))

#define AW_PID_2055_OVP2_EN_DISABLE	(0)
#define AW_PID_2055_OVP2_EN_DISABLE_VALUE	\
	(AW_PID_2055_OVP2_EN_DISABLE << AW_PID_2055_OVP2_EN_START_BIT)

#define AW_PID_2055_OVP2_EN_ENABLE	(1)
#define AW_PID_2055_OVP2_EN_ENABLE_VALUE	\
	(AW_PID_2055_OVP2_EN_ENABLE << AW_PID_2055_OVP2_EN_START_BIT)

#define AW_PID_2055_OVP2_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_OVP2_EN_DEFAULT	\
	(AW_PID_2055_OVP2_EN_DEFAULT_VALUE << AW_PID_2055_OVP2_EN_START_BIT)

/* BST_HEAVY_EN bit 6 (BSTCRTL8 0x67) */
#define AW_PID_2055_BST_HEAVY_EN_START_BIT	(6)
#define AW_PID_2055_BST_HEAVY_EN_BITS_LEN	(1)
#define AW_PID_2055_BST_HEAVY_EN_MASK	\
	(~(((1<<AW_PID_2055_BST_HEAVY_EN_BITS_LEN)-1) << AW_PID_2055_BST_HEAVY_EN_START_BIT))

#define AW_PID_2055_BST_HEAVY_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_HEAVY_EN_DEFAULT	\
	(AW_PID_2055_BST_HEAVY_EN_DEFAULT_VALUE << AW_PID_2055_BST_HEAVY_EN_START_BIT)

/* KICK_ITH bit 5:4 (BSTCRTL8 0x67) */
#define AW_PID_2055_KICK_ITH_START_BIT	(4)
#define AW_PID_2055_KICK_ITH_BITS_LEN	(2)
#define AW_PID_2055_KICK_ITH_MASK	\
	(~(((1<<AW_PID_2055_KICK_ITH_BITS_LEN)-1) << AW_PID_2055_KICK_ITH_START_BIT))

#define AW_PID_2055_KICK_ITH_28MA	(0)
#define AW_PID_2055_KICK_ITH_28MA_VALUE	\
	(AW_PID_2055_KICK_ITH_28MA << AW_PID_2055_KICK_ITH_START_BIT)

#define AW_PID_2055_KICK_ITH_56MA	(1)
#define AW_PID_2055_KICK_ITH_56MA_VALUE	\
	(AW_PID_2055_KICK_ITH_56MA << AW_PID_2055_KICK_ITH_START_BIT)

#define AW_PID_2055_KICK_ITH_84MA	(2)
#define AW_PID_2055_KICK_ITH_84MA_VALUE	\
	(AW_PID_2055_KICK_ITH_84MA << AW_PID_2055_KICK_ITH_START_BIT)

#define AW_PID_2055_KICK_ITH_112MA	(3)
#define AW_PID_2055_KICK_ITH_112MA_VALUE	\
	(AW_PID_2055_KICK_ITH_112MA << AW_PID_2055_KICK_ITH_START_BIT)

#define AW_PID_2055_KICK_ITH_DEFAULT_VALUE	(0)
#define AW_PID_2055_KICK_ITH_DEFAULT	\
	(AW_PID_2055_KICK_ITH_DEFAULT_VALUE << AW_PID_2055_KICK_ITH_START_BIT)

/* BST_SCP_VTH bit 3 (BSTCRTL8 0x67) */
#define AW_PID_2055_BST_SCP_VTH_START_BIT	(3)
#define AW_PID_2055_BST_SCP_VTH_BITS_LEN	(1)
#define AW_PID_2055_BST_SCP_VTH_MASK	\
	(~(((1<<AW_PID_2055_BST_SCP_VTH_BITS_LEN)-1) << AW_PID_2055_BST_SCP_VTH_START_BIT))

#define AW_PID_2055_BST_SCP_VTH_VTH0P5VBAT	(0)
#define AW_PID_2055_BST_SCP_VTH_VTH0P5VBAT_VALUE	\
	(AW_PID_2055_BST_SCP_VTH_VTH0P5VBAT << AW_PID_2055_BST_SCP_VTH_START_BIT)

#define AW_PID_2055_BST_SCP_VTH_VTH0P3VBAT	(1)
#define AW_PID_2055_BST_SCP_VTH_VTH0P3VBAT_VALUE	\
	(AW_PID_2055_BST_SCP_VTH_VTH0P3VBAT << AW_PID_2055_BST_SCP_VTH_START_BIT)

#define AW_PID_2055_BST_SCP_VTH_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_SCP_VTH_DEFAULT	\
	(AW_PID_2055_BST_SCP_VTH_DEFAULT_VALUE << AW_PID_2055_BST_SCP_VTH_START_BIT)

/* BST_OFFTIME bit 2:1 (BSTCRTL8 0x67) */
#define AW_PID_2055_BST_OFFTIME_START_BIT	(1)
#define AW_PID_2055_BST_OFFTIME_BITS_LEN	(2)
#define AW_PID_2055_BST_OFFTIME_MASK	\
	(~(((1<<AW_PID_2055_BST_OFFTIME_BITS_LEN)-1) << AW_PID_2055_BST_OFFTIME_START_BIT))

#define AW_PID_2055_BST_OFFTIME_125NS	(0)
#define AW_PID_2055_BST_OFFTIME_125NS_VALUE	\
	(AW_PID_2055_BST_OFFTIME_125NS << AW_PID_2055_BST_OFFTIME_START_BIT)

#define AW_PID_2055_BST_OFFTIME_100NS	(1)
#define AW_PID_2055_BST_OFFTIME_100NS_VALUE	\
	(AW_PID_2055_BST_OFFTIME_100NS << AW_PID_2055_BST_OFFTIME_START_BIT)

#define AW_PID_2055_BST_OFFTIME_80NS	(2)
#define AW_PID_2055_BST_OFFTIME_80NS_VALUE	\
	(AW_PID_2055_BST_OFFTIME_80NS << AW_PID_2055_BST_OFFTIME_START_BIT)

#define AW_PID_2055_BST_OFFTIME_75NS	(3)
#define AW_PID_2055_BST_OFFTIME_75NS_VALUE	\
	(AW_PID_2055_BST_OFFTIME_75NS << AW_PID_2055_BST_OFFTIME_START_BIT)

#define AW_PID_2055_BST_OFFTIME_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_OFFTIME_DEFAULT	\
	(AW_PID_2055_BST_OFFTIME_DEFAULT_VALUE << AW_PID_2055_BST_OFFTIME_START_BIT)

/* OFFTIME_EN bit 0 (BSTCRTL8 0x67) */
#define AW_PID_2055_OFFTIME_EN_START_BIT	(0)
#define AW_PID_2055_OFFTIME_EN_BITS_LEN	(1)
#define AW_PID_2055_OFFTIME_EN_MASK	\
	(~(((1<<AW_PID_2055_OFFTIME_EN_BITS_LEN)-1) << AW_PID_2055_OFFTIME_EN_START_BIT))

#define AW_PID_2055_OFFTIME_EN_DISABLE	(0)
#define AW_PID_2055_OFFTIME_EN_DISABLE_VALUE	\
	(AW_PID_2055_OFFTIME_EN_DISABLE << AW_PID_2055_OFFTIME_EN_START_BIT)

#define AW_PID_2055_OFFTIME_EN_ENABLE	(1)
#define AW_PID_2055_OFFTIME_EN_ENABLE_VALUE	\
	(AW_PID_2055_OFFTIME_EN_ENABLE << AW_PID_2055_OFFTIME_EN_START_BIT)

#define AW_PID_2055_OFFTIME_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_OFFTIME_EN_DEFAULT	\
	(AW_PID_2055_OFFTIME_EN_DEFAULT_VALUE << AW_PID_2055_OFFTIME_EN_START_BIT)

/* default value of BSTCRTL8 (0x67) */
/* #define AW_PID_2055_BSTCRTL8_DEFAULT		(0xE000) */

/* CPCTRL1 (0x68) detail */
/* RSQN_DLY bit 13:12 (CPCTRL1 0x68) */
#define AW_PID_2055_RSQN_DLY_START_BIT	(12)
#define AW_PID_2055_RSQN_DLY_BITS_LEN	(2)
#define AW_PID_2055_RSQN_DLY_MASK	\
	(~(((1<<AW_PID_2055_RSQN_DLY_BITS_LEN)-1) << AW_PID_2055_RSQN_DLY_START_BIT))

#define AW_PID_2055_RSQN_DLY_15NS	(0)
#define AW_PID_2055_RSQN_DLY_15NS_VALUE	\
	(AW_PID_2055_RSQN_DLY_15NS << AW_PID_2055_RSQN_DLY_START_BIT)

#define AW_PID_2055_RSQN_DLY_25NS	(1)
#define AW_PID_2055_RSQN_DLY_25NS_VALUE	\
	(AW_PID_2055_RSQN_DLY_25NS << AW_PID_2055_RSQN_DLY_START_BIT)

#define AW_PID_2055_RSQN_DLY_35NS	(2)
#define AW_PID_2055_RSQN_DLY_35NS_VALUE	\
	(AW_PID_2055_RSQN_DLY_35NS << AW_PID_2055_RSQN_DLY_START_BIT)

#define AW_PID_2055_RSQN_DLY_45NS	(3)
#define AW_PID_2055_RSQN_DLY_45NS_VALUE	\
	(AW_PID_2055_RSQN_DLY_45NS << AW_PID_2055_RSQN_DLY_START_BIT)

#define AW_PID_2055_RSQN_DLY_DEFAULT_VALUE	(2)
#define AW_PID_2055_RSQN_DLY_DEFAULT	\
	(AW_PID_2055_RSQN_DLY_DEFAULT_VALUE << AW_PID_2055_RSQN_DLY_START_BIT)

/* RSQN_DLY_EN bit 11 (CPCTRL1 0x68) */
#define AW_PID_2055_RSQN_DLY_EN_START_BIT	(11)
#define AW_PID_2055_RSQN_DLY_EN_BITS_LEN	(1)
#define AW_PID_2055_RSQN_DLY_EN_MASK	\
	(~(((1<<AW_PID_2055_RSQN_DLY_EN_BITS_LEN)-1) << AW_PID_2055_RSQN_DLY_EN_START_BIT))

#define AW_PID_2055_RSQN_DLY_EN_DISABLE	(0)
#define AW_PID_2055_RSQN_DLY_EN_DISABLE_VALUE	\
	(AW_PID_2055_RSQN_DLY_EN_DISABLE << AW_PID_2055_RSQN_DLY_EN_START_BIT)

#define AW_PID_2055_RSQN_DLY_EN_ENABLE	(1)
#define AW_PID_2055_RSQN_DLY_EN_ENABLE_VALUE	\
	(AW_PID_2055_RSQN_DLY_EN_ENABLE << AW_PID_2055_RSQN_DLY_EN_START_BIT)

#define AW_PID_2055_RSQN_DLY_EN_DEFAULT_VALUE	(1)
#define AW_PID_2055_RSQN_DLY_EN_DEFAULT	\
	(AW_PID_2055_RSQN_DLY_EN_DEFAULT_VALUE << AW_PID_2055_RSQN_DLY_EN_START_BIT)

/* BST_NGD_DLY bit 10 (CPCTRL1 0x68) */
#define AW_PID_2055_BST_NGD_DLY_START_BIT	(10)
#define AW_PID_2055_BST_NGD_DLY_BITS_LEN	(1)
#define AW_PID_2055_BST_NGD_DLY_MASK	\
	(~(((1<<AW_PID_2055_BST_NGD_DLY_BITS_LEN)-1) << AW_PID_2055_BST_NGD_DLY_START_BIT))

#define AW_PID_2055_BST_NGD_DLY_3NS	(0)
#define AW_PID_2055_BST_NGD_DLY_3NS_VALUE	\
	(AW_PID_2055_BST_NGD_DLY_3NS << AW_PID_2055_BST_NGD_DLY_START_BIT)

#define AW_PID_2055_BST_NGD_DLY_6NS	(1)
#define AW_PID_2055_BST_NGD_DLY_6NS_VALUE	\
	(AW_PID_2055_BST_NGD_DLY_6NS << AW_PID_2055_BST_NGD_DLY_START_BIT)

#define AW_PID_2055_BST_NGD_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_NGD_DLY_DEFAULT	\
	(AW_PID_2055_BST_NGD_DLY_DEFAULT_VALUE << AW_PID_2055_BST_NGD_DLY_START_BIT)

/* BST_LVDRV_DLY bit 9 (CPCTRL1 0x68) */
#define AW_PID_2055_BST_LVDRV_DLY_START_BIT	(9)
#define AW_PID_2055_BST_LVDRV_DLY_BITS_LEN	(1)
#define AW_PID_2055_BST_LVDRV_DLY_MASK	\
	(~(((1<<AW_PID_2055_BST_LVDRV_DLY_BITS_LEN)-1) << AW_PID_2055_BST_LVDRV_DLY_START_BIT))

#define AW_PID_2055_BST_LVDRV_DLY_USE_RC_DELAY	(0)
#define AW_PID_2055_BST_LVDRV_DLY_USE_RC_DELAY_VALUE	\
	(AW_PID_2055_BST_LVDRV_DLY_USE_RC_DELAY << AW_PID_2055_BST_LVDRV_DLY_START_BIT)

#define AW_PID_2055_BST_LVDRV_DLY_NOT_USE_RC_DELAY	(1)
#define AW_PID_2055_BST_LVDRV_DLY_NOT_USE_RC_DELAY_VALUE	\
	(AW_PID_2055_BST_LVDRV_DLY_NOT_USE_RC_DELAY << AW_PID_2055_BST_LVDRV_DLY_START_BIT)

#define AW_PID_2055_BST_LVDRV_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_LVDRV_DLY_DEFAULT	\
	(AW_PID_2055_BST_LVDRV_DLY_DEFAULT_VALUE << AW_PID_2055_BST_LVDRV_DLY_START_BIT)

/* BST_PGD_DLY bit 8 (CPCTRL1 0x68) */
#define AW_PID_2055_BST_PGD_DLY_START_BIT	(8)
#define AW_PID_2055_BST_PGD_DLY_BITS_LEN	(1)
#define AW_PID_2055_BST_PGD_DLY_MASK	\
	(~(((1<<AW_PID_2055_BST_PGD_DLY_BITS_LEN)-1) << AW_PID_2055_BST_PGD_DLY_START_BIT))

#define AW_PID_2055_BST_PGD_DLY_3NS	(0)
#define AW_PID_2055_BST_PGD_DLY_3NS_VALUE	\
	(AW_PID_2055_BST_PGD_DLY_3NS << AW_PID_2055_BST_PGD_DLY_START_BIT)

#define AW_PID_2055_BST_PGD_DLY_6NS	(1)
#define AW_PID_2055_BST_PGD_DLY_6NS_VALUE	\
	(AW_PID_2055_BST_PGD_DLY_6NS << AW_PID_2055_BST_PGD_DLY_START_BIT)

#define AW_PID_2055_BST_PGD_DLY_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_PGD_DLY_DEFAULT	\
	(AW_PID_2055_BST_PGD_DLY_DEFAULT_VALUE << AW_PID_2055_BST_PGD_DLY_START_BIT)

/* CPOK_TM bit 7 (CPCTRL1 0x68) */
#define AW_PID_2055_CPOK_TM_START_BIT	(7)
#define AW_PID_2055_CPOK_TM_BITS_LEN	(1)
#define AW_PID_2055_CPOK_TM_MASK	\
	(~(((1<<AW_PID_2055_CPOK_TM_BITS_LEN)-1) << AW_PID_2055_CPOK_TM_START_BIT))

#define AW_PID_2055_CPOK_TM_1MS	(0)
#define AW_PID_2055_CPOK_TM_1MS_VALUE	\
	(AW_PID_2055_CPOK_TM_1MS << AW_PID_2055_CPOK_TM_START_BIT)

#define AW_PID_2055_CPOK_TM_0P8MS	(1)
#define AW_PID_2055_CPOK_TM_0P8MS_VALUE	\
	(AW_PID_2055_CPOK_TM_0P8MS << AW_PID_2055_CPOK_TM_START_BIT)

#define AW_PID_2055_CPOK_TM_DEFAULT_VALUE	(0)
#define AW_PID_2055_CPOK_TM_DEFAULT	\
	(AW_PID_2055_CPOK_TM_DEFAULT_VALUE << AW_PID_2055_CPOK_TM_START_BIT)

/* DDT_CP bit 6 (CPCTRL1 0x68) */
#define AW_PID_2055_DDT_CP_START_BIT	(6)
#define AW_PID_2055_DDT_CP_BITS_LEN	(1)
#define AW_PID_2055_DDT_CP_MASK	\
	(~(((1<<AW_PID_2055_DDT_CP_BITS_LEN)-1) << AW_PID_2055_DDT_CP_START_BIT))

#define AW_PID_2055_DDT_CP_0NS	(0)
#define AW_PID_2055_DDT_CP_0NS_VALUE	\
	(AW_PID_2055_DDT_CP_0NS << AW_PID_2055_DDT_CP_START_BIT)

#define AW_PID_2055_DDT_CP_10NS	(1)
#define AW_PID_2055_DDT_CP_10NS_VALUE	\
	(AW_PID_2055_DDT_CP_10NS << AW_PID_2055_DDT_CP_START_BIT)

#define AW_PID_2055_DDT_CP_DEFAULT_VALUE	(0)
#define AW_PID_2055_DDT_CP_DEFAULT	\
	(AW_PID_2055_DDT_CP_DEFAULT_VALUE << AW_PID_2055_DDT_CP_START_BIT)

/* CP_LDO bit 5:4 (CPCTRL1 0x68) */
#define AW_PID_2055_CP_LDO_START_BIT	(4)
#define AW_PID_2055_CP_LDO_BITS_LEN	(2)
#define AW_PID_2055_CP_LDO_MASK	\
	(~(((1<<AW_PID_2055_CP_LDO_BITS_LEN)-1) << AW_PID_2055_CP_LDO_START_BIT))

#define AW_PID_2055_CP_LDO_4P7V	(0)
#define AW_PID_2055_CP_LDO_4P7V_VALUE	\
	(AW_PID_2055_CP_LDO_4P7V << AW_PID_2055_CP_LDO_START_BIT)

#define AW_PID_2055_CP_LDO_5P0V	(1)
#define AW_PID_2055_CP_LDO_5P0V_VALUE	\
	(AW_PID_2055_CP_LDO_5P0V << AW_PID_2055_CP_LDO_START_BIT)

#define AW_PID_2055_CP_LDO_5P3V	(2)
#define AW_PID_2055_CP_LDO_5P3V_VALUE	\
	(AW_PID_2055_CP_LDO_5P3V << AW_PID_2055_CP_LDO_START_BIT)

#define AW_PID_2055_CP_LDO_5P6V	(3)
#define AW_PID_2055_CP_LDO_5P6V_VALUE	\
	(AW_PID_2055_CP_LDO_5P6V << AW_PID_2055_CP_LDO_START_BIT)

#define AW_PID_2055_CP_LDO_DEFAULT_VALUE	(1)
#define AW_PID_2055_CP_LDO_DEFAULT	\
	(AW_PID_2055_CP_LDO_DEFAULT_VALUE << AW_PID_2055_CP_LDO_START_BIT)

/* VOS_CP bit 3:2 (CPCTRL1 0x68) */
#define AW_PID_2055_VOS_CP_START_BIT	(2)
#define AW_PID_2055_VOS_CP_BITS_LEN	(2)
#define AW_PID_2055_VOS_CP_MASK	\
	(~(((1<<AW_PID_2055_VOS_CP_BITS_LEN)-1) << AW_PID_2055_VOS_CP_START_BIT))

#define AW_PID_2055_VOS_CP_0MV	(0)
#define AW_PID_2055_VOS_CP_0MV_VALUE	\
	(AW_PID_2055_VOS_CP_0MV << AW_PID_2055_VOS_CP_START_BIT)

#define AW_PID_2055_VOS_CP_50MV	(1)
#define AW_PID_2055_VOS_CP_50MV_VALUE	\
	(AW_PID_2055_VOS_CP_50MV << AW_PID_2055_VOS_CP_START_BIT)

#define AW_PID_2055_VOS_CP_100MV	(2)
#define AW_PID_2055_VOS_CP_100MV_VALUE	\
	(AW_PID_2055_VOS_CP_100MV << AW_PID_2055_VOS_CP_START_BIT)

#define AW_PID_2055_VOS_CP_150MV	(3)
#define AW_PID_2055_VOS_CP_150MV_VALUE	\
	(AW_PID_2055_VOS_CP_150MV << AW_PID_2055_VOS_CP_START_BIT)

#define AW_PID_2055_VOS_CP_DEFAULT_VALUE	(1)
#define AW_PID_2055_VOS_CP_DEFAULT	\
	(AW_PID_2055_VOS_CP_DEFAULT_VALUE << AW_PID_2055_VOS_CP_START_BIT)

/* CP_CLKS bit 1:0 (CPCTRL1 0x68) */
#define AW_PID_2055_CP_CLKS_START_BIT	(0)
#define AW_PID_2055_CP_CLKS_BITS_LEN	(2)
#define AW_PID_2055_CP_CLKS_MASK	\
	(~(((1<<AW_PID_2055_CP_CLKS_BITS_LEN)-1) << AW_PID_2055_CP_CLKS_START_BIT))

#define AW_PID_2055_CP_CLKS_4P8MHZ	(0)
#define AW_PID_2055_CP_CLKS_4P8MHZ_VALUE	\
	(AW_PID_2055_CP_CLKS_4P8MHZ << AW_PID_2055_CP_CLKS_START_BIT)

#define AW_PID_2055_CP_CLKS_6P4MHZ	(1)
#define AW_PID_2055_CP_CLKS_6P4MHZ_VALUE	\
	(AW_PID_2055_CP_CLKS_6P4MHZ << AW_PID_2055_CP_CLKS_START_BIT)

#define AW_PID_2055_CP_CLKS_8P0MHZ	(2)
#define AW_PID_2055_CP_CLKS_8P0MHZ_VALUE	\
	(AW_PID_2055_CP_CLKS_8P0MHZ << AW_PID_2055_CP_CLKS_START_BIT)

#define AW_PID_2055_CP_CLKS_9P6MHZ	(3)
#define AW_PID_2055_CP_CLKS_9P6MHZ_VALUE	\
	(AW_PID_2055_CP_CLKS_9P6MHZ << AW_PID_2055_CP_CLKS_START_BIT)

#define AW_PID_2055_CP_CLKS_DEFAULT_VALUE	(1)
#define AW_PID_2055_CP_CLKS_DEFAULT	\
	(AW_PID_2055_CP_CLKS_DEFAULT_VALUE << AW_PID_2055_CP_CLKS_START_BIT)

/* default value of CPCTRL1 (0x68) */
/* #define AW_PID_2055_CPCTRL1_DEFAULT		(0x2815) */

/* TESTCTRL1 (0x70) detail */
/* EN_INTN_ANA bit 9 (TESTCTRL1 0x70) */
#define AW_PID_2055_EN_INTN_ANA_START_BIT	(9)
#define AW_PID_2055_EN_INTN_ANA_BITS_LEN	(1)
#define AW_PID_2055_EN_INTN_ANA_MASK	\
	(~(((1<<AW_PID_2055_EN_INTN_ANA_BITS_LEN)-1) << AW_PID_2055_EN_INTN_ANA_START_BIT))

#define AW_PID_2055_EN_INTN_ANA_DISABLE	(0)
#define AW_PID_2055_EN_INTN_ANA_DISABLE_VALUE	\
	(AW_PID_2055_EN_INTN_ANA_DISABLE << AW_PID_2055_EN_INTN_ANA_START_BIT)

#define AW_PID_2055_EN_INTN_ANA_ENABLE	(1)
#define AW_PID_2055_EN_INTN_ANA_ENABLE_VALUE	\
	(AW_PID_2055_EN_INTN_ANA_ENABLE << AW_PID_2055_EN_INTN_ANA_START_BIT)

#define AW_PID_2055_EN_INTN_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2055_EN_INTN_ANA_DEFAULT	\
	(AW_PID_2055_EN_INTN_ANA_DEFAULT_VALUE << AW_PID_2055_EN_INTN_ANA_START_BIT)

/* EF_TRIM_SRC bit 8 (TESTCTRL1 0x70) */
#define AW_PID_2055_EF_TRIM_SRC_START_BIT	(8)
#define AW_PID_2055_EF_TRIM_SRC_BITS_LEN	(1)
#define AW_PID_2055_EF_TRIM_SRC_MASK	\
	(~(((1<<AW_PID_2055_EF_TRIM_SRC_BITS_LEN)-1) << AW_PID_2055_EF_TRIM_SRC_START_BIT))

#define AW_PID_2055_EF_TRIM_SRC_EFUSE	(0)
#define AW_PID_2055_EF_TRIM_SRC_EFUSE_VALUE	\
	(AW_PID_2055_EF_TRIM_SRC_EFUSE << AW_PID_2055_EF_TRIM_SRC_START_BIT)

#define AW_PID_2055_EF_TRIM_SRC_I2C	(1)
#define AW_PID_2055_EF_TRIM_SRC_I2C_VALUE	\
	(AW_PID_2055_EF_TRIM_SRC_I2C << AW_PID_2055_EF_TRIM_SRC_START_BIT)

#define AW_PID_2055_EF_TRIM_SRC_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_TRIM_SRC_DEFAULT	\
	(AW_PID_2055_EF_TRIM_SRC_DEFAULT_VALUE << AW_PID_2055_EF_TRIM_SRC_START_BIT)

/* PWM_FRCE bit 7 (TESTCTRL1 0x70) */
#define AW_PID_2055_PWM_FRCE_START_BIT	(7)
#define AW_PID_2055_PWM_FRCE_BITS_LEN	(1)
#define AW_PID_2055_PWM_FRCE_MASK	\
	(~(((1<<AW_PID_2055_PWM_FRCE_BITS_LEN)-1) << AW_PID_2055_PWM_FRCE_START_BIT))

#define AW_PID_2055_PWM_FRCE_NORMAL	(0)
#define AW_PID_2055_PWM_FRCE_NORMAL_VALUE	\
	(AW_PID_2055_PWM_FRCE_NORMAL << AW_PID_2055_PWM_FRCE_START_BIT)

#define AW_PID_2055_PWM_FRCE_FORCED	(1)
#define AW_PID_2055_PWM_FRCE_FORCED_VALUE	\
	(AW_PID_2055_PWM_FRCE_FORCED << AW_PID_2055_PWM_FRCE_START_BIT)

#define AW_PID_2055_PWM_FRCE_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWM_FRCE_DEFAULT	\
	(AW_PID_2055_PWM_FRCE_DEFAULT_VALUE << AW_PID_2055_PWM_FRCE_START_BIT)

/* PWM_FRC bit 6:5 (TESTCTRL1 0x70) */
#define AW_PID_2055_PWM_FRC_START_BIT	(5)
#define AW_PID_2055_PWM_FRC_BITS_LEN	(2)
#define AW_PID_2055_PWM_FRC_MASK	\
	(~(((1<<AW_PID_2055_PWM_FRC_BITS_LEN)-1) << AW_PID_2055_PWM_FRC_START_BIT))

#define AW_PID_2055_PWM_FRC_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWM_FRC_DEFAULT	\
	(AW_PID_2055_PWM_FRC_DEFAULT_VALUE << AW_PID_2055_PWM_FRC_START_BIT)

/* EN_SDO bit 2 (TESTCTRL1 0x70) */
#define AW_PID_2055_EN_SDO_START_BIT	(2)
#define AW_PID_2055_EN_SDO_BITS_LEN	(1)
#define AW_PID_2055_EN_SDO_MASK	\
	(~(((1<<AW_PID_2055_EN_SDO_BITS_LEN)-1) << AW_PID_2055_EN_SDO_START_BIT))

#define AW_PID_2055_EN_SDO_I2S	(0)
#define AW_PID_2055_EN_SDO_I2S_VALUE	\
	(AW_PID_2055_EN_SDO_I2S << AW_PID_2055_EN_SDO_START_BIT)

#define AW_PID_2055_EN_SDO_TEST	(1)
#define AW_PID_2055_EN_SDO_TEST_VALUE	\
	(AW_PID_2055_EN_SDO_TEST << AW_PID_2055_EN_SDO_START_BIT)

#define AW_PID_2055_EN_SDO_DEFAULT_VALUE	(0)
#define AW_PID_2055_EN_SDO_DEFAULT	\
	(AW_PID_2055_EN_SDO_DEFAULT_VALUE << AW_PID_2055_EN_SDO_START_BIT)

/* EN_INTN bit 1 (TESTCTRL1 0x70) */
#define AW_PID_2055_EN_INTN_START_BIT	(1)
#define AW_PID_2055_EN_INTN_BITS_LEN	(1)
#define AW_PID_2055_EN_INTN_MASK	\
	(~(((1<<AW_PID_2055_EN_INTN_BITS_LEN)-1) << AW_PID_2055_EN_INTN_START_BIT))

#define AW_PID_2055_EN_INTN_DISABLE	(0)
#define AW_PID_2055_EN_INTN_DISABLE_VALUE	\
	(AW_PID_2055_EN_INTN_DISABLE << AW_PID_2055_EN_INTN_START_BIT)

#define AW_PID_2055_EN_INTN_ENABLE	(1)
#define AW_PID_2055_EN_INTN_ENABLE_VALUE	\
	(AW_PID_2055_EN_INTN_ENABLE << AW_PID_2055_EN_INTN_START_BIT)

#define AW_PID_2055_EN_INTN_DEFAULT_VALUE	(0)
#define AW_PID_2055_EN_INTN_DEFAULT	\
	(AW_PID_2055_EN_INTN_DEFAULT_VALUE << AW_PID_2055_EN_INTN_START_BIT)

/* PLL_DFT bit 0 (TESTCTRL1 0x70) */
#define AW_PID_2055_PLL_DFT_START_BIT	(0)
#define AW_PID_2055_PLL_DFT_BITS_LEN	(1)
#define AW_PID_2055_PLL_DFT_MASK	\
	(~(((1<<AW_PID_2055_PLL_DFT_BITS_LEN)-1) << AW_PID_2055_PLL_DFT_START_BIT))

#define AW_PID_2055_PLL_DFT_DISABLE	(0)
#define AW_PID_2055_PLL_DFT_DISABLE_VALUE	\
	(AW_PID_2055_PLL_DFT_DISABLE << AW_PID_2055_PLL_DFT_START_BIT)

#define AW_PID_2055_PLL_DFT_ENABLE	(1)
#define AW_PID_2055_PLL_DFT_ENABLE_VALUE	\
	(AW_PID_2055_PLL_DFT_ENABLE << AW_PID_2055_PLL_DFT_START_BIT)

#define AW_PID_2055_PLL_DFT_DEFAULT_VALUE	(0)
#define AW_PID_2055_PLL_DFT_DEFAULT	\
	(AW_PID_2055_PLL_DFT_DEFAULT_VALUE << AW_PID_2055_PLL_DFT_START_BIT)

/* default value of TESTCTRL1 (0x70) */
/* #define AW_PID_2055_TESTCTRL1_DEFAULT		(0x0000) */

/* TESTCTRL2 (0x71) detail */
/* EN_TEST_ANA bit 14 (TESTCTRL2 0x71) */
#define AW_PID_2055_EN_TEST_ANA_START_BIT	(14)
#define AW_PID_2055_EN_TEST_ANA_BITS_LEN	(1)
#define AW_PID_2055_EN_TEST_ANA_MASK	\
	(~(((1<<AW_PID_2055_EN_TEST_ANA_BITS_LEN)-1) << AW_PID_2055_EN_TEST_ANA_START_BIT))

#define AW_PID_2055_EN_TEST_ANA_DISABLE	(0)
#define AW_PID_2055_EN_TEST_ANA_DISABLE_VALUE	\
	(AW_PID_2055_EN_TEST_ANA_DISABLE << AW_PID_2055_EN_TEST_ANA_START_BIT)

#define AW_PID_2055_EN_TEST_ANA_ENABLE	(1)
#define AW_PID_2055_EN_TEST_ANA_ENABLE_VALUE	\
	(AW_PID_2055_EN_TEST_ANA_ENABLE << AW_PID_2055_EN_TEST_ANA_START_BIT)

#define AW_PID_2055_EN_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2055_EN_TEST_ANA_DEFAULT	\
	(AW_PID_2055_EN_TEST_ANA_DEFAULT_VALUE << AW_PID_2055_EN_TEST_ANA_START_BIT)

/* TEST_ANA bit 13:8 (TESTCTRL2 0x71) */
#define AW_PID_2055_TEST_ANA_START_BIT	(8)
#define AW_PID_2055_TEST_ANA_BITS_LEN	(6)
#define AW_PID_2055_TEST_ANA_MASK	\
	(~(((1<<AW_PID_2055_TEST_ANA_BITS_LEN)-1) << AW_PID_2055_TEST_ANA_START_BIT))

#define AW_PID_2055_TEST_ANA_0	(0)
#define AW_PID_2055_TEST_ANA_0_VALUE	\
	(AW_PID_2055_TEST_ANA_0 << AW_PID_2055_TEST_ANA_START_BIT)

#define AW_PID_2055_TEST_ANA_1	(1)
#define AW_PID_2055_TEST_ANA_1_VALUE	\
	(AW_PID_2055_TEST_ANA_1 << AW_PID_2055_TEST_ANA_START_BIT)

#define AW_PID_2055_TEST_ANA_63	(63)
#define AW_PID_2055_TEST_ANA_63_VALUE	\
	(AW_PID_2055_TEST_ANA_63 << AW_PID_2055_TEST_ANA_START_BIT)

#define AW_PID_2055_TEST_ANA_DEFAULT_VALUE	(0)
#define AW_PID_2055_TEST_ANA_DEFAULT	\
	(AW_PID_2055_TEST_ANA_DEFAULT_VALUE << AW_PID_2055_TEST_ANA_START_BIT)

/* PWM_DBG bit 7 (TESTCTRL2 0x71) */
#define AW_PID_2055_PWM_DBG_START_BIT	(7)
#define AW_PID_2055_PWM_DBG_BITS_LEN	(1)
#define AW_PID_2055_PWM_DBG_MASK	\
	(~(((1<<AW_PID_2055_PWM_DBG_BITS_LEN)-1) << AW_PID_2055_PWM_DBG_START_BIT))

#define AW_PID_2055_PWM_DBG_DISABLE	(0)
#define AW_PID_2055_PWM_DBG_DISABLE_VALUE	\
	(AW_PID_2055_PWM_DBG_DISABLE << AW_PID_2055_PWM_DBG_START_BIT)

#define AW_PID_2055_PWM_DBG_ENABLE	(1)
#define AW_PID_2055_PWM_DBG_ENABLE_VALUE	\
	(AW_PID_2055_PWM_DBG_ENABLE << AW_PID_2055_PWM_DBG_START_BIT)

#define AW_PID_2055_PWM_DBG_DEFAULT_VALUE	(0)
#define AW_PID_2055_PWM_DBG_DEFAULT	\
	(AW_PID_2055_PWM_DBG_DEFAULT_VALUE << AW_PID_2055_PWM_DBG_START_BIT)

/* PLL_DFO_SEL bit 6 (TESTCTRL2 0x71) */
#define AW_PID_2055_PLL_DFO_SEL_START_BIT	(6)
#define AW_PID_2055_PLL_DFO_SEL_BITS_LEN	(1)
#define AW_PID_2055_PLL_DFO_SEL_MASK	\
	(~(((1<<AW_PID_2055_PLL_DFO_SEL_BITS_LEN)-1) << AW_PID_2055_PLL_DFO_SEL_START_BIT))

#define AW_PID_2055_PLL_DFO_SEL_32	(0)
#define AW_PID_2055_PLL_DFO_SEL_32_VALUE	\
	(AW_PID_2055_PLL_DFO_SEL_32 << AW_PID_2055_PLL_DFO_SEL_START_BIT)

#define AW_PID_2055_PLL_DFO_SEL_8	(1)
#define AW_PID_2055_PLL_DFO_SEL_8_VALUE	\
	(AW_PID_2055_PLL_DFO_SEL_8 << AW_PID_2055_PLL_DFO_SEL_START_BIT)

#define AW_PID_2055_PLL_DFO_SEL_DEFAULT_VALUE	(1)
#define AW_PID_2055_PLL_DFO_SEL_DEFAULT	\
	(AW_PID_2055_PLL_DFO_SEL_DEFAULT_VALUE << AW_PID_2055_PLL_DFO_SEL_START_BIT)

/* PA_FORCE bit 5 (TESTCTRL2 0x71) */
#define AW_PID_2055_PA_FORCE_START_BIT	(5)
#define AW_PID_2055_PA_FORCE_BITS_LEN	(1)
#define AW_PID_2055_PA_FORCE_MASK	\
	(~(((1<<AW_PID_2055_PA_FORCE_BITS_LEN)-1) << AW_PID_2055_PA_FORCE_START_BIT))

#define AW_PID_2055_PA_FORCE_DISABLE	(0)
#define AW_PID_2055_PA_FORCE_DISABLE_VALUE	\
	(AW_PID_2055_PA_FORCE_DISABLE << AW_PID_2055_PA_FORCE_START_BIT)

#define AW_PID_2055_PA_FORCE_ENABLE	(1)
#define AW_PID_2055_PA_FORCE_ENABLE_VALUE	\
	(AW_PID_2055_PA_FORCE_ENABLE << AW_PID_2055_PA_FORCE_START_BIT)

#define AW_PID_2055_PA_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2055_PA_FORCE_DEFAULT	\
	(AW_PID_2055_PA_FORCE_DEFAULT_VALUE << AW_PID_2055_PA_FORCE_START_BIT)

/* BST_FORCE bit 4 (TESTCTRL2 0x71) */
#define AW_PID_2055_BST_FORCE_START_BIT	(4)
#define AW_PID_2055_BST_FORCE_BITS_LEN	(1)
#define AW_PID_2055_BST_FORCE_MASK	\
	(~(((1<<AW_PID_2055_BST_FORCE_BITS_LEN)-1) << AW_PID_2055_BST_FORCE_START_BIT))

#define AW_PID_2055_BST_FORCE_DISABLE	(0)
#define AW_PID_2055_BST_FORCE_DISABLE_VALUE	\
	(AW_PID_2055_BST_FORCE_DISABLE << AW_PID_2055_BST_FORCE_START_BIT)

#define AW_PID_2055_BST_FORCE_ENABLE	(1)
#define AW_PID_2055_BST_FORCE_ENABLE_VALUE	\
	(AW_PID_2055_BST_FORCE_ENABLE << AW_PID_2055_BST_FORCE_START_BIT)

#define AW_PID_2055_BST_FORCE_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_FORCE_DEFAULT	\
	(AW_PID_2055_BST_FORCE_DEFAULT_VALUE << AW_PID_2055_BST_FORCE_START_BIT)

/* TEST_A_MUX bit 3 (TESTCTRL2 0x71) */
#define AW_PID_2055_TEST_A_MUX_START_BIT	(3)
#define AW_PID_2055_TEST_A_MUX_BITS_LEN	(1)
#define AW_PID_2055_TEST_A_MUX_MASK	\
	(~(((1<<AW_PID_2055_TEST_A_MUX_BITS_LEN)-1) << AW_PID_2055_TEST_A_MUX_START_BIT))

#define AW_PID_2055_TEST_A_MUX_NORMAL	(0)
#define AW_PID_2055_TEST_A_MUX_NORMAL_VALUE	\
	(AW_PID_2055_TEST_A_MUX_NORMAL << AW_PID_2055_TEST_A_MUX_START_BIT)

#define AW_PID_2055_TEST_A_MUX_BYPASS_ANA	(1)
#define AW_PID_2055_TEST_A_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2055_TEST_A_MUX_BYPASS_ANA << AW_PID_2055_TEST_A_MUX_START_BIT)

#define AW_PID_2055_TEST_A_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2055_TEST_A_MUX_DEFAULT	\
	(AW_PID_2055_TEST_A_MUX_DEFAULT_VALUE << AW_PID_2055_TEST_A_MUX_START_BIT)

/* TEST_D_MUX bit 2 (TESTCTRL2 0x71) */
#define AW_PID_2055_TEST_D_MUX_START_BIT	(2)
#define AW_PID_2055_TEST_D_MUX_BITS_LEN	(1)
#define AW_PID_2055_TEST_D_MUX_MASK	\
	(~(((1<<AW_PID_2055_TEST_D_MUX_BITS_LEN)-1) << AW_PID_2055_TEST_D_MUX_START_BIT))

#define AW_PID_2055_TEST_D_MUX_NORMAL	(0)
#define AW_PID_2055_TEST_D_MUX_NORMAL_VALUE	\
	(AW_PID_2055_TEST_D_MUX_NORMAL << AW_PID_2055_TEST_D_MUX_START_BIT)

#define AW_PID_2055_TEST_D_MUX_BYPASS_ANA	(1)
#define AW_PID_2055_TEST_D_MUX_BYPASS_ANA_VALUE	\
	(AW_PID_2055_TEST_D_MUX_BYPASS_ANA << AW_PID_2055_TEST_D_MUX_START_BIT)

#define AW_PID_2055_TEST_D_MUX_DEFAULT_VALUE	(0)
#define AW_PID_2055_TEST_D_MUX_DEFAULT	\
	(AW_PID_2055_TEST_D_MUX_DEFAULT_VALUE << AW_PID_2055_TEST_D_MUX_START_BIT)

/* default value of TESTCTRL2 (0x71) */
/* #define AW_PID_2055_TESTCTRL2_DEFAULT		(0x0040) */

/* EFCTRL1 (0x72) detail */
/* WR_WIDTH bit 15:8 (EFCTRL1 0x72) */
#define AW_PID_2055_WR_WIDTH_START_BIT	(8)
#define AW_PID_2055_WR_WIDTH_BITS_LEN	(8)
#define AW_PID_2055_WR_WIDTH_MASK	\
	(~(((1<<AW_PID_2055_WR_WIDTH_BITS_LEN)-1) << AW_PID_2055_WR_WIDTH_START_BIT))

#define AW_PID_2055_WR_WIDTH_0	(0)
#define AW_PID_2055_WR_WIDTH_0_VALUE	\
	(AW_PID_2055_WR_WIDTH_0 << AW_PID_2055_WR_WIDTH_START_BIT)

#define AW_PID_2055_WR_WIDTH_1	(1)
#define AW_PID_2055_WR_WIDTH_1_VALUE	\
	(AW_PID_2055_WR_WIDTH_1 << AW_PID_2055_WR_WIDTH_START_BIT)

#define AW_PID_2055_WR_WIDTH_255	(255)
#define AW_PID_2055_WR_WIDTH_255_VALUE	\
	(AW_PID_2055_WR_WIDTH_255 << AW_PID_2055_WR_WIDTH_START_BIT)

#define AW_PID_2055_WR_WIDTH_DEFAULT_VALUE	(0x3C)
#define AW_PID_2055_WR_WIDTH_DEFAULT	\
	(AW_PID_2055_WR_WIDTH_DEFAULT_VALUE << AW_PID_2055_WR_WIDTH_START_BIT)

/* RD_WIDTH bit 7:0 (EFCTRL1 0x72) */
#define AW_PID_2055_RD_WIDTH_START_BIT	(0)
#define AW_PID_2055_RD_WIDTH_BITS_LEN	(8)
#define AW_PID_2055_RD_WIDTH_MASK	\
	(~(((1<<AW_PID_2055_RD_WIDTH_BITS_LEN)-1) << AW_PID_2055_RD_WIDTH_START_BIT))

#define AW_PID_2055_RD_WIDTH_0	(0)
#define AW_PID_2055_RD_WIDTH_0_VALUE	\
	(AW_PID_2055_RD_WIDTH_0 << AW_PID_2055_RD_WIDTH_START_BIT)

#define AW_PID_2055_RD_WIDTH_1	(1)
#define AW_PID_2055_RD_WIDTH_1_VALUE	\
	(AW_PID_2055_RD_WIDTH_1 << AW_PID_2055_RD_WIDTH_START_BIT)

#define AW_PID_2055_RD_WIDTH_255	(255)
#define AW_PID_2055_RD_WIDTH_255_VALUE	\
	(AW_PID_2055_RD_WIDTH_255 << AW_PID_2055_RD_WIDTH_START_BIT)

#define AW_PID_2055_RD_WIDTH_DEFAULT_VALUE	(0x04)
#define AW_PID_2055_RD_WIDTH_DEFAULT	\
	(AW_PID_2055_RD_WIDTH_DEFAULT_VALUE << AW_PID_2055_RD_WIDTH_START_BIT)

/* default value of EFCTRL1 (0x72) */
/* #define AW_PID_2055_EFCTRL1_DEFAULT		(0x3C04) */

/* EFCTRL2 (0x73) detail */
/* EF_RMD bit 12 (EFCTRL2 0x73) */
#define AW_PID_2055_EF_RMD_START_BIT	(12)
#define AW_PID_2055_EF_RMD_BITS_LEN	(1)
#define AW_PID_2055_EF_RMD_MASK	\
	(~(((1<<AW_PID_2055_EF_RMD_BITS_LEN)-1) << AW_PID_2055_EF_RMD_START_BIT))

#define AW_PID_2055_EF_RMD_NORMAL	(0)
#define AW_PID_2055_EF_RMD_NORMAL_VALUE	\
	(AW_PID_2055_EF_RMD_NORMAL << AW_PID_2055_EF_RMD_START_BIT)

#define AW_PID_2055_EF_RMD_MARGIN	(1)
#define AW_PID_2055_EF_RMD_MARGIN_VALUE	\
	(AW_PID_2055_EF_RMD_MARGIN << AW_PID_2055_EF_RMD_START_BIT)

#define AW_PID_2055_EF_RMD_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_RMD_DEFAULT	\
	(AW_PID_2055_EF_RMD_DEFAULT_VALUE << AW_PID_2055_EF_RMD_START_BIT)

/* EFRST bit 11 (EFCTRL2 0x73) */
#define AW_PID_2055_EFRST_START_BIT	(11)
#define AW_PID_2055_EFRST_BITS_LEN	(1)
#define AW_PID_2055_EFRST_MASK	\
	(~(((1<<AW_PID_2055_EFRST_BITS_LEN)-1) << AW_PID_2055_EFRST_START_BIT))

#define AW_PID_2055_EFRST_DISABLE	(0)
#define AW_PID_2055_EFRST_DISABLE_VALUE	\
	(AW_PID_2055_EFRST_DISABLE << AW_PID_2055_EFRST_START_BIT)

#define AW_PID_2055_EFRST_ENABLE	(1)
#define AW_PID_2055_EFRST_ENABLE_VALUE	\
	(AW_PID_2055_EFRST_ENABLE << AW_PID_2055_EFRST_START_BIT)

#define AW_PID_2055_EFRST_DEFAULT_VALUE	(0)
#define AW_PID_2055_EFRST_DEFAULT	\
	(AW_PID_2055_EFRST_DEFAULT_VALUE << AW_PID_2055_EFRST_START_BIT)

/* OSC_EN bit 10 (EFCTRL2 0x73) */
#define AW_PID_2055_OSC_EN_START_BIT	(10)
#define AW_PID_2055_OSC_EN_BITS_LEN	(1)
#define AW_PID_2055_OSC_EN_MASK	\
	(~(((1<<AW_PID_2055_OSC_EN_BITS_LEN)-1) << AW_PID_2055_OSC_EN_START_BIT))

#define AW_PID_2055_OSC_EN_DISABLE	(0)
#define AW_PID_2055_OSC_EN_DISABLE_VALUE	\
	(AW_PID_2055_OSC_EN_DISABLE << AW_PID_2055_OSC_EN_START_BIT)

#define AW_PID_2055_OSC_EN_ENABLE	(1)
#define AW_PID_2055_OSC_EN_ENABLE_VALUE	\
	(AW_PID_2055_OSC_EN_ENABLE << AW_PID_2055_OSC_EN_START_BIT)

#define AW_PID_2055_OSC_EN_DEFAULT_VALUE	(0)
#define AW_PID_2055_OSC_EN_DEFAULT	\
	(AW_PID_2055_OSC_EN_DEFAULT_VALUE << AW_PID_2055_OSC_EN_START_BIT)

/* EF_WR bit 9 (EFCTRL2 0x73) */
#define AW_PID_2055_EF_WR_START_BIT	(9)
#define AW_PID_2055_EF_WR_BITS_LEN	(1)
#define AW_PID_2055_EF_WR_MASK	\
	(~(((1<<AW_PID_2055_EF_WR_BITS_LEN)-1) << AW_PID_2055_EF_WR_START_BIT))

#define AW_PID_2055_EF_WR_READ	(0)
#define AW_PID_2055_EF_WR_READ_VALUE	\
	(AW_PID_2055_EF_WR_READ << AW_PID_2055_EF_WR_START_BIT)

#define AW_PID_2055_EF_WR_WRITE	(1)
#define AW_PID_2055_EF_WR_WRITE_VALUE	\
	(AW_PID_2055_EF_WR_WRITE << AW_PID_2055_EF_WR_START_BIT)

#define AW_PID_2055_EF_WR_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_WR_DEFAULT	\
	(AW_PID_2055_EF_WR_DEFAULT_VALUE << AW_PID_2055_EF_WR_START_BIT)

/* EF_START bit 8 (EFCTRL2 0x73) */
#define AW_PID_2055_EF_START_START_BIT	(8)
#define AW_PID_2055_EF_START_BITS_LEN	(1)
#define AW_PID_2055_EF_START_MASK	\
	(~(((1<<AW_PID_2055_EF_START_BITS_LEN)-1) << AW_PID_2055_EF_START_START_BIT))

#define AW_PID_2055_EF_START_STANDBY	(0)
#define AW_PID_2055_EF_START_STANDBY_VALUE	\
	(AW_PID_2055_EF_START_STANDBY << AW_PID_2055_EF_START_START_BIT)

#define AW_PID_2055_EF_START_START	(1)
#define AW_PID_2055_EF_START_START_VALUE	\
	(AW_PID_2055_EF_START_START << AW_PID_2055_EF_START_START_BIT)

#define AW_PID_2055_EF_START_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_START_DEFAULT	\
	(AW_PID_2055_EF_START_DEFAULT_VALUE << AW_PID_2055_EF_START_START_BIT)

/* EF_DLY bit 7:0 (EFCTRL2 0x73) */
#define AW_PID_2055_EF_DLY_START_BIT	(0)
#define AW_PID_2055_EF_DLY_BITS_LEN	(8)
#define AW_PID_2055_EF_DLY_MASK	\
	(~(((1<<AW_PID_2055_EF_DLY_BITS_LEN)-1) << AW_PID_2055_EF_DLY_START_BIT))

#define AW_PID_2055_EF_DLY_0	(0)
#define AW_PID_2055_EF_DLY_0_VALUE	\
	(AW_PID_2055_EF_DLY_0 << AW_PID_2055_EF_DLY_START_BIT)

#define AW_PID_2055_EF_DLY_1	(1)
#define AW_PID_2055_EF_DLY_1_VALUE	\
	(AW_PID_2055_EF_DLY_1 << AW_PID_2055_EF_DLY_START_BIT)

#define AW_PID_2055_EF_DLY_255	(255)
#define AW_PID_2055_EF_DLY_255_VALUE	\
	(AW_PID_2055_EF_DLY_255 << AW_PID_2055_EF_DLY_START_BIT)

#define AW_PID_2055_EF_DLY_DEFAULT_VALUE	(0x40)
#define AW_PID_2055_EF_DLY_DEFAULT	\
	(AW_PID_2055_EF_DLY_DEFAULT_VALUE << AW_PID_2055_EF_DLY_START_BIT)

/* default value of EFCTRL2 (0x73) */
/* #define AW_PID_2055_EFCTRL2_DEFAULT		(0x0040) */

/* EFWH (0x74) detail */
/* LOCK_TRIM bit 7 (EFWH 0x74) */
#define AW_PID_2055_LOCK_TRIM_START_BIT	(7)
#define AW_PID_2055_LOCK_TRIM_BITS_LEN	(1)
#define AW_PID_2055_LOCK_TRIM_MASK	\
	(~(((1<<AW_PID_2055_LOCK_TRIM_BITS_LEN)-1) << AW_PID_2055_LOCK_TRIM_START_BIT))

#define AW_PID_2055_LOCK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2055_LOCK_TRIM_DEFAULT	\
	(AW_PID_2055_LOCK_TRIM_DEFAULT_VALUE << AW_PID_2055_LOCK_TRIM_START_BIT)

/* LDO_ADJ_TRIM bit 6:4 (EFWH 0x74) */
#define AW_PID_2055_LDO_ADJ_TRIM_START_BIT	(4)
#define AW_PID_2055_LDO_ADJ_TRIM_BITS_LEN	(3)
#define AW_PID_2055_LDO_ADJ_TRIM_MASK	\
	(~(((1<<AW_PID_2055_LDO_ADJ_TRIM_BITS_LEN)-1) << AW_PID_2055_LDO_ADJ_TRIM_START_BIT))

#define AW_PID_2055_LDO_ADJ_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2055_LDO_ADJ_TRIM_DEFAULT	\
	(AW_PID_2055_LDO_ADJ_TRIM_DEFAULT_VALUE << AW_PID_2055_LDO_ADJ_TRIM_START_BIT)

/* BST_IPEAK_TRIM bit 3:0 (EFWH 0x74) */
#define AW_PID_2055_BST_IPEAK_TRIM_START_BIT	(0)
#define AW_PID_2055_BST_IPEAK_TRIM_BITS_LEN	(4)
#define AW_PID_2055_BST_IPEAK_TRIM_MASK	\
	(~(((1<<AW_PID_2055_BST_IPEAK_TRIM_BITS_LEN)-1) << AW_PID_2055_BST_IPEAK_TRIM_START_BIT))

#define AW_PID_2055_BST_IPEAK_TRIM_0A	(0)
#define AW_PID_2055_BST_IPEAK_TRIM_0A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_0A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_0P15A	(1)
#define AW_PID_2055_BST_IPEAK_TRIM_0P15A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_0P15A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_0P3A	(2)
#define AW_PID_2055_BST_IPEAK_TRIM_0P3A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_0P3A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_0P45A	(3)
#define AW_PID_2055_BST_IPEAK_TRIM_0P45A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_0P45A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_0P6A	(4)
#define AW_PID_2055_BST_IPEAK_TRIM_0P6A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_0P6A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_0P75A	(5)
#define AW_PID_2055_BST_IPEAK_TRIM_0P75A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_0P75A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_0P9A	(6)
#define AW_PID_2055_BST_IPEAK_TRIM_0P9A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_0P9A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_1P05A	(7)
#define AW_PID_2055_BST_IPEAK_TRIM_1P05A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_1P05A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_1P2A	(8)
#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_1P2A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_MINUS_1P2A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_1P05A	(9)
#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_1P05A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_MINUS_1P05A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P9A	(10)
#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P9A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P9A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P75A	(11)
#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P75A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P75A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P6A	(12)
#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P6A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P6A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P45A	(13)
#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P45A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P45A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P3A	(14)
#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P3A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P3A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P15A	(15)
#define AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P15A_VALUE	\
	(AW_PID_2055_BST_IPEAK_TRIM_MINUS_0P15A << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

#define AW_PID_2055_BST_IPEAK_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2055_BST_IPEAK_TRIM_DEFAULT	\
	(AW_PID_2055_BST_IPEAK_TRIM_DEFAULT_VALUE << AW_PID_2055_BST_IPEAK_TRIM_START_BIT)

/* default value of EFWH (0x74) */
/* #define AW_PID_2055_EFWH_DEFAULT		(0x0000) */

/* EFWL (0x75) detail */
/* TEM1 bit 15:8 (EFWL 0x75) */
#define AW_PID_2055_TEM1_START_BIT	(8)
#define AW_PID_2055_TEM1_BITS_LEN	(8)
#define AW_PID_2055_TEM1_MASK	\
	(~(((1<<AW_PID_2055_TEM1_BITS_LEN)-1) << AW_PID_2055_TEM1_START_BIT))

#define AW_PID_2055_TEM1_DEFAULT_VALUE	(0)
#define AW_PID_2055_TEM1_DEFAULT	\
	(AW_PID_2055_TEM1_DEFAULT_VALUE << AW_PID_2055_TEM1_START_BIT)

/* BSTVOUT_TRIM bit 7:3 (EFWL 0x75) */
#define AW_PID_2055_BSTVOUT_TRIM_START_BIT	(3)
#define AW_PID_2055_BSTVOUT_TRIM_BITS_LEN	(5)
#define AW_PID_2055_BSTVOUT_TRIM_MASK	\
	(~(((1<<AW_PID_2055_BSTVOUT_TRIM_BITS_LEN)-1) << AW_PID_2055_BSTVOUT_TRIM_START_BIT))

#define AW_PID_2055_BSTVOUT_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2055_BSTVOUT_TRIM_DEFAULT	\
	(AW_PID_2055_BSTVOUT_TRIM_DEFAULT_VALUE << AW_PID_2055_BSTVOUT_TRIM_START_BIT)

/* VERSION_TRIM bit 2:0 (EFWL 0x75) */
#define AW_PID_2055_VERSION_TRIM_START_BIT	(0)
#define AW_PID_2055_VERSION_TRIM_BITS_LEN	(3)
#define AW_PID_2055_VERSION_TRIM_MASK	\
	(~(((1<<AW_PID_2055_VERSION_TRIM_BITS_LEN)-1) << AW_PID_2055_VERSION_TRIM_START_BIT))

#define AW_PID_2055_VERSION_TRIM_DEFAULT_VALUE	(0)
#define AW_PID_2055_VERSION_TRIM_DEFAULT	\
	(AW_PID_2055_VERSION_TRIM_DEFAULT_VALUE << AW_PID_2055_VERSION_TRIM_START_BIT)

/* default value of EFWL (0x75) */
/* #define AW_PID_2055_EFWL_DEFAULT		(0x0000) */

/* EFRH1 (0x76) detail */
/* EF_LOCK_H bit 7 (EFRH1 0x76) */
#define AW_PID_2055_EF_LOCK_H_START_BIT	(7)
#define AW_PID_2055_EF_LOCK_H_BITS_LEN	(1)
#define AW_PID_2055_EF_LOCK_H_MASK	\
	(~(((1<<AW_PID_2055_EF_LOCK_H_BITS_LEN)-1) << AW_PID_2055_EF_LOCK_H_START_BIT))

#define AW_PID_2055_EF_LOCK_H_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_LOCK_H_DEFAULT	\
	(AW_PID_2055_EF_LOCK_H_DEFAULT_VALUE << AW_PID_2055_EF_LOCK_H_START_BIT)

/* EF_LDO_ADJ_H bit 6:4 (EFRH1 0x76) */
#define AW_PID_2055_EF_LDO_ADJ_H_START_BIT	(4)
#define AW_PID_2055_EF_LDO_ADJ_H_BITS_LEN	(3)
#define AW_PID_2055_EF_LDO_ADJ_H_MASK	\
	(~(((1<<AW_PID_2055_EF_LDO_ADJ_H_BITS_LEN)-1) << AW_PID_2055_EF_LDO_ADJ_H_START_BIT))

#define AW_PID_2055_EF_LDO_ADJ_H_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_LDO_ADJ_H_DEFAULT	\
	(AW_PID_2055_EF_LDO_ADJ_H_DEFAULT_VALUE << AW_PID_2055_EF_LDO_ADJ_H_START_BIT)

/* EF_BST_IPEAK_H bit 3:0 (EFRH1 0x76) */
#define AW_PID_2055_EF_BST_IPEAK_H_START_BIT	(0)
#define AW_PID_2055_EF_BST_IPEAK_H_BITS_LEN	(4)
#define AW_PID_2055_EF_BST_IPEAK_H_MASK	\
	(~(((1<<AW_PID_2055_EF_BST_IPEAK_H_BITS_LEN)-1) << AW_PID_2055_EF_BST_IPEAK_H_START_BIT))

#define AW_PID_2055_EF_BST_IPEAK_H_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_BST_IPEAK_H_DEFAULT	\
	(AW_PID_2055_EF_BST_IPEAK_H_DEFAULT_VALUE << AW_PID_2055_EF_BST_IPEAK_H_START_BIT)

/* default value of EFRH1 (0x76) */
/* #define AW_PID_2055_EFRH1_DEFAULT		(0x0000) */

/* EFRH2 (0x77) detail */
/* TEM2 bit 15:8 (EFRH2 0x77) */
#define AW_PID_2055_TEM2_START_BIT	(8)
#define AW_PID_2055_TEM2_BITS_LEN	(8)
#define AW_PID_2055_TEM2_MASK	\
	(~(((1<<AW_PID_2055_TEM2_BITS_LEN)-1) << AW_PID_2055_TEM2_START_BIT))

#define AW_PID_2055_TEM2_DEFAULT_VALUE	(0)
#define AW_PID_2055_TEM2_DEFAULT	\
	(AW_PID_2055_TEM2_DEFAULT_VALUE << AW_PID_2055_TEM2_START_BIT)

/* EF_BSTVOUT_H bit 7:3 (EFRH2 0x77) */
#define AW_PID_2055_EF_BSTVOUT_H_START_BIT	(3)
#define AW_PID_2055_EF_BSTVOUT_H_BITS_LEN	(5)
#define AW_PID_2055_EF_BSTVOUT_H_MASK	\
	(~(((1<<AW_PID_2055_EF_BSTVOUT_H_BITS_LEN)-1) << AW_PID_2055_EF_BSTVOUT_H_START_BIT))

#define AW_PID_2055_EF_BSTVOUT_H_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_BSTVOUT_H_DEFAULT	\
	(AW_PID_2055_EF_BSTVOUT_H_DEFAULT_VALUE << AW_PID_2055_EF_BSTVOUT_H_START_BIT)

/* EF_VERSION_H bit 2:0 (EFRH2 0x77) */
#define AW_PID_2055_EF_VERSION_H_START_BIT	(0)
#define AW_PID_2055_EF_VERSION_H_BITS_LEN	(3)
#define AW_PID_2055_EF_VERSION_H_MASK	\
	(~(((1<<AW_PID_2055_EF_VERSION_H_BITS_LEN)-1) << AW_PID_2055_EF_VERSION_H_START_BIT))

#define AW_PID_2055_EF_VERSION_H_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_VERSION_H_DEFAULT	\
	(AW_PID_2055_EF_VERSION_H_DEFAULT_VALUE << AW_PID_2055_EF_VERSION_H_START_BIT)

/* default value of EFRH2 (0x77) */
/* #define AW_PID_2055_EFRH2_DEFAULT		(0x0000) */

/* EFRL1 (0x78) detail */
/* EF_LOCK_L bit 7 (EFRL1 0x78) */
#define AW_PID_2055_EF_LOCK_L_START_BIT	(7)
#define AW_PID_2055_EF_LOCK_L_BITS_LEN	(1)
#define AW_PID_2055_EF_LOCK_L_MASK	\
	(~(((1<<AW_PID_2055_EF_LOCK_L_BITS_LEN)-1) << AW_PID_2055_EF_LOCK_L_START_BIT))

#define AW_PID_2055_EF_LOCK_L_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_LOCK_L_DEFAULT	\
	(AW_PID_2055_EF_LOCK_L_DEFAULT_VALUE << AW_PID_2055_EF_LOCK_L_START_BIT)

/* EF_LDO_ADJ_L bit 6:4 (EFRL1 0x78) */
#define AW_PID_2055_EF_LDO_ADJ_L_START_BIT	(4)
#define AW_PID_2055_EF_LDO_ADJ_L_BITS_LEN	(3)
#define AW_PID_2055_EF_LDO_ADJ_L_MASK	\
	(~(((1<<AW_PID_2055_EF_LDO_ADJ_L_BITS_LEN)-1) << AW_PID_2055_EF_LDO_ADJ_L_START_BIT))

#define AW_PID_2055_EF_LDO_ADJ_L_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_LDO_ADJ_L_DEFAULT	\
	(AW_PID_2055_EF_LDO_ADJ_L_DEFAULT_VALUE << AW_PID_2055_EF_LDO_ADJ_L_START_BIT)

/* EF_BST_IPEAK_L bit 3:0 (EFRL1 0x78) */
#define AW_PID_2055_EF_BST_IPEAK_L_START_BIT	(0)
#define AW_PID_2055_EF_BST_IPEAK_L_BITS_LEN	(4)
#define AW_PID_2055_EF_BST_IPEAK_L_MASK	\
	(~(((1<<AW_PID_2055_EF_BST_IPEAK_L_BITS_LEN)-1) << AW_PID_2055_EF_BST_IPEAK_L_START_BIT))

#define AW_PID_2055_EF_BST_IPEAK_L_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_BST_IPEAK_L_DEFAULT	\
	(AW_PID_2055_EF_BST_IPEAK_L_DEFAULT_VALUE << AW_PID_2055_EF_BST_IPEAK_L_START_BIT)

/* default value of EFRL1 (0x78) */
/* #define AW_PID_2055_EFRL1_DEFAULT		(0x0000) */

/* EFRL2 (0x79) detail */
/* TEM3 bit 15:8 (EFRL2 0x79) */
#define AW_PID_2055_TEM3_START_BIT	(8)
#define AW_PID_2055_TEM3_BITS_LEN	(8)
#define AW_PID_2055_TEM3_MASK	\
	(~(((1<<AW_PID_2055_TEM3_BITS_LEN)-1) << AW_PID_2055_TEM3_START_BIT))

#define AW_PID_2055_TEM3_DEFAULT_VALUE	(0)
#define AW_PID_2055_TEM3_DEFAULT	\
	(AW_PID_2055_TEM3_DEFAULT_VALUE << AW_PID_2055_TEM3_START_BIT)

/* EF_BSTVOUT_L bit 7:3 (EFRL2 0x79) */
#define AW_PID_2055_EF_BSTVOUT_L_START_BIT	(3)
#define AW_PID_2055_EF_BSTVOUT_L_BITS_LEN	(5)
#define AW_PID_2055_EF_BSTVOUT_L_MASK	\
	(~(((1<<AW_PID_2055_EF_BSTVOUT_L_BITS_LEN)-1) << AW_PID_2055_EF_BSTVOUT_L_START_BIT))

#define AW_PID_2055_EF_BSTVOUT_L_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_BSTVOUT_L_DEFAULT	\
	(AW_PID_2055_EF_BSTVOUT_L_DEFAULT_VALUE << AW_PID_2055_EF_BSTVOUT_L_START_BIT)

/* EF_VERSION_L bit 2:0 (EFRL2 0x79) */
#define AW_PID_2055_EF_VERSION_L_START_BIT	(0)
#define AW_PID_2055_EF_VERSION_L_BITS_LEN	(3)
#define AW_PID_2055_EF_VERSION_L_MASK	\
	(~(((1<<AW_PID_2055_EF_VERSION_L_BITS_LEN)-1) << AW_PID_2055_EF_VERSION_L_START_BIT))

#define AW_PID_2055_EF_VERSION_L_DEFAULT_VALUE	(0)
#define AW_PID_2055_EF_VERSION_L_DEFAULT	\
	(AW_PID_2055_EF_VERSION_L_DEFAULT_VALUE << AW_PID_2055_EF_VERSION_L_START_BIT)

/* default value of EFRL2 (0x79) */
/* #define AW_PID_2055_EFRL2_DEFAULT		(0x0000) */

/* TM (0x7C) detail */
/* SCANEN bit 1 (TM 0x7C) */
#define AW_PID_2055_SCANEN_START_BIT	(1)
#define AW_PID_2055_SCANEN_BITS_LEN	(1)
#define AW_PID_2055_SCANEN_MASK	\
	(~(((1<<AW_PID_2055_SCANEN_BITS_LEN)-1) << AW_PID_2055_SCANEN_START_BIT))

#define AW_PID_2055_SCANEN_DEFAULT_VALUE	(0)
#define AW_PID_2055_SCANEN_DEFAULT	\
	(AW_PID_2055_SCANEN_DEFAULT_VALUE << AW_PID_2055_SCANEN_START_BIT)

/* TEST_ENCRY bit 0 (TM 0x7C) */
#define AW_PID_2055_TEST_ENCRY_START_BIT	(0)
#define AW_PID_2055_TEST_ENCRY_BITS_LEN	(1)
#define AW_PID_2055_TEST_ENCRY_MASK	\
	(~(((1<<AW_PID_2055_TEST_ENCRY_BITS_LEN)-1) << AW_PID_2055_TEST_ENCRY_START_BIT))

#define AW_PID_2055_TEST_ENCRY_DEFAULT_VALUE	(0)
#define AW_PID_2055_TEST_ENCRY_DEFAULT	\
	(AW_PID_2055_TEST_ENCRY_DEFAULT_VALUE << AW_PID_2055_TEST_ENCRY_START_BIT)

/* default value of TM (0x7C) */
/* #define AW_PID_2055_TM_DEFAULT		(0x0000) */

/* detail information of registers end */
/********************************************
 * Volume Coefficient
 *******************************************/
#define AW_PID_2055_VOL_STEP		(6 * 8)

#endif  /* #ifndef  __AW_PID_2055_REG_H__ */
