$date
	Sat Jul 01 23:43:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ringctb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 $
1#
0"
b1000 !
$end
#2
0#
#5
b100 !
b100 $
1"
#10
0"
#15
b10 !
b10 $
1"
#20
0"
#25
b1 !
b1 $
1"
#30
0"
#35
b1000 !
b1000 $
1"
#40
0"
#45
b100 !
b100 $
1"
#50
0"
#55
b10 !
b10 $
1"
#60
0"
#65
b1 !
b1 $
1"
#70
0"
#75
b1000 !
b1000 $
1"
#80
0"
#85
b100 !
b100 $
1"
#90
0"
#95
b10 !
b10 $
1"
#100
0"
#105
b1 !
b1 $
1"
#110
0"
#115
b1000 !
b1000 $
1"
#120
0"
#125
b100 !
b100 $
1"
#130
0"
#135
b10 !
b10 $
1"
#140
0"
#145
b1 !
b1 $
1"
#150
0"
#155
b1000 !
b1000 $
1"
#160
0"
#165
b100 !
b100 $
1"
#170
0"
#175
b10 !
b10 $
1"
#180
0"
#185
b1 !
b1 $
1"
#190
0"
#195
b1000 !
b1000 $
1"
#200
0"
