// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "05/30/2023 12:52:25"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HC_SR04_TOP (
	clk,
	rstn,
	echo,
	uart_rx,
	trig,
	sel,
	seg,
	led,
	uart_tx);
input 	clk;
input 	rstn;
input 	echo;
input 	uart_rx;
output 	trig;
output 	[7:0] sel;
output 	[7:0] seg;
output 	[4:0] led;
output 	uart_tx;

// Design Ports Information
// uart_rx	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trig	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[0]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[2]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[3]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[5]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[6]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[7]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[0]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[2]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[3]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[4]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[5]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[6]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[7]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[4]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_tx	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// echo	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("HC_SR04_TOP_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \uart_rx~input_o ;
wire \trig~output_o ;
wire \sel[0]~output_o ;
wire \sel[1]~output_o ;
wire \sel[2]~output_o ;
wire \sel[3]~output_o ;
wire \sel[4]~output_o ;
wire \sel[5]~output_o ;
wire \sel[6]~output_o ;
wire \sel[7]~output_o ;
wire \seg[0]~output_o ;
wire \seg[1]~output_o ;
wire \seg[2]~output_o ;
wire \seg[3]~output_o ;
wire \seg[4]~output_o ;
wire \seg[5]~output_o ;
wire \seg[6]~output_o ;
wire \seg[7]~output_o ;
wire \led[0]~output_o ;
wire \led[1]~output_o ;
wire \led[2]~output_o ;
wire \led[3]~output_o ;
wire \led[4]~output_o ;
wire \uart_tx~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \u_clk_div|Add0~0_combout ;
wire \u_clk_div|cnt[0]~feeder_combout ;
wire \rstn~input_o ;
wire \rstn~inputclkctrl_outclk ;
wire \u_clk_div|Add0~1 ;
wire \u_clk_div|Add0~2_combout ;
wire \u_clk_div|cnt~0_combout ;
wire \u_clk_div|Add0~3 ;
wire \u_clk_div|Add0~4_combout ;
wire \u_clk_div|Add0~5 ;
wire \u_clk_div|Add0~6_combout ;
wire \u_clk_div|Add0~7 ;
wire \u_clk_div|Add0~8_combout ;
wire \u_clk_div|cnt~2_combout ;
wire \u_clk_div|Equal0~0_combout ;
wire \u_clk_div|Equal0~1_combout ;
wire \u_clk_div|Add0~9 ;
wire \u_clk_div|Add0~10_combout ;
wire \u_clk_div|cnt~1_combout ;
wire \u_clk_div|LessThan0~combout ;
wire \u_clk_div|LessThan0~clkctrl_outclk ;
wire \u_trig_driver|Add0~0_combout ;
wire \u_trig_driver|Add0~1 ;
wire \u_trig_driver|Add0~2_combout ;
wire \u_trig_driver|Add0~3 ;
wire \u_trig_driver|Add0~4_combout ;
wire \u_trig_driver|Add0~5 ;
wire \u_trig_driver|Add0~6_combout ;
wire \u_trig_driver|Add0~7 ;
wire \u_trig_driver|Add0~8_combout ;
wire \u_trig_driver|Add0~9 ;
wire \u_trig_driver|Add0~10_combout ;
wire \u_trig_driver|cnt~3_combout ;
wire \u_trig_driver|Add0~11 ;
wire \u_trig_driver|Add0~12_combout ;
wire \u_trig_driver|cnt~2_combout ;
wire \u_trig_driver|Add0~13 ;
wire \u_trig_driver|Add0~14_combout ;
wire \u_trig_driver|cnt~1_combout ;
wire \u_trig_driver|Add0~15 ;
wire \u_trig_driver|Add0~16_combout ;
wire \u_trig_driver|cnt~0_combout ;
wire \u_trig_driver|Add0~17 ;
wire \u_trig_driver|Add0~18_combout ;
wire \u_trig_driver|cnt~7_combout ;
wire \u_trig_driver|Add0~19 ;
wire \u_trig_driver|Add0~20_combout ;
wire \u_trig_driver|Add0~21 ;
wire \u_trig_driver|Add0~22_combout ;
wire \u_trig_driver|Add0~23 ;
wire \u_trig_driver|Add0~24_combout ;
wire \u_trig_driver|cnt~6_combout ;
wire \u_trig_driver|Add0~25 ;
wire \u_trig_driver|Add0~26_combout ;
wire \u_trig_driver|Add0~27 ;
wire \u_trig_driver|Add0~28_combout ;
wire \u_trig_driver|Add0~29 ;
wire \u_trig_driver|Add0~31 ;
wire \u_trig_driver|Add0~32_combout ;
wire \u_trig_driver|Add0~33 ;
wire \u_trig_driver|Add0~34_combout ;
wire \u_trig_driver|Add0~35 ;
wire \u_trig_driver|Add0~36_combout ;
wire \u_trig_driver|cnt~4_combout ;
wire \u_trig_driver|Equal0~4_combout ;
wire \u_trig_driver|Equal0~2_combout ;
wire \u_trig_driver|Equal0~0_combout ;
wire \u_trig_driver|Equal0~1_combout ;
wire \u_trig_driver|Equal0~3_combout ;
wire \u_trig_driver|Equal0~5_combout ;
wire \u_trig_driver|Add0~30_combout ;
wire \u_trig_driver|cnt~5_combout ;
wire \u_trig_driver|LessThan0~1_combout ;
wire \u_trig_driver|LessThan0~0_combout ;
wire \u_trig_driver|LessThan0~2_combout ;
wire \u_seg_driver|sel[7]~1_combout ;
wire \u_seg_driver|Add0~0_combout ;
wire \u_seg_driver|Add0~1 ;
wire \u_seg_driver|Add0~2_combout ;
wire \u_seg_driver|Add0~3 ;
wire \u_seg_driver|Add0~4_combout ;
wire \u_seg_driver|Add0~5 ;
wire \u_seg_driver|Add0~6_combout ;
wire \u_seg_driver|cnt_10us~5_combout ;
wire \u_seg_driver|Add0~7 ;
wire \u_seg_driver|Add0~8_combout ;
wire \u_seg_driver|Add0~9 ;
wire \u_seg_driver|Add0~10_combout ;
wire \u_seg_driver|cnt_10us~4_combout ;
wire \u_seg_driver|Equal0~1_combout ;
wire \u_seg_driver|Add0~11 ;
wire \u_seg_driver|Add0~12_combout ;
wire \u_seg_driver|cnt_10us~3_combout ;
wire \u_seg_driver|Add0~13 ;
wire \u_seg_driver|Add0~14_combout ;
wire \u_seg_driver|cnt_10us~2_combout ;
wire \u_seg_driver|Add0~15 ;
wire \u_seg_driver|Add0~16_combout ;
wire \u_seg_driver|cnt_10us~1_combout ;
wire \u_seg_driver|Add0~17 ;
wire \u_seg_driver|Add0~18_combout ;
wire \u_seg_driver|cnt_10us~0_combout ;
wire \u_seg_driver|Equal0~0_combout ;
wire \u_seg_driver|Equal0~2_combout ;
wire \u_seg_driver|sel[6]~0_combout ;
wire \u_seg_driver|sel[1]~feeder_combout ;
wire \u_seg_driver|Selector0~0_combout ;
wire \u_seg_driver|Selector7~2_combout ;
wire \u_seg_driver|Selector7~5_combout ;
wire \u_echo_driver|cnt[0]~16_combout ;
wire \echo~input_o ;
wire \u_echo_driver|Equal0~4_combout ;
wire \u_echo_driver|Equal0~3_combout ;
wire \u_echo_driver|cnt[13]~43 ;
wire \u_echo_driver|cnt[14]~44_combout ;
wire \u_echo_driver|Equal0~0_combout ;
wire \u_echo_driver|cnt[14]~45 ;
wire \u_echo_driver|cnt[15]~47_combout ;
wire \u_echo_driver|Equal0~1_combout ;
wire \u_echo_driver|Equal0~2_combout ;
wire \u_echo_driver|cnt[7]~46_combout ;
wire \u_echo_driver|cnt[0]~17 ;
wire \u_echo_driver|cnt[1]~18_combout ;
wire \u_echo_driver|cnt[1]~19 ;
wire \u_echo_driver|cnt[2]~20_combout ;
wire \u_echo_driver|cnt[2]~21 ;
wire \u_echo_driver|cnt[3]~22_combout ;
wire \u_echo_driver|cnt[3]~23 ;
wire \u_echo_driver|cnt[4]~24_combout ;
wire \u_echo_driver|cnt[4]~25 ;
wire \u_echo_driver|cnt[5]~26_combout ;
wire \u_echo_driver|cnt[5]~27 ;
wire \u_echo_driver|cnt[6]~28_combout ;
wire \u_echo_driver|cnt[6]~29 ;
wire \u_echo_driver|cnt[7]~30_combout ;
wire \u_echo_driver|cnt[7]~31 ;
wire \u_echo_driver|cnt[8]~32_combout ;
wire \u_echo_driver|cnt[8]~33 ;
wire \u_echo_driver|cnt[9]~34_combout ;
wire \u_echo_driver|cnt[9]~35 ;
wire \u_echo_driver|cnt[10]~36_combout ;
wire \u_echo_driver|cnt[10]~37 ;
wire \u_echo_driver|cnt[11]~38_combout ;
wire \u_echo_driver|cnt[11]~39 ;
wire \u_echo_driver|cnt[12]~40_combout ;
wire \u_echo_driver|cnt[12]~41 ;
wire \u_echo_driver|cnt[13]~42_combout ;
wire \u_echo_driver|data_r[4]~16 ;
wire \u_echo_driver|data_r[5]~18 ;
wire \u_echo_driver|data_r[6]~20 ;
wire \u_echo_driver|data_r[7]~22 ;
wire \u_echo_driver|data_r[8]~24 ;
wire \u_echo_driver|data_r[9]~26 ;
wire \u_echo_driver|data_r[10]~28 ;
wire \u_echo_driver|data_r[11]~30 ;
wire \u_echo_driver|data_r[12]~32 ;
wire \u_echo_driver|data_r[13]~34 ;
wire \u_echo_driver|data_r[14]~36 ;
wire \u_echo_driver|data_r[15]~38 ;
wire \u_echo_driver|data_r[16]~40 ;
wire \u_echo_driver|data_r[17]~41_combout ;
wire \u_echo_driver|r1_echo~q ;
wire \u_echo_driver|r2_echo~q ;
wire \u_echo_driver|echo_neg~combout ;
wire \u_echo_driver|data_r[16]~39_combout ;
wire \u_echo_driver|data_r[15]~37_combout ;
wire \u_echo_driver|data_r[14]~35_combout ;
wire \u_echo_driver|data_r[13]~33_combout ;
wire \u_echo_driver|data_r[12]~31_combout ;
wire \u_echo_driver|data_r[11]~29_combout ;
wire \u_echo_driver|data_r[10]~27_combout ;
wire \u_echo_driver|data_r[9]~25_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~1 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~3 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~5 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~7 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~9 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~11 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~13 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~15 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16_combout ;
wire \u_echo_driver|data_r[17]~42 ;
wire \u_echo_driver|data_r[18]~43_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~17 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~19 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~21_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~142_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~18_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~143_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160_combout ;
wire \u_echo_driver|data_r[8]~23_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~1 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~3 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~5 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~7 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~9 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~11 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~13 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~15 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~17 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~19 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~21_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~229_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~164_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174_combout ;
wire \u_echo_driver|data_r[7]~21_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~176_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~177_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~1 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~3 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~5 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~7 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~9 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~11 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~13 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~15 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~17 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~19 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[14]~21_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~2_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~3_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~210_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~179_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188_combout ;
wire \u_echo_driver|data_r[6]~19_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~191_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~190_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~192_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~189_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~1 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~3 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~5 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~7 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~9 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~11 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~13 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~15 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~17 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~19 ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[14]~21_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[92]~11_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[93]~9_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~194_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~218_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~219_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~195_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~196_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~220_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~221_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~197_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~198_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~222_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~223_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~199_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~200_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~224_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~225_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~201_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~226_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~202_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~203_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~227_combout ;
wire \u_echo_driver|data_r[5]~17_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~206_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~205_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~207_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~204_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~208_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~24_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~209_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~228_combout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~1_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~3_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~5_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~7_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~9_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[9]~11_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[10]~13_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[11]~15_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[12]~17_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[13]~19_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[14]~21_cout ;
wire \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[90]~10_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ;
wire \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[91]~8_combout ;
wire \u_seg_driver|hex_data~0_combout ;
wire \u_seg_driver|Selector6~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~183_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~182_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~194_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~320_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~202_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~201_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~204_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~285_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~211_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~210_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~288_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~213_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~220_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~219_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~229_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~228_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~292_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~222_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~231_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~296_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~238_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~237_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~96_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~97_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~155_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~104_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~109_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~143_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~114_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~145_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~119_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~300_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~240_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~246_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~247_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~304_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~249_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~255_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~256_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~149_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~124_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~129_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~151_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~308_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~258_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~265_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~264_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~312_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~267_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271_combout ;
wire \u_echo_driver|data_r[4]~15_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~273_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~274_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~1 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~3 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~5 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~7 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~9 ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~136_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[93]~140_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[92]~142_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[91]~139_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~316_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~276_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~277_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~317_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~278_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~318_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~319_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~279_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~333_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~280_combout ;
wire \u_echo_driver|data_r[3]~feeder_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~281_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~283_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~282_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~284_combout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~1_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~3_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~5_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~7_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~9_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout ;
wire \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ;
wire \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[90]~141_combout ;
wire \u_seg_driver|hex_data~3_combout ;
wire \u_seg_driver|Selector6~1_combout ;
wire \u_seg_driver|Selector7~3_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~1 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~3 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~7 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~11 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~13 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~1 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~3 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~5 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~7 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~9 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~11 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~193_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~192_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~13 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~208_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~332_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~218_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~217_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~1 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~3 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~5 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~7 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~9 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~11 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~13 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~292_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~220_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~229_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~228_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~227_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~230_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~1 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~3 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~5 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~7 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~9 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~11 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~13 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~61_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~68_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~98_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~297_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~232_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~240_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~241_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~242_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~239_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~1 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~3 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~5 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~7 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~9 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~11 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~13 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~92_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~73_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~244_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~304_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~252_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~253_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~254_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~251_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~311_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~256_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~265_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~264_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~266_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~263_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~78_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~94_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~268_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~318_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~277_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~276_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~278_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~275_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13 ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~96_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~85_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[93]~89_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[91]~88_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~280_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~325_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~281_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~326_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~327_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~282_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~328_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~283_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~284_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~329_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~330_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~285_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~286_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~331_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~288_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~289_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~345_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~290_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~287_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~291_combout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout ;
wire \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[90]~91_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ;
wire \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[92]~90_combout ;
wire \u_seg_driver|hex_data~2_combout ;
wire \u_seg_driver|Selector7~4_combout ;
wire \u_seg_driver|Selector6~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~136_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~137_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~237_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~144_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~225_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~150_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~156_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~226_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~227_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~162_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~228_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~168_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~229_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~174_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~230_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~180_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~186_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~232_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~192_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~233_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~198_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~234_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~204_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~235_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~210_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout ;
wire \u_echo_driver|data_r[2]~feeder_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~236_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~218_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[93]~223_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[91]~222_combout ;
wire \u_echo_driver|data_r[1]~45_combout ;
wire \u_UART_driver|cm_hund[0]~0_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ;
wire \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[92]~224_combout ;
wire \u_seg_driver|hex_data~4_combout ;
wire \u_seg_driver|Selector6~3_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~136_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~137_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~234_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~144_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~222_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~150_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~156_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~223_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~148_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~149_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~219_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~156_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~209_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~161_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~224_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~162_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~168_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~225_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~166_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~211_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~171_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~212_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~174_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~226_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~176_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~213_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~227_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~180_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~214_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~228_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~186_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~192_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~229_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~186_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~215_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~230_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~198_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~216_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~191_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~196_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~217_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~204_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~231_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~232_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~210_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~218_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~203_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[93]~207_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~216_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~233_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~247_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~217_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~219_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~218_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~221_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~220_combout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ;
wire \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ;
wire \u_UART_driver|cm_ten[0]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[92]~208_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ;
wire \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[91]~206_combout ;
wire \u_seg_driver|hex_data~1_combout ;
wire \u_seg_driver|Selector6~4_combout ;
wire \u_seg_driver|Selector6~5_combout ;
wire \u_seg_driver|Selector6~6_combout ;
wire \u_seg_driver|Selector5~12_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~1 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~3 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~5 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~7 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~9 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~11 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~13 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~15 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~17 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~19 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~21 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~23 ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~25_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~22_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~1_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~0_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~2_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~20_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~3_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~18_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~5_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~4_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~6_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~16_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~7_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~8_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~14_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~9_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~10_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~12_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~11_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~12_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~10_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~13_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~14_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~8_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~15_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~6_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~17_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~16_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~18_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~4_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~19_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~20_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~2_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~21_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~22_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~0_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~23_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~24_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~25_combout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~1_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~3_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~5_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~7_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~9_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~11_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~13_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~15_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~17_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~19_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~21_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~23_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~25_cout ;
wire \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout ;
wire \u_led_driver|cm_hund[0]~1_combout ;
wire \u_seg_driver|Selector5~2_combout ;
wire \u_seg_driver|Selector5~3_combout ;
wire \u_seg_driver|Selector5~4_combout ;
wire \u_seg_driver|Selector5~5_combout ;
wire \u_UART_driver|Decoder14~0_combout ;
wire \u_seg_driver|Selector5~7_combout ;
wire \u_seg_driver|Selector5~8_combout ;
wire \u_seg_driver|Decoder7~0_combout ;
wire \u_seg_driver|Selector5~9_combout ;
wire \u_UART_driver|Decoder22~0_combout ;
wire \u_seg_driver|Selector5~6_combout ;
wire \u_seg_driver|Selector5~10_combout ;
wire \u_seg_driver|Selector5~11_combout ;
wire \u_led_driver|cm_hund[1]~0_combout ;
wire \u_seg_driver|Selector5~13_combout ;
wire \u_seg_driver|Selector7~14_combout ;
wire \u_seg_driver|Selector5~14_combout ;
wire \u_seg_driver|WideOr1~0_combout ;
wire \u_seg_driver|Selector1~3_combout ;
wire \u_seg_driver|WideOr16~0_combout ;
wire \u_seg_driver|WideOr11~0_combout ;
wire \u_seg_driver|Selector1~1_combout ;
wire \u_seg_driver|Selector1~2_combout ;
wire \u_seg_driver|WideOr6~0_combout ;
wire \u_seg_driver|Selector1~4_combout ;
wire \u_seg_driver|WideOr21~0_combout ;
wire \u_seg_driver|Selector1~0_combout ;
wire \u_seg_driver|Selector1~5_combout ;
wire \u_seg_driver|Selector1~6_combout ;
wire \u_seg_driver|Selector1~7_combout ;
wire \u_seg_driver|WideOr23~0_combout ;
wire \u_seg_driver|WideOr3~0_combout ;
wire \u_seg_driver|Selector3~2_combout ;
wire \u_seg_driver|WideOr8~0_combout ;
wire \u_seg_driver|WideOr13~0_combout ;
wire \u_seg_driver|Selector3~0_combout ;
wire \u_seg_driver|WideOr18~0_combout ;
wire \u_seg_driver|Selector3~1_combout ;
wire \u_seg_driver|Selector3~3_combout ;
wire \u_seg_driver|Selector5~15_combout ;
wire \u_seg_driver|Selector3~4_combout ;
wire \u_seg_driver|Selector3~5_combout ;
wire \u_seg_driver|Selector3~6_combout ;
wire \u_seg_driver|Selector15~2_combout ;
wire \u_seg_driver|hex_data~9_combout ;
wire \u_seg_driver|Selector7~10_combout ;
wire \u_seg_driver|hex_data~6_combout ;
wire \u_seg_driver|hex_data~8_combout ;
wire \u_seg_driver|Selector7~8_combout ;
wire \u_seg_driver|hex_data~7_combout ;
wire \u_seg_driver|Selector7~9_combout ;
wire \u_seg_driver|Selector7~11_combout ;
wire \u_seg_driver|Selector7~12_combout ;
wire \u_seg_driver|hex_data~5_combout ;
wire \u_seg_driver|Selector7~7_combout ;
wire \u_seg_driver|Selector4~0_combout ;
wire \u_seg_driver|Selector7~6_combout ;
wire \u_seg_driver|Selector7~13_combout ;
wire \u_seg_driver|Selector15~4_combout ;
wire \u_seg_driver|Selector0~2_combout ;
wire \u_seg_driver|Selector0~1_combout ;
wire \u_seg_driver|Selector0~3_combout ;
wire \u_seg_driver|seg[7]~0_combout ;
wire \u_seg_driver|Selector0~7_combout ;
wire \u_seg_driver|Selector0~8_combout ;
wire \u_seg_driver|Selector0~9_combout ;
wire \u_seg_driver|Selector0~5_combout ;
wire \u_seg_driver|Selector0~6_combout ;
wire \u_seg_driver|Selector0~10_combout ;
wire \u_seg_driver|Selector0~4_combout ;
wire \u_seg_driver|seg[7]~1_combout ;
wire \u_seg_driver|seg[7]~2_combout ;
wire \u_seg_driver|WideOr27~0_combout ;
wire \u_seg_driver|WideOr22~0_combout ;
wire \u_seg_driver|WideOr12~0_combout ;
wire \u_seg_driver|Selector2~0_combout ;
wire \u_seg_driver|WideOr17~0_combout ;
wire \u_seg_driver|Selector2~1_combout ;
wire \u_seg_driver|WideOr2~0_combout ;
wire \u_seg_driver|Selector2~2_combout ;
wire \u_seg_driver|WideOr7~0_combout ;
wire \u_seg_driver|Selector2~3_combout ;
wire \u_seg_driver|Selector2~4_combout ;
wire \u_seg_driver|Selector2~5_combout ;
wire \u_seg_driver|Selector2~6_combout ;
wire \u_seg_driver|WideOr24~0_combout ;
wire \u_seg_driver|WideOr9~0_combout ;
wire \u_seg_driver|WideOr4~0_combout ;
wire \u_seg_driver|Selector4~3_combout ;
wire \u_seg_driver|WideOr14~0_combout ;
wire \u_seg_driver|Selector4~1_combout ;
wire \u_seg_driver|WideOr19~0_combout ;
wire \u_seg_driver|Selector4~2_combout ;
wire \u_seg_driver|Selector4~4_combout ;
wire \u_seg_driver|Selector4~5_combout ;
wire \u_seg_driver|Selector4~6_combout ;
wire \u_seg_driver|Selector4~7_combout ;
wire \u_seg_driver|seg[7]~5_combout ;
wire \u_seg_driver|seg[7]~4_combout ;
wire \u_seg_driver|seg[7]~7_combout ;
wire \u_seg_driver|seg[7]~6_combout ;
wire \u_seg_driver|seg[7]~3_combout ;
wire \u_seg_driver|seg[7]~8_combout ;
wire \u_seg_driver|Selector14~0_combout ;
wire \u_seg_driver|seg[2]~feeder_combout ;
wire \u_seg_driver|Selector15~3_combout ;
wire \u_seg_driver|Selector12~0_combout ;
wire \u_seg_driver|Selector11~0_combout ;
wire \u_seg_driver|Selector11~1_combout ;
wire \u_seg_driver|Selector11~2_combout ;
wire \u_seg_driver|Selector10~0_combout ;
wire \u_seg_driver|Selector10~1_combout ;
wire \u_seg_driver|Selector9~5_combout ;
wire \u_seg_driver|Selector9~2_combout ;
wire \u_seg_driver|Selector9~3_combout ;
wire \u_seg_driver|Selector9~8_combout ;
wire \u_seg_driver|Selector9~9_combout ;
wire \u_seg_driver|Selector9~4_combout ;
wire \u_seg_driver|Selector9~6_combout ;
wire \u_seg_driver|Selector8~0_combout ;
wire \u_seg_driver|Selector9~0_combout ;
wire \u_seg_driver|Selector9~1_combout ;
wire \u_seg_driver|Selector9~7_combout ;
wire \u_seg_driver|Selector8~1_combout ;
wire \u_led_driver|led~2_combout ;
wire \u_led_driver|led~3_combout ;
wire \u_led_driver|led~4_combout ;
wire \u_led_driver|led~5_combout ;
wire \u_led_driver|led[2]~feeder_combout ;
wire \u_led_driver|led~6_combout ;
wire \u_led_driver|led~7_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[0]~9_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[6]~22 ;
wire \u_UART_driver|UART_send_init|cnt_baud[7]~23_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[7]~24 ;
wire \u_UART_driver|UART_send_init|cnt_baud[8]~25_combout ;
wire \u_UART_driver|UART_send_init|Equal1~1_combout ;
wire \u_UART_driver|UART_send_init|Equal1~0_combout ;
wire \u_UART_driver|UART_send_init|always1~0_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[0]~10 ;
wire \u_UART_driver|UART_send_init|cnt_baud[1]~11_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[1]~12 ;
wire \u_UART_driver|UART_send_init|cnt_baud[2]~13_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[2]~14 ;
wire \u_UART_driver|UART_send_init|cnt_baud[3]~15_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[3]~16 ;
wire \u_UART_driver|UART_send_init|cnt_baud[4]~17_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[4]~18 ;
wire \u_UART_driver|UART_send_init|cnt_baud[5]~19_combout ;
wire \u_UART_driver|UART_send_init|cnt_baud[5]~20 ;
wire \u_UART_driver|UART_send_init|cnt_baud[6]~21_combout ;
wire \u_UART_driver|UART_send_init|Equal2~0_combout ;
wire \u_UART_driver|UART_send_init|Equal2~1_combout ;
wire \u_UART_driver|UART_send_init|flag_bit~q ;
wire \u_UART_driver|UART_send_init|Add1~1_combout ;
wire \u_UART_driver|UART_send_init|tx_done~combout ;
wire \u_UART_driver|UART_send_init|always3~0_combout ;
wire \u_UART_driver|UART_send_init|cnt_bit[2]~3_combout ;
wire \u_UART_driver|UART_send_init|Add1~0_combout ;
wire \u_UART_driver|UART_send_init|cnt_bit[3]~2_combout ;
wire \u_UART_driver|UART_send_init|tx_done~0_combout ;
wire \u_UART_driver|Add1~0_combout ;
wire \u_UART_driver|cnt_clk~12_combout ;
wire \u_UART_driver|Add1~1 ;
wire \u_UART_driver|Add1~2_combout ;
wire \u_UART_driver|cnt_clk~11_combout ;
wire \u_UART_driver|Equal1~7_combout ;
wire \u_UART_driver|Add1~3 ;
wire \u_UART_driver|Add1~4_combout ;
wire \u_UART_driver|cnt_clk~10_combout ;
wire \u_UART_driver|Add1~5 ;
wire \u_UART_driver|Add1~6_combout ;
wire \u_UART_driver|Add1~7 ;
wire \u_UART_driver|Add1~8_combout ;
wire \u_UART_driver|cnt_clk~9_combout ;
wire \u_UART_driver|Add1~9 ;
wire \u_UART_driver|Add1~10_combout ;
wire \u_UART_driver|Add1~11 ;
wire \u_UART_driver|Add1~12_combout ;
wire \u_UART_driver|cnt_clk~8_combout ;
wire \u_UART_driver|Add1~13 ;
wire \u_UART_driver|Add1~14_combout ;
wire \u_UART_driver|cnt_clk~7_combout ;
wire \u_UART_driver|Add1~15 ;
wire \u_UART_driver|Add1~16_combout ;
wire \u_UART_driver|cnt_clk~6_combout ;
wire \u_UART_driver|Add1~17 ;
wire \u_UART_driver|Add1~18_combout ;
wire \u_UART_driver|Add1~19 ;
wire \u_UART_driver|Add1~20_combout ;
wire \u_UART_driver|cnt_clk~5_combout ;
wire \u_UART_driver|Add1~21 ;
wire \u_UART_driver|Add1~22_combout ;
wire \u_UART_driver|cnt_clk~4_combout ;
wire \u_UART_driver|Add1~23 ;
wire \u_UART_driver|Add1~24_combout ;
wire \u_UART_driver|Add1~25 ;
wire \u_UART_driver|Add1~26_combout ;
wire \u_UART_driver|cnt_clk~3_combout ;
wire \u_UART_driver|Add1~27 ;
wire \u_UART_driver|Add1~28_combout ;
wire \u_UART_driver|Add1~29 ;
wire \u_UART_driver|Add1~30_combout ;
wire \u_UART_driver|cnt_clk~2_combout ;
wire \u_UART_driver|Add1~31 ;
wire \u_UART_driver|Add1~32_combout ;
wire \u_UART_driver|Add1~33 ;
wire \u_UART_driver|Add1~34_combout ;
wire \u_UART_driver|cnt_clk~1_combout ;
wire \u_UART_driver|Add1~35 ;
wire \u_UART_driver|Add1~36_combout ;
wire \u_UART_driver|Add1~37 ;
wire \u_UART_driver|Add1~38_combout ;
wire \u_UART_driver|Add1~39 ;
wire \u_UART_driver|Add1~40_combout ;
wire \u_UART_driver|Add1~41 ;
wire \u_UART_driver|Add1~42_combout ;
wire \u_UART_driver|cnt_clk~0_combout ;
wire \u_UART_driver|Add1~43 ;
wire \u_UART_driver|Add1~44_combout ;
wire \u_UART_driver|Add1~45 ;
wire \u_UART_driver|Add1~46_combout ;
wire \u_UART_driver|Add1~47 ;
wire \u_UART_driver|Add1~48_combout ;
wire \u_UART_driver|Equal1~0_combout ;
wire \u_UART_driver|Equal1~2_combout ;
wire \u_UART_driver|Equal1~1_combout ;
wire \u_UART_driver|Equal1~3_combout ;
wire \u_UART_driver|Equal1~4_combout ;
wire \u_UART_driver|Equal1~6_combout ;
wire \u_UART_driver|Equal1~5_combout ;
wire \u_UART_driver|Equal1~8_combout ;
wire \u_UART_driver|UART_send_init|tx_en~2_combout ;
wire \u_UART_driver|UART_send_init|tx_en~q ;
wire \u_UART_driver|UART_send_init|cnt_bit[0]~5_combout ;
wire \u_UART_driver|UART_send_init|cnt_bit[1]~4_combout ;
wire \u_UART_driver|xcnt[0]~0_combout ;
wire \u_UART_driver|Mux0~3_combout ;
wire \u_UART_driver|Add0~0_combout ;
wire \u_UART_driver|xcnt[3]~2_combout ;
wire \u_UART_driver|xcnt[0]~1_combout ;
wire \u_UART_driver|xcnt[1]~3_combout ;
wire \u_UART_driver|Add0~1_combout ;
wire \u_UART_driver|xcnt[2]~4_combout ;
wire \u_UART_driver|data[6]~0_combout ;
wire \u_UART_driver|Mux0~1_combout ;
wire \u_UART_driver|Mux0~0_combout ;
wire \u_UART_driver|Mux0~2_combout ;
wire \u_UART_driver|Mux0~6_combout ;
wire \u_UART_driver|Mux0~4_combout ;
wire \u_UART_driver|Mux0~5_combout ;
wire \u_UART_driver|Mux0~7_combout ;
wire \u_UART_driver|Mux0~8_combout ;
wire \u_UART_driver|WideOr6~0_combout ;
wire \u_UART_driver|UART_send_init|Mux0~0_combout ;
wire \u_UART_driver|Mux2~0_combout ;
wire \u_UART_driver|UART_send_init|Mux0~1_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~0_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~13_combout ;
wire \u_UART_driver|WideOr2~0_combout ;
wire \u_UART_driver|WideOr5~0_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~14_combout ;
wire \u_UART_driver|WideOr1~0_combout ;
wire \u_UART_driver|Mux3~0_combout ;
wire \u_UART_driver|WideOr3~0_combout ;
wire \u_UART_driver|WideOr4~0_combout ;
wire \u_UART_driver|Mux3~1_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~15_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~16_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~6_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~7_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~5_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~8_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~9_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~10_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~11_combout ;
wire \u_UART_driver|Decoder10~0_combout ;
wire \u_UART_driver|Mux2~1_combout ;
wire \u_UART_driver|Mux2~2_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~1_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~2_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~3_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~4_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~12_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~17_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~18_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~19_combout ;
wire \u_UART_driver|UART_send_init|UART_tx~q ;
wire [9:0] \u_seg_driver|cnt_10us ;
wire [18:0] \u_echo_driver|data_r ;
wire [4:0] \u_led_driver|led ;
wire [8:0] \u_UART_driver|UART_send_init|cnt_baud ;
wire [18:0] \u_trig_driver|cnt ;
wire [15:0] \u_echo_driver|cnt ;
wire [7:0] \u_seg_driver|sel ;
wire [7:0] \u_seg_driver|seg ;
wire [3:0] \u_UART_driver|point_2 ;
wire [3:0] \u_UART_driver|cm_ten ;
wire [3:0] \u_UART_driver|cm_hund ;
wire [3:0] \u_UART_driver|point_1 ;
wire [3:0] \u_UART_driver|cm_unit ;
wire [3:0] \u_led_driver|cm_hund ;
wire [3:0] \u_UART_driver|UART_send_init|cnt_bit ;
wire [3:0] \u_UART_driver|xcnt ;
wire [5:0] \u_clk_div|cnt ;
wire [25:0] \u_UART_driver|cnt_clk ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \trig~output (
	.i(\u_trig_driver|LessThan0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trig~output_o ),
	.obar());
// synopsys translate_off
defparam \trig~output .bus_hold = "false";
defparam \trig~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \sel[0]~output (
	.i(\u_seg_driver|sel [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[0]~output .bus_hold = "false";
defparam \sel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \sel[1]~output (
	.i(\u_seg_driver|sel [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[1]~output .bus_hold = "false";
defparam \sel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \sel[2]~output (
	.i(\u_seg_driver|sel [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[2]~output .bus_hold = "false";
defparam \sel[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \sel[3]~output (
	.i(\u_seg_driver|sel [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[3]~output .bus_hold = "false";
defparam \sel[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \sel[4]~output (
	.i(\u_seg_driver|sel [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[4]~output .bus_hold = "false";
defparam \sel[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \sel[5]~output (
	.i(\u_seg_driver|sel [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[5]~output .bus_hold = "false";
defparam \sel[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \sel[6]~output (
	.i(\u_seg_driver|sel [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[6]~output .bus_hold = "false";
defparam \sel[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \sel[7]~output (
	.i(!\u_seg_driver|sel [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[7]~output .bus_hold = "false";
defparam \sel[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \seg[0]~output (
	.i(!\u_seg_driver|seg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[0]~output .bus_hold = "false";
defparam \seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \seg[1]~output (
	.i(!\u_seg_driver|seg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[1]~output .bus_hold = "false";
defparam \seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \seg[2]~output (
	.i(!\u_seg_driver|seg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[2]~output .bus_hold = "false";
defparam \seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \seg[3]~output (
	.i(!\u_seg_driver|seg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[3]~output .bus_hold = "false";
defparam \seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \seg[4]~output (
	.i(!\u_seg_driver|seg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[4]~output .bus_hold = "false";
defparam \seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \seg[5]~output (
	.i(!\u_seg_driver|seg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[5]~output .bus_hold = "false";
defparam \seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \seg[6]~output (
	.i(\u_seg_driver|seg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[6]~output .bus_hold = "false";
defparam \seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \seg[7]~output (
	.i(!\u_seg_driver|seg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[7]~output .bus_hold = "false";
defparam \seg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \led[0]~output (
	.i(\u_led_driver|led [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \led[1]~output (
	.i(\u_led_driver|led [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \led[2]~output (
	.i(\u_led_driver|led [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \led[3]~output (
	.i(\u_led_driver|led [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \led[4]~output (
	.i(\u_led_driver|led [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \uart_tx~output (
	.i(!\u_UART_driver|UART_send_init|UART_tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uart_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \uart_tx~output .bus_hold = "false";
defparam \uart_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \u_clk_div|Add0~0 (
// Equation(s):
// \u_clk_div|Add0~0_combout  = \u_clk_div|cnt [0] $ (VCC)
// \u_clk_div|Add0~1  = CARRY(\u_clk_div|cnt [0])

	.dataa(gnd),
	.datab(\u_clk_div|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_clk_div|Add0~0_combout ),
	.cout(\u_clk_div|Add0~1 ));
// synopsys translate_off
defparam \u_clk_div|Add0~0 .lut_mask = 16'h33CC;
defparam \u_clk_div|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N10
cycloneive_lcell_comb \u_clk_div|cnt[0]~feeder (
// Equation(s):
// \u_clk_div|cnt[0]~feeder_combout  = \u_clk_div|Add0~0_combout 

	.dataa(gnd),
	.datab(\u_clk_div|Add0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_clk_div|cnt[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_div|cnt[0]~feeder .lut_mask = 16'hCCCC;
defparam \u_clk_div|cnt[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rstn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rstn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rstn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rstn~inputclkctrl .clock_type = "global clock";
defparam \rstn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X1_Y11_N11
dffeas \u_clk_div|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_clk_div|cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_div|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_div|cnt[0] .is_wysiwyg = "true";
defparam \u_clk_div|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneive_lcell_comb \u_clk_div|Add0~2 (
// Equation(s):
// \u_clk_div|Add0~2_combout  = (\u_clk_div|cnt [1] & (!\u_clk_div|Add0~1 )) # (!\u_clk_div|cnt [1] & ((\u_clk_div|Add0~1 ) # (GND)))
// \u_clk_div|Add0~3  = CARRY((!\u_clk_div|Add0~1 ) # (!\u_clk_div|cnt [1]))

	.dataa(gnd),
	.datab(\u_clk_div|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_div|Add0~1 ),
	.combout(\u_clk_div|Add0~2_combout ),
	.cout(\u_clk_div|Add0~3 ));
// synopsys translate_off
defparam \u_clk_div|Add0~2 .lut_mask = 16'h3C3F;
defparam \u_clk_div|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneive_lcell_comb \u_clk_div|cnt~0 (
// Equation(s):
// \u_clk_div|cnt~0_combout  = (!\u_clk_div|Equal0~1_combout  & \u_clk_div|Add0~2_combout )

	.dataa(gnd),
	.datab(\u_clk_div|Equal0~1_combout ),
	.datac(\u_clk_div|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_clk_div|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_div|cnt~0 .lut_mask = 16'h3030;
defparam \u_clk_div|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N5
dffeas \u_clk_div|cnt[1] (
	.clk(\clk~input_o ),
	.d(\u_clk_div|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_div|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_div|cnt[1] .is_wysiwyg = "true";
defparam \u_clk_div|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneive_lcell_comb \u_clk_div|Add0~4 (
// Equation(s):
// \u_clk_div|Add0~4_combout  = (\u_clk_div|cnt [2] & (\u_clk_div|Add0~3  $ (GND))) # (!\u_clk_div|cnt [2] & (!\u_clk_div|Add0~3  & VCC))
// \u_clk_div|Add0~5  = CARRY((\u_clk_div|cnt [2] & !\u_clk_div|Add0~3 ))

	.dataa(gnd),
	.datab(\u_clk_div|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_div|Add0~3 ),
	.combout(\u_clk_div|Add0~4_combout ),
	.cout(\u_clk_div|Add0~5 ));
// synopsys translate_off
defparam \u_clk_div|Add0~4 .lut_mask = 16'hC30C;
defparam \u_clk_div|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N25
dffeas \u_clk_div|cnt[2] (
	.clk(\clk~input_o ),
	.d(\u_clk_div|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_div|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_div|cnt[2] .is_wysiwyg = "true";
defparam \u_clk_div|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \u_clk_div|Add0~6 (
// Equation(s):
// \u_clk_div|Add0~6_combout  = (\u_clk_div|cnt [3] & (!\u_clk_div|Add0~5 )) # (!\u_clk_div|cnt [3] & ((\u_clk_div|Add0~5 ) # (GND)))
// \u_clk_div|Add0~7  = CARRY((!\u_clk_div|Add0~5 ) # (!\u_clk_div|cnt [3]))

	.dataa(\u_clk_div|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_div|Add0~5 ),
	.combout(\u_clk_div|Add0~6_combout ),
	.cout(\u_clk_div|Add0~7 ));
// synopsys translate_off
defparam \u_clk_div|Add0~6 .lut_mask = 16'h5A5F;
defparam \u_clk_div|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N27
dffeas \u_clk_div|cnt[3] (
	.clk(\clk~input_o ),
	.d(\u_clk_div|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_div|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_div|cnt[3] .is_wysiwyg = "true";
defparam \u_clk_div|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb \u_clk_div|Add0~8 (
// Equation(s):
// \u_clk_div|Add0~8_combout  = (\u_clk_div|cnt [4] & (\u_clk_div|Add0~7  $ (GND))) # (!\u_clk_div|cnt [4] & (!\u_clk_div|Add0~7  & VCC))
// \u_clk_div|Add0~9  = CARRY((\u_clk_div|cnt [4] & !\u_clk_div|Add0~7 ))

	.dataa(gnd),
	.datab(\u_clk_div|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_clk_div|Add0~7 ),
	.combout(\u_clk_div|Add0~8_combout ),
	.cout(\u_clk_div|Add0~9 ));
// synopsys translate_off
defparam \u_clk_div|Add0~8 .lut_mask = 16'hC30C;
defparam \u_clk_div|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneive_lcell_comb \u_clk_div|cnt~2 (
// Equation(s):
// \u_clk_div|cnt~2_combout  = (!\u_clk_div|Equal0~1_combout  & \u_clk_div|Add0~8_combout )

	.dataa(gnd),
	.datab(\u_clk_div|Equal0~1_combout ),
	.datac(gnd),
	.datad(\u_clk_div|Add0~8_combout ),
	.cin(gnd),
	.combout(\u_clk_div|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_div|cnt~2 .lut_mask = 16'h3300;
defparam \u_clk_div|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N9
dffeas \u_clk_div|cnt[4] (
	.clk(\clk~input_o ),
	.d(\u_clk_div|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_div|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_div|cnt[4] .is_wysiwyg = "true";
defparam \u_clk_div|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneive_lcell_comb \u_clk_div|Equal0~0 (
// Equation(s):
// \u_clk_div|Equal0~0_combout  = (!\u_clk_div|cnt [3] & (!\u_clk_div|cnt [1] & !\u_clk_div|cnt [2]))

	.dataa(\u_clk_div|cnt [3]),
	.datab(gnd),
	.datac(\u_clk_div|cnt [1]),
	.datad(\u_clk_div|cnt [2]),
	.cin(gnd),
	.combout(\u_clk_div|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_div|Equal0~0 .lut_mask = 16'h0005;
defparam \u_clk_div|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneive_lcell_comb \u_clk_div|Equal0~1 (
// Equation(s):
// \u_clk_div|Equal0~1_combout  = (\u_clk_div|cnt [0] & (\u_clk_div|cnt [4] & (\u_clk_div|cnt [5] & \u_clk_div|Equal0~0_combout )))

	.dataa(\u_clk_div|cnt [0]),
	.datab(\u_clk_div|cnt [4]),
	.datac(\u_clk_div|cnt [5]),
	.datad(\u_clk_div|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_clk_div|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_div|Equal0~1 .lut_mask = 16'h8000;
defparam \u_clk_div|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \u_clk_div|Add0~10 (
// Equation(s):
// \u_clk_div|Add0~10_combout  = \u_clk_div|cnt [5] $ (\u_clk_div|Add0~9 )

	.dataa(gnd),
	.datab(\u_clk_div|cnt [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_clk_div|Add0~9 ),
	.combout(\u_clk_div|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_div|Add0~10 .lut_mask = 16'h3C3C;
defparam \u_clk_div|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb \u_clk_div|cnt~1 (
// Equation(s):
// \u_clk_div|cnt~1_combout  = (!\u_clk_div|Equal0~1_combout  & \u_clk_div|Add0~10_combout )

	.dataa(gnd),
	.datab(\u_clk_div|Equal0~1_combout ),
	.datac(\u_clk_div|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_clk_div|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_div|cnt~1 .lut_mask = 16'h3030;
defparam \u_clk_div|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N15
dffeas \u_clk_div|cnt[5] (
	.clk(\clk~input_o ),
	.d(\u_clk_div|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_clk_div|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_clk_div|cnt[5] .is_wysiwyg = "true";
defparam \u_clk_div|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneive_lcell_comb \u_clk_div|LessThan0 (
// Equation(s):
// \u_clk_div|LessThan0~combout  = LCELL((\u_clk_div|cnt [5] & (\u_clk_div|cnt [4] & ((\u_clk_div|cnt [0]) # (!\u_clk_div|Equal0~0_combout )))))

	.dataa(\u_clk_div|cnt [0]),
	.datab(\u_clk_div|cnt [5]),
	.datac(\u_clk_div|cnt [4]),
	.datad(\u_clk_div|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_clk_div|LessThan0~combout ),
	.cout());
// synopsys translate_off
defparam \u_clk_div|LessThan0 .lut_mask = 16'h80C0;
defparam \u_clk_div|LessThan0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u_clk_div|LessThan0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_clk_div|LessThan0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_clk_div|LessThan0~clkctrl_outclk ));
// synopsys translate_off
defparam \u_clk_div|LessThan0~clkctrl .clock_type = "global clock";
defparam \u_clk_div|LessThan0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N14
cycloneive_lcell_comb \u_trig_driver|Add0~0 (
// Equation(s):
// \u_trig_driver|Add0~0_combout  = \u_trig_driver|cnt [0] $ (VCC)
// \u_trig_driver|Add0~1  = CARRY(\u_trig_driver|cnt [0])

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_trig_driver|Add0~0_combout ),
	.cout(\u_trig_driver|Add0~1 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~0 .lut_mask = 16'h33CC;
defparam \u_trig_driver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N15
dffeas \u_trig_driver|cnt[0] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[0] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N16
cycloneive_lcell_comb \u_trig_driver|Add0~2 (
// Equation(s):
// \u_trig_driver|Add0~2_combout  = (\u_trig_driver|cnt [1] & (!\u_trig_driver|Add0~1 )) # (!\u_trig_driver|cnt [1] & ((\u_trig_driver|Add0~1 ) # (GND)))
// \u_trig_driver|Add0~3  = CARRY((!\u_trig_driver|Add0~1 ) # (!\u_trig_driver|cnt [1]))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~1 ),
	.combout(\u_trig_driver|Add0~2_combout ),
	.cout(\u_trig_driver|Add0~3 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~2 .lut_mask = 16'h3C3F;
defparam \u_trig_driver|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y6_N17
dffeas \u_trig_driver|cnt[1] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[1] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N18
cycloneive_lcell_comb \u_trig_driver|Add0~4 (
// Equation(s):
// \u_trig_driver|Add0~4_combout  = (\u_trig_driver|cnt [2] & (\u_trig_driver|Add0~3  $ (GND))) # (!\u_trig_driver|cnt [2] & (!\u_trig_driver|Add0~3  & VCC))
// \u_trig_driver|Add0~5  = CARRY((\u_trig_driver|cnt [2] & !\u_trig_driver|Add0~3 ))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~3 ),
	.combout(\u_trig_driver|Add0~4_combout ),
	.cout(\u_trig_driver|Add0~5 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~4 .lut_mask = 16'hC30C;
defparam \u_trig_driver|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y6_N19
dffeas \u_trig_driver|cnt[2] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[2] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N20
cycloneive_lcell_comb \u_trig_driver|Add0~6 (
// Equation(s):
// \u_trig_driver|Add0~6_combout  = (\u_trig_driver|cnt [3] & (!\u_trig_driver|Add0~5 )) # (!\u_trig_driver|cnt [3] & ((\u_trig_driver|Add0~5 ) # (GND)))
// \u_trig_driver|Add0~7  = CARRY((!\u_trig_driver|Add0~5 ) # (!\u_trig_driver|cnt [3]))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~5 ),
	.combout(\u_trig_driver|Add0~6_combout ),
	.cout(\u_trig_driver|Add0~7 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~6 .lut_mask = 16'h3C3F;
defparam \u_trig_driver|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y6_N21
dffeas \u_trig_driver|cnt[3] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[3] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N22
cycloneive_lcell_comb \u_trig_driver|Add0~8 (
// Equation(s):
// \u_trig_driver|Add0~8_combout  = (\u_trig_driver|cnt [4] & (\u_trig_driver|Add0~7  $ (GND))) # (!\u_trig_driver|cnt [4] & (!\u_trig_driver|Add0~7  & VCC))
// \u_trig_driver|Add0~9  = CARRY((\u_trig_driver|cnt [4] & !\u_trig_driver|Add0~7 ))

	.dataa(\u_trig_driver|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~7 ),
	.combout(\u_trig_driver|Add0~8_combout ),
	.cout(\u_trig_driver|Add0~9 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~8 .lut_mask = 16'hA50A;
defparam \u_trig_driver|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y6_N23
dffeas \u_trig_driver|cnt[4] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[4] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N24
cycloneive_lcell_comb \u_trig_driver|Add0~10 (
// Equation(s):
// \u_trig_driver|Add0~10_combout  = (\u_trig_driver|cnt [5] & (!\u_trig_driver|Add0~9 )) # (!\u_trig_driver|cnt [5] & ((\u_trig_driver|Add0~9 ) # (GND)))
// \u_trig_driver|Add0~11  = CARRY((!\u_trig_driver|Add0~9 ) # (!\u_trig_driver|cnt [5]))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~9 ),
	.combout(\u_trig_driver|Add0~10_combout ),
	.cout(\u_trig_driver|Add0~11 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~10 .lut_mask = 16'h3C3F;
defparam \u_trig_driver|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N0
cycloneive_lcell_comb \u_trig_driver|cnt~3 (
// Equation(s):
// \u_trig_driver|cnt~3_combout  = (\u_trig_driver|Add0~10_combout  & !\u_trig_driver|Equal0~5_combout )

	.dataa(gnd),
	.datab(\u_trig_driver|Add0~10_combout ),
	.datac(gnd),
	.datad(\u_trig_driver|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|cnt~3 .lut_mask = 16'h00CC;
defparam \u_trig_driver|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N1
dffeas \u_trig_driver|cnt[5] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[5] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N26
cycloneive_lcell_comb \u_trig_driver|Add0~12 (
// Equation(s):
// \u_trig_driver|Add0~12_combout  = (\u_trig_driver|cnt [6] & (\u_trig_driver|Add0~11  $ (GND))) # (!\u_trig_driver|cnt [6] & (!\u_trig_driver|Add0~11  & VCC))
// \u_trig_driver|Add0~13  = CARRY((\u_trig_driver|cnt [6] & !\u_trig_driver|Add0~11 ))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~11 ),
	.combout(\u_trig_driver|Add0~12_combout ),
	.cout(\u_trig_driver|Add0~13 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~12 .lut_mask = 16'hC30C;
defparam \u_trig_driver|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N4
cycloneive_lcell_comb \u_trig_driver|cnt~2 (
// Equation(s):
// \u_trig_driver|cnt~2_combout  = (\u_trig_driver|Add0~12_combout  & !\u_trig_driver|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_trig_driver|Add0~12_combout ),
	.datad(\u_trig_driver|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|cnt~2 .lut_mask = 16'h00F0;
defparam \u_trig_driver|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N5
dffeas \u_trig_driver|cnt[6] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[6] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N28
cycloneive_lcell_comb \u_trig_driver|Add0~14 (
// Equation(s):
// \u_trig_driver|Add0~14_combout  = (\u_trig_driver|cnt [7] & (!\u_trig_driver|Add0~13 )) # (!\u_trig_driver|cnt [7] & ((\u_trig_driver|Add0~13 ) # (GND)))
// \u_trig_driver|Add0~15  = CARRY((!\u_trig_driver|Add0~13 ) # (!\u_trig_driver|cnt [7]))

	.dataa(\u_trig_driver|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~13 ),
	.combout(\u_trig_driver|Add0~14_combout ),
	.cout(\u_trig_driver|Add0~15 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~14 .lut_mask = 16'h5A5F;
defparam \u_trig_driver|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N10
cycloneive_lcell_comb \u_trig_driver|cnt~1 (
// Equation(s):
// \u_trig_driver|cnt~1_combout  = (\u_trig_driver|Add0~14_combout  & !\u_trig_driver|Equal0~5_combout )

	.dataa(gnd),
	.datab(\u_trig_driver|Add0~14_combout ),
	.datac(gnd),
	.datad(\u_trig_driver|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|cnt~1 .lut_mask = 16'h00CC;
defparam \u_trig_driver|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N11
dffeas \u_trig_driver|cnt[7] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[7] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N30
cycloneive_lcell_comb \u_trig_driver|Add0~16 (
// Equation(s):
// \u_trig_driver|Add0~16_combout  = (\u_trig_driver|cnt [8] & (\u_trig_driver|Add0~15  $ (GND))) # (!\u_trig_driver|cnt [8] & (!\u_trig_driver|Add0~15  & VCC))
// \u_trig_driver|Add0~17  = CARRY((\u_trig_driver|cnt [8] & !\u_trig_driver|Add0~15 ))

	.dataa(\u_trig_driver|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~15 ),
	.combout(\u_trig_driver|Add0~16_combout ),
	.cout(\u_trig_driver|Add0~17 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~16 .lut_mask = 16'hA50A;
defparam \u_trig_driver|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N12
cycloneive_lcell_comb \u_trig_driver|cnt~0 (
// Equation(s):
// \u_trig_driver|cnt~0_combout  = (\u_trig_driver|Add0~16_combout  & !\u_trig_driver|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_trig_driver|Add0~16_combout ),
	.datad(\u_trig_driver|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|cnt~0 .lut_mask = 16'h00F0;
defparam \u_trig_driver|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N13
dffeas \u_trig_driver|cnt[8] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[8] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N0
cycloneive_lcell_comb \u_trig_driver|Add0~18 (
// Equation(s):
// \u_trig_driver|Add0~18_combout  = (\u_trig_driver|cnt [9] & (!\u_trig_driver|Add0~17 )) # (!\u_trig_driver|cnt [9] & ((\u_trig_driver|Add0~17 ) # (GND)))
// \u_trig_driver|Add0~19  = CARRY((!\u_trig_driver|Add0~17 ) # (!\u_trig_driver|cnt [9]))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~17 ),
	.combout(\u_trig_driver|Add0~18_combout ),
	.cout(\u_trig_driver|Add0~19 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~18 .lut_mask = 16'h3C3F;
defparam \u_trig_driver|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N20
cycloneive_lcell_comb \u_trig_driver|cnt~7 (
// Equation(s):
// \u_trig_driver|cnt~7_combout  = (!\u_trig_driver|Equal0~5_combout  & \u_trig_driver|Add0~18_combout )

	.dataa(\u_trig_driver|Equal0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_trig_driver|Add0~18_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|cnt~7 .lut_mask = 16'h5500;
defparam \u_trig_driver|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y5_N21
dffeas \u_trig_driver|cnt[9] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|cnt~7_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[9] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N2
cycloneive_lcell_comb \u_trig_driver|Add0~20 (
// Equation(s):
// \u_trig_driver|Add0~20_combout  = (\u_trig_driver|cnt [10] & (\u_trig_driver|Add0~19  $ (GND))) # (!\u_trig_driver|cnt [10] & (!\u_trig_driver|Add0~19  & VCC))
// \u_trig_driver|Add0~21  = CARRY((\u_trig_driver|cnt [10] & !\u_trig_driver|Add0~19 ))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~19 ),
	.combout(\u_trig_driver|Add0~20_combout ),
	.cout(\u_trig_driver|Add0~21 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~20 .lut_mask = 16'hC30C;
defparam \u_trig_driver|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y5_N3
dffeas \u_trig_driver|cnt[10] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[10] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N4
cycloneive_lcell_comb \u_trig_driver|Add0~22 (
// Equation(s):
// \u_trig_driver|Add0~22_combout  = (\u_trig_driver|cnt [11] & (!\u_trig_driver|Add0~21 )) # (!\u_trig_driver|cnt [11] & ((\u_trig_driver|Add0~21 ) # (GND)))
// \u_trig_driver|Add0~23  = CARRY((!\u_trig_driver|Add0~21 ) # (!\u_trig_driver|cnt [11]))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~21 ),
	.combout(\u_trig_driver|Add0~22_combout ),
	.cout(\u_trig_driver|Add0~23 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~22 .lut_mask = 16'h3C3F;
defparam \u_trig_driver|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y5_N5
dffeas \u_trig_driver|cnt[11] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[11] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N6
cycloneive_lcell_comb \u_trig_driver|Add0~24 (
// Equation(s):
// \u_trig_driver|Add0~24_combout  = (\u_trig_driver|cnt [12] & (\u_trig_driver|Add0~23  $ (GND))) # (!\u_trig_driver|cnt [12] & (!\u_trig_driver|Add0~23  & VCC))
// \u_trig_driver|Add0~25  = CARRY((\u_trig_driver|cnt [12] & !\u_trig_driver|Add0~23 ))

	.dataa(\u_trig_driver|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~23 ),
	.combout(\u_trig_driver|Add0~24_combout ),
	.cout(\u_trig_driver|Add0~25 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~24 .lut_mask = 16'hA50A;
defparam \u_trig_driver|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N22
cycloneive_lcell_comb \u_trig_driver|cnt~6 (
// Equation(s):
// \u_trig_driver|cnt~6_combout  = (!\u_trig_driver|Equal0~5_combout  & \u_trig_driver|Add0~24_combout )

	.dataa(\u_trig_driver|Equal0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_trig_driver|Add0~24_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|cnt~6 .lut_mask = 16'h5500;
defparam \u_trig_driver|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y5_N23
dffeas \u_trig_driver|cnt[12] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|cnt~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[12] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N8
cycloneive_lcell_comb \u_trig_driver|Add0~26 (
// Equation(s):
// \u_trig_driver|Add0~26_combout  = (\u_trig_driver|cnt [13] & (!\u_trig_driver|Add0~25 )) # (!\u_trig_driver|cnt [13] & ((\u_trig_driver|Add0~25 ) # (GND)))
// \u_trig_driver|Add0~27  = CARRY((!\u_trig_driver|Add0~25 ) # (!\u_trig_driver|cnt [13]))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~25 ),
	.combout(\u_trig_driver|Add0~26_combout ),
	.cout(\u_trig_driver|Add0~27 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~26 .lut_mask = 16'h3C3F;
defparam \u_trig_driver|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y5_N9
dffeas \u_trig_driver|cnt[13] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[13] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N10
cycloneive_lcell_comb \u_trig_driver|Add0~28 (
// Equation(s):
// \u_trig_driver|Add0~28_combout  = (\u_trig_driver|cnt [14] & (\u_trig_driver|Add0~27  $ (GND))) # (!\u_trig_driver|cnt [14] & (!\u_trig_driver|Add0~27  & VCC))
// \u_trig_driver|Add0~29  = CARRY((\u_trig_driver|cnt [14] & !\u_trig_driver|Add0~27 ))

	.dataa(\u_trig_driver|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~27 ),
	.combout(\u_trig_driver|Add0~28_combout ),
	.cout(\u_trig_driver|Add0~29 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~28 .lut_mask = 16'hA50A;
defparam \u_trig_driver|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y5_N11
dffeas \u_trig_driver|cnt[14] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[14] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N12
cycloneive_lcell_comb \u_trig_driver|Add0~30 (
// Equation(s):
// \u_trig_driver|Add0~30_combout  = (\u_trig_driver|cnt [15] & (!\u_trig_driver|Add0~29 )) # (!\u_trig_driver|cnt [15] & ((\u_trig_driver|Add0~29 ) # (GND)))
// \u_trig_driver|Add0~31  = CARRY((!\u_trig_driver|Add0~29 ) # (!\u_trig_driver|cnt [15]))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~29 ),
	.combout(\u_trig_driver|Add0~30_combout ),
	.cout(\u_trig_driver|Add0~31 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~30 .lut_mask = 16'h3C3F;
defparam \u_trig_driver|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N14
cycloneive_lcell_comb \u_trig_driver|Add0~32 (
// Equation(s):
// \u_trig_driver|Add0~32_combout  = (\u_trig_driver|cnt [16] & (\u_trig_driver|Add0~31  $ (GND))) # (!\u_trig_driver|cnt [16] & (!\u_trig_driver|Add0~31  & VCC))
// \u_trig_driver|Add0~33  = CARRY((\u_trig_driver|cnt [16] & !\u_trig_driver|Add0~31 ))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~31 ),
	.combout(\u_trig_driver|Add0~32_combout ),
	.cout(\u_trig_driver|Add0~33 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~32 .lut_mask = 16'hC30C;
defparam \u_trig_driver|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y5_N15
dffeas \u_trig_driver|cnt[16] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[16] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N16
cycloneive_lcell_comb \u_trig_driver|Add0~34 (
// Equation(s):
// \u_trig_driver|Add0~34_combout  = (\u_trig_driver|cnt [17] & (!\u_trig_driver|Add0~33 )) # (!\u_trig_driver|cnt [17] & ((\u_trig_driver|Add0~33 ) # (GND)))
// \u_trig_driver|Add0~35  = CARRY((!\u_trig_driver|Add0~33 ) # (!\u_trig_driver|cnt [17]))

	.dataa(gnd),
	.datab(\u_trig_driver|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_trig_driver|Add0~33 ),
	.combout(\u_trig_driver|Add0~34_combout ),
	.cout(\u_trig_driver|Add0~35 ));
// synopsys translate_off
defparam \u_trig_driver|Add0~34 .lut_mask = 16'h3C3F;
defparam \u_trig_driver|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y5_N17
dffeas \u_trig_driver|cnt[17] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[17] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N18
cycloneive_lcell_comb \u_trig_driver|Add0~36 (
// Equation(s):
// \u_trig_driver|Add0~36_combout  = \u_trig_driver|cnt [18] $ (!\u_trig_driver|Add0~35 )

	.dataa(\u_trig_driver|cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_trig_driver|Add0~35 ),
	.combout(\u_trig_driver|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|Add0~36 .lut_mask = 16'hA5A5;
defparam \u_trig_driver|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N26
cycloneive_lcell_comb \u_trig_driver|cnt~4 (
// Equation(s):
// \u_trig_driver|cnt~4_combout  = (!\u_trig_driver|Equal0~5_combout  & \u_trig_driver|Add0~36_combout )

	.dataa(\u_trig_driver|Equal0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_trig_driver|Add0~36_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|cnt~4 .lut_mask = 16'h5500;
defparam \u_trig_driver|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y5_N27
dffeas \u_trig_driver|cnt[18] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[18] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N30
cycloneive_lcell_comb \u_trig_driver|Equal0~4 (
// Equation(s):
// \u_trig_driver|Equal0~4_combout  = (\u_trig_driver|cnt [18] & (\u_trig_driver|cnt [9] & (\u_trig_driver|cnt [12] & \u_trig_driver|cnt [15])))

	.dataa(\u_trig_driver|cnt [18]),
	.datab(\u_trig_driver|cnt [9]),
	.datac(\u_trig_driver|cnt [12]),
	.datad(\u_trig_driver|cnt [15]),
	.cin(gnd),
	.combout(\u_trig_driver|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|Equal0~4 .lut_mask = 16'h8000;
defparam \u_trig_driver|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N6
cycloneive_lcell_comb \u_trig_driver|Equal0~2 (
// Equation(s):
// \u_trig_driver|Equal0~2_combout  = (\u_trig_driver|cnt [3] & (\u_trig_driver|cnt [2] & (\u_trig_driver|cnt [0] & \u_trig_driver|cnt [1])))

	.dataa(\u_trig_driver|cnt [3]),
	.datab(\u_trig_driver|cnt [2]),
	.datac(\u_trig_driver|cnt [0]),
	.datad(\u_trig_driver|cnt [1]),
	.cin(gnd),
	.combout(\u_trig_driver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|Equal0~2 .lut_mask = 16'h8000;
defparam \u_trig_driver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N24
cycloneive_lcell_comb \u_trig_driver|Equal0~0 (
// Equation(s):
// \u_trig_driver|Equal0~0_combout  = (!\u_trig_driver|cnt [14] & (!\u_trig_driver|cnt [16] & (!\u_trig_driver|cnt [13] & !\u_trig_driver|cnt [17])))

	.dataa(\u_trig_driver|cnt [14]),
	.datab(\u_trig_driver|cnt [16]),
	.datac(\u_trig_driver|cnt [13]),
	.datad(\u_trig_driver|cnt [17]),
	.cin(gnd),
	.combout(\u_trig_driver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|Equal0~0 .lut_mask = 16'h0001;
defparam \u_trig_driver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y5_N4
cycloneive_lcell_comb \u_trig_driver|Equal0~1 (
// Equation(s):
// \u_trig_driver|Equal0~1_combout  = (!\u_trig_driver|cnt [10] & (!\u_trig_driver|cnt [11] & (!\u_trig_driver|cnt [5] & \u_trig_driver|Equal0~0_combout )))

	.dataa(\u_trig_driver|cnt [10]),
	.datab(\u_trig_driver|cnt [11]),
	.datac(\u_trig_driver|cnt [5]),
	.datad(\u_trig_driver|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|Equal0~1 .lut_mask = 16'h0100;
defparam \u_trig_driver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N8
cycloneive_lcell_comb \u_trig_driver|Equal0~3 (
// Equation(s):
// \u_trig_driver|Equal0~3_combout  = (\u_trig_driver|cnt [7] & (\u_trig_driver|cnt [6] & (\u_trig_driver|cnt [4] & \u_trig_driver|cnt [8])))

	.dataa(\u_trig_driver|cnt [7]),
	.datab(\u_trig_driver|cnt [6]),
	.datac(\u_trig_driver|cnt [4]),
	.datad(\u_trig_driver|cnt [8]),
	.cin(gnd),
	.combout(\u_trig_driver|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|Equal0~3 .lut_mask = 16'h8000;
defparam \u_trig_driver|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y5_N2
cycloneive_lcell_comb \u_trig_driver|Equal0~5 (
// Equation(s):
// \u_trig_driver|Equal0~5_combout  = (\u_trig_driver|Equal0~4_combout  & (\u_trig_driver|Equal0~2_combout  & (\u_trig_driver|Equal0~1_combout  & \u_trig_driver|Equal0~3_combout )))

	.dataa(\u_trig_driver|Equal0~4_combout ),
	.datab(\u_trig_driver|Equal0~2_combout ),
	.datac(\u_trig_driver|Equal0~1_combout ),
	.datad(\u_trig_driver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|Equal0~5 .lut_mask = 16'h8000;
defparam \u_trig_driver|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N28
cycloneive_lcell_comb \u_trig_driver|cnt~5 (
// Equation(s):
// \u_trig_driver|cnt~5_combout  = (!\u_trig_driver|Equal0~5_combout  & \u_trig_driver|Add0~30_combout )

	.dataa(\u_trig_driver|Equal0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_trig_driver|Add0~30_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|cnt~5 .lut_mask = 16'h5500;
defparam \u_trig_driver|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y5_N29
dffeas \u_trig_driver|cnt[15] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_trig_driver|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_trig_driver|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_trig_driver|cnt[15] .is_wysiwyg = "true";
defparam \u_trig_driver|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y5_N30
cycloneive_lcell_comb \u_trig_driver|LessThan0~1 (
// Equation(s):
// \u_trig_driver|LessThan0~1_combout  = (!\u_trig_driver|cnt [15] & (!\u_trig_driver|cnt [12] & (!\u_trig_driver|cnt [9] & !\u_trig_driver|cnt [18])))

	.dataa(\u_trig_driver|cnt [15]),
	.datab(\u_trig_driver|cnt [12]),
	.datac(\u_trig_driver|cnt [9]),
	.datad(\u_trig_driver|cnt [18]),
	.cin(gnd),
	.combout(\u_trig_driver|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|LessThan0~1 .lut_mask = 16'h0001;
defparam \u_trig_driver|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N2
cycloneive_lcell_comb \u_trig_driver|LessThan0~0 (
// Equation(s):
// \u_trig_driver|LessThan0~0_combout  = (!\u_trig_driver|cnt [7] & (!\u_trig_driver|cnt [6] & (!\u_trig_driver|cnt [4] & !\u_trig_driver|cnt [8])))

	.dataa(\u_trig_driver|cnt [7]),
	.datab(\u_trig_driver|cnt [6]),
	.datac(\u_trig_driver|cnt [4]),
	.datad(\u_trig_driver|cnt [8]),
	.cin(gnd),
	.combout(\u_trig_driver|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|LessThan0~0 .lut_mask = 16'h0001;
defparam \u_trig_driver|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y5_N8
cycloneive_lcell_comb \u_trig_driver|LessThan0~2 (
// Equation(s):
// \u_trig_driver|LessThan0~2_combout  = (\u_trig_driver|LessThan0~1_combout  & (\u_trig_driver|Equal0~1_combout  & (\u_trig_driver|LessThan0~0_combout  & !\u_trig_driver|Equal0~2_combout )))

	.dataa(\u_trig_driver|LessThan0~1_combout ),
	.datab(\u_trig_driver|Equal0~1_combout ),
	.datac(\u_trig_driver|LessThan0~0_combout ),
	.datad(\u_trig_driver|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_trig_driver|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_trig_driver|LessThan0~2 .lut_mask = 16'h0080;
defparam \u_trig_driver|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \u_seg_driver|sel[7]~1 (
// Equation(s):
// \u_seg_driver|sel[7]~1_combout  = !\u_seg_driver|sel [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|sel[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|sel[7]~1 .lut_mask = 16'h00FF;
defparam \u_seg_driver|sel[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \u_seg_driver|Add0~0 (
// Equation(s):
// \u_seg_driver|Add0~0_combout  = \u_seg_driver|cnt_10us [0] $ (VCC)
// \u_seg_driver|Add0~1  = CARRY(\u_seg_driver|cnt_10us [0])

	.dataa(\u_seg_driver|cnt_10us [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_seg_driver|Add0~0_combout ),
	.cout(\u_seg_driver|Add0~1 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~0 .lut_mask = 16'h55AA;
defparam \u_seg_driver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \u_seg_driver|cnt_10us[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[0] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \u_seg_driver|Add0~2 (
// Equation(s):
// \u_seg_driver|Add0~2_combout  = (\u_seg_driver|cnt_10us [1] & (!\u_seg_driver|Add0~1 )) # (!\u_seg_driver|cnt_10us [1] & ((\u_seg_driver|Add0~1 ) # (GND)))
// \u_seg_driver|Add0~3  = CARRY((!\u_seg_driver|Add0~1 ) # (!\u_seg_driver|cnt_10us [1]))

	.dataa(gnd),
	.datab(\u_seg_driver|cnt_10us [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_driver|Add0~1 ),
	.combout(\u_seg_driver|Add0~2_combout ),
	.cout(\u_seg_driver|Add0~3 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~2 .lut_mask = 16'h3C3F;
defparam \u_seg_driver|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \u_seg_driver|cnt_10us[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[1] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \u_seg_driver|Add0~4 (
// Equation(s):
// \u_seg_driver|Add0~4_combout  = (\u_seg_driver|cnt_10us [2] & (\u_seg_driver|Add0~3  $ (GND))) # (!\u_seg_driver|cnt_10us [2] & (!\u_seg_driver|Add0~3  & VCC))
// \u_seg_driver|Add0~5  = CARRY((\u_seg_driver|cnt_10us [2] & !\u_seg_driver|Add0~3 ))

	.dataa(gnd),
	.datab(\u_seg_driver|cnt_10us [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_driver|Add0~3 ),
	.combout(\u_seg_driver|Add0~4_combout ),
	.cout(\u_seg_driver|Add0~5 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~4 .lut_mask = 16'hC30C;
defparam \u_seg_driver|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \u_seg_driver|cnt_10us[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[2] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \u_seg_driver|Add0~6 (
// Equation(s):
// \u_seg_driver|Add0~6_combout  = (\u_seg_driver|cnt_10us [3] & (!\u_seg_driver|Add0~5 )) # (!\u_seg_driver|cnt_10us [3] & ((\u_seg_driver|Add0~5 ) # (GND)))
// \u_seg_driver|Add0~7  = CARRY((!\u_seg_driver|Add0~5 ) # (!\u_seg_driver|cnt_10us [3]))

	.dataa(\u_seg_driver|cnt_10us [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_driver|Add0~5 ),
	.combout(\u_seg_driver|Add0~6_combout ),
	.cout(\u_seg_driver|Add0~7 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~6 .lut_mask = 16'h5A5F;
defparam \u_seg_driver|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \u_seg_driver|cnt_10us~5 (
// Equation(s):
// \u_seg_driver|cnt_10us~5_combout  = (\u_seg_driver|Add0~6_combout  & !\u_seg_driver|Equal0~2_combout )

	.dataa(\u_seg_driver|Add0~6_combout ),
	.datab(gnd),
	.datac(\u_seg_driver|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|cnt_10us~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|cnt_10us~5 .lut_mask = 16'h0A0A;
defparam \u_seg_driver|cnt_10us~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \u_seg_driver|cnt_10us[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|cnt_10us~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[3] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \u_seg_driver|Add0~8 (
// Equation(s):
// \u_seg_driver|Add0~8_combout  = (\u_seg_driver|cnt_10us [4] & (\u_seg_driver|Add0~7  $ (GND))) # (!\u_seg_driver|cnt_10us [4] & (!\u_seg_driver|Add0~7  & VCC))
// \u_seg_driver|Add0~9  = CARRY((\u_seg_driver|cnt_10us [4] & !\u_seg_driver|Add0~7 ))

	.dataa(gnd),
	.datab(\u_seg_driver|cnt_10us [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_driver|Add0~7 ),
	.combout(\u_seg_driver|Add0~8_combout ),
	.cout(\u_seg_driver|Add0~9 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~8 .lut_mask = 16'hC30C;
defparam \u_seg_driver|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \u_seg_driver|cnt_10us[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[4] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \u_seg_driver|Add0~10 (
// Equation(s):
// \u_seg_driver|Add0~10_combout  = (\u_seg_driver|cnt_10us [5] & (!\u_seg_driver|Add0~9 )) # (!\u_seg_driver|cnt_10us [5] & ((\u_seg_driver|Add0~9 ) # (GND)))
// \u_seg_driver|Add0~11  = CARRY((!\u_seg_driver|Add0~9 ) # (!\u_seg_driver|cnt_10us [5]))

	.dataa(gnd),
	.datab(\u_seg_driver|cnt_10us [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_driver|Add0~9 ),
	.combout(\u_seg_driver|Add0~10_combout ),
	.cout(\u_seg_driver|Add0~11 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~10 .lut_mask = 16'h3C3F;
defparam \u_seg_driver|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \u_seg_driver|cnt_10us~4 (
// Equation(s):
// \u_seg_driver|cnt_10us~4_combout  = (!\u_seg_driver|Equal0~2_combout  & \u_seg_driver|Add0~10_combout )

	.dataa(\u_seg_driver|Equal0~2_combout ),
	.datab(gnd),
	.datac(\u_seg_driver|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|cnt_10us~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|cnt_10us~4 .lut_mask = 16'h5050;
defparam \u_seg_driver|cnt_10us~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \u_seg_driver|cnt_10us[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|cnt_10us~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[5] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \u_seg_driver|Equal0~1 (
// Equation(s):
// \u_seg_driver|Equal0~1_combout  = (!\u_seg_driver|cnt_10us [3] & (!\u_seg_driver|cnt_10us [4] & (\u_seg_driver|cnt_10us [2] & \u_seg_driver|cnt_10us [5])))

	.dataa(\u_seg_driver|cnt_10us [3]),
	.datab(\u_seg_driver|cnt_10us [4]),
	.datac(\u_seg_driver|cnt_10us [2]),
	.datad(\u_seg_driver|cnt_10us [5]),
	.cin(gnd),
	.combout(\u_seg_driver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Equal0~1 .lut_mask = 16'h1000;
defparam \u_seg_driver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \u_seg_driver|Add0~12 (
// Equation(s):
// \u_seg_driver|Add0~12_combout  = (\u_seg_driver|cnt_10us [6] & (\u_seg_driver|Add0~11  $ (GND))) # (!\u_seg_driver|cnt_10us [6] & (!\u_seg_driver|Add0~11  & VCC))
// \u_seg_driver|Add0~13  = CARRY((\u_seg_driver|cnt_10us [6] & !\u_seg_driver|Add0~11 ))

	.dataa(gnd),
	.datab(\u_seg_driver|cnt_10us [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_driver|Add0~11 ),
	.combout(\u_seg_driver|Add0~12_combout ),
	.cout(\u_seg_driver|Add0~13 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~12 .lut_mask = 16'hC30C;
defparam \u_seg_driver|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \u_seg_driver|cnt_10us~3 (
// Equation(s):
// \u_seg_driver|cnt_10us~3_combout  = (!\u_seg_driver|Equal0~2_combout  & \u_seg_driver|Add0~12_combout )

	.dataa(\u_seg_driver|Equal0~2_combout ),
	.datab(gnd),
	.datac(\u_seg_driver|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|cnt_10us~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|cnt_10us~3 .lut_mask = 16'h5050;
defparam \u_seg_driver|cnt_10us~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \u_seg_driver|cnt_10us[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|cnt_10us~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[6] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \u_seg_driver|Add0~14 (
// Equation(s):
// \u_seg_driver|Add0~14_combout  = (\u_seg_driver|cnt_10us [7] & (!\u_seg_driver|Add0~13 )) # (!\u_seg_driver|cnt_10us [7] & ((\u_seg_driver|Add0~13 ) # (GND)))
// \u_seg_driver|Add0~15  = CARRY((!\u_seg_driver|Add0~13 ) # (!\u_seg_driver|cnt_10us [7]))

	.dataa(\u_seg_driver|cnt_10us [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_driver|Add0~13 ),
	.combout(\u_seg_driver|Add0~14_combout ),
	.cout(\u_seg_driver|Add0~15 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~14 .lut_mask = 16'h5A5F;
defparam \u_seg_driver|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \u_seg_driver|cnt_10us~2 (
// Equation(s):
// \u_seg_driver|cnt_10us~2_combout  = (!\u_seg_driver|Equal0~2_combout  & \u_seg_driver|Add0~14_combout )

	.dataa(\u_seg_driver|Equal0~2_combout ),
	.datab(gnd),
	.datac(\u_seg_driver|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|cnt_10us~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|cnt_10us~2 .lut_mask = 16'h5050;
defparam \u_seg_driver|cnt_10us~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \u_seg_driver|cnt_10us[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|cnt_10us~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[7] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \u_seg_driver|Add0~16 (
// Equation(s):
// \u_seg_driver|Add0~16_combout  = (\u_seg_driver|cnt_10us [8] & (\u_seg_driver|Add0~15  $ (GND))) # (!\u_seg_driver|cnt_10us [8] & (!\u_seg_driver|Add0~15  & VCC))
// \u_seg_driver|Add0~17  = CARRY((\u_seg_driver|cnt_10us [8] & !\u_seg_driver|Add0~15 ))

	.dataa(gnd),
	.datab(\u_seg_driver|cnt_10us [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_seg_driver|Add0~15 ),
	.combout(\u_seg_driver|Add0~16_combout ),
	.cout(\u_seg_driver|Add0~17 ));
// synopsys translate_off
defparam \u_seg_driver|Add0~16 .lut_mask = 16'hC30C;
defparam \u_seg_driver|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \u_seg_driver|cnt_10us~1 (
// Equation(s):
// \u_seg_driver|cnt_10us~1_combout  = (\u_seg_driver|Add0~16_combout  & !\u_seg_driver|Equal0~2_combout )

	.dataa(gnd),
	.datab(\u_seg_driver|Add0~16_combout ),
	.datac(\u_seg_driver|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|cnt_10us~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|cnt_10us~1 .lut_mask = 16'h0C0C;
defparam \u_seg_driver|cnt_10us~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \u_seg_driver|cnt_10us[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|cnt_10us~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[8] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \u_seg_driver|Add0~18 (
// Equation(s):
// \u_seg_driver|Add0~18_combout  = \u_seg_driver|cnt_10us [9] $ (\u_seg_driver|Add0~17 )

	.dataa(\u_seg_driver|cnt_10us [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_seg_driver|Add0~17 ),
	.combout(\u_seg_driver|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Add0~18 .lut_mask = 16'h5A5A;
defparam \u_seg_driver|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \u_seg_driver|cnt_10us~0 (
// Equation(s):
// \u_seg_driver|cnt_10us~0_combout  = (\u_seg_driver|Add0~18_combout  & !\u_seg_driver|Equal0~2_combout )

	.dataa(gnd),
	.datab(\u_seg_driver|Add0~18_combout ),
	.datac(\u_seg_driver|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|cnt_10us~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|cnt_10us~0 .lut_mask = 16'h0C0C;
defparam \u_seg_driver|cnt_10us~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \u_seg_driver|cnt_10us[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|cnt_10us~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|cnt_10us [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|cnt_10us[9] .is_wysiwyg = "true";
defparam \u_seg_driver|cnt_10us[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \u_seg_driver|Equal0~0 (
// Equation(s):
// \u_seg_driver|Equal0~0_combout  = (\u_seg_driver|cnt_10us [7] & (\u_seg_driver|cnt_10us [6] & (\u_seg_driver|cnt_10us [9] & \u_seg_driver|cnt_10us [8])))

	.dataa(\u_seg_driver|cnt_10us [7]),
	.datab(\u_seg_driver|cnt_10us [6]),
	.datac(\u_seg_driver|cnt_10us [9]),
	.datad(\u_seg_driver|cnt_10us [8]),
	.cin(gnd),
	.combout(\u_seg_driver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Equal0~0 .lut_mask = 16'h8000;
defparam \u_seg_driver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \u_seg_driver|Equal0~2 (
// Equation(s):
// \u_seg_driver|Equal0~2_combout  = (\u_seg_driver|Equal0~1_combout  & (\u_seg_driver|Equal0~0_combout  & (\u_seg_driver|cnt_10us [0] & \u_seg_driver|cnt_10us [1])))

	.dataa(\u_seg_driver|Equal0~1_combout ),
	.datab(\u_seg_driver|Equal0~0_combout ),
	.datac(\u_seg_driver|cnt_10us [0]),
	.datad(\u_seg_driver|cnt_10us [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Equal0~2 .lut_mask = 16'h8000;
defparam \u_seg_driver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \u_seg_driver|sel[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|sel[7]~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|sel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|sel[7] .is_wysiwyg = "true";
defparam \u_seg_driver|sel[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \u_seg_driver|sel[6]~0 (
// Equation(s):
// \u_seg_driver|sel[6]~0_combout  = !\u_seg_driver|sel [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_driver|sel [7]),
	.cin(gnd),
	.combout(\u_seg_driver|sel[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|sel[6]~0 .lut_mask = 16'h00FF;
defparam \u_seg_driver|sel[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \u_seg_driver|sel[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|sel[6]~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|sel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|sel[6] .is_wysiwyg = "true";
defparam \u_seg_driver|sel[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \u_seg_driver|sel[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_driver|sel [6]),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_driver|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|sel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|sel[5] .is_wysiwyg = "true";
defparam \u_seg_driver|sel[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \u_seg_driver|sel[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_driver|sel [5]),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_driver|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|sel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|sel[4] .is_wysiwyg = "true";
defparam \u_seg_driver|sel[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \u_seg_driver|sel[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_driver|sel [4]),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_driver|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|sel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|sel[3] .is_wysiwyg = "true";
defparam \u_seg_driver|sel[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \u_seg_driver|sel[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_driver|sel [3]),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_driver|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|sel[2] .is_wysiwyg = "true";
defparam \u_seg_driver|sel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneive_lcell_comb \u_seg_driver|sel[1]~feeder (
// Equation(s):
// \u_seg_driver|sel[1]~feeder_combout  = \u_seg_driver|sel [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_seg_driver|sel [2]),
	.cin(gnd),
	.combout(\u_seg_driver|sel[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|sel[1]~feeder .lut_mask = 16'hFF00;
defparam \u_seg_driver|sel[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N7
dffeas \u_seg_driver|sel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|sel[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|sel[1] .is_wysiwyg = "true";
defparam \u_seg_driver|sel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \u_seg_driver|sel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_driver|sel [1]),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_driver|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|sel[0] .is_wysiwyg = "true";
defparam \u_seg_driver|sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \u_seg_driver|Selector0~0 (
// Equation(s):
// \u_seg_driver|Selector0~0_combout  = (!\u_seg_driver|sel [1] & !\u_seg_driver|sel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_seg_driver|sel [1]),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~0 .lut_mask = 16'h000F;
defparam \u_seg_driver|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneive_lcell_comb \u_seg_driver|Selector7~2 (
// Equation(s):
// \u_seg_driver|Selector7~2_combout  = (!\u_seg_driver|sel [3] & (!\u_seg_driver|sel [4] & !\u_seg_driver|sel [2]))

	.dataa(\u_seg_driver|sel [3]),
	.datab(\u_seg_driver|sel [4]),
	.datac(\u_seg_driver|sel [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~2 .lut_mask = 16'h0101;
defparam \u_seg_driver|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \u_seg_driver|Selector7~5 (
// Equation(s):
// \u_seg_driver|Selector7~5_combout  = (!\u_seg_driver|sel [7] & (((\u_seg_driver|sel [5]) # (!\u_seg_driver|Selector7~2_combout )) # (!\u_seg_driver|Selector0~0_combout )))

	.dataa(\u_seg_driver|Selector0~0_combout ),
	.datab(\u_seg_driver|sel [7]),
	.datac(\u_seg_driver|sel [5]),
	.datad(\u_seg_driver|Selector7~2_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~5 .lut_mask = 16'h3133;
defparam \u_seg_driver|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \u_echo_driver|cnt[0]~16 (
// Equation(s):
// \u_echo_driver|cnt[0]~16_combout  = \u_echo_driver|cnt [0] $ (VCC)
// \u_echo_driver|cnt[0]~17  = CARRY(\u_echo_driver|cnt [0])

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_echo_driver|cnt[0]~16_combout ),
	.cout(\u_echo_driver|cnt[0]~17 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[0]~16 .lut_mask = 16'h33CC;
defparam \u_echo_driver|cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \echo~input (
	.i(echo),
	.ibar(gnd),
	.o(\echo~input_o ));
// synopsys translate_off
defparam \echo~input .bus_hold = "false";
defparam \echo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \u_echo_driver|Equal0~4 (
// Equation(s):
// \u_echo_driver|Equal0~4_combout  = (((!\u_echo_driver|cnt [1]) # (!\u_echo_driver|cnt [0])) # (!\u_echo_driver|cnt [3])) # (!\u_echo_driver|cnt [2])

	.dataa(\u_echo_driver|cnt [2]),
	.datab(\u_echo_driver|cnt [3]),
	.datac(\u_echo_driver|cnt [0]),
	.datad(\u_echo_driver|cnt [1]),
	.cin(gnd),
	.combout(\u_echo_driver|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|Equal0~4 .lut_mask = 16'h7FFF;
defparam \u_echo_driver|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \u_echo_driver|Equal0~3 (
// Equation(s):
// \u_echo_driver|Equal0~3_combout  = (\u_echo_driver|cnt [5]) # (((\u_echo_driver|cnt [7]) # (!\u_echo_driver|cnt [6])) # (!\u_echo_driver|cnt [4]))

	.dataa(\u_echo_driver|cnt [5]),
	.datab(\u_echo_driver|cnt [4]),
	.datac(\u_echo_driver|cnt [6]),
	.datad(\u_echo_driver|cnt [7]),
	.cin(gnd),
	.combout(\u_echo_driver|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|Equal0~3 .lut_mask = 16'hFFBF;
defparam \u_echo_driver|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \u_echo_driver|cnt[13]~42 (
// Equation(s):
// \u_echo_driver|cnt[13]~42_combout  = (\u_echo_driver|cnt [13] & (!\u_echo_driver|cnt[12]~41 )) # (!\u_echo_driver|cnt [13] & ((\u_echo_driver|cnt[12]~41 ) # (GND)))
// \u_echo_driver|cnt[13]~43  = CARRY((!\u_echo_driver|cnt[12]~41 ) # (!\u_echo_driver|cnt [13]))

	.dataa(\u_echo_driver|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[12]~41 ),
	.combout(\u_echo_driver|cnt[13]~42_combout ),
	.cout(\u_echo_driver|cnt[13]~43 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \u_echo_driver|cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \u_echo_driver|cnt[14]~44 (
// Equation(s):
// \u_echo_driver|cnt[14]~44_combout  = (\u_echo_driver|cnt [14] & (\u_echo_driver|cnt[13]~43  $ (GND))) # (!\u_echo_driver|cnt [14] & (!\u_echo_driver|cnt[13]~43  & VCC))
// \u_echo_driver|cnt[14]~45  = CARRY((\u_echo_driver|cnt [14] & !\u_echo_driver|cnt[13]~43 ))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[13]~43 ),
	.combout(\u_echo_driver|cnt[14]~44_combout ),
	.cout(\u_echo_driver|cnt[14]~45 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[14]~44 .lut_mask = 16'hC30C;
defparam \u_echo_driver|cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \u_echo_driver|cnt[14] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[14] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \u_echo_driver|Equal0~0 (
// Equation(s):
// \u_echo_driver|Equal0~0_combout  = (\u_echo_driver|cnt [12]) # (((!\u_echo_driver|cnt [11]) # (!\u_echo_driver|cnt [13])) # (!\u_echo_driver|cnt [14]))

	.dataa(\u_echo_driver|cnt [12]),
	.datab(\u_echo_driver|cnt [14]),
	.datac(\u_echo_driver|cnt [13]),
	.datad(\u_echo_driver|cnt [11]),
	.cin(gnd),
	.combout(\u_echo_driver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|Equal0~0 .lut_mask = 16'hBFFF;
defparam \u_echo_driver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \u_echo_driver|cnt[15]~47 (
// Equation(s):
// \u_echo_driver|cnt[15]~47_combout  = \u_echo_driver|cnt [15] $ (\u_echo_driver|cnt[14]~45 )

	.dataa(\u_echo_driver|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_echo_driver|cnt[14]~45 ),
	.combout(\u_echo_driver|cnt[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|cnt[15]~47 .lut_mask = 16'h5A5A;
defparam \u_echo_driver|cnt[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \u_echo_driver|cnt[15] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[15]~47_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[15] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \u_echo_driver|Equal0~1 (
// Equation(s):
// \u_echo_driver|Equal0~1_combout  = (\u_echo_driver|cnt [10]) # ((\u_echo_driver|cnt [8]) # ((!\u_echo_driver|cnt [9]) # (!\u_echo_driver|cnt [15])))

	.dataa(\u_echo_driver|cnt [10]),
	.datab(\u_echo_driver|cnt [8]),
	.datac(\u_echo_driver|cnt [15]),
	.datad(\u_echo_driver|cnt [9]),
	.cin(gnd),
	.combout(\u_echo_driver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|Equal0~1 .lut_mask = 16'hEFFF;
defparam \u_echo_driver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \u_echo_driver|Equal0~2 (
// Equation(s):
// \u_echo_driver|Equal0~2_combout  = (\u_echo_driver|Equal0~0_combout ) # (\u_echo_driver|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|Equal0~0_combout ),
	.datad(\u_echo_driver|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_echo_driver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|Equal0~2 .lut_mask = 16'hFFF0;
defparam \u_echo_driver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \u_echo_driver|cnt[7]~46 (
// Equation(s):
// \u_echo_driver|cnt[7]~46_combout  = ((!\u_echo_driver|Equal0~4_combout  & (!\u_echo_driver|Equal0~3_combout  & !\u_echo_driver|Equal0~2_combout ))) # (!\echo~input_o )

	.dataa(\echo~input_o ),
	.datab(\u_echo_driver|Equal0~4_combout ),
	.datac(\u_echo_driver|Equal0~3_combout ),
	.datad(\u_echo_driver|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_echo_driver|cnt[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|cnt[7]~46 .lut_mask = 16'h5557;
defparam \u_echo_driver|cnt[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \u_echo_driver|cnt[0] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[0] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \u_echo_driver|cnt[1]~18 (
// Equation(s):
// \u_echo_driver|cnt[1]~18_combout  = (\u_echo_driver|cnt [1] & (!\u_echo_driver|cnt[0]~17 )) # (!\u_echo_driver|cnt [1] & ((\u_echo_driver|cnt[0]~17 ) # (GND)))
// \u_echo_driver|cnt[1]~19  = CARRY((!\u_echo_driver|cnt[0]~17 ) # (!\u_echo_driver|cnt [1]))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[0]~17 ),
	.combout(\u_echo_driver|cnt[1]~18_combout ),
	.cout(\u_echo_driver|cnt[1]~19 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \u_echo_driver|cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N3
dffeas \u_echo_driver|cnt[1] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[1] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \u_echo_driver|cnt[2]~20 (
// Equation(s):
// \u_echo_driver|cnt[2]~20_combout  = (\u_echo_driver|cnt [2] & (\u_echo_driver|cnt[1]~19  $ (GND))) # (!\u_echo_driver|cnt [2] & (!\u_echo_driver|cnt[1]~19  & VCC))
// \u_echo_driver|cnt[2]~21  = CARRY((\u_echo_driver|cnt [2] & !\u_echo_driver|cnt[1]~19 ))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[1]~19 ),
	.combout(\u_echo_driver|cnt[2]~20_combout ),
	.cout(\u_echo_driver|cnt[2]~21 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[2]~20 .lut_mask = 16'hC30C;
defparam \u_echo_driver|cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N5
dffeas \u_echo_driver|cnt[2] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[2] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \u_echo_driver|cnt[3]~22 (
// Equation(s):
// \u_echo_driver|cnt[3]~22_combout  = (\u_echo_driver|cnt [3] & (!\u_echo_driver|cnt[2]~21 )) # (!\u_echo_driver|cnt [3] & ((\u_echo_driver|cnt[2]~21 ) # (GND)))
// \u_echo_driver|cnt[3]~23  = CARRY((!\u_echo_driver|cnt[2]~21 ) # (!\u_echo_driver|cnt [3]))

	.dataa(\u_echo_driver|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[2]~21 ),
	.combout(\u_echo_driver|cnt[3]~22_combout ),
	.cout(\u_echo_driver|cnt[3]~23 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \u_echo_driver|cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \u_echo_driver|cnt[3] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[3] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \u_echo_driver|cnt[4]~24 (
// Equation(s):
// \u_echo_driver|cnt[4]~24_combout  = (\u_echo_driver|cnt [4] & (\u_echo_driver|cnt[3]~23  $ (GND))) # (!\u_echo_driver|cnt [4] & (!\u_echo_driver|cnt[3]~23  & VCC))
// \u_echo_driver|cnt[4]~25  = CARRY((\u_echo_driver|cnt [4] & !\u_echo_driver|cnt[3]~23 ))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[3]~23 ),
	.combout(\u_echo_driver|cnt[4]~24_combout ),
	.cout(\u_echo_driver|cnt[4]~25 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[4]~24 .lut_mask = 16'hC30C;
defparam \u_echo_driver|cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \u_echo_driver|cnt[4] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[4] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \u_echo_driver|cnt[5]~26 (
// Equation(s):
// \u_echo_driver|cnt[5]~26_combout  = (\u_echo_driver|cnt [5] & (!\u_echo_driver|cnt[4]~25 )) # (!\u_echo_driver|cnt [5] & ((\u_echo_driver|cnt[4]~25 ) # (GND)))
// \u_echo_driver|cnt[5]~27  = CARRY((!\u_echo_driver|cnt[4]~25 ) # (!\u_echo_driver|cnt [5]))

	.dataa(\u_echo_driver|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[4]~25 ),
	.combout(\u_echo_driver|cnt[5]~26_combout ),
	.cout(\u_echo_driver|cnt[5]~27 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \u_echo_driver|cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas \u_echo_driver|cnt[5] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[5] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \u_echo_driver|cnt[6]~28 (
// Equation(s):
// \u_echo_driver|cnt[6]~28_combout  = (\u_echo_driver|cnt [6] & (\u_echo_driver|cnt[5]~27  $ (GND))) # (!\u_echo_driver|cnt [6] & (!\u_echo_driver|cnt[5]~27  & VCC))
// \u_echo_driver|cnt[6]~29  = CARRY((\u_echo_driver|cnt [6] & !\u_echo_driver|cnt[5]~27 ))

	.dataa(\u_echo_driver|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[5]~27 ),
	.combout(\u_echo_driver|cnt[6]~28_combout ),
	.cout(\u_echo_driver|cnt[6]~29 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[6]~28 .lut_mask = 16'hA50A;
defparam \u_echo_driver|cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \u_echo_driver|cnt[6] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[6] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \u_echo_driver|cnt[7]~30 (
// Equation(s):
// \u_echo_driver|cnt[7]~30_combout  = (\u_echo_driver|cnt [7] & (!\u_echo_driver|cnt[6]~29 )) # (!\u_echo_driver|cnt [7] & ((\u_echo_driver|cnt[6]~29 ) # (GND)))
// \u_echo_driver|cnt[7]~31  = CARRY((!\u_echo_driver|cnt[6]~29 ) # (!\u_echo_driver|cnt [7]))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[6]~29 ),
	.combout(\u_echo_driver|cnt[7]~30_combout ),
	.cout(\u_echo_driver|cnt[7]~31 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \u_echo_driver|cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \u_echo_driver|cnt[7] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[7] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \u_echo_driver|cnt[8]~32 (
// Equation(s):
// \u_echo_driver|cnt[8]~32_combout  = (\u_echo_driver|cnt [8] & (\u_echo_driver|cnt[7]~31  $ (GND))) # (!\u_echo_driver|cnt [8] & (!\u_echo_driver|cnt[7]~31  & VCC))
// \u_echo_driver|cnt[8]~33  = CARRY((\u_echo_driver|cnt [8] & !\u_echo_driver|cnt[7]~31 ))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[7]~31 ),
	.combout(\u_echo_driver|cnt[8]~32_combout ),
	.cout(\u_echo_driver|cnt[8]~33 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[8]~32 .lut_mask = 16'hC30C;
defparam \u_echo_driver|cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \u_echo_driver|cnt[8] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[8] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \u_echo_driver|cnt[9]~34 (
// Equation(s):
// \u_echo_driver|cnt[9]~34_combout  = (\u_echo_driver|cnt [9] & (!\u_echo_driver|cnt[8]~33 )) # (!\u_echo_driver|cnt [9] & ((\u_echo_driver|cnt[8]~33 ) # (GND)))
// \u_echo_driver|cnt[9]~35  = CARRY((!\u_echo_driver|cnt[8]~33 ) # (!\u_echo_driver|cnt [9]))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[8]~33 ),
	.combout(\u_echo_driver|cnt[9]~34_combout ),
	.cout(\u_echo_driver|cnt[9]~35 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \u_echo_driver|cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \u_echo_driver|cnt[9] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[9] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \u_echo_driver|cnt[10]~36 (
// Equation(s):
// \u_echo_driver|cnt[10]~36_combout  = (\u_echo_driver|cnt [10] & (\u_echo_driver|cnt[9]~35  $ (GND))) # (!\u_echo_driver|cnt [10] & (!\u_echo_driver|cnt[9]~35  & VCC))
// \u_echo_driver|cnt[10]~37  = CARRY((\u_echo_driver|cnt [10] & !\u_echo_driver|cnt[9]~35 ))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[9]~35 ),
	.combout(\u_echo_driver|cnt[10]~36_combout ),
	.cout(\u_echo_driver|cnt[10]~37 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[10]~36 .lut_mask = 16'hC30C;
defparam \u_echo_driver|cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N21
dffeas \u_echo_driver|cnt[10] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[10] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \u_echo_driver|cnt[11]~38 (
// Equation(s):
// \u_echo_driver|cnt[11]~38_combout  = (\u_echo_driver|cnt [11] & (!\u_echo_driver|cnt[10]~37 )) # (!\u_echo_driver|cnt [11] & ((\u_echo_driver|cnt[10]~37 ) # (GND)))
// \u_echo_driver|cnt[11]~39  = CARRY((!\u_echo_driver|cnt[10]~37 ) # (!\u_echo_driver|cnt [11]))

	.dataa(\u_echo_driver|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[10]~37 ),
	.combout(\u_echo_driver|cnt[11]~38_combout ),
	.cout(\u_echo_driver|cnt[11]~39 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \u_echo_driver|cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \u_echo_driver|cnt[11] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[11] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \u_echo_driver|cnt[12]~40 (
// Equation(s):
// \u_echo_driver|cnt[12]~40_combout  = (\u_echo_driver|cnt [12] & (\u_echo_driver|cnt[11]~39  $ (GND))) # (!\u_echo_driver|cnt [12] & (!\u_echo_driver|cnt[11]~39  & VCC))
// \u_echo_driver|cnt[12]~41  = CARRY((\u_echo_driver|cnt [12] & !\u_echo_driver|cnt[11]~39 ))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|cnt[11]~39 ),
	.combout(\u_echo_driver|cnt[12]~40_combout ),
	.cout(\u_echo_driver|cnt[12]~41 ));
// synopsys translate_off
defparam \u_echo_driver|cnt[12]~40 .lut_mask = 16'hC30C;
defparam \u_echo_driver|cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \u_echo_driver|cnt[12] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[12] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \u_echo_driver|cnt[13] (
	.clk(\u_clk_div|LessThan0~clkctrl_outclk ),
	.d(\u_echo_driver|cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_echo_driver|cnt[7]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|cnt[13] .is_wysiwyg = "true";
defparam \u_echo_driver|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \u_echo_driver|data_r[4]~15 (
// Equation(s):
// \u_echo_driver|data_r[4]~15_combout  = (\u_echo_driver|cnt [0] & (\u_echo_driver|cnt [4] $ (VCC))) # (!\u_echo_driver|cnt [0] & (\u_echo_driver|cnt [4] & VCC))
// \u_echo_driver|data_r[4]~16  = CARRY((\u_echo_driver|cnt [0] & \u_echo_driver|cnt [4]))

	.dataa(\u_echo_driver|cnt [0]),
	.datab(\u_echo_driver|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_echo_driver|data_r[4]~15_combout ),
	.cout(\u_echo_driver|data_r[4]~16 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[4]~15 .lut_mask = 16'h6688;
defparam \u_echo_driver|data_r[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \u_echo_driver|data_r[5]~17 (
// Equation(s):
// \u_echo_driver|data_r[5]~17_combout  = (\u_echo_driver|cnt [5] & ((\u_echo_driver|cnt [1] & (\u_echo_driver|data_r[4]~16  & VCC)) # (!\u_echo_driver|cnt [1] & (!\u_echo_driver|data_r[4]~16 )))) # (!\u_echo_driver|cnt [5] & ((\u_echo_driver|cnt [1] & 
// (!\u_echo_driver|data_r[4]~16 )) # (!\u_echo_driver|cnt [1] & ((\u_echo_driver|data_r[4]~16 ) # (GND)))))
// \u_echo_driver|data_r[5]~18  = CARRY((\u_echo_driver|cnt [5] & (!\u_echo_driver|cnt [1] & !\u_echo_driver|data_r[4]~16 )) # (!\u_echo_driver|cnt [5] & ((!\u_echo_driver|data_r[4]~16 ) # (!\u_echo_driver|cnt [1]))))

	.dataa(\u_echo_driver|cnt [5]),
	.datab(\u_echo_driver|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[4]~16 ),
	.combout(\u_echo_driver|data_r[5]~17_combout ),
	.cout(\u_echo_driver|data_r[5]~18 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[5]~17 .lut_mask = 16'h9617;
defparam \u_echo_driver|data_r[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \u_echo_driver|data_r[6]~19 (
// Equation(s):
// \u_echo_driver|data_r[6]~19_combout  = ((\u_echo_driver|cnt [6] $ (\u_echo_driver|cnt [2] $ (!\u_echo_driver|data_r[5]~18 )))) # (GND)
// \u_echo_driver|data_r[6]~20  = CARRY((\u_echo_driver|cnt [6] & ((\u_echo_driver|cnt [2]) # (!\u_echo_driver|data_r[5]~18 ))) # (!\u_echo_driver|cnt [6] & (\u_echo_driver|cnt [2] & !\u_echo_driver|data_r[5]~18 )))

	.dataa(\u_echo_driver|cnt [6]),
	.datab(\u_echo_driver|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[5]~18 ),
	.combout(\u_echo_driver|data_r[6]~19_combout ),
	.cout(\u_echo_driver|data_r[6]~20 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[6]~19 .lut_mask = 16'h698E;
defparam \u_echo_driver|data_r[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \u_echo_driver|data_r[7]~21 (
// Equation(s):
// \u_echo_driver|data_r[7]~21_combout  = (\u_echo_driver|cnt [7] & ((\u_echo_driver|cnt [3] & (\u_echo_driver|data_r[6]~20  & VCC)) # (!\u_echo_driver|cnt [3] & (!\u_echo_driver|data_r[6]~20 )))) # (!\u_echo_driver|cnt [7] & ((\u_echo_driver|cnt [3] & 
// (!\u_echo_driver|data_r[6]~20 )) # (!\u_echo_driver|cnt [3] & ((\u_echo_driver|data_r[6]~20 ) # (GND)))))
// \u_echo_driver|data_r[7]~22  = CARRY((\u_echo_driver|cnt [7] & (!\u_echo_driver|cnt [3] & !\u_echo_driver|data_r[6]~20 )) # (!\u_echo_driver|cnt [7] & ((!\u_echo_driver|data_r[6]~20 ) # (!\u_echo_driver|cnt [3]))))

	.dataa(\u_echo_driver|cnt [7]),
	.datab(\u_echo_driver|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[6]~20 ),
	.combout(\u_echo_driver|data_r[7]~21_combout ),
	.cout(\u_echo_driver|data_r[7]~22 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[7]~21 .lut_mask = 16'h9617;
defparam \u_echo_driver|data_r[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \u_echo_driver|data_r[8]~23 (
// Equation(s):
// \u_echo_driver|data_r[8]~23_combout  = ((\u_echo_driver|cnt [4] $ (\u_echo_driver|cnt [8] $ (!\u_echo_driver|data_r[7]~22 )))) # (GND)
// \u_echo_driver|data_r[8]~24  = CARRY((\u_echo_driver|cnt [4] & ((\u_echo_driver|cnt [8]) # (!\u_echo_driver|data_r[7]~22 ))) # (!\u_echo_driver|cnt [4] & (\u_echo_driver|cnt [8] & !\u_echo_driver|data_r[7]~22 )))

	.dataa(\u_echo_driver|cnt [4]),
	.datab(\u_echo_driver|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[7]~22 ),
	.combout(\u_echo_driver|data_r[8]~23_combout ),
	.cout(\u_echo_driver|data_r[8]~24 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[8]~23 .lut_mask = 16'h698E;
defparam \u_echo_driver|data_r[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \u_echo_driver|data_r[9]~25 (
// Equation(s):
// \u_echo_driver|data_r[9]~25_combout  = (\u_echo_driver|cnt [5] & ((\u_echo_driver|cnt [9] & (\u_echo_driver|data_r[8]~24  & VCC)) # (!\u_echo_driver|cnt [9] & (!\u_echo_driver|data_r[8]~24 )))) # (!\u_echo_driver|cnt [5] & ((\u_echo_driver|cnt [9] & 
// (!\u_echo_driver|data_r[8]~24 )) # (!\u_echo_driver|cnt [9] & ((\u_echo_driver|data_r[8]~24 ) # (GND)))))
// \u_echo_driver|data_r[9]~26  = CARRY((\u_echo_driver|cnt [5] & (!\u_echo_driver|cnt [9] & !\u_echo_driver|data_r[8]~24 )) # (!\u_echo_driver|cnt [5] & ((!\u_echo_driver|data_r[8]~24 ) # (!\u_echo_driver|cnt [9]))))

	.dataa(\u_echo_driver|cnt [5]),
	.datab(\u_echo_driver|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[8]~24 ),
	.combout(\u_echo_driver|data_r[9]~25_combout ),
	.cout(\u_echo_driver|data_r[9]~26 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[9]~25 .lut_mask = 16'h9617;
defparam \u_echo_driver|data_r[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \u_echo_driver|data_r[10]~27 (
// Equation(s):
// \u_echo_driver|data_r[10]~27_combout  = ((\u_echo_driver|cnt [6] $ (\u_echo_driver|cnt [10] $ (!\u_echo_driver|data_r[9]~26 )))) # (GND)
// \u_echo_driver|data_r[10]~28  = CARRY((\u_echo_driver|cnt [6] & ((\u_echo_driver|cnt [10]) # (!\u_echo_driver|data_r[9]~26 ))) # (!\u_echo_driver|cnt [6] & (\u_echo_driver|cnt [10] & !\u_echo_driver|data_r[9]~26 )))

	.dataa(\u_echo_driver|cnt [6]),
	.datab(\u_echo_driver|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[9]~26 ),
	.combout(\u_echo_driver|data_r[10]~27_combout ),
	.cout(\u_echo_driver|data_r[10]~28 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[10]~27 .lut_mask = 16'h698E;
defparam \u_echo_driver|data_r[10]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \u_echo_driver|data_r[11]~29 (
// Equation(s):
// \u_echo_driver|data_r[11]~29_combout  = (\u_echo_driver|cnt [7] & ((\u_echo_driver|cnt [11] & (\u_echo_driver|data_r[10]~28  & VCC)) # (!\u_echo_driver|cnt [11] & (!\u_echo_driver|data_r[10]~28 )))) # (!\u_echo_driver|cnt [7] & ((\u_echo_driver|cnt [11] & 
// (!\u_echo_driver|data_r[10]~28 )) # (!\u_echo_driver|cnt [11] & ((\u_echo_driver|data_r[10]~28 ) # (GND)))))
// \u_echo_driver|data_r[11]~30  = CARRY((\u_echo_driver|cnt [7] & (!\u_echo_driver|cnt [11] & !\u_echo_driver|data_r[10]~28 )) # (!\u_echo_driver|cnt [7] & ((!\u_echo_driver|data_r[10]~28 ) # (!\u_echo_driver|cnt [11]))))

	.dataa(\u_echo_driver|cnt [7]),
	.datab(\u_echo_driver|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[10]~28 ),
	.combout(\u_echo_driver|data_r[11]~29_combout ),
	.cout(\u_echo_driver|data_r[11]~30 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[11]~29 .lut_mask = 16'h9617;
defparam \u_echo_driver|data_r[11]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \u_echo_driver|data_r[12]~31 (
// Equation(s):
// \u_echo_driver|data_r[12]~31_combout  = ((\u_echo_driver|cnt [8] $ (\u_echo_driver|cnt [12] $ (!\u_echo_driver|data_r[11]~30 )))) # (GND)
// \u_echo_driver|data_r[12]~32  = CARRY((\u_echo_driver|cnt [8] & ((\u_echo_driver|cnt [12]) # (!\u_echo_driver|data_r[11]~30 ))) # (!\u_echo_driver|cnt [8] & (\u_echo_driver|cnt [12] & !\u_echo_driver|data_r[11]~30 )))

	.dataa(\u_echo_driver|cnt [8]),
	.datab(\u_echo_driver|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[11]~30 ),
	.combout(\u_echo_driver|data_r[12]~31_combout ),
	.cout(\u_echo_driver|data_r[12]~32 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[12]~31 .lut_mask = 16'h698E;
defparam \u_echo_driver|data_r[12]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \u_echo_driver|data_r[13]~33 (
// Equation(s):
// \u_echo_driver|data_r[13]~33_combout  = (\u_echo_driver|cnt [13] & ((\u_echo_driver|cnt [9] & (\u_echo_driver|data_r[12]~32  & VCC)) # (!\u_echo_driver|cnt [9] & (!\u_echo_driver|data_r[12]~32 )))) # (!\u_echo_driver|cnt [13] & ((\u_echo_driver|cnt [9] & 
// (!\u_echo_driver|data_r[12]~32 )) # (!\u_echo_driver|cnt [9] & ((\u_echo_driver|data_r[12]~32 ) # (GND)))))
// \u_echo_driver|data_r[13]~34  = CARRY((\u_echo_driver|cnt [13] & (!\u_echo_driver|cnt [9] & !\u_echo_driver|data_r[12]~32 )) # (!\u_echo_driver|cnt [13] & ((!\u_echo_driver|data_r[12]~32 ) # (!\u_echo_driver|cnt [9]))))

	.dataa(\u_echo_driver|cnt [13]),
	.datab(\u_echo_driver|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[12]~32 ),
	.combout(\u_echo_driver|data_r[13]~33_combout ),
	.cout(\u_echo_driver|data_r[13]~34 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[13]~33 .lut_mask = 16'h9617;
defparam \u_echo_driver|data_r[13]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \u_echo_driver|data_r[14]~35 (
// Equation(s):
// \u_echo_driver|data_r[14]~35_combout  = ((\u_echo_driver|cnt [14] $ (\u_echo_driver|cnt [10] $ (!\u_echo_driver|data_r[13]~34 )))) # (GND)
// \u_echo_driver|data_r[14]~36  = CARRY((\u_echo_driver|cnt [14] & ((\u_echo_driver|cnt [10]) # (!\u_echo_driver|data_r[13]~34 ))) # (!\u_echo_driver|cnt [14] & (\u_echo_driver|cnt [10] & !\u_echo_driver|data_r[13]~34 )))

	.dataa(\u_echo_driver|cnt [14]),
	.datab(\u_echo_driver|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[13]~34 ),
	.combout(\u_echo_driver|data_r[14]~35_combout ),
	.cout(\u_echo_driver|data_r[14]~36 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[14]~35 .lut_mask = 16'h698E;
defparam \u_echo_driver|data_r[14]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \u_echo_driver|data_r[15]~37 (
// Equation(s):
// \u_echo_driver|data_r[15]~37_combout  = (\u_echo_driver|cnt [15] & ((\u_echo_driver|cnt [11] & (\u_echo_driver|data_r[14]~36  & VCC)) # (!\u_echo_driver|cnt [11] & (!\u_echo_driver|data_r[14]~36 )))) # (!\u_echo_driver|cnt [15] & ((\u_echo_driver|cnt [11] 
// & (!\u_echo_driver|data_r[14]~36 )) # (!\u_echo_driver|cnt [11] & ((\u_echo_driver|data_r[14]~36 ) # (GND)))))
// \u_echo_driver|data_r[15]~38  = CARRY((\u_echo_driver|cnt [15] & (!\u_echo_driver|cnt [11] & !\u_echo_driver|data_r[14]~36 )) # (!\u_echo_driver|cnt [15] & ((!\u_echo_driver|data_r[14]~36 ) # (!\u_echo_driver|cnt [11]))))

	.dataa(\u_echo_driver|cnt [15]),
	.datab(\u_echo_driver|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[14]~36 ),
	.combout(\u_echo_driver|data_r[15]~37_combout ),
	.cout(\u_echo_driver|data_r[15]~38 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[15]~37 .lut_mask = 16'h9617;
defparam \u_echo_driver|data_r[15]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \u_echo_driver|data_r[16]~39 (
// Equation(s):
// \u_echo_driver|data_r[16]~39_combout  = (\u_echo_driver|cnt [12] & (\u_echo_driver|data_r[15]~38  $ (GND))) # (!\u_echo_driver|cnt [12] & (!\u_echo_driver|data_r[15]~38  & VCC))
// \u_echo_driver|data_r[16]~40  = CARRY((\u_echo_driver|cnt [12] & !\u_echo_driver|data_r[15]~38 ))

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[15]~38 ),
	.combout(\u_echo_driver|data_r[16]~39_combout ),
	.cout(\u_echo_driver|data_r[16]~40 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[16]~39 .lut_mask = 16'hC30C;
defparam \u_echo_driver|data_r[16]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \u_echo_driver|data_r[17]~41 (
// Equation(s):
// \u_echo_driver|data_r[17]~41_combout  = (\u_echo_driver|cnt [13] & (!\u_echo_driver|data_r[16]~40 )) # (!\u_echo_driver|cnt [13] & ((\u_echo_driver|data_r[16]~40 ) # (GND)))
// \u_echo_driver|data_r[17]~42  = CARRY((!\u_echo_driver|data_r[16]~40 ) # (!\u_echo_driver|cnt [13]))

	.dataa(\u_echo_driver|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_echo_driver|data_r[16]~40 ),
	.combout(\u_echo_driver|data_r[17]~41_combout ),
	.cout(\u_echo_driver|data_r[17]~42 ));
// synopsys translate_off
defparam \u_echo_driver|data_r[17]~41 .lut_mask = 16'h5A5F;
defparam \u_echo_driver|data_r[17]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \u_echo_driver|r1_echo (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\echo~input_o ),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|r1_echo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|r1_echo .is_wysiwyg = "true";
defparam \u_echo_driver|r1_echo .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \u_echo_driver|r2_echo (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_echo_driver|r1_echo~q ),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|r2_echo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|r2_echo .is_wysiwyg = "true";
defparam \u_echo_driver|r2_echo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \u_echo_driver|echo_neg (
// Equation(s):
// \u_echo_driver|echo_neg~combout  = (!\u_echo_driver|r1_echo~q  & \u_echo_driver|r2_echo~q )

	.dataa(gnd),
	.datab(\u_echo_driver|r1_echo~q ),
	.datac(\u_echo_driver|r2_echo~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_echo_driver|echo_neg~combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|echo_neg .lut_mask = 16'h3030;
defparam \u_echo_driver|echo_neg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \u_echo_driver|data_r[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[17]~41_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[17] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \u_echo_driver|data_r[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[16]~39_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[16] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \u_echo_driver|data_r[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[15]~37_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[15] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \u_echo_driver|data_r[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[14]~35_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[14] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \u_echo_driver|data_r[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[13]~33_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[13] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \u_echo_driver|data_r[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[12]~31_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[12] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \u_echo_driver|data_r[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[11]~29_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[11] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \u_echo_driver|data_r[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[10]~27_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[10] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \u_echo_driver|data_r[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[9]~25_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[9] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout  = \u_echo_driver|data_r [9] $ (VCC)
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~1  = CARRY(\u_echo_driver|data_r [9])

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0 .lut_mask = 16'h33CC;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout  = (\u_echo_driver|data_r [10] & (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~1  & VCC)) # (!\u_echo_driver|data_r [10] & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~1 ))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~3  = CARRY((!\u_echo_driver|data_r [10] & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~1 ))

	.dataa(\u_echo_driver|data_r [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~1 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2 .lut_mask = 16'hA505;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout  = (\u_echo_driver|data_r [11] & ((GND) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~3 ))) # (!\u_echo_driver|data_r [11] & 
// (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~3  $ (GND)))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~5  = CARRY((\u_echo_driver|data_r [11]) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~3 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~3 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4 .lut_mask = 16'h3CCF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout  = (\u_echo_driver|data_r [12] & (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~5  & VCC)) # (!\u_echo_driver|data_r [12] & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~5 ))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~7  = CARRY((!\u_echo_driver|data_r [12] & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~5 ))

	.dataa(\u_echo_driver|data_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~5 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6 .lut_mask = 16'hA505;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout  = (\u_echo_driver|data_r [13] & (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~7  $ (GND))) # (!\u_echo_driver|data_r [13] & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~7  & VCC))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~9  = CARRY((\u_echo_driver|data_r [13] & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~7 ))

	.dataa(\u_echo_driver|data_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~7 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8 .lut_mask = 16'hA50A;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10_combout  = (\u_echo_driver|data_r [14] & (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~9 )) # (!\u_echo_driver|data_r [14] & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~9 ) # (GND)))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~11  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~9 ) # (!\u_echo_driver|data_r [14]))

	.dataa(\u_echo_driver|data_r [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~9 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout  = (\u_echo_driver|data_r [15] & (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~11  $ (GND))) # (!\u_echo_driver|data_r [15] & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~11  & VCC))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~13  = CARRY((\u_echo_driver|data_r [15] & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~11 ))

	.dataa(\u_echo_driver|data_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~11 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12 .lut_mask = 16'hA50A;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14_combout  = (\u_echo_driver|data_r [16] & (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~13  & VCC)) # (!\u_echo_driver|data_r [16] & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~13 ))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~15  = CARRY((!\u_echo_driver|data_r [16] & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~13 ))

	.dataa(\u_echo_driver|data_r [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~13 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~15 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14 .lut_mask = 16'hA505;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16_combout  = (\u_echo_driver|data_r [17] & ((GND) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~15 ))) # (!\u_echo_driver|data_r [17] & 
// (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~15  $ (GND)))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~17  = CARRY((\u_echo_driver|data_r [17]) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~15 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~15 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~17 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16 .lut_mask = 16'h3CCF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \u_echo_driver|data_r[18]~43 (
// Equation(s):
// \u_echo_driver|data_r[18]~43_combout  = \u_echo_driver|cnt [14] $ (!\u_echo_driver|data_r[17]~42 )

	.dataa(gnd),
	.datab(\u_echo_driver|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_echo_driver|data_r[17]~42 ),
	.combout(\u_echo_driver|data_r[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|data_r[18]~43 .lut_mask = 16'hC3C3;
defparam \u_echo_driver|data_r[18]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \u_echo_driver|data_r[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[18]~43_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[18] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~18 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~18_combout  = (\u_echo_driver|data_r [18] & (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~17 )) # (!\u_echo_driver|data_r [18] & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~17 ) # (GND)))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~19  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~17 ) # (!\u_echo_driver|data_r [18]))

	.dataa(\u_echo_driver|data_r [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~17 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~18_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~19 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~18 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~21 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~21_cout  = CARRY(!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~19 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~19 ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~21_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~21 .lut_mask = 16'h000F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  = !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[14]~21_cout ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~142 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~142_combout  = (\u_echo_driver|data_r [18] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~142_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~142 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~143 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~143_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~18_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[13]~18_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~143_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~143 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_echo_driver|data_r [17])

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146_combout  = (\u_echo_driver|data_r [16] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [16]),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148_combout  = (\u_echo_driver|data_r [15] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [15]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150_combout  = (\u_echo_driver|data_r [14] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [14]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152_combout  = (\u_echo_driver|data_r [13] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [13]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_echo_driver|data_r [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datad(\u_echo_driver|data_r [12]),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_echo_driver|data_r [11])

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158_combout  = (\u_echo_driver|data_r [10] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(\u_echo_driver|data_r [10]),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160_combout  = (\u_echo_driver|data_r [9] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(\u_echo_driver|data_r [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \u_echo_driver|data_r[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[8]~23_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[8] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_echo_driver|data_r [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datad(\u_echo_driver|data_r [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163_combout  = (\u_echo_driver|data_r [8] & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [8]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout  = (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~1  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163_combout ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~162_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[213]~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~1  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~1  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~3  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~1 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~161_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[214]~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~1 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~3  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158_combout ))))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~3  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158_combout ) # (GND))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~5  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158_combout ) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~3 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~159_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[215]~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~3 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~5  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~5  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~7  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~5 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~157_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[216]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~5 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~7  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~7  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155_combout )))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~9  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~7  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~154_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[217]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~7 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152_combout  & (((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~9 
// )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~9 )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~9 ) # (GND)))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~11  = CARRY(((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153_combout )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~9 ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~152_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[218]~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~9 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~11  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151_combout ) 
// # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~11  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150_combout )))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~13  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~11  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~151_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[219]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~11 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~13  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149_combout 
// ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~13  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~15  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~13 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~149_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[220]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~13 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~15 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~15  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147_combout 
// ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146_combout ))))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~15  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147_combout ) 
// # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146_combout ) # (GND))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~17  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146_combout ) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~15 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~147_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[221]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~15 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~17 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~18 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145_combout  & (((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~17 
// )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~17 )) 
// # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~17 ) # (GND)))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~19  = CARRY(((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144_combout )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~17 ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~145_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[222]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~17 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~19 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~18 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~21 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~21_cout  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~142_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~143_combout 
// ) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~19 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~142_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[223]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~19 ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~21_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~21 .lut_mask = 16'h00EF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  = !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[14]~21_cout ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~229 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~229_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & ((\u_echo_driver|data_r [17]))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[12]~16_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_echo_driver|data_r [17]),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~229_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~229 .lut_mask = 16'hE020;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~164 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~164_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[13]~18_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~164_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~164 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & ((\u_echo_driver|data_r [16]))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~14_combout ),
	.datab(\u_echo_driver|data_r [16]),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166 .lut_mask = 16'h0C0C;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & ((\u_echo_driver|data_r [15]))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_echo_driver|data_r [15]),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231 .lut_mask = 16'hE020;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & (\u_echo_driver|data_r [14])) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10_combout )))))

	.dataa(\u_echo_driver|data_r [14]),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~10_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232 .lut_mask = 16'h88C0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167 .lut_mask = 16'h3030;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & ((\u_echo_driver|data_r [13]))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(\u_echo_driver|data_r [13]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233 .lut_mask = 16'hC088;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & (\u_echo_driver|data_r [12])) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout )))))

	.dataa(\u_echo_driver|data_r [12]),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234 .lut_mask = 16'hB800;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & (\u_echo_driver|data_r [11])) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout )))))

	.dataa(\u_echo_driver|data_r [11]),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235 .lut_mask = 16'hB080;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & (\u_echo_driver|data_r [10])) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout )))))

	.dataa(\u_echo_driver|data_r [10]),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236 .lut_mask = 16'h88C0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & (\u_echo_driver|data_r [9])) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout )))))

	.dataa(\u_echo_driver|data_r [9]),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237 .lut_mask = 16'hB800;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173_combout  = (\u_echo_driver|data_r [8] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [8]),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173 .lut_mask = 16'hC0C0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \u_echo_driver|data_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[7]~21_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[7] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & \u_echo_driver|data_r [7])

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(\u_echo_driver|data_r [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175 .lut_mask = 16'hC0C0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~176 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~176_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_echo_driver|data_r [7])

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_echo_driver|data_r [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~176_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~176 .lut_mask = 16'hC0C0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~177 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~177_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_echo_driver|data_r [7])

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_echo_driver|data_r [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~177_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~177 .lut_mask = 16'h3030;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~176_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~177_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~176_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[212]~177_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout  = (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~1  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178_combout ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~175_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[228]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~1  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~1  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~3  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~1 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~173_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[229]~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~1 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~3  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172_combout ))))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~3  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172_combout ) # (GND))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~5  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172_combout ) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~3 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~3 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~5  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~5  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~7  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~5 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~171_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~5 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~7  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~7  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170_combout )))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~9  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~7  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~170_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~7 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169_combout  & (((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~9 
// )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~9 )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~9 ) # (GND)))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~11  = CARRY(((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~9 ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~169_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~9 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~11  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout ) 
// # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~11  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168_combout )))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~13  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~11  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~11 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~13  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout 
// ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~13  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~15  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~13 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~13 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~15 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~15  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166_combout 
// ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout ))))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~15  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166_combout ) 
// # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout ) # (GND))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~17  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout ) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~15 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~166_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~15 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~17 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~18 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165_combout  & (((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~17 
// )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~17 )) 
// # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~17 ) # (GND)))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~19  = CARRY(((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~17 ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~165_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~17 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~19 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~18 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[14]~21 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[14]~21_cout  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~229_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~164_combout 
// ) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~19 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~229_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[238]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~19 ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[14]~21_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[14]~21 .lut_mask = 16'h00EF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[14]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  = !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[14]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[14]~21_cout ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  = \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  $ (GND)
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1  = CARRY(!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout )

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1 )) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & VCC))
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// !\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & VCC)) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3  $ (GND)))
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & 
// !\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout  = CARRY(!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  = \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  & !\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7 .lut_mask = 16'h0C0C;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~2 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~2_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~2 .lut_mask = 16'h5050;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~3 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~3_combout  = (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~3 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout  = (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~210 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~210_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout ) # 
// ((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[237]~230_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[12]~16_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~210_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~210 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~179 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~179_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[13]~18_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~179_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~179 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout ) # 
// ((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[236]~231_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[11]~14_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout ) # 
// ((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[235]~232_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[10]~12_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182 .lut_mask = 16'h3030;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout ) # 
// ((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[234]~233_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[9]~10_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout ) # 
// ((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[233]~234_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~8_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[232]~235_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~6_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~4_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[231]~236_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186 .lut_mask = 16'h0C0C;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~2_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[230]~237_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & (\u_echo_driver|data_r [8])) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout )))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datab(\u_echo_driver|data_r [8]),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~0_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238 .lut_mask = 16'hD800;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & (\u_echo_driver|data_r [7])) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24_combout )))))

	.dataa(\u_echo_driver|data_r [7]),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~24_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \u_echo_driver|data_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[6]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[6] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~191 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~191_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_echo_driver|data_r [6])

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_echo_driver|data_r [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~191_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~191 .lut_mask = 16'h3030;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~190 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~190_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout  & \u_echo_driver|data_r [6])

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.datac(\u_echo_driver|data_r [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~190_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~190 .lut_mask = 16'hC0C0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~191_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~190_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~191_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[211]~190_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & ((\u_echo_driver|data_r [6]))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240 .lut_mask = 16'hE200;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~192 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~192_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~26_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~192_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~192 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~189 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~189_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & \u_echo_driver|data_r [6])

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datac(\u_echo_driver|data_r [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~189_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~189 .lut_mask = 16'hC0C0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~192_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~189_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~192_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[227]~189_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~0 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout  = (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~1  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193_combout ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~2 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~1  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~1  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~3  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~1 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~1 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~4 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~3  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout ))))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~3  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout ) # (GND))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~5  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout ) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~3 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~187_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~3 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~6 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~5  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~5  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~7  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~5 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~186_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~5 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~6 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~8 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~7  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~7  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185_combout )))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~9  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~7  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~7 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~10 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184_combout  & (((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~9 
// )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~9 )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~9 ) # (GND)))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~11  = CARRY(((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~9 ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~184_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~9 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~12 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~11  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183_combout ) 
// # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~11  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout )))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~13  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~11  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183_combout ) # 
// (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~183_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~11 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~14 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~13  & (((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182_combout 
// ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~13  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout )))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~15  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~13 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~182_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~13 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~15 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~14 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~16 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~15  & ((((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout 
// ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181_combout ))))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~15  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout ) 
// # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181_combout ) # (GND))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~17  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181_combout ) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~15 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~15 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~17 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~16 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~18 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180_combout  & (((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~17 
// )))) # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~17 )) 
// # (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~17 ) # (GND)))))
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~19  = CARRY(((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout )) # 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~17 ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~180_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~17 ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout ),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~19 ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~18 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[14]~21 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[14]~21_cout  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~210_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~179_combout 
// ) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~19 )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~210_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[253]~179_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~19 ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[14]~21_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[14]~21 .lut_mask = 16'h00EF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[14]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  = !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[14]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[14]~21_cout ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout  = !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout  & !\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout  = (((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0_combout ) # (\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1_combout )))
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1  = CARRY((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0_combout ) # (\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1_combout ))

	.dataa(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0_combout ),
	.datab(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout ) # 
// (\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout )))) # (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (!\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout  & 
// (!\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout )))
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3  = CARRY((!\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout  & (!\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout  & 
// !\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout ),
	.datab(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & (((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout ) # 
// (\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout )))) # (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout ) # 
// (\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout )))))
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5  = CARRY((!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout ) # 
// (\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout ))))

	.dataa(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout ),
	.datab(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~2_combout  & (!\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~3_combout  & 
// !\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~2_combout ),
	.datab(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[88]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  = \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[92]~11 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[92]~11_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout ) # 
// ((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout )))) # (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (((\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~7_combout ),
	.datab(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[86]~6_combout ),
	.datad(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[92]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[92]~11 .lut_mask = 16'hFBC8;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[92]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \u_UART_driver|point_2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[92]~11_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|point_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|point_2[2] .is_wysiwyg = "true";
defparam \u_UART_driver|point_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[93]~9 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[93]~9_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout ) # 
// ((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout )))) # (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (((\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ))))

	.dataa(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~5_combout ),
	.datab(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[87]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[93]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[93]~9 .lut_mask = 16'hFCAC;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[93]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \u_UART_driver|point_2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[93]~9_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|point_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|point_2[3] .is_wysiwyg = "true";
defparam \u_UART_driver|point_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~194 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~194_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[13]~18_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~194_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~194 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~218 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~218_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout ) # 
// ((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[252]~211_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[12]~16_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~218_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~218 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~219 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~219_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[11]~14_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[251]~212_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~219_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~219 .lut_mask = 16'hCC08;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~195 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~195_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[12]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~195_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~195 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~196 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~196_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[11]~14_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~196_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~196 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~220 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~220_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[10]~12_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[250]~213_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~220_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~220 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~221 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~221_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[249]~214_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[9]~10_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~221_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~221 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~197 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~197_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[10]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~197_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~197 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~198 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~198_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[9]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~198_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~198 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~222 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~222_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~8_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[248]~215_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~222_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~222 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~223 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~223_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~6_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[247]~216_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~223_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~223 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~199 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~199_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~199_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~199 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~200 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~200_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~6_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~200_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~200 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~224 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~224_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~4_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[246]~217_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~224_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~224 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~225 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~225_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout ) # 
// ((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[245]~238_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~225_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~225 .lut_mask = 16'h8C88;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~201 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~201_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~4_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~201_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~201 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~226 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~226_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~0_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[244]~239_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~226_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~226 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~202 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~202_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~2_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~202_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~202 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~203 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~203_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~203_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~203 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~227 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~227_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~24_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[243]~240_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~227_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~227 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \u_echo_driver|data_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[5]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[5] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~206 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~206_combout  = (\u_echo_driver|data_r [5] & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~206_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~206 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~205 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~205_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_14_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~205_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~205 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~206_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~205_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~206_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[210]~205_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~207 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~207_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~207_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~207 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~204 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~204_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~204_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~204 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~207_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~204_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~207_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[226]~204_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~208 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~208_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~208_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~208 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & (\u_echo_driver|data_r [5])) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28_combout )))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[15]~22_combout ),
	.datab(\u_echo_driver|data_r [5]),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~28_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241 .lut_mask = 16'hD080;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~24 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~24_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~208_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~208_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~24 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~209 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~209_combout  = (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & 
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~24_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~209_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~209 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~228 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~228_combout  = (\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout  & ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241_combout ) # 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_17_result_int[15]~22_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~26_combout ),
	.datac(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_16_result_int[15]~22_combout ),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[242]~241_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~228_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~228 .lut_mask = 16'hAA08;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~1 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~1_cout  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~209_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~228_combout ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~209_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[258]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~1_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~1 .lut_mask = 16'h00EE;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~3 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~3_cout  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~203_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~227_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~1_cout )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~203_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[259]~227_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~1_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~3_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~3 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~5 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~5_cout  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~226_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~202_combout ) 
// # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~3_cout )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~226_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[260]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~3_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~5_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~5 .lut_mask = 16'h00EF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~7 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~7_cout  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~225_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~201_combout  & 
// !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~5_cout )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~225_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[261]~201_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~5_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~9 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~9_cout  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~7_cout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~200_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~224_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~200_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[262]~224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~7_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~9_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~9 .lut_mask = 16'h000E;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[9]~11 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[9]~11_cout  = CARRY(((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~223_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~199_combout 
// )) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~9_cout ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~223_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[263]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~9_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[9]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[9]~11 .lut_mask = 16'h001F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[9]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[10]~13 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[10]~13_cout  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[9]~11_cout  & 
// ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~198_combout ) # (\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~222_combout ))))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~198_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[264]~222_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[9]~11_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[10]~13_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[10]~13 .lut_mask = 16'h000E;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[10]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[11]~15 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[11]~15_cout  = CARRY((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~221_combout  & (!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~197_combout  
// & !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[10]~13_cout )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~221_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[265]~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[10]~13_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[11]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[11]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[11]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[12]~17 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[12]~17_cout  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~196_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~220_combout 
// ) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[11]~15_cout )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~196_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[266]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[11]~15_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[12]~17_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[12]~17 .lut_mask = 16'h00EF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[12]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[13]~19 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[13]~19_cout  = CARRY(((!\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~219_combout  & !\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~195_combout 
// )) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[12]~17_cout ))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~219_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[267]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[12]~17_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[13]~19_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[13]~19 .lut_mask = 16'h001F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[13]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[14]~21 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[14]~21_cout  = CARRY((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~194_combout ) # ((\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~218_combout 
// ) # (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[13]~19_cout )))

	.dataa(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~194_combout ),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|StageOut[268]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[13]~19_cout ),
	.combout(),
	.cout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[14]~21_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[14]~21 .lut_mask = 16'h00EF;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[14]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22 (
// Equation(s):
// \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout  = !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[14]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[14]~21_cout ),
	.combout(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout  = !\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[90]~10 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[90]~10_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (!\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout )) # (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout )))

	.dataa(gnd),
	.datab(\u_UART_driver|Div3|auto_generated|divider|divider|add_sub_18_result_int[15]~22_combout ),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[90]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[90]~10 .lut_mask = 16'h33F0;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[90]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \u_UART_driver|point_2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[90]~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|point_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|point_2[0] .is_wysiwyg = "true";
defparam \u_UART_driver|point_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[91]~8 (
// Equation(s):
// \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[91]~8_combout  = (\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0_combout ) # 
// ((\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1_combout )))) # (!\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (((\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~0_combout ),
	.datab(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[85]~1_combout ),
	.datac(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[91]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[91]~8 .lut_mask = 16'hEFE0;
defparam \u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[91]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \u_UART_driver|point_2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod4|auto_generated|divider|divider|StageOut[91]~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|point_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|point_2[1] .is_wysiwyg = "true";
defparam \u_UART_driver|point_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneive_lcell_comb \u_seg_driver|hex_data~0 (
// Equation(s):
// \u_seg_driver|hex_data~0_combout  = (\u_UART_driver|point_2 [2] & (!\u_UART_driver|point_2 [3] & (\u_UART_driver|point_2 [0] $ (\u_UART_driver|point_2 [1]))))

	.dataa(\u_UART_driver|point_2 [2]),
	.datab(\u_UART_driver|point_2 [3]),
	.datac(\u_UART_driver|point_2 [0]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~0 .lut_mask = 16'h0220;
defparam \u_seg_driver|hex_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \u_seg_driver|Selector6~0 (
// Equation(s):
// \u_seg_driver|Selector6~0_combout  = (((!\u_seg_driver|Selector0~0_combout ) # (!\u_seg_driver|sel [5])) # (!\u_seg_driver|Selector7~2_combout )) # (!\u_seg_driver|hex_data~0_combout )

	.dataa(\u_seg_driver|hex_data~0_combout ),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|sel [5]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector6~0 .lut_mask = 16'h7FFF;
defparam \u_seg_driver|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = \u_echo_driver|data_r [14] $ (VCC)
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY(\u_echo_driver|data_r [14])

	.dataa(\u_echo_driver|data_r [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\u_echo_driver|data_r [15] & (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & VCC)) # (!\u_echo_driver|data_r [15] & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\u_echo_driver|data_r [15] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hC303;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\u_echo_driver|data_r [16] & ((GND) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ))) # (!\u_echo_driver|data_r [16] & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  $ (GND)))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\u_echo_driver|data_r [16]) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ))

	.dataa(\u_echo_driver|data_r [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\u_echo_driver|data_r [17] & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # (!\u_echo_driver|data_r [17] & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (!\u_echo_driver|data_r [17]))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\u_echo_driver|data_r [18] & (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  $ (GND))) # (!\u_echo_driver|data_r [18] & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & VCC))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((\u_echo_driver|data_r [18] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY(!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h000F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~183 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~183_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~183_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~183 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~182 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~182_combout  = (\u_echo_driver|data_r [18] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~182_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~182 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184_combout  = (\u_echo_driver|data_r [17] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [17]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186_combout  = (\u_echo_driver|data_r [16] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [16]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188_combout  = (\u_echo_driver|data_r [15] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [15]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout 
// )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190_combout  = (\u_echo_driver|data_r [14] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [14]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192_combout  = (\u_echo_driver|data_r [13] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [13]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193_combout  = (\u_echo_driver|data_r [13] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\u_echo_driver|data_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~192_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[57]~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~191_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[58]~190_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~189_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[59]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )))) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~187_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[60]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~185_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[61]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~183_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~182_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~183_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[62]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\u_echo_driver|data_r [15]))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datab(\u_echo_driver|data_r [15]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322 .lut_mask = 16'hC0A0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~194 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~194_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~194_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~194 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~320 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~320_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\u_echo_driver|data_r [17]))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datab(\u_echo_driver|data_r [17]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~320_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~320 .lut_mask = 16'hC0A0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\u_echo_driver|data_r [16]))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datab(\u_echo_driver|data_r [16]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321 .lut_mask = 16'hC0A0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\u_echo_driver|data_r [14]))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\u_echo_driver|data_r [14]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323 .lut_mask = 16'hE200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198_combout  = (\u_echo_driver|data_r [13] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\u_echo_driver|data_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~202 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~202_combout  = (\u_echo_driver|data_r [12] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [12]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~202_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~202 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~201 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~201_combout  = (\u_echo_driver|data_r [12] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [12]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~201_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~201 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~202_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~201_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~202_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[56]~201_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \u_echo_driver|data_r [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_echo_driver|data_r [12]),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~203_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[65]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~198_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[66]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 )))) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~196_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~195_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~194_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~320_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~194_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[70]~320_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[68]~322_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286 .lut_mask = 16'hF400;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~204 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~204_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~204_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~204 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~285 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~285_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[69]~321_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~285_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~285 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[67]~323_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & (\u_echo_driver|data_r [13])) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout )))))

	.dataa(\u_echo_driver|data_r [13]),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & (\u_echo_driver|data_r [12])) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout )))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\u_echo_driver|data_r [12]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325 .lut_mask = 16'hD800;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~211 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~211_combout  = (\u_echo_driver|data_r [11] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~211_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~211 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~210 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~210_combout  = (\u_echo_driver|data_r [11] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~210_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~210 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~211_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~210_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~211_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[64]~210_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209_combout  = (\u_echo_driver|data_r [11] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~212_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[73]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~208_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~207_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5 )))) 
// # (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~206_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~205_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~204_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~285_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~204_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[78]~285_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~288 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~288_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[77]~286_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~288_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~288 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~213 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~213_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~213_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~213 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[76]~287_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[75]~324_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[74]~325_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291 .lut_mask = 16'hC0E0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\u_echo_driver|data_r [11]))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout ),
	.datab(\u_echo_driver|data_r [11]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326 .lut_mask = 16'hC0A0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~220 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~220_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~220_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~220 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~219 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~219_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~219_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~219 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~220_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~219_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~220_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[72]~219_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218_combout  = (\u_echo_driver|data_r [10] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [10]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~221_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[81]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~217_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5 )))) 
// # (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~214_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~288_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~213_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~288_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[86]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[84]~290_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293 .lut_mask = 16'hF400;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[83]~291_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[82]~326_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & (\u_echo_driver|data_r [10])) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout )))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datab(\u_echo_driver|data_r [10]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327 .lut_mask = 16'hD080;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~229 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~229_combout  = (\u_echo_driver|data_r [9] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [9]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~229_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~229 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~228 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~228_combout  = (\u_echo_driver|data_r [9] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [9]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~228_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~228 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~229_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~228_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~229_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[80]~228_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227_combout  = (\u_echo_driver|data_r [9] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [9]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~230_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[89]~227_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~226_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~225_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5 )))) 
// # (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~224_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~223_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~292 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~292_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[85]~289_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~292_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~292 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~222 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~222_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~222_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~222 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~292_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~222_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~292_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[94]~222_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~231 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~231_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~231_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~231 .lut_mask = 16'h0C0C;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~296 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~296_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[93]~293_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~296_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~296 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[92]~294_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[91]~295_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[90]~327_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\u_echo_driver|data_r [9]))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout ),
	.datac(\u_echo_driver|data_r [9]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328 .lut_mask = 16'hE400;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~238 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~238_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & \u_echo_driver|data_r [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\u_echo_driver|data_r [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~238_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~238 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~237 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~237_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & \u_echo_driver|data_r [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\u_echo_driver|data_r [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~237_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~237 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~238_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~237_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~238_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[88]~237_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & \u_echo_driver|data_r [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datad(\u_echo_driver|data_r [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~239_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[97]~236_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~235_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~234_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5 
// )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~233_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~232_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~231_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~296_combout  
// & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~231_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[102]~296_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  $ (GND)
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY(!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1  
// & VCC))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 
// ))

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & VCC)) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3  $ (GND)))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY(!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~96 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~96_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~96 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~97 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~97_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~97 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~103_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[50]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[51]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98_combout )))))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~99_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[52]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~96_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~97_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~96_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[53]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~155 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~155_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout )))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~155_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~155 .lut_mask = 16'h7400;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~104 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~104_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~104_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~104 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156 .lut_mask = 16'h2E00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout )))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157 .lut_mask = 16'h7400;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N22
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~108_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[55]~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N24
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N26
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105_combout )))))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N28
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~155_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~104_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~155_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[58]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N30
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N10
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~109 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~109_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout 
// )

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~109_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~109 .lut_mask = 16'h5050;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N18
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~143 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~143_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout ) # 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[57]~156_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~143_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~143 .lut_mask = 16'hA0E0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N12
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N16
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout ) # 
// ((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[56]~157_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144 .lut_mask = 16'hB0A0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N4
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout )))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158 .lut_mask = 16'h7200;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N14
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N0
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~113_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[60]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N2
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout )))))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~110_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~109_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~143_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~109_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[63]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N8
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & 
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~118_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[65]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~114 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~114_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~114_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~114 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~145 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~145_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout ) # 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[62]~144_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~145_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~145 .lut_mask = 16'hF200;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout ) # 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[61]~158_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146 .lut_mask = 16'hA0A8;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout )) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout )))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159 .lut_mask = 16'h7400;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout )))))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~115_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~114_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~145_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~114_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[68]~145_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~147 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout ) # 
// ((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[67]~146_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~147 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~119 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~119_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~119_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~119 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout ) # 
// ((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[66]~159_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout )) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160 .lut_mask = 16'h7200;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~300 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~300_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[101]~297_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~300_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~300 .lut_mask = 16'hF400;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~240 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~240_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~240_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~240 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[100]~298_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[99]~299_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[98]~328_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303 .lut_mask = 16'hF040;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & ((\u_echo_driver|data_r [8]))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout  & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout ),
	.datab(\u_echo_driver|data_r [8]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245_combout  = (\u_echo_driver|data_r [7] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [7]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~246 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~246_combout  = (\u_echo_driver|data_r [7] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [7]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~246_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~246 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~247 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~247_combout  = (\u_echo_driver|data_r [7] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [7]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~247_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~247 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~246_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~247_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~246_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[96]~247_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~245_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[105]~248_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~244_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~243_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5 
// )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~241_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~300_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~240_combout  
// & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~300_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[110]~240_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~122_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[70]~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout )))))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~120_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~119_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~147_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[73]~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout ) # 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[71]~160_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150 .lut_mask = 16'hF020;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161 .lut_mask = 16'h7400;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~304 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~304_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[109]~301_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~304_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~304 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~249 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~249_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~249_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~249 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[108]~302_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305 .lut_mask = 16'hF400;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[107]~303_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[106]~329_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & ((\u_echo_driver|data_r [7]))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout  & 
// (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout ),
	.datab(\u_echo_driver|data_r [7]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254_combout  = (\u_echo_driver|data_r [6] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~255 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~255_combout  = (\u_echo_driver|data_r [6] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~255_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~255 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~256 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~256_combout  = (\u_echo_driver|data_r [6] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~256_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~256 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~255_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~256_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~255_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[104]~256_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~254_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[113]~257_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~253_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~252_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5 
// )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~251_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~250_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~304_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~249_combout  
// & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~304_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[118]~249_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & 
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  = (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1  = CARRY((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~128_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[75]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~126_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125_combout )))))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~149 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~149_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout ) # 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[72]~148_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~149_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~149 .lut_mask = 16'hF200;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~124 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~124_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~124_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~124 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~149_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~124_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~149_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[78]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~129 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~129_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~129_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~129 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~151 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~151_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout ) # 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[77]~150_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~151_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~151 .lut_mask = 16'hF200;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout ) # 
// ((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[76]~161_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152 .lut_mask = 16'hF400;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ))) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162 .lut_mask = 16'h3A00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~308 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~308_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[117]~305_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~308_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~308 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~258 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~258_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~258_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~258 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[116]~306_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[115]~307_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[114]~330_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & (\u_echo_driver|data_r [6])) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout )))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.datab(\u_echo_driver|data_r [6]),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331 .lut_mask = 16'hD800;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~265 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~265_combout  = (\u_echo_driver|data_r [5] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~265_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~265 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~264 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~264_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~264_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~264 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~265_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~264_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~265_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[112]~264_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~266_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[121]~263_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~262_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~261_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5 
// )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~260_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~259_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~308_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~258_combout  
// & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~308_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[126]~258_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & 
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  = (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1  = CARRY((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~133_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[80]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~131_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout )))))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~130_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~129_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~151_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~129_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[83]~151_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout  = (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout ) # 
// ((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[81]~162_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout )) # 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout )))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163 .lut_mask = 16'h50C0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~312 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~312_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[125]~309_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~312_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~312 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~267 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~267_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~267_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~267 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[124]~310_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[123]~311_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout ) # 
// ((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[122]~331_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & (\u_echo_driver|data_r [5])) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout )))))

	.dataa(\u_echo_driver|data_r [5]),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \u_echo_driver|data_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[4]~15_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[4] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~273 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~273_combout  = (\u_echo_driver|data_r [4] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [4]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~273_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~273 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~274 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~274_combout  = (\u_echo_driver|data_r [4] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [4]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~274_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~274 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~273_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~274_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~273_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[120]~274_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272_combout  = (\u_echo_driver|data_r [4] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [4]),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout  = (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~1  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~275_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[129]~272_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~1  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~1  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271_combout )))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~3  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~1 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~1 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~3  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout ))))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~3  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout ) # (GND))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~5  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout ) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~3 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~270_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~3 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269_combout  & (((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~5 
// )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~5 )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~5 ) # (GND)))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~7  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout )) # 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~5 ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~269_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~5 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~7  & (((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268_combout )))) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~7  & ((((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268_combout )))))
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~9  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~7  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout ) # 
// (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~268_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~7 ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout ),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~312_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~267_combout  
// & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~9 )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~312_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[134]~267_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~9 ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout  & 
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout  = (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1  = CARRY((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135_combout ) # (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout  & 
// (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout )))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout )))))
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~136 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~136_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  & !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~136_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~136 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~153 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout ) # 
// ((!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[82]~152_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~153 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~136_combout  & (!\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout  & 
// !\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~136_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[88]~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  = \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[93]~140 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[93]~140_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~154_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[87]~137_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[93]~140_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[93]~140 .lut_mask = 16'hFCAA;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[93]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \u_UART_driver|cm_unit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[93]~140_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_unit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_unit[3] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_unit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[92]~142 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[92]~142_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout ) # 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~138_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[86]~163_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[92]~142_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[92]~142 .lut_mask = 16'hEEF0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[92]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \u_UART_driver|cm_unit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[92]~142_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_unit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_unit[2] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_unit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[91]~139 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[91]~139_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & (((\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135_combout ) # 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134_combout )))) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ))

	.dataa(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~135_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[85]~134_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[91]~139_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[91]~139 .lut_mask = 16'hFCAA;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[91]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \u_UART_driver|cm_unit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[91]~139_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_unit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_unit[1] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_unit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~316 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~316_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[133]~313_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~316_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~316 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~276 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~276_combout  = (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout  & 
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~276_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~276 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~277 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~277_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~277_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~277 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~317 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~317_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[132]~314_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~317_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~317 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~278 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~278_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~278_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~278 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~318 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~318_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[131]~315_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~318_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~318 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~319 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~319_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout  & ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout ) # 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[130]~332_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~319_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~319 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~279 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~279_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout )

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~279_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~279 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~333 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~333_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & (\u_echo_driver|data_r [4])) # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout )))))

	.dataa(\u_echo_driver|data_r [4]),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout ),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~333_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~333 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~280 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~280_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~280_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~280 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \u_echo_driver|data_r[3]~feeder (
// Equation(s):
// \u_echo_driver|data_r[3]~feeder_combout  = \u_echo_driver|cnt [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_echo_driver|data_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|data_r[3]~feeder .lut_mask = 16'hF0F0;
defparam \u_echo_driver|data_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \u_echo_driver|data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[3] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~281 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~281_combout  = (\u_echo_driver|data_r [3] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~281_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~281 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~283 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~283_combout  = (\u_echo_driver|data_r [3] & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~283_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~283 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~282 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~282_combout  = (\u_echo_driver|data_r [3] & \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~282_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~282 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~283_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~282_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~283_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[128]~282_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~284 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~284_combout  = (\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout ),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~284_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~284 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~1 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~1_cout  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~281_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~284_combout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~281_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[137]~284_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~1_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~3 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~3_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~333_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~280_combout  & 
// !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~1_cout )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~333_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[138]~280_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~1_cout ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~3_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~3 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~5 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~5_cout  = CARRY((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~319_combout ) # ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~279_combout ) 
// # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~3_cout )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~319_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[139]~279_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~3_cout ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~5_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~7 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~7_cout  = CARRY(((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~278_combout  & !\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~318_combout )) 
// # (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~5_cout ))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~278_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[140]~318_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~5_cout ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~7 .lut_mask = 16'h001F;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~9 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~9_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~7_cout  & 
// ((\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~277_combout ) # (\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~317_combout ))))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~277_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[141]~317_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~7_cout ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~9_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~9 .lut_mask = 16'h000E;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout  = CARRY((!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~316_combout  & (!\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~276_combout  
// & !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~9_cout )))

	.dataa(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~316_combout ),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|StageOut[142]~276_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~9_cout ),
	.combout(),
	.cout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12 (
// Equation(s):
// \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout  = \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout ),
	.combout(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout  = !\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[90]~141 (
// Equation(s):
// \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[90]~141_combout  = (\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (!\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout )) # (!\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout )))

	.dataa(gnd),
	.datab(\u_UART_driver|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout ),
	.datac(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[90]~141_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[90]~141 .lut_mask = 16'h33F0;
defparam \u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[90]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \u_UART_driver|cm_unit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod2|auto_generated|divider|divider|StageOut[90]~141_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_unit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_unit[0] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_unit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \u_seg_driver|hex_data~3 (
// Equation(s):
// \u_seg_driver|hex_data~3_combout  = (!\u_UART_driver|cm_unit [3] & (\u_UART_driver|cm_unit [2] & (\u_UART_driver|cm_unit [1] $ (\u_UART_driver|cm_unit [0]))))

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(\u_UART_driver|cm_unit [2]),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(\u_UART_driver|cm_unit [0]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~3 .lut_mask = 16'h0440;
defparam \u_seg_driver|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \u_seg_driver|Selector6~1 (
// Equation(s):
// \u_seg_driver|Selector6~1_combout  = (\u_seg_driver|Selector0~0_combout  & ((\u_seg_driver|sel [3] & ((!\u_seg_driver|sel [2]))) # (!\u_seg_driver|sel [3] & (\u_seg_driver|hex_data~3_combout ))))

	.dataa(\u_seg_driver|Selector0~0_combout ),
	.datab(\u_seg_driver|hex_data~3_combout ),
	.datac(\u_seg_driver|sel [3]),
	.datad(\u_seg_driver|sel [2]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector6~1 .lut_mask = 16'h08A8;
defparam \u_seg_driver|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \u_seg_driver|Selector7~3 (
// Equation(s):
// \u_seg_driver|Selector7~3_combout  = (\u_seg_driver|sel [3] & (((!\u_seg_driver|sel [4])))) # (!\u_seg_driver|sel [3] & ((\u_seg_driver|sel [2] & (!\u_seg_driver|sel [4])) # (!\u_seg_driver|sel [2] & (\u_seg_driver|sel [4] & 
// \u_seg_driver|Selector0~0_combout ))))

	.dataa(\u_seg_driver|sel [3]),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_seg_driver|sel [4]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~3 .lut_mask = 16'h1E0E;
defparam \u_seg_driver|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout  = \u_echo_driver|data_r [12] $ (VCC)
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~1  = CARRY(\u_echo_driver|data_r [12])

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0 .lut_mask = 16'h33CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout  = (\u_echo_driver|data_r [13] & (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~1  & VCC)) # (!\u_echo_driver|data_r [13] & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~1 ))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~3  = CARRY((!\u_echo_driver|data_r [13] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~1 ))

	.dataa(\u_echo_driver|data_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~1 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2 .lut_mask = 16'hA505;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout  = (\u_echo_driver|data_r [14] & (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~3  $ (GND))) # (!\u_echo_driver|data_r [14] & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~3  & VCC))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~5  = CARRY((\u_echo_driver|data_r [14] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~3 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~3 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout  = (\u_echo_driver|data_r [15] & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~5 )) # (!\u_echo_driver|data_r [15] & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ) # (GND)))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~7  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ) # (!\u_echo_driver|data_r [15]))

	.dataa(\u_echo_driver|data_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout  = (\u_echo_driver|data_r [16] & (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~7  $ (GND))) # (!\u_echo_driver|data_r [16] & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~7  & VCC))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~9  = CARRY((\u_echo_driver|data_r [16] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~7 ))

	.dataa(\u_echo_driver|data_r [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~7 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8 .lut_mask = 16'hA50A;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout  = (\u_echo_driver|data_r [17] & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~9 )) # (!\u_echo_driver|data_r [17] & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ) # (GND)))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~11  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ) # (!\u_echo_driver|data_r [17]))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10 .lut_mask = 16'h3C3F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout  = (\u_echo_driver|data_r [18] & (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~11  $ (GND))) # (!\u_echo_driver|data_r [18] & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~11  & VCC))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~13  = CARRY((\u_echo_driver|data_r [18] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~11 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~11 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout  = CARRY(!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~13 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~13 ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15 .lut_mask = 16'h000F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194_combout  = (\u_echo_driver|data_r [17] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196_combout  = (\u_echo_driver|data_r [16] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [16]),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \u_echo_driver|data_r [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [15]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200_combout  = (\u_echo_driver|data_r [14] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [14]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \u_echo_driver|data_r [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [13]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205 .lut_mask = 16'h0C0C;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \u_echo_driver|data_r [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [12]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207_combout  = (\u_echo_driver|data_r [11] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206_combout  = (\u_echo_driver|data_r [11] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout  = (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~1  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206_combout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~207_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[112]~206_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~1  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~1  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205_combout  & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~3  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~1 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~205_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[113]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~1 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~3  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~3  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~5  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~3  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~203_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[114]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~3 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~5 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~5 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~5 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~7  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~5 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~201_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[115]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~5 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~7  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~7  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~9  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~7  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~198_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[116]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~7 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~9 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~9 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~9 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~11  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~9 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~197_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[117]~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~9 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~11  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194_combout ) 
// # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~11  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~13  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~11  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~194_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[118]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~11 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~193 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~193_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~193_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~193 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~192 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~192_combout  = (\u_echo_driver|data_r [18] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~192_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~192 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~193_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~192_combout  
// & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~13 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~193_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[119]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~13 ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~208 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~208_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~208_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~208 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~332 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~332_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\u_echo_driver|data_r [17]))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout ),
	.datab(\u_echo_driver|data_r [17]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~332_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~332 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\u_echo_driver|data_r [16]))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout ),
	.datab(\u_echo_driver|data_r [16]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & (\u_echo_driver|data_r [15])) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout )))))

	.dataa(\u_echo_driver|data_r [15]),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334 .lut_mask = 16'hA0C0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\u_echo_driver|data_r [14]))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout ),
	.datab(\u_echo_driver|data_r [14]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\u_echo_driver|data_r [13]))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [13]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336 .lut_mask = 16'hE040;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & (\u_echo_driver|data_r [12])) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout )))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datab(\u_echo_driver|data_r [12]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337 .lut_mask = 16'hD080;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214_combout  = (\u_echo_driver|data_r [11] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [11]),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~218 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~218_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~218_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~218 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~217 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~217_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~217_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~217 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~218_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~217_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~218_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[111]~217_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout  = (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~1  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216_combout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~219_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[123]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~1  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~1  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214_combout  & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~3  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~1 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~214_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[124]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~1 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~3  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~3  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~5  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~3  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~213_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~3 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~5 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~5 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~5 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~7  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~5 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~212_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~5 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~7  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~7  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~9  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~7  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~211_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~7 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~9 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~9 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~9 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~11  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~9 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~210_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~9 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~11  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout ) 
// # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~11  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~13  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~11  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~11 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~208_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~332_combout  
// & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~13 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~208_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[130]~332_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~13 ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  $ (GND)
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY(!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & VCC))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & VCC)) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3  $ (GND)))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY(!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & 
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64 .lut_mask = 16'h5500;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~292 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~292_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[129]~333_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~292_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~292 .lut_mask = 16'h8C88;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~220 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~220_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~220_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~220 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[128]~334_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[127]~335_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294 .lut_mask = 16'hB0A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[126]~336_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295 .lut_mask = 16'hD0C0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[125]~337_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296 .lut_mask = 16'hD0C0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & ((\u_echo_driver|data_r [11]))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout ),
	.datab(\u_echo_driver|data_r [11]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338 .lut_mask = 16'hC0A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & (\u_echo_driver|data_r [10])) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout )))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datab(\u_echo_driver|data_r [10]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339 .lut_mask = 16'hD080;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~229 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~229_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \u_echo_driver|data_r [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [9]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~229_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~229 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~228 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~228_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \u_echo_driver|data_r [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [9]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~228_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~228 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~229_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~228_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~229_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[110]~228_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & (\u_echo_driver|data_r [9])) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout )))))

	.dataa(\u_echo_driver|data_r [9]),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340 .lut_mask = 16'hB080;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~227 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~227_combout  = (\u_echo_driver|data_r [9] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )

	.dataa(\u_echo_driver|data_r [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~227_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~227 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~230 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~230_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~230_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~230 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~227_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~230_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~227_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[122]~230_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout  = (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~1  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231_combout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~1  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~1  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226_combout  & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~3  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~1 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~226_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~1 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~3  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~3  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~5  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~3  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~225_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~3 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~5 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~5 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~5 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~7  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~5 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~5 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~7  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~7  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~9  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~7  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~223_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~7 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~9 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~9 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~9 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~11  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~9 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~222_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~9 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~11  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221_combout ) 
// # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~11  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~13  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~11  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~221_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~11 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~292_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~220_combout  
// & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~13 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~292_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[141]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~13 ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout  = !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67_combout  = (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67_combout ))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~66_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[65]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64_combout  & 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~64_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[66]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~61 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~61_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~61 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~60 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~60 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63_combout )))))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~62_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[67]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~61_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~61_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[68]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
//  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99 .lut_mask = 16'h2A20;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~68 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~68_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~68 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~98 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~98_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
//  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout )))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~98_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~98 .lut_mask = 16'h5C00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69_combout  = (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout 
// )

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69 .lut_mask = 16'h5500;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )) # 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout )))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~10_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100 .lut_mask = 16'h5C00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~297 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~297_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[140]~293_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~297_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~297 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~232 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~232_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~232_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~232 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[139]~294_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[138]~295_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[137]~296_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[136]~338_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301 .lut_mask = 16'hA2A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[135]~339_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[134]~340_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303 .lut_mask = 16'hF040;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~240 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~240_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & \u_echo_driver|data_r [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~240_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~240 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~241 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~241_combout  = (\u_echo_driver|data_r [8] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [8]),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~241_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~241 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~240_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~241_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~240_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[121]~241_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & (\u_echo_driver|data_r [8])) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout )))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datab(\u_echo_driver|data_r [8]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341 .lut_mask = 16'hD080;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~242 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~242_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~242_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~242 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~239 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~239_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout  & \u_echo_driver|data_r [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.datad(\u_echo_driver|data_r [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~239_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~239 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~242_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~239_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~242_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[133]~239_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout  = (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~1  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243_combout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~243_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~1  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~1  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238_combout  & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~3  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~1 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~238_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~1 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~3  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~3  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~5  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~3  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~237_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~3 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~5 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~5 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~5 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~7  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~5 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~236_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~5 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~7  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~7  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~9  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~7  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~235_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~7 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~9 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~9 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~9 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~11  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~9 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~234_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~9 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~11  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout ) 
// # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~11  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~13  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~11  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~233_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~11 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~297_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~232_combout  
// & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~13 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~297_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[152]~232_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~13 ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout  = !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72_combout  = (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout 
// )

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72 .lut_mask = 16'h5050;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71_combout ))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~72_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[70]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout  & 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout )))))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~69_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~68_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~98_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~68_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[73]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~92 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~92_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout ) # 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[72]~99_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~92 .lut_mask = 16'hC0E0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~73 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~73_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~73 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout ) # 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[71]~100_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93 .lut_mask = 16'hC0C8;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )) # 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout )))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_14_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101 .lut_mask = 16'h7200;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~244 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~244_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~244_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~244 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~304 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~304_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[151]~298_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~304_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~304 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[150]~299_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[149]~300_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306 .lut_mask = 16'hF400;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247 .lut_mask = 16'h3300;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[148]~301_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307 .lut_mask = 16'hCC08;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[147]~302_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[146]~303_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[145]~341_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~252 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~252_combout  = (\u_echo_driver|data_r [7] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [7]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~252_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~252 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~253 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~253_combout  = (\u_echo_driver|data_r [7] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [7]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~253_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~253 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~252_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~253_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~252_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[132]~253_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & (\u_echo_driver|data_r [7])) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout )))))

	.dataa(\u_echo_driver|data_r [7]),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342 .lut_mask = 16'hB080;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~254 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~254_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~254_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~254 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~251 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~251_combout  = (\u_echo_driver|data_r [7] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(\u_echo_driver|data_r [7]),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~251_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~251 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~254_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~251_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~254_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[144]~251_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout  = (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255_combout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~255_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250_combout  & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~250_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~249_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~248_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~247_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~246_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245_combout ) 
// # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~245_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~244_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~304_combout  
// & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~244_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[163]~304_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13 ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout  = !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77_combout  = (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  = (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1  = CARRY((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77_combout ))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~76_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[75]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout  & 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout )))))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~74_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~92_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~73_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~92_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[78]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  = \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80_combout  = (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ))) # 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102 .lut_mask = 16'h20A8;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~311 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~311_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[162]~305_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~311_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~311 .lut_mask = 16'hC0E0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~256 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~256_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~256_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~256 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[161]~306_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[160]~307_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[159]~308_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314 .lut_mask = 16'hAA20;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[158]~309_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315 .lut_mask = 16'hB0A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[157]~310_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316 .lut_mask = 16'hC0E0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262 .lut_mask = 16'h0C0C;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[156]~342_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317 .lut_mask = 16'hAA08;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~265 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~265_combout  = (\u_echo_driver|data_r [6] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~265_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~265 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~264 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~264_combout  = (\u_echo_driver|data_r [6] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~264_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~264 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~265_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~264_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~265_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[143]~264_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~266 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~266_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~266_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~266 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~263 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~263_combout  = (\u_echo_driver|data_r [6] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~263_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~263 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~266_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~263_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~266_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[155]~263_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & (\u_echo_driver|data_r [6])) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout )))))

	.dataa(\u_echo_driver|data_r [6]),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~20_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343 .lut_mask = 16'hA0C0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout  = (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343_combout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~267_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262_combout  & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~262_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~261_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~260_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~259_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~258_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257_combout ) 
// # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~257_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~311_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~256_combout  
// & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~311_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[174]~256_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13 ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout  = !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82_combout  = (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  = (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1  = CARRY((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81_combout ))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~82_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[80]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80_combout  & 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~80_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~78 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~78_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~78 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~94 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~94_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout ) # 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[77]~93_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~94 .lut_mask = 16'h88A8;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout ) # 
// ((!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[76]~101_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout )))))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~79_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~78_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~94_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~78_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[83]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  = \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout ) # 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[81]~102_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ))) # 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103 .lut_mask = 16'h08A8;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~268 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~268_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~268_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~268 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~318 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~318_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[173]~312_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~318_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~318 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[172]~313_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[171]~314_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320 .lut_mask = 16'hCC40;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[170]~315_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321 .lut_mask = 16'hF400;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[169]~316_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322 .lut_mask = 16'h8C88;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[168]~317_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[167]~343_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~277 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~277_combout  = (\u_echo_driver|data_r [5] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [5]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~277_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~277 .lut_mask = 16'h0C0C;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~276 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~276_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [5]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~276_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~276 .lut_mask = 16'hC0C0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~277_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~276_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~277_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[154]~276_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & ((\u_echo_driver|data_r [5]))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ),
	.datab(\u_echo_driver|data_r [5]),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~278 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~278_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~278_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~278 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~275 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~275_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout )

	.dataa(\u_echo_driver|data_r [5]),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~275_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~275 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~278_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~275_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~278_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[166]~275_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout  = (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279_combout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~279_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274_combout  & 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout )))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~274_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~273_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~272_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout  & (((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9 
// )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9 )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9 ) # (GND)))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270_combout )) # 
// (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9 ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~270_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10 .lut_mask = 16'h1E1F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11  & (((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269_combout ) 
// # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout )))) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11  & ((((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout )))))
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269_combout ) # 
// (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~269_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11 ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout ),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13 ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~268_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~318_combout  
// & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13 )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~268_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[185]~318_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13 ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout  = !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84_combout  = (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout  = (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1  = CARRY((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84_combout ) # (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83_combout ))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout  & 
// (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout )))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & (((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout )))))
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout ) # 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~96 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~96_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout ) # 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[82]~95_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~96 .lut_mask = 16'hF200;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~85 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~85_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  & !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~85 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~96_combout  & (!\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~85_combout  & 
// !\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~96_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[88]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  = \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[93]~89 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[93]~89_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout ) # 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~86_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[87]~97_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[93]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[93]~89 .lut_mask = 16'hFCAC;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[93]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \u_UART_driver|point_1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[93]~89_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|point_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|point_1[3] .is_wysiwyg = "true";
defparam \u_UART_driver|point_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[91]~88 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[91]~88_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84_combout ) # 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~84_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[85]~83_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[91]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[91]~88 .lut_mask = 16'hEFE0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[91]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \u_UART_driver|point_1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[91]~88_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|point_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|point_1[1] .is_wysiwyg = "true";
defparam \u_UART_driver|point_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~280 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~280_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~280_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~280 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~325 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~325_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[184]~319_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~325_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~325 .lut_mask = 16'hA0A8;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~281 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~281_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~281_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~281 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~326 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~326_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[183]~320_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~326_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~326 .lut_mask = 16'hB0A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~327 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~327_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[182]~321_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~327_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~327 .lut_mask = 16'h88A8;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~282 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~282_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~282_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~282 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~328 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~328_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[181]~322_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~328_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~328 .lut_mask = 16'hAA20;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~283 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~283_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~283_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~283 .lut_mask = 16'h5050;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~284 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~284_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~284_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~284 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~329 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~329_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout ) # 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[180]~323_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~329_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~329 .lut_mask = 16'hB0A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~330 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~330_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[179]~324_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~330_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~330 .lut_mask = 16'hC0E0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~285 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~285_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~285_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~285 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~286 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~286_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout )

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~286_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~286 .lut_mask = 16'h5050;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~331 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~331_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344_combout ) # 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[178]~344_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~331_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~331 .lut_mask = 16'hA0E0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~288 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~288_combout  = (\u_echo_driver|data_r [4] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout )

	.dataa(\u_echo_driver|data_r [4]),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~288_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~288 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~289 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~289_combout  = (\u_echo_driver|data_r [4] & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout )

	.dataa(\u_echo_driver|data_r [4]),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~289_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~289 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~288_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~289_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~288_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[165]~289_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~345 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~345_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & (\u_echo_driver|data_r [4])) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout )))))

	.dataa(\u_echo_driver|data_r [4]),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~345_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~345 .lut_mask = 16'hA0C0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~290 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~290_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~290_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~290 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~287 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~287_combout  = (\u_echo_driver|data_r [4] & \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [4]),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~287_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~287 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout  = (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~290_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~287_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~290_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[177]~287_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18 .lut_mask = 16'hFFF0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~291 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~291_combout  = (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout  & 
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~291_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~291 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1_cout  = CARRY((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~345_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~291_combout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~345_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[189]~291_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1 .lut_mask = 16'h00EE;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~286_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~331_combout  & 
// !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1_cout )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~286_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[190]~331_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1_cout ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3_cout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~330_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~285_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~330_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[191]~285_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3_cout ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5 .lut_mask = 16'h000E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7_cout  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~284_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~329_combout )) 
// # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5_cout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~284_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[192]~329_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5_cout ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7 .lut_mask = 16'h001F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7_cout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~328_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~283_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~328_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[193]~283_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7_cout ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9 .lut_mask = 16'h000E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11_cout  = CARRY(((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~327_combout  & !\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~282_combout 
// )) # (!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9_cout ))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~327_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[194]~282_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9_cout ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11 .lut_mask = 16'h001F;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11_cout  & 
// ((\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~281_combout ) # (\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~326_combout ))))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~281_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[195]~326_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11_cout ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13 .lut_mask = 16'h000E;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout  = CARRY((!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~280_combout  & (!\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~325_combout  
// & !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13_cout )))

	.dataa(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~280_combout ),
	.datab(\u_UART_driver|Div2|auto_generated|divider|divider|StageOut[196]~325_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13_cout ),
	.combout(),
	.cout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16 (
// Equation(s):
// \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout  = \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout ),
	.combout(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout  = !\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[90]~91 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[90]~91_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// ((!\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout ))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ))

	.dataa(gnd),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout ),
	.datac(\u_UART_driver|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[90]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[90]~91 .lut_mask = 16'h0FCC;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[90]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \u_UART_driver|point_1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[90]~91_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|point_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|point_1[0] .is_wysiwyg = "true";
defparam \u_UART_driver|point_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[92]~90 (
// Equation(s):
// \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[92]~90_combout  = (\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout ) # 
// ((\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout )))) # (!\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (((\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~87_combout ),
	.datab(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[86]~103_combout ),
	.datac(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[92]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[92]~90 .lut_mask = 16'hEFE0;
defparam \u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[92]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \u_UART_driver|point_1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod3|auto_generated|divider|divider|StageOut[92]~90_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|point_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|point_1[2] .is_wysiwyg = "true";
defparam \u_UART_driver|point_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \u_seg_driver|hex_data~2 (
// Equation(s):
// \u_seg_driver|hex_data~2_combout  = (!\u_UART_driver|point_1 [3] & (\u_UART_driver|point_1 [2] & (\u_UART_driver|point_1 [1] $ (\u_UART_driver|point_1 [0]))))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~2 .lut_mask = 16'h1400;
defparam \u_seg_driver|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \u_seg_driver|Selector7~4 (
// Equation(s):
// \u_seg_driver|Selector7~4_combout  = (\u_seg_driver|sel [4]) # ((!\u_seg_driver|sel [2] & (!\u_seg_driver|sel [3] & \u_seg_driver|sel [1])))

	.dataa(\u_seg_driver|sel [4]),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_seg_driver|sel [3]),
	.datad(\u_seg_driver|sel [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~4 .lut_mask = 16'hABAA;
defparam \u_seg_driver|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \u_seg_driver|Selector6~2 (
// Equation(s):
// \u_seg_driver|Selector6~2_combout  = (\u_seg_driver|Selector7~3_combout  & ((\u_seg_driver|Selector7~4_combout  & ((\u_seg_driver|hex_data~2_combout ))) # (!\u_seg_driver|Selector7~4_combout  & (\u_seg_driver|Selector6~1_combout )))) # 
// (!\u_seg_driver|Selector7~3_combout  & (((!\u_seg_driver|Selector7~4_combout ))))

	.dataa(\u_seg_driver|Selector6~1_combout ),
	.datab(\u_seg_driver|Selector7~3_combout ),
	.datac(\u_seg_driver|hex_data~2_combout ),
	.datad(\u_seg_driver|Selector7~4_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector6~2 .lut_mask = 16'hC0BB;
defparam \u_seg_driver|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = \u_echo_driver|data_r [16] $ (VCC)
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY(\u_echo_driver|data_r [16])

	.dataa(\u_echo_driver|data_r [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\u_echo_driver|data_r [17] & (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & VCC)) # (!\u_echo_driver|data_r [17] & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\u_echo_driver|data_r [17] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hC303;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\u_echo_driver|data_r [18] & (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  $ (GND))) # (!\u_echo_driver|data_r [18] & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & VCC))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((\u_echo_driver|data_r [18] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY(!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~136 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~136_combout  = (\u_echo_driver|data_r [18] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~136_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~136 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~137 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~137_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~137_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~137 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138_combout  = (\u_echo_driver|data_r [17] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140_combout  = (\u_echo_driver|data_r [16] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [16]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_echo_driver|data_r [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [15]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_echo_driver|data_r [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [15]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~142_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[20]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~141_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[21]~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~138_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[22]~139_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~136_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~137_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~136_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[23]~137_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & (\u_echo_driver|data_r [16])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\u_echo_driver|data_r [16]),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238 .lut_mask = 16'hD800;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~237 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~237_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & ((\u_echo_driver|data_r [17]))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\u_echo_driver|data_r [17]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~237_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~237 .lut_mask = 16'hE400;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~144 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~144_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~144_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~144 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146_combout  = (\u_echo_driver|data_r [15] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [15]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149_combout  = (\u_echo_driver|data_r [14] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [14]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148_combout  = (\u_echo_driver|data_r [14] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [14]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~149_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[25]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~147_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[26]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~145_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~237_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~144_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~237_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[28]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~225 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~225_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout ) # 
// ((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[27]~238_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~225_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~225 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~150 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~150_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~150_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~150 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  
// & (\u_echo_driver|data_r [15])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [15]),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239 .lut_mask = 16'hB800;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152_combout  = (\u_echo_driver|data_r [14] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [14]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154_combout  = (\u_echo_driver|data_r [13] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [13]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155_combout  = (\u_echo_driver|data_r [13] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [13]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~154_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[30]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~152_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[31]~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~151_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~225_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~150_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~225_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[33]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~156 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~156_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~156_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~156 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~226 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~226_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout ) # 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[32]~239_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~226_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~226 .lut_mask = 16'hF020;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  
// & (\u_echo_driver|data_r [14])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [14]),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240 .lut_mask = 16'hA0C0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_echo_driver|data_r [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [13]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_echo_driver|data_r [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [12]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_echo_driver|data_r [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [12]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~160_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[35]~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~159_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[36]~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~157_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~156_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~226_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~156_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[38]~226_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u_echo_driver|data_r [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [11]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u_echo_driver|data_r [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [11]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~167_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[40]~166_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~227 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~227_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout ) # 
// ((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[37]~240_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~227_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~227 .lut_mask = 16'hF040;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~162 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~162_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~162_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~162 .lut_mask = 16'h5500;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  
// & (\u_echo_driver|data_r [13])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\u_echo_driver|data_r [13]),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241 .lut_mask = 16'hD080;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164_combout  = (\u_echo_driver|data_r [12] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [12]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~164_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[41]~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~163_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~227_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~162_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~227_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[43]~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170_combout  = (\u_echo_driver|data_r [11] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172_combout  = (\u_echo_driver|data_r [10] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [10]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173_combout  = (\u_echo_driver|data_r [10] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [10]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~172_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[45]~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~171_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[46]~170_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~228 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~228_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout ) # 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[42]~241_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~228_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~228 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~168 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~168_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~168_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~168 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  
// & ((\u_echo_driver|data_r [12]))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datab(\u_echo_driver|data_r [12]),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~169_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~228_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~168_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~228_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[48]~168_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 
//  & ((\u_echo_driver|data_r [11]))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [11]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243 .lut_mask = 16'hE040;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~229 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~229_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout ) # 
// ((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[47]~242_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~229_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~229 .lut_mask = 16'hF040;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~174 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~174_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~174_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~174 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_echo_driver|data_r [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [9]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_echo_driver|data_r [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [9]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~179_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[50]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~177_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[51]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~229_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~174_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~229_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[53]~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~230 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~230_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout ) # 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[52]~243_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~230_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~230 .lut_mask = 16'hF200;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~180 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~180_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~180_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~180 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (\u_echo_driver|data_r [10])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [10]),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182_combout  = (\u_echo_driver|data_r [9] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185_combout  = (\u_echo_driver|data_r [8] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184_combout  = (\u_echo_driver|data_r [8] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~185_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[55]~184_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~183_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[56]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~230_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~180_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~230_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[58]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~186 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~186_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~186_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~186 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~231 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout ) # 
// ((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[57]~244_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~231 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & (\u_echo_driver|data_r [9])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [9]),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245 .lut_mask = 16'hB800;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188_combout  = (\u_echo_driver|data_r [8] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191_combout  = (\u_echo_driver|data_r [7] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [7]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190_combout  = (\u_echo_driver|data_r [7] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [7]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~191_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[60]~190_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~188_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[61]~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~187_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~186_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~186_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_echo_driver|data_r [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [7]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_echo_driver|data_r [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [6]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_echo_driver|data_r [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [6]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~197_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[65]~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~194_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[66]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~232 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~232_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout ) # 
// ((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[62]~245_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~232_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~232 .lut_mask = 16'hF040;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~192 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~192_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~192_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~192 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (\u_echo_driver|data_r [8])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\u_echo_driver|data_r [8]),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246 .lut_mask = 16'hD080;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~193_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~232_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~192_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~232_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[68]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (\u_echo_driver|data_r [7])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [7]),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247 .lut_mask = 16'hB080;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~233 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~233_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout ) # 
// ((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[67]~246_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~233_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~233 .lut_mask = 16'hF400;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~198 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~198_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~198_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~198 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_echo_driver|data_r [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [6]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203_combout  = (\u_echo_driver|data_r [5] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~203_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[70]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~201_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[71]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~199_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~233_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~198_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~233_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[73]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~234 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~234_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout ) # 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[72]~247_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~234_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~234 .lut_mask = 16'hC0E0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~204 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~204_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~204_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~204 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_echo_driver|data_r [6]))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datab(\u_echo_driver|data_r [6]),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248 .lut_mask = 16'hC0A0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_echo_driver|data_r [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [5]),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208_combout  = (\u_echo_driver|data_r [4] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [4]),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout  = (\u_echo_driver|data_r [4] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [4]),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~208_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~207_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[76]~206_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~205_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~234_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~204_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~234_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[78]~204_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212_combout  = (\u_echo_driver|data_r [4] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [4]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214_combout  = (\u_echo_driver|data_r [3] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215_combout  = (\u_echo_driver|data_r [3] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~214_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[80]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~212_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[81]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~235 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~235_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout ) # 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[77]~248_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~235_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~235 .lut_mask = 16'hF200;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~210 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~210_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~210_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~210 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\u_echo_driver|data_r [5])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [5]),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249 .lut_mask = 16'hB800;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211_combout  = (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~235_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~210_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~235_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[83]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & (\u_echo_driver|data_r [4])) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [4]),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250 .lut_mask = 16'hB800;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout  = (\u_echo_driver|data_r [3] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220 .lut_mask = 16'hF000;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \u_echo_driver|data_r[2]~feeder (
// Equation(s):
// \u_echo_driver|data_r[2]~feeder_combout  = \u_echo_driver|cnt [2]

	.dataa(\u_echo_driver|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_echo_driver|data_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|data_r[2]~feeder .lut_mask = 16'hAAAA;
defparam \u_echo_driver|data_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \u_echo_driver|data_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[2] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216_combout  = (\u_echo_driver|data_r [2] & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [2]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217_combout  = (\u_echo_driver|data_r [2] & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [2]),
	.datac(gnd),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout  = (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1  = CARRY((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216_combout ) # (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~216_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[85]~217_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout  & 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout )))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout )))))
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~236 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~236_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout ) # 
// ((!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[82]~249_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~236_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~236 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~218 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~218_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  & !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~218_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~218 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~236_combout  & (!\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~218_combout  & 
// !\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~236_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[88]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  = \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[93]~223 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[93]~223_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~250_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[87]~219_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[93]~223_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[93]~223 .lut_mask = 16'hFCAA;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[93]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \u_UART_driver|cm_hund[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[93]~223_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_hund [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_hund[3] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_hund[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[91]~222 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[91]~222_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & (\u_echo_driver|data_r [2])) # 
// (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout )))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [2]),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[91]~222_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[91]~222 .lut_mask = 16'hCCF0;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[91]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \u_UART_driver|cm_hund[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[91]~222_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_hund [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_hund[1] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_hund[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \u_echo_driver|data_r[1]~45 (
// Equation(s):
// \u_echo_driver|data_r[1]~45_combout  = !\u_echo_driver|cnt [1]

	.dataa(\u_echo_driver|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_echo_driver|data_r[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_echo_driver|data_r[1]~45 .lut_mask = 16'h5555;
defparam \u_echo_driver|data_r[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \u_echo_driver|data_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_echo_driver|data_r[1]~45_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_echo_driver|echo_neg~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_echo_driver|data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_echo_driver|data_r[1] .is_wysiwyg = "true";
defparam \u_echo_driver|data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \u_UART_driver|cm_hund[0]~0 (
// Equation(s):
// \u_UART_driver|cm_hund[0]~0_combout  = !\u_echo_driver|data_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_echo_driver|data_r [1]),
	.cin(gnd),
	.combout(\u_UART_driver|cm_hund[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cm_hund[0]~0 .lut_mask = 16'h00FF;
defparam \u_UART_driver|cm_hund[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \u_UART_driver|cm_hund[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cm_hund[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_hund [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_hund[0] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_hund[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[92]~224 (
// Equation(s):
// \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[92]~224_combout  = (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & (((\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout ) # 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout )))) # (!\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ))

	.dataa(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~221_combout ),
	.datac(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[86]~220_combout ),
	.datad(\u_UART_driver|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[92]~224_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[92]~224 .lut_mask = 16'hFCAA;
defparam \u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[92]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \u_UART_driver|cm_hund[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod0|auto_generated|divider|divider|StageOut[92]~224_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_hund [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_hund[2] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_hund[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \u_seg_driver|hex_data~4 (
// Equation(s):
// \u_seg_driver|hex_data~4_combout  = (!\u_UART_driver|cm_hund [3] & (\u_UART_driver|cm_hund [2] & (\u_UART_driver|cm_hund [1] $ (\u_UART_driver|cm_hund [0]))))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [1]),
	.datac(\u_UART_driver|cm_hund [0]),
	.datad(\u_UART_driver|cm_hund [2]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~4 .lut_mask = 16'h1400;
defparam \u_seg_driver|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \u_seg_driver|Selector6~3 (
// Equation(s):
// \u_seg_driver|Selector6~3_combout  = (\u_seg_driver|Selector7~2_combout  & ((!\u_seg_driver|sel [0]) # (!\u_seg_driver|hex_data~4_combout )))

	.dataa(gnd),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|hex_data~4_combout ),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector6~3 .lut_mask = 16'h0CCC;
defparam \u_seg_driver|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = \u_echo_driver|data_r [16] $ (VCC)
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY(\u_echo_driver|data_r [16])

	.dataa(\u_echo_driver|data_r [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\u_echo_driver|data_r [17] & (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & VCC)) # (!\u_echo_driver|data_r [17] & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\u_echo_driver|data_r [17] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hC303;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\u_echo_driver|data_r [18] & (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  $ (GND))) # (!\u_echo_driver|data_r [18] & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & VCC))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((\u_echo_driver|data_r [18] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ))

	.dataa(\u_echo_driver|data_r [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY(!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h000F;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~136 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~136_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_echo_driver|data_r [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [18]),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~136_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~136 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~137 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~137_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~137_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~137 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_echo_driver|data_r [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [17]),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140_combout  = (\u_echo_driver|data_r [16] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [16]),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142_combout  = (\u_echo_driver|data_r [15] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [15]),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142 .lut_mask = 16'hA0A0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143_combout  = (\u_echo_driver|data_r [15] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [15]),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~142_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[20]~143_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~141_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[21]~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~139_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[22]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~136_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~137_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~136_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[23]~137_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146_combout  = (\u_echo_driver|data_r [15] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [15]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148_combout  = (\u_echo_driver|data_r [14] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [14]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149_combout  = (\u_echo_driver|data_r [14] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [14]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~148_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[25]~149_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~146_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[26]~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~234 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~234_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & (\u_echo_driver|data_r [17])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )))))

	.dataa(\u_echo_driver|data_r [17]),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~234_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~234 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~144 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~144_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~144_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~144 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & (\u_echo_driver|data_r [16])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [16]),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~145_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~234_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~144_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~234_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[28]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  
// & (\u_echo_driver|data_r [15])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\u_echo_driver|data_r [15]),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236 .lut_mask = 16'hD800;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152_combout  = (\u_echo_driver|data_r [14] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [14]),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152 .lut_mask = 16'hCC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154_combout  = (\u_echo_driver|data_r [13] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [13]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155_combout  = (\u_echo_driver|data_r [13] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [13]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~154_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[30]~155_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~152_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[31]~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~151_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~222 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~222_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout ) # 
// ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[27]~235_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~222_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~222 .lut_mask = 16'hF400;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~150 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~150_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~150_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~150 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~222_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~150_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~222_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[33]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~156 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~156_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~156_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~156 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~223 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~223_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout ) # 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[32]~236_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~223_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~223 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  
// & ((\u_echo_driver|data_r [14]))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(\u_echo_driver|data_r [14]),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158_combout  = (\u_echo_driver|data_r [13] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [13]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161_combout  = (\u_echo_driver|data_r [12] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160_combout  = (\u_echo_driver|data_r [12] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~161_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[35]~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~159_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[36]~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~157_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~156_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~223_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~156_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[38]~223_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  $ (GND)
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY(!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
// )) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & VCC))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 
//  & VCC)) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  $ (GND)))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 
// ))

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY(!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~148 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~148_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~148_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~148 .lut_mask = 16'h3030;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~149 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~149_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~149_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~149 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150 .lut_mask = 16'h5500;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout  = !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~155_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[35]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~152_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[36]~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~150_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[37]~151_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~148_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~149_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~148_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[38]~149_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~159_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[40]~160_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~219 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~219_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  
// & (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~219_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~219 .lut_mask = 16'h7400;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~156 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~156_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~156_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~156 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  
// & ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220 .lut_mask = 16'h2E00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  
// & ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221 .lut_mask = 16'h2E00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~158_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~157_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~219_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~156_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~219_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[43]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~209 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~209_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout ) # 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[42]~220_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~209_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~209 .lut_mask = 16'hCE00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~161 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~161_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~161_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~161 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout ) # 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[41]~221_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210 .lut_mask = 16'hF200;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~224 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~224_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout ) # 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[37]~237_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~224_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~224 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~162 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~162_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~162_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~162 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  
// & ((\u_echo_driver|data_r [13]))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\u_echo_driver|data_r [13]),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238 .lut_mask = 16'hCA00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164_combout  = (\u_echo_driver|data_r [12] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [12]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166_combout  = (\u_echo_driver|data_r [11] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167_combout  = (\u_echo_driver|data_r [11] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~166_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[40]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~164_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[41]~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~163_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~224_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~162_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~224_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[43]~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~165_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[45]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~163_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[46]~222_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~162_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~209_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~161_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~209_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[48]~161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 
//  & ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231 .lut_mask = 16'h3A00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~168 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~168_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~168_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~168 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~225 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~225_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout ) # 
// ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[42]~238_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~225_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~225 .lut_mask = 16'hF040;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  
// & ((\u_echo_driver|data_r [12]))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datab(\u_echo_driver|data_r [12]),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239 .lut_mask = 16'hC0A0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_echo_driver|data_r [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [11]),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~172_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[45]~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~171_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[46]~170_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~169_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~168_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~225_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~168_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[48]~225_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~170_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[50]~169_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~168_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[51]~223_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~167_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~166 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~166_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~166_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~166 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~211 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~211_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout ) # 
// ((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[47]~210_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~211_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~211 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~166_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~211_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~166_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[53]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~171 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~171_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~171_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~171 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~212 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~212_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout ) # 
// ((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[52]~231_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~212_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~212 .lut_mask = 16'hF400;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))) # 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232 .lut_mask = 16'h3A00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~174 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~174_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~174_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~174 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~226 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~226_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout ) # 
// ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[47]~239_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~226_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~226 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 
//  & (\u_echo_driver|data_r [11])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [11]),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176_combout  = (\u_echo_driver|data_r [10] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179_combout  = (\u_echo_driver|data_r [9] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [9]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178_combout  = (\u_echo_driver|data_r [9] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [9]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~179_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[50]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~176_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[51]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~175_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~174_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~226_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~174_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[53]~226_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~175_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[55]~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~224_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[56]~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~171_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~212_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~171_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[58]~212_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )) # 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233 .lut_mask = 16'h50C0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~176 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~176_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~176_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~176 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~213 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~213_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout ) # 
// ((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[57]~232_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~213_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~213 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~227 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~227_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout ) # 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[52]~240_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~227_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~227 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~180 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~180_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~180_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~180 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\u_echo_driver|data_r [10]))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & 
// (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout ),
	.datab(\u_echo_driver|data_r [10]),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241 .lut_mask = 16'hC0A0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182_combout  = (\u_echo_driver|data_r [9] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [9]),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182 .lut_mask = 16'hC0C0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_echo_driver|data_r [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_echo_driver|data_r [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\u_echo_driver|data_r [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~184_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[55]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~183_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[56]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~227_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~180_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~227_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[58]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~180_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[60]~179_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~178_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[61]~225_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~176_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~213_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~176_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[63]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~214 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~214_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout ) # 
// ((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[62]~233_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~214_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~214 .lut_mask = 16'hF400;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~181 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~181 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ))) # 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234 .lut_mask = 16'h20E0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226 .lut_mask = 16'h5500;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~228 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~228_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout ) # 
// ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[57]~241_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~228_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~228 .lut_mask = 16'hB0A0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~186 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~186_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~186_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~186 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & (\u_echo_driver|data_r [9])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [9]),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242 .lut_mask = 16'hA0C0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187 .lut_mask = 16'h0C0C;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188_combout  = (\u_echo_driver|data_r [8] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191_combout  = (\u_echo_driver|data_r [7] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190_combout  = (\u_echo_driver|data_r [7] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [7]),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190 .lut_mask = 16'hC0C0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~191_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[60]~190_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~188_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[61]~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~187_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~228_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~186_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~228_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[63]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~184_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[65]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~226_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[66]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~214_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~214_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[68]~181_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~192 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~192_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~192_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~192 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~229 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~229_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout ) # 
// ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[62]~242_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~229_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~229 .lut_mask = 16'hDC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (\u_echo_driver|data_r [8])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\u_echo_driver|data_r [8]),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243 .lut_mask = 16'hD800;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194_combout  = (\u_echo_driver|data_r [7] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197_combout  = (\u_echo_driver|data_r [6] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196_combout  = (\u_echo_driver|data_r [6] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~197_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[65]~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~195_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[66]~194_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~193_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~192_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~229_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~192_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[68]~229_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190 .lut_mask = 16'h0505;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~189_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[70]~190_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~227_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[71]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~186 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~186_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~186_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~186 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~215 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~215_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout ) # 
// ((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[67]~234_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~215_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~215 .lut_mask = 16'hB0A0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )) # 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235 .lut_mask = 16'h7020;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~187_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~186_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~215_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~186_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[73]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )) # 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236 .lut_mask = 16'h7040;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228 .lut_mask = 16'h3300;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~230 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~230_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout ) # 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[67]~243_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~230_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~230 .lut_mask = 16'hF200;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~198 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~198_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~198_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~198 .lut_mask = 16'h00CC;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (\u_echo_driver|data_r [7])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [7]),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244 .lut_mask = 16'hB800;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200_combout  = (\u_echo_driver|data_r [6] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\u_echo_driver|data_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200 .lut_mask = 16'hAA00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203_combout  = (\u_echo_driver|data_r [5] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~203_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[70]~202_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~201_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[71]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~230_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~198_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~230_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[73]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~194_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[75]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~193_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[76]~228_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~192_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~216 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~216_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout ) # 
// ((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[72]~235_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~216_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~216 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~191 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~191_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~191_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~191 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~216_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~191_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~216_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[78]~191_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~196 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~196_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~196_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~196 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~217 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~217_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout ) # 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[77]~236_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~217_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~217 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )) # 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237 .lut_mask = 16'h5C00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~204 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~204_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~204_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~204 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~231 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~231_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout ) # 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[72]~244_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~231_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~231 .lut_mask = 16'hAE00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & (\u_echo_driver|data_r [6])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [6]),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206_combout  = (\u_echo_driver|data_r [5] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [5]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207 .lut_mask = 16'h00AA;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208_combout  = (\u_echo_driver|data_r [4] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [4]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209_combout  = (\u_echo_driver|data_r [4] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [4]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~208_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[75]~209_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~206_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[76]~207_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~205_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~204_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~231_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~204_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[78]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~200_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[80]~199_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~229_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[81]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~197_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~196_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~217_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~196_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[83]~217_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )) # 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout )))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238 .lut_mask = 16'h50C0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~232 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~232_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout ) # 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[77]~245_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~232_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~232 .lut_mask = 16'hF020;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~210 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~210_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~210_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~210 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & (\u_echo_driver|data_r [5])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [5]),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212_combout  = (\u_echo_driver|data_r [4] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [4]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214_combout  = (\u_echo_driver|data_r [3] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215_combout  = (\u_echo_driver|data_r [3] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  = (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~214_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[80]~215_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212_combout  & 
// (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213_combout )))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~212_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[81]~213_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & (((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211_combout )))) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211_combout )))))
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout ) # 
// (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3 ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~232_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~210_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5 )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~232_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[83]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202_combout  = (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202 .lut_mask = 16'h000F;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout  = (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1  = CARRY((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202_combout ) # (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout  & 
// (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout )))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout )))))
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3 ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~218 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~218_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout ) # 
// ((!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[82]~237_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~218_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~218 .lut_mask = 16'hF040;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~203 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~203_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  & !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~203_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~203 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~218_combout  & (!\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~203_combout  & 
// !\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5 )))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~218_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[88]~203_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5 ),
	.combout(),
	.cout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  = \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[93]~207 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[93]~207_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~238_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[87]~204_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[93]~207_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[93]~207 .lut_mask = 16'hFCAA;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[93]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \u_UART_driver|cm_ten[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[93]~207_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_ten [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_ten[3] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_ten[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~216 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~216_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~216_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~216 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~233 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~233_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout ) # 
// ((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[82]~246_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~233_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~233 .lut_mask = 16'hBA00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~247 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~247_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & (\u_echo_driver|data_r [4])) # (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout )))))

	.dataa(\u_echo_driver|data_r [4]),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout ),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~247_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~247 .lut_mask = 16'hAC00;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~217 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~217_combout  = (!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout  & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout 
// )

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~217_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~217 .lut_mask = 16'h5500;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~219 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~219_combout  = (\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout  & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~219_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~219 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~218 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~218_combout  = (\u_echo_driver|data_r [3] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [3]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~218_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~218 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~221 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~221_combout  = (\u_echo_driver|data_r [2] & !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [2]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~221_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~221 .lut_mask = 16'h00F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~220 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~220_combout  = (\u_echo_driver|data_r [2] & \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [2]),
	.datad(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~220_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~220 .lut_mask = 16'hF000;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1_cout  = CARRY((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~221_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~220_combout ))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~221_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[85]~220_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~219_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~218_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1_cout )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~219_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[86]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1_cout ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3_cout  & 
// ((\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~247_combout ) # (\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~217_combout ))))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~247_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[87]~217_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3_cout ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5 .lut_mask = 16'h000E;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout  = CARRY((!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~216_combout  & (!\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~233_combout  & 
// !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5_cout )))

	.dataa(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~216_combout ),
	.datab(\u_UART_driver|Div0|auto_generated|divider|divider|StageOut[88]~233_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5_cout ),
	.combout(),
	.cout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8 (
// Equation(s):
// \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  = \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout ),
	.combout(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \u_UART_driver|cm_ten[0]~0 (
// Equation(s):
// \u_UART_driver|cm_ten[0]~0_combout  = !\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|cm_ten[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cm_ten[0]~0 .lut_mask = 16'h0F0F;
defparam \u_UART_driver|cm_ten[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \u_UART_driver|cm_ten[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cm_ten[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_ten [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_ten[0] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_ten[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[92]~208 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[92]~208_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & (((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout ) # 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~205_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[86]~230_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[92]~208_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[92]~208 .lut_mask = 16'hFCAA;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[92]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \u_UART_driver|cm_ten[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[92]~208_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_ten [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_ten[2] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_ten[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[91]~206 (
// Equation(s):
// \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[91]~206_combout  = (\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202_combout ) # 
// ((\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201_combout )))) # (!\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout  & 
// (((\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ))))

	.dataa(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~202_combout ),
	.datab(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[85]~201_combout ),
	.datac(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout ),
	.datad(\u_UART_driver|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[91]~206_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[91]~206 .lut_mask = 16'hEEF0;
defparam \u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[91]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \u_UART_driver|cm_ten[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Mod1|auto_generated|divider|divider|StageOut[91]~206_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cm_ten [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cm_ten[1] .is_wysiwyg = "true";
defparam \u_UART_driver|cm_ten[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \u_seg_driver|hex_data~1 (
// Equation(s):
// \u_seg_driver|hex_data~1_combout  = (!\u_UART_driver|cm_ten [3] & (\u_UART_driver|cm_ten [2] & (\u_UART_driver|cm_ten [0] $ (\u_UART_driver|cm_ten [1]))))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|cm_ten [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~1 .lut_mask = 16'h1040;
defparam \u_seg_driver|hex_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \u_seg_driver|Selector6~4 (
// Equation(s):
// \u_seg_driver|Selector6~4_combout  = (\u_seg_driver|Selector6~2_combout  & (((!\u_seg_driver|Selector6~3_combout )))) # (!\u_seg_driver|Selector6~2_combout  & (!\u_seg_driver|sel [0] & (\u_seg_driver|Selector6~3_combout  & \u_seg_driver|hex_data~1_combout 
// )))

	.dataa(\u_seg_driver|sel [0]),
	.datab(\u_seg_driver|Selector6~2_combout ),
	.datac(\u_seg_driver|Selector6~3_combout ),
	.datad(\u_seg_driver|hex_data~1_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector6~4 .lut_mask = 16'h1C0C;
defparam \u_seg_driver|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \u_seg_driver|Selector6~5 (
// Equation(s):
// \u_seg_driver|Selector6~5_combout  = (\u_seg_driver|sel [7] & ((\u_seg_driver|sel [5]) # (!\u_seg_driver|Selector6~4_combout )))

	.dataa(gnd),
	.datab(\u_seg_driver|sel [5]),
	.datac(\u_seg_driver|Selector6~4_combout ),
	.datad(\u_seg_driver|sel [7]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector6~5 .lut_mask = 16'hCF00;
defparam \u_seg_driver|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \u_seg_driver|Selector6~6 (
// Equation(s):
// \u_seg_driver|Selector6~6_combout  = (\u_seg_driver|sel [6]) # ((\u_seg_driver|Selector7~5_combout ) # ((\u_seg_driver|Selector6~0_combout  & \u_seg_driver|Selector6~5_combout )))

	.dataa(\u_seg_driver|sel [6]),
	.datab(\u_seg_driver|Selector7~5_combout ),
	.datac(\u_seg_driver|Selector6~0_combout ),
	.datad(\u_seg_driver|Selector6~5_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector6~6 .lut_mask = 16'hFEEE;
defparam \u_seg_driver|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \u_seg_driver|Selector5~12 (
// Equation(s):
// \u_seg_driver|Selector5~12_combout  = (\u_seg_driver|sel [6] & (\u_seg_driver|Selector7~2_combout  & (!\u_seg_driver|sel [5] & \u_seg_driver|Selector0~0_combout )))

	.dataa(\u_seg_driver|sel [6]),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|sel [5]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~12 .lut_mask = 16'h0800;
defparam \u_seg_driver|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~0 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~0_combout  = \u_echo_driver|data_r [7] $ (VCC)
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~1  = CARRY(\u_echo_driver|data_r [7])

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~0_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~1 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~0 .lut_mask = 16'h33CC;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~2 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~2_combout  = (\u_echo_driver|data_r [8] & (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~1  & VCC)) # (!\u_echo_driver|data_r [8] & 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~1 ))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~3  = CARRY((!\u_echo_driver|data_r [8] & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~1 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~1 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~2_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~3 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~2 .lut_mask = 16'hC303;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~4 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~4_combout  = (\u_echo_driver|data_r [9] & (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~3  $ (GND))) # (!\u_echo_driver|data_r [9] & 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~3  & VCC))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~5  = CARRY((\u_echo_driver|data_r [9] & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~3 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~3 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~4_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~5 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~4 .lut_mask = 16'hC30C;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~6 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~6_combout  = (\u_echo_driver|data_r [10] & (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~5  & VCC)) # (!\u_echo_driver|data_r [10] & 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~5 ))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~7  = CARRY((!\u_echo_driver|data_r [10] & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~5 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~5 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~6_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~7 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~6 .lut_mask = 16'hC303;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~8 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~8_combout  = (\u_echo_driver|data_r [11] & (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~7  $ (GND))) # (!\u_echo_driver|data_r [11] & 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~7  & VCC))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~9  = CARRY((\u_echo_driver|data_r [11] & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~7 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~7 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~8_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~9 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~8 .lut_mask = 16'hC30C;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~10 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~10_combout  = (\u_echo_driver|data_r [12] & (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~9 )) # (!\u_echo_driver|data_r [12] & 
// ((\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~9 ) # (GND)))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~11  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~9 ) # (!\u_echo_driver|data_r [12]))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~9 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~10_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~11 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~10 .lut_mask = 16'h3C3F;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~12 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~12_combout  = (\u_echo_driver|data_r [13] & ((GND) # (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~11 ))) # (!\u_echo_driver|data_r [13] & 
// (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~11  $ (GND)))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~13  = CARRY((\u_echo_driver|data_r [13]) # (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~11 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~11 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~12_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~13 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~12 .lut_mask = 16'h3CCF;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~14 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~14_combout  = (\u_echo_driver|data_r [14] & (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~13  & VCC)) # (!\u_echo_driver|data_r [14] & 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~13 ))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~15  = CARRY((!\u_echo_driver|data_r [14] & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~13 ))

	.dataa(\u_echo_driver|data_r [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~13 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~14_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~15 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~14 .lut_mask = 16'hA505;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~16 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~16_combout  = (\u_echo_driver|data_r [15] & ((GND) # (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~15 ))) # (!\u_echo_driver|data_r [15] & 
// (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~15  $ (GND)))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~17  = CARRY((\u_echo_driver|data_r [15]) # (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~15 ))

	.dataa(\u_echo_driver|data_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~15 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~16_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~17 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~16 .lut_mask = 16'h5AAF;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~18 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~18_combout  = (\u_echo_driver|data_r [16] & (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~17  & VCC)) # (!\u_echo_driver|data_r [16] & 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~17 ))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~19  = CARRY((!\u_echo_driver|data_r [16] & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~17 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~17 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~18_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~19 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~18 .lut_mask = 16'hC303;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~20 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~20_combout  = (\u_echo_driver|data_r [17] & (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~19  $ (GND))) # (!\u_echo_driver|data_r [17] & 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~19  & VCC))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~21  = CARRY((\u_echo_driver|data_r [17] & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~19 ))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~19 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~20_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~21 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~20 .lut_mask = 16'hC30C;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~22 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~22_combout  = (\u_echo_driver|data_r [18] & (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~21 )) # (!\u_echo_driver|data_r [18] & 
// ((\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~21 ) # (GND)))
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~23  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~21 ) # (!\u_echo_driver|data_r [18]))

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~21 ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~22_combout ),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~23 ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~22 .lut_mask = 16'h3C3F;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~25 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~25_cout  = CARRY(!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~23 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~23 ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~25_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~25 .lut_mask = 16'h000F;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout  = !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~25_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~25_cout ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26 .lut_mask = 16'h0F0F;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~1 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~1_combout  = (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout  & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~22_combout 
// )

	.dataa(gnd),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~22_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~1 .lut_mask = 16'h3300;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~0 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~0_combout  = (\u_echo_driver|data_r [18] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [18]),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~0 .lut_mask = 16'hCC00;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~2 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~2_combout  = (\u_echo_driver|data_r [17] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [17]),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~2 .lut_mask = 16'hCC00;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~3 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~3_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~20_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~20_combout ),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~3 .lut_mask = 16'h00F0;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~5 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~5_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~18_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(gnd),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~18_combout ),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~5 .lut_mask = 16'h00CC;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~4 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~4_combout  = (\u_echo_driver|data_r [16] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [16]),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~4 .lut_mask = 16'hCC00;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~6 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~6_combout  = (\u_echo_driver|data_r [15] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [15]),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~6 .lut_mask = 16'hF000;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~7 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~7_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~16_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(gnd),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~16_combout ),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~7 .lut_mask = 16'h00CC;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~8 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~8_combout  = (\u_echo_driver|data_r [14] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [14]),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~8 .lut_mask = 16'hF000;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~9 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~9_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~14_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~14_combout ),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~9 .lut_mask = 16'h00F0;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~10 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~10_combout  = (\u_echo_driver|data_r [13] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [13]),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~10 .lut_mask = 16'hF000;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~11 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~11_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~12_combout  & 
// !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~12_combout ),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~11 .lut_mask = 16'h00F0;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~12 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~12_combout  = (\u_echo_driver|data_r [12] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(\u_echo_driver|data_r [12]),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~12 .lut_mask = 16'hCC00;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~13 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~13_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~10_combout  & 
// !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~10_combout ),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~13 .lut_mask = 16'h00F0;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~14 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~14_combout  = (\u_echo_driver|data_r [11] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [11]),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~14 .lut_mask = 16'hF000;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~15 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~15_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~8_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~8_combout ),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~15 .lut_mask = 16'h00F0;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~17 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~17_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~6_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~17 .lut_mask = 16'h00AA;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~16 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~16_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout  & \u_echo_driver|data_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.datad(\u_echo_driver|data_r [10]),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~16 .lut_mask = 16'hF000;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~18 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~18_combout  = (\u_echo_driver|data_r [9] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [9]),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~18 .lut_mask = 16'hF000;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~19 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~19_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~4_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~19 .lut_mask = 16'h00AA;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~20 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~20_combout  = (\u_echo_driver|data_r [8] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(\u_echo_driver|data_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~20 .lut_mask = 16'hAA00;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~21 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~21_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~2_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~21 .lut_mask = 16'h00AA;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~22 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~22_combout  = (\u_echo_driver|data_r [7] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [7]),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~22 .lut_mask = 16'hF000;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~23 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~23_combout  = (\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~0_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~0_combout ),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~23 .lut_mask = 16'h00F0;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~24 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~24_combout  = (\u_echo_driver|data_r [6] & \u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~24 .lut_mask = 16'hF000;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~25 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~25_combout  = (\u_echo_driver|data_r [6] & !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_echo_driver|data_r [6]),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~25 .lut_mask = 16'h00F0;
defparam \u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~1 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~1_cout  = CARRY((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~24_combout ) # (\u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~25_combout ))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~24_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[310]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~1_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~1 .lut_mask = 16'h00EE;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~3 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~3_cout  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~22_combout  & (!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~23_combout  & 
// !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~1_cout )))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~22_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[311]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~1_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~3_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~3 .lut_mask = 16'h0001;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~5 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~5_cout  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~3_cout  & ((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~20_combout 
// ) # (\u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~21_combout ))))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~20_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[312]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~3_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~5_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~5 .lut_mask = 16'h000E;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~7 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~7_cout  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~18_combout  & (!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~19_combout  & 
// !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~5_cout )))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~18_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[313]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~5_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~7_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~7 .lut_mask = 16'h0001;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~9 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~9_cout  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~7_cout  & ((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~17_combout 
// ) # (\u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~16_combout ))))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~17_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[314]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~7_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~9_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~9 .lut_mask = 16'h000E;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~11 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~11_cout  = CARRY(((!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~14_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~15_combout )) # 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~9_cout ))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~14_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[315]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~9_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~11_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~11 .lut_mask = 16'h001F;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~13 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~13_cout  = CARRY((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~12_combout ) # ((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~13_combout ) # 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~11_cout )))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~12_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[316]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~11_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~13_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~13 .lut_mask = 16'h00EF;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~15 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~15_cout  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~10_combout  & (!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~11_combout  & 
// !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~13_cout )))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~10_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[317]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~13_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~15_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~15 .lut_mask = 16'h0001;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~17 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~17_cout  = CARRY((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~8_combout ) # ((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~9_combout ) # 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~15_cout )))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~8_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[318]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~15_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~17_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~17 .lut_mask = 16'h00EF;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~19 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~19_cout  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~6_combout  & (!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~7_combout  & 
// !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~17_cout )))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~6_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[319]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~17_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~19_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~19 .lut_mask = 16'h0001;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~21 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~21_cout  = CARRY((!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~19_cout  & 
// ((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~5_combout ) # (\u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~4_combout ))))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~5_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[320]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~19_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~21_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~21 .lut_mask = 16'h000E;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~23 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~23_cout  = CARRY(((!\u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~2_combout  & !\u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~3_combout )) # 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~21_cout ))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~2_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[321]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~21_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~23_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~23 .lut_mask = 16'h001F;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~25 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~25_cout  = CARRY((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~1_combout ) # ((\u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~0_combout ) # 
// (!\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~23_cout )))

	.dataa(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~1_combout ),
	.datab(\u_led_driver|Div0|auto_generated|divider|divider|StageOut[322]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~23_cout ),
	.combout(),
	.cout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~25_cout ));
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~25 .lut_mask = 16'h00EF;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~26 (
// Equation(s):
// \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout  = !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~25_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~25_cout ),
	.combout(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~26 .lut_mask = 16'h0F0F;
defparam \u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \u_led_driver|cm_hund[0]~1 (
// Equation(s):
// \u_led_driver|cm_hund[0]~1_combout  = !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_led_driver|cm_hund[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|cm_hund[0]~1 .lut_mask = 16'h0F0F;
defparam \u_led_driver|cm_hund[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \u_led_driver|cm_hund[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_led_driver|cm_hund[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_driver|cm_hund [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_driver|cm_hund[0] .is_wysiwyg = "true";
defparam \u_led_driver|cm_hund[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneive_lcell_comb \u_seg_driver|Selector5~2 (
// Equation(s):
// \u_seg_driver|Selector5~2_combout  = (!\u_UART_driver|point_2 [2] & (!\u_UART_driver|point_2 [3] & (!\u_UART_driver|point_2 [0] & \u_UART_driver|point_2 [1])))

	.dataa(\u_UART_driver|point_2 [2]),
	.datab(\u_UART_driver|point_2 [3]),
	.datac(\u_UART_driver|point_2 [0]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~2 .lut_mask = 16'h0100;
defparam \u_seg_driver|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \u_seg_driver|Selector5~3 (
// Equation(s):
// \u_seg_driver|Selector5~3_combout  = (\u_seg_driver|Selector0~0_combout  & (\u_seg_driver|Selector5~2_combout  & (\u_seg_driver|sel [5] & \u_seg_driver|Selector7~2_combout )))

	.dataa(\u_seg_driver|Selector0~0_combout ),
	.datab(\u_seg_driver|Selector5~2_combout ),
	.datac(\u_seg_driver|sel [5]),
	.datad(\u_seg_driver|Selector7~2_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~3 .lut_mask = 16'h8000;
defparam \u_seg_driver|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneive_lcell_comb \u_seg_driver|Selector5~4 (
// Equation(s):
// \u_seg_driver|Selector5~4_combout  = (!\u_UART_driver|cm_ten [3] & (!\u_seg_driver|sel [0] & (!\u_UART_driver|cm_ten [2] & \u_UART_driver|cm_ten [1])))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_seg_driver|sel [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~4 .lut_mask = 16'h0100;
defparam \u_seg_driver|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneive_lcell_comb \u_seg_driver|Selector5~5 (
// Equation(s):
// \u_seg_driver|Selector5~5_combout  = (!\u_UART_driver|cm_ten [0] & \u_seg_driver|Selector5~4_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|cm_ten [0]),
	.datac(gnd),
	.datad(\u_seg_driver|Selector5~4_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~5 .lut_mask = 16'h3300;
defparam \u_seg_driver|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \u_UART_driver|Decoder14~0 (
// Equation(s):
// \u_UART_driver|Decoder14~0_combout  = (!\u_UART_driver|cm_unit [3] & \u_UART_driver|cm_unit [1])

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(gnd),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Decoder14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Decoder14~0 .lut_mask = 16'h5050;
defparam \u_UART_driver|Decoder14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \u_seg_driver|Selector5~7 (
// Equation(s):
// \u_seg_driver|Selector5~7_combout  = (\u_UART_driver|Decoder14~0_combout  & (!\u_UART_driver|cm_unit [0] & (!\u_UART_driver|cm_unit [2] & !\u_seg_driver|sel [3])))

	.dataa(\u_UART_driver|Decoder14~0_combout ),
	.datab(\u_UART_driver|cm_unit [0]),
	.datac(\u_UART_driver|cm_unit [2]),
	.datad(\u_seg_driver|sel [3]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~7 .lut_mask = 16'h0002;
defparam \u_seg_driver|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \u_seg_driver|Selector5~8 (
// Equation(s):
// \u_seg_driver|Selector5~8_combout  = (\u_seg_driver|Selector0~0_combout  & ((\u_seg_driver|Selector5~7_combout ) # ((!\u_seg_driver|sel [2] & \u_seg_driver|sel [3]))))

	.dataa(\u_seg_driver|Selector5~7_combout ),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_seg_driver|sel [3]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~8 .lut_mask = 16'hBA00;
defparam \u_seg_driver|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \u_seg_driver|Decoder7~0 (
// Equation(s):
// \u_seg_driver|Decoder7~0_combout  = (!\u_UART_driver|point_1 [3] & (\u_UART_driver|point_1 [1] & (!\u_UART_driver|point_1 [0] & !\u_UART_driver|point_1 [2])))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_seg_driver|Decoder7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Decoder7~0 .lut_mask = 16'h0004;
defparam \u_seg_driver|Decoder7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \u_seg_driver|Selector5~9 (
// Equation(s):
// \u_seg_driver|Selector5~9_combout  = (\u_seg_driver|Selector7~4_combout  & (((\u_seg_driver|Selector7~3_combout  & \u_seg_driver|Decoder7~0_combout )))) # (!\u_seg_driver|Selector7~4_combout  & ((\u_seg_driver|Selector5~8_combout ) # 
// ((!\u_seg_driver|Selector7~3_combout ))))

	.dataa(\u_seg_driver|Selector5~8_combout ),
	.datab(\u_seg_driver|Selector7~4_combout ),
	.datac(\u_seg_driver|Selector7~3_combout ),
	.datad(\u_seg_driver|Decoder7~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~9 .lut_mask = 16'hE323;
defparam \u_seg_driver|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \u_UART_driver|Decoder22~0 (
// Equation(s):
// \u_UART_driver|Decoder22~0_combout  = (!\u_UART_driver|cm_hund [3] & \u_UART_driver|cm_hund [1])

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(gnd),
	.datac(\u_UART_driver|cm_hund [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Decoder22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Decoder22~0 .lut_mask = 16'h5050;
defparam \u_UART_driver|Decoder22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \u_seg_driver|Selector5~6 (
// Equation(s):
// \u_seg_driver|Selector5~6_combout  = (!\u_UART_driver|cm_hund [0] & (!\u_UART_driver|cm_hund [2] & (\u_seg_driver|sel [0] & \u_UART_driver|Decoder22~0_combout )))

	.dataa(\u_UART_driver|cm_hund [0]),
	.datab(\u_UART_driver|cm_hund [2]),
	.datac(\u_seg_driver|sel [0]),
	.datad(\u_UART_driver|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~6 .lut_mask = 16'h1000;
defparam \u_seg_driver|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \u_seg_driver|Selector5~10 (
// Equation(s):
// \u_seg_driver|Selector5~10_combout  = (\u_seg_driver|Selector5~9_combout  & (((\u_seg_driver|Selector5~6_combout ) # (!\u_seg_driver|Selector7~2_combout )))) # (!\u_seg_driver|Selector5~9_combout  & (\u_seg_driver|Selector5~5_combout  & 
// ((\u_seg_driver|Selector7~2_combout ))))

	.dataa(\u_seg_driver|Selector5~5_combout ),
	.datab(\u_seg_driver|Selector5~9_combout ),
	.datac(\u_seg_driver|Selector5~6_combout ),
	.datad(\u_seg_driver|Selector7~2_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~10 .lut_mask = 16'hE2CC;
defparam \u_seg_driver|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \u_seg_driver|Selector5~11 (
// Equation(s):
// \u_seg_driver|Selector5~11_combout  = (!\u_seg_driver|sel [6] & ((\u_seg_driver|Selector5~3_combout ) # ((!\u_seg_driver|sel [5] & \u_seg_driver|Selector5~10_combout ))))

	.dataa(\u_seg_driver|sel [5]),
	.datab(\u_seg_driver|Selector5~3_combout ),
	.datac(\u_seg_driver|Selector5~10_combout ),
	.datad(\u_seg_driver|sel [6]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~11 .lut_mask = 16'h00DC;
defparam \u_seg_driver|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \u_led_driver|cm_hund[1]~0 (
// Equation(s):
// \u_led_driver|cm_hund[1]~0_combout  = !\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_led_driver|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~26_combout ),
	.cin(gnd),
	.combout(\u_led_driver|cm_hund[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|cm_hund[1]~0 .lut_mask = 16'h00FF;
defparam \u_led_driver|cm_hund[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \u_led_driver|cm_hund[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_led_driver|cm_hund[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_driver|cm_hund [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_driver|cm_hund[1] .is_wysiwyg = "true";
defparam \u_led_driver|cm_hund[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \u_seg_driver|Selector5~13 (
// Equation(s):
// \u_seg_driver|Selector5~13_combout  = (\u_seg_driver|Selector5~11_combout ) # ((\u_seg_driver|Selector5~12_combout  & (!\u_led_driver|cm_hund [0] & \u_led_driver|cm_hund [1])))

	.dataa(\u_seg_driver|Selector5~12_combout ),
	.datab(\u_led_driver|cm_hund [0]),
	.datac(\u_seg_driver|Selector5~11_combout ),
	.datad(\u_led_driver|cm_hund [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~13 .lut_mask = 16'hF2F0;
defparam \u_seg_driver|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \u_seg_driver|Selector7~14 (
// Equation(s):
// \u_seg_driver|Selector7~14_combout  = (\u_seg_driver|sel [0]) # (((\u_seg_driver|sel [1]) # (\u_seg_driver|sel [5])) # (!\u_seg_driver|Selector7~2_combout ))

	.dataa(\u_seg_driver|sel [0]),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|sel [1]),
	.datad(\u_seg_driver|sel [5]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~14 .lut_mask = 16'hFFFB;
defparam \u_seg_driver|Selector7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \u_seg_driver|Selector5~14 (
// Equation(s):
// \u_seg_driver|Selector5~14_combout  = (\u_seg_driver|sel [7] & (!\u_seg_driver|Selector5~13_combout )) # (!\u_seg_driver|sel [7] & (((\u_seg_driver|sel [6]) # (\u_seg_driver|Selector7~14_combout ))))

	.dataa(\u_seg_driver|Selector5~13_combout ),
	.datab(\u_seg_driver|sel [6]),
	.datac(\u_seg_driver|Selector7~14_combout ),
	.datad(\u_seg_driver|sel [7]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~14 .lut_mask = 16'h55FC;
defparam \u_seg_driver|Selector5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \u_seg_driver|WideOr1~0 (
// Equation(s):
// \u_seg_driver|WideOr1~0_combout  = (\u_UART_driver|cm_hund [3]) # ((\u_UART_driver|cm_hund [1] & ((!\u_UART_driver|cm_hund [2]) # (!\u_UART_driver|cm_hund [0]))) # (!\u_UART_driver|cm_hund [1] & ((\u_UART_driver|cm_hund [2]))))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [1]),
	.datac(\u_UART_driver|cm_hund [0]),
	.datad(\u_UART_driver|cm_hund [2]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr1~0 .lut_mask = 16'hBFEE;
defparam \u_seg_driver|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \u_seg_driver|Selector1~3 (
// Equation(s):
// \u_seg_driver|Selector1~3_combout  = (\u_seg_driver|Selector7~2_combout  & ((!\u_seg_driver|sel [0]) # (!\u_seg_driver|WideOr1~0_combout )))

	.dataa(gnd),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|WideOr1~0_combout ),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector1~3 .lut_mask = 16'h0CCC;
defparam \u_seg_driver|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \u_seg_driver|WideOr16~0 (
// Equation(s):
// \u_seg_driver|WideOr16~0_combout  = (\u_UART_driver|point_1 [3]) # ((\u_UART_driver|point_1 [1] & ((!\u_UART_driver|point_1 [2]) # (!\u_UART_driver|point_1 [0]))) # (!\u_UART_driver|point_1 [1] & ((\u_UART_driver|point_1 [2]))))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr16~0 .lut_mask = 16'hBFEE;
defparam \u_seg_driver|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \u_seg_driver|WideOr11~0 (
// Equation(s):
// \u_seg_driver|WideOr11~0_combout  = (\u_UART_driver|cm_unit [3]) # ((\u_UART_driver|cm_unit [2] & ((!\u_UART_driver|cm_unit [0]) # (!\u_UART_driver|cm_unit [1]))) # (!\u_UART_driver|cm_unit [2] & (\u_UART_driver|cm_unit [1])))

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(\u_UART_driver|cm_unit [2]),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(\u_UART_driver|cm_unit [0]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr11~0 .lut_mask = 16'hBEFE;
defparam \u_seg_driver|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \u_seg_driver|Selector1~1 (
// Equation(s):
// \u_seg_driver|Selector1~1_combout  = ((\u_seg_driver|sel [3] & ((\u_seg_driver|sel [2]))) # (!\u_seg_driver|sel [3] & (!\u_seg_driver|WideOr11~0_combout ))) # (!\u_seg_driver|Selector0~0_combout )

	.dataa(\u_seg_driver|WideOr11~0_combout ),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_seg_driver|sel [3]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector1~1 .lut_mask = 16'hC5FF;
defparam \u_seg_driver|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \u_seg_driver|Selector1~2 (
// Equation(s):
// \u_seg_driver|Selector1~2_combout  = (\u_seg_driver|Selector7~4_combout  & (((!\u_seg_driver|Selector7~3_combout )) # (!\u_seg_driver|WideOr16~0_combout ))) # (!\u_seg_driver|Selector7~4_combout  & (((\u_seg_driver|Selector7~3_combout  & 
// \u_seg_driver|Selector1~1_combout ))))

	.dataa(\u_seg_driver|WideOr16~0_combout ),
	.datab(\u_seg_driver|Selector7~4_combout ),
	.datac(\u_seg_driver|Selector7~3_combout ),
	.datad(\u_seg_driver|Selector1~1_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector1~2 .lut_mask = 16'h7C4C;
defparam \u_seg_driver|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \u_seg_driver|WideOr6~0 (
// Equation(s):
// \u_seg_driver|WideOr6~0_combout  = (\u_UART_driver|cm_ten [3]) # ((\u_UART_driver|cm_ten [2] & ((!\u_UART_driver|cm_ten [1]) # (!\u_UART_driver|cm_ten [0]))) # (!\u_UART_driver|cm_ten [2] & ((\u_UART_driver|cm_ten [1]))))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|cm_ten [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr6~0 .lut_mask = 16'hBFFA;
defparam \u_seg_driver|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \u_seg_driver|Selector1~4 (
// Equation(s):
// \u_seg_driver|Selector1~4_combout  = (\u_seg_driver|Selector1~3_combout  & ((\u_seg_driver|sel [0]) # ((!\u_seg_driver|WideOr6~0_combout ) # (!\u_seg_driver|Selector1~2_combout )))) # (!\u_seg_driver|Selector1~3_combout  & 
// (((\u_seg_driver|Selector1~2_combout ))))

	.dataa(\u_seg_driver|Selector1~3_combout ),
	.datab(\u_seg_driver|sel [0]),
	.datac(\u_seg_driver|Selector1~2_combout ),
	.datad(\u_seg_driver|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector1~4 .lut_mask = 16'hDAFA;
defparam \u_seg_driver|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \u_seg_driver|WideOr21~0 (
// Equation(s):
// \u_seg_driver|WideOr21~0_combout  = (\u_UART_driver|point_2 [3]) # ((\u_UART_driver|point_2 [2] & ((!\u_UART_driver|point_2 [1]) # (!\u_UART_driver|point_2 [0]))) # (!\u_UART_driver|point_2 [2] & ((\u_UART_driver|point_2 [1]))))

	.dataa(\u_UART_driver|point_2 [3]),
	.datab(\u_UART_driver|point_2 [0]),
	.datac(\u_UART_driver|point_2 [2]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr21~0 .lut_mask = 16'hBFFA;
defparam \u_seg_driver|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \u_seg_driver|Selector1~0 (
// Equation(s):
// \u_seg_driver|Selector1~0_combout  = (\u_seg_driver|sel [5] & (((!\u_seg_driver|Selector0~0_combout ) # (!\u_seg_driver|Selector7~2_combout )) # (!\u_seg_driver|WideOr21~0_combout )))

	.dataa(\u_seg_driver|WideOr21~0_combout ),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|sel [5]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector1~0 .lut_mask = 16'h70F0;
defparam \u_seg_driver|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \u_seg_driver|Selector1~5 (
// Equation(s):
// \u_seg_driver|Selector1~5_combout  = (!\u_seg_driver|sel [6] & ((\u_seg_driver|Selector1~0_combout ) # ((\u_seg_driver|Selector1~4_combout  & !\u_seg_driver|sel [5]))))

	.dataa(\u_seg_driver|Selector1~4_combout ),
	.datab(\u_seg_driver|Selector1~0_combout ),
	.datac(\u_seg_driver|sel [5]),
	.datad(\u_seg_driver|sel [6]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector1~5 .lut_mask = 16'h00CE;
defparam \u_seg_driver|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \u_seg_driver|Selector1~6 (
// Equation(s):
// \u_seg_driver|Selector1~6_combout  = (((\u_seg_driver|sel [5]) # (!\u_seg_driver|Selector0~0_combout )) # (!\u_seg_driver|Selector7~2_combout )) # (!\u_led_driver|cm_hund [1])

	.dataa(\u_led_driver|cm_hund [1]),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|sel [5]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector1~6 .lut_mask = 16'hF7FF;
defparam \u_seg_driver|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \u_seg_driver|Selector1~7 (
// Equation(s):
// \u_seg_driver|Selector1~7_combout  = (\u_seg_driver|Selector1~5_combout ) # (((\u_seg_driver|Selector1~6_combout  & \u_seg_driver|sel [6])) # (!\u_seg_driver|sel [7]))

	.dataa(\u_seg_driver|Selector1~5_combout ),
	.datab(\u_seg_driver|Selector1~6_combout ),
	.datac(\u_seg_driver|sel [6]),
	.datad(\u_seg_driver|sel [7]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector1~7 .lut_mask = 16'hEAFF;
defparam \u_seg_driver|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneive_lcell_comb \u_seg_driver|WideOr23~0 (
// Equation(s):
// \u_seg_driver|WideOr23~0_combout  = (\u_UART_driver|point_2 [1] & (((!\u_UART_driver|point_2 [3] & \u_UART_driver|point_2 [0])))) # (!\u_UART_driver|point_2 [1] & ((\u_UART_driver|point_2 [2] & (!\u_UART_driver|point_2 [3])) # (!\u_UART_driver|point_2 [2] 
// & ((\u_UART_driver|point_2 [0])))))

	.dataa(\u_UART_driver|point_2 [2]),
	.datab(\u_UART_driver|point_2 [3]),
	.datac(\u_UART_driver|point_2 [0]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr23~0 .lut_mask = 16'h3072;
defparam \u_seg_driver|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \u_seg_driver|WideOr3~0 (
// Equation(s):
// \u_seg_driver|WideOr3~0_combout  = (\u_UART_driver|cm_hund [1] & (!\u_UART_driver|cm_hund [3] & (\u_UART_driver|cm_hund [0]))) # (!\u_UART_driver|cm_hund [1] & ((\u_UART_driver|cm_hund [2] & (!\u_UART_driver|cm_hund [3])) # (!\u_UART_driver|cm_hund [2] & 
// ((\u_UART_driver|cm_hund [0])))))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [1]),
	.datac(\u_UART_driver|cm_hund [0]),
	.datad(\u_UART_driver|cm_hund [2]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr3~0 .lut_mask = 16'h5170;
defparam \u_seg_driver|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneive_lcell_comb \u_seg_driver|Selector3~2 (
// Equation(s):
// \u_seg_driver|Selector3~2_combout  = (\u_seg_driver|Selector7~2_combout  & ((!\u_seg_driver|sel [0]) # (!\u_seg_driver|WideOr3~0_combout )))

	.dataa(\u_seg_driver|WideOr3~0_combout ),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(gnd),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector3~2 .lut_mask = 16'h44CC;
defparam \u_seg_driver|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \u_seg_driver|WideOr8~0 (
// Equation(s):
// \u_seg_driver|WideOr8~0_combout  = (\u_UART_driver|cm_ten [1] & (!\u_UART_driver|cm_ten [3] & (\u_UART_driver|cm_ten [0]))) # (!\u_UART_driver|cm_ten [1] & ((\u_UART_driver|cm_ten [2] & (!\u_UART_driver|cm_ten [3])) # (!\u_UART_driver|cm_ten [2] & 
// ((\u_UART_driver|cm_ten [0])))))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|cm_ten [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr8~0 .lut_mask = 16'h445C;
defparam \u_seg_driver|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \u_seg_driver|WideOr13~0 (
// Equation(s):
// \u_seg_driver|WideOr13~0_combout  = (\u_UART_driver|cm_unit [1] & (!\u_UART_driver|cm_unit [3] & ((\u_UART_driver|cm_unit [0])))) # (!\u_UART_driver|cm_unit [1] & ((\u_UART_driver|cm_unit [2] & (!\u_UART_driver|cm_unit [3])) # (!\u_UART_driver|cm_unit [2] 
// & ((\u_UART_driver|cm_unit [0])))))

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(\u_UART_driver|cm_unit [2]),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(\u_UART_driver|cm_unit [0]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr13~0 .lut_mask = 16'h5704;
defparam \u_seg_driver|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \u_seg_driver|Selector3~0 (
// Equation(s):
// \u_seg_driver|Selector3~0_combout  = (\u_seg_driver|Selector0~0_combout  & ((\u_seg_driver|sel [3] & ((!\u_seg_driver|sel [2]))) # (!\u_seg_driver|sel [3] & (\u_seg_driver|WideOr13~0_combout ))))

	.dataa(\u_seg_driver|WideOr13~0_combout ),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_seg_driver|sel [3]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector3~0 .lut_mask = 16'h3A00;
defparam \u_seg_driver|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \u_seg_driver|WideOr18~0 (
// Equation(s):
// \u_seg_driver|WideOr18~0_combout  = (\u_UART_driver|point_1 [1] & (!\u_UART_driver|point_1 [3] & (\u_UART_driver|point_1 [0]))) # (!\u_UART_driver|point_1 [1] & ((\u_UART_driver|point_1 [2] & (!\u_UART_driver|point_1 [3])) # (!\u_UART_driver|point_1 [2] & 
// ((\u_UART_driver|point_1 [0])))))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr18~0 .lut_mask = 16'h5170;
defparam \u_seg_driver|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \u_seg_driver|Selector3~1 (
// Equation(s):
// \u_seg_driver|Selector3~1_combout  = (\u_seg_driver|Selector7~4_combout  & (((\u_seg_driver|Selector7~3_combout  & \u_seg_driver|WideOr18~0_combout )))) # (!\u_seg_driver|Selector7~4_combout  & ((\u_seg_driver|Selector3~0_combout ) # 
// ((!\u_seg_driver|Selector7~3_combout ))))

	.dataa(\u_seg_driver|Selector3~0_combout ),
	.datab(\u_seg_driver|Selector7~4_combout ),
	.datac(\u_seg_driver|Selector7~3_combout ),
	.datad(\u_seg_driver|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector3~1 .lut_mask = 16'hE323;
defparam \u_seg_driver|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneive_lcell_comb \u_seg_driver|Selector3~3 (
// Equation(s):
// \u_seg_driver|Selector3~3_combout  = (\u_seg_driver|Selector3~2_combout  & (\u_seg_driver|WideOr8~0_combout  & (!\u_seg_driver|Selector3~1_combout  & !\u_seg_driver|sel [0]))) # (!\u_seg_driver|Selector3~2_combout  & (((\u_seg_driver|Selector3~1_combout 
// ))))

	.dataa(\u_seg_driver|Selector3~2_combout ),
	.datab(\u_seg_driver|WideOr8~0_combout ),
	.datac(\u_seg_driver|Selector3~1_combout ),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector3~3 .lut_mask = 16'h5058;
defparam \u_seg_driver|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \u_seg_driver|Selector5~15 (
// Equation(s):
// \u_seg_driver|Selector5~15_combout  = (!\u_seg_driver|sel [0] & (\u_seg_driver|Selector7~2_combout  & (!\u_seg_driver|sel [1] & \u_seg_driver|sel [5])))

	.dataa(\u_seg_driver|sel [0]),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|sel [1]),
	.datad(\u_seg_driver|sel [5]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector5~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector5~15 .lut_mask = 16'h0400;
defparam \u_seg_driver|Selector5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneive_lcell_comb \u_seg_driver|Selector3~4 (
// Equation(s):
// \u_seg_driver|Selector3~4_combout  = (\u_seg_driver|sel [5] & (\u_seg_driver|WideOr23~0_combout  & ((\u_seg_driver|Selector5~15_combout )))) # (!\u_seg_driver|sel [5] & ((\u_seg_driver|Selector3~3_combout ) # ((\u_seg_driver|WideOr23~0_combout  & 
// \u_seg_driver|Selector5~15_combout ))))

	.dataa(\u_seg_driver|sel [5]),
	.datab(\u_seg_driver|WideOr23~0_combout ),
	.datac(\u_seg_driver|Selector3~3_combout ),
	.datad(\u_seg_driver|Selector5~15_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector3~4 .lut_mask = 16'hDC50;
defparam \u_seg_driver|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \u_seg_driver|Selector3~5 (
// Equation(s):
// \u_seg_driver|Selector3~5_combout  = (\u_seg_driver|sel [6] & (\u_led_driver|cm_hund [0] & ((\u_seg_driver|Selector5~12_combout )))) # (!\u_seg_driver|sel [6] & ((\u_seg_driver|Selector3~4_combout ) # ((\u_led_driver|cm_hund [0] & 
// \u_seg_driver|Selector5~12_combout ))))

	.dataa(\u_seg_driver|sel [6]),
	.datab(\u_led_driver|cm_hund [0]),
	.datac(\u_seg_driver|Selector3~4_combout ),
	.datad(\u_seg_driver|Selector5~12_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector3~5 .lut_mask = 16'hDC50;
defparam \u_seg_driver|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \u_seg_driver|Selector3~6 (
// Equation(s):
// \u_seg_driver|Selector3~6_combout  = (\u_seg_driver|sel [7] & (\u_seg_driver|Selector3~5_combout )) # (!\u_seg_driver|sel [7] & (((!\u_seg_driver|Selector7~14_combout  & !\u_seg_driver|sel [6]))))

	.dataa(\u_seg_driver|sel [7]),
	.datab(\u_seg_driver|Selector3~5_combout ),
	.datac(\u_seg_driver|Selector7~14_combout ),
	.datad(\u_seg_driver|sel [6]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector3~6 .lut_mask = 16'h888D;
defparam \u_seg_driver|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneive_lcell_comb \u_seg_driver|Selector15~2 (
// Equation(s):
// \u_seg_driver|Selector15~2_combout  = (!\u_seg_driver|Selector5~14_combout  & ((\u_seg_driver|Selector1~7_combout ) # (\u_seg_driver|Selector3~6_combout )))

	.dataa(gnd),
	.datab(\u_seg_driver|Selector1~7_combout ),
	.datac(\u_seg_driver|Selector3~6_combout ),
	.datad(\u_seg_driver|Selector5~14_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector15~2 .lut_mask = 16'h00FC;
defparam \u_seg_driver|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
cycloneive_lcell_comb \u_seg_driver|hex_data~9 (
// Equation(s):
// \u_seg_driver|hex_data~9_combout  = (!\u_UART_driver|cm_hund [3] & (!\u_UART_driver|cm_hund [1] & (\u_UART_driver|cm_hund [0] $ (\u_UART_driver|cm_hund [2]))))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [1]),
	.datac(\u_UART_driver|cm_hund [0]),
	.datad(\u_UART_driver|cm_hund [2]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~9 .lut_mask = 16'h0110;
defparam \u_seg_driver|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \u_seg_driver|Selector7~10 (
// Equation(s):
// \u_seg_driver|Selector7~10_combout  = (\u_seg_driver|Selector7~2_combout  & ((!\u_seg_driver|sel [0]) # (!\u_seg_driver|hex_data~9_combout )))

	.dataa(\u_seg_driver|hex_data~9_combout ),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|sel [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~10 .lut_mask = 16'h4C4C;
defparam \u_seg_driver|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \u_seg_driver|hex_data~6 (
// Equation(s):
// \u_seg_driver|hex_data~6_combout  = (!\u_UART_driver|cm_ten [3] & (!\u_UART_driver|cm_ten [1] & (\u_UART_driver|cm_ten [0] $ (\u_UART_driver|cm_ten [2]))))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|cm_ten [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~6 .lut_mask = 16'h0014;
defparam \u_seg_driver|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \u_seg_driver|hex_data~8 (
// Equation(s):
// \u_seg_driver|hex_data~8_combout  = (!\u_UART_driver|cm_unit [3] & (!\u_UART_driver|cm_unit [1] & (\u_UART_driver|cm_unit [2] $ (\u_UART_driver|cm_unit [0]))))

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(\u_UART_driver|cm_unit [2]),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(\u_UART_driver|cm_unit [0]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~8 .lut_mask = 16'h0104;
defparam \u_seg_driver|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \u_seg_driver|Selector7~8 (
// Equation(s):
// \u_seg_driver|Selector7~8_combout  = (\u_seg_driver|Selector0~0_combout  & ((\u_seg_driver|sel [3] & ((!\u_seg_driver|sel [2]))) # (!\u_seg_driver|sel [3] & (\u_seg_driver|hex_data~8_combout ))))

	.dataa(\u_seg_driver|Selector0~0_combout ),
	.datab(\u_seg_driver|hex_data~8_combout ),
	.datac(\u_seg_driver|sel [3]),
	.datad(\u_seg_driver|sel [2]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~8 .lut_mask = 16'h08A8;
defparam \u_seg_driver|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \u_seg_driver|hex_data~7 (
// Equation(s):
// \u_seg_driver|hex_data~7_combout  = (!\u_UART_driver|point_1 [3] & (!\u_UART_driver|point_1 [1] & (\u_UART_driver|point_1 [0] $ (\u_UART_driver|point_1 [2]))))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~7 .lut_mask = 16'h0110;
defparam \u_seg_driver|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \u_seg_driver|Selector7~9 (
// Equation(s):
// \u_seg_driver|Selector7~9_combout  = (\u_seg_driver|Selector7~4_combout  & (((\u_seg_driver|Selector7~3_combout  & \u_seg_driver|hex_data~7_combout )))) # (!\u_seg_driver|Selector7~4_combout  & ((\u_seg_driver|Selector7~8_combout ) # 
// ((!\u_seg_driver|Selector7~3_combout ))))

	.dataa(\u_seg_driver|Selector7~8_combout ),
	.datab(\u_seg_driver|Selector7~4_combout ),
	.datac(\u_seg_driver|Selector7~3_combout ),
	.datad(\u_seg_driver|hex_data~7_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~9 .lut_mask = 16'hE323;
defparam \u_seg_driver|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \u_seg_driver|Selector7~11 (
// Equation(s):
// \u_seg_driver|Selector7~11_combout  = (\u_seg_driver|Selector7~10_combout  & (!\u_seg_driver|sel [0] & (\u_seg_driver|hex_data~6_combout  & !\u_seg_driver|Selector7~9_combout ))) # (!\u_seg_driver|Selector7~10_combout  & 
// (((\u_seg_driver|Selector7~9_combout ))))

	.dataa(\u_seg_driver|sel [0]),
	.datab(\u_seg_driver|Selector7~10_combout ),
	.datac(\u_seg_driver|hex_data~6_combout ),
	.datad(\u_seg_driver|Selector7~9_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~11 .lut_mask = 16'h3340;
defparam \u_seg_driver|Selector7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \u_seg_driver|Selector7~12 (
// Equation(s):
// \u_seg_driver|Selector7~12_combout  = (!\u_seg_driver|sel [6] & (\u_seg_driver|sel [7] & ((\u_seg_driver|sel [5]) # (!\u_seg_driver|Selector7~11_combout ))))

	.dataa(\u_seg_driver|sel [6]),
	.datab(\u_seg_driver|sel [7]),
	.datac(\u_seg_driver|Selector7~11_combout ),
	.datad(\u_seg_driver|sel [5]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~12 .lut_mask = 16'h4404;
defparam \u_seg_driver|Selector7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \u_seg_driver|hex_data~5 (
// Equation(s):
// \u_seg_driver|hex_data~5_combout  = (!\u_UART_driver|point_2 [3] & (!\u_UART_driver|point_2 [1] & (\u_UART_driver|point_2 [0] $ (\u_UART_driver|point_2 [2]))))

	.dataa(\u_UART_driver|point_2 [0]),
	.datab(\u_UART_driver|point_2 [3]),
	.datac(\u_UART_driver|point_2 [2]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_seg_driver|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|hex_data~5 .lut_mask = 16'h0012;
defparam \u_seg_driver|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \u_seg_driver|Selector7~7 (
// Equation(s):
// \u_seg_driver|Selector7~7_combout  = (((!\u_seg_driver|hex_data~5_combout ) # (!\u_seg_driver|sel [5])) # (!\u_seg_driver|Selector7~2_combout )) # (!\u_seg_driver|Selector0~0_combout )

	.dataa(\u_seg_driver|Selector0~0_combout ),
	.datab(\u_seg_driver|Selector7~2_combout ),
	.datac(\u_seg_driver|sel [5]),
	.datad(\u_seg_driver|hex_data~5_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~7 .lut_mask = 16'h7FFF;
defparam \u_seg_driver|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \u_seg_driver|Selector4~0 (
// Equation(s):
// \u_seg_driver|Selector4~0_combout  = (!\u_led_driver|cm_hund [1] & \u_led_driver|cm_hund [0])

	.dataa(\u_led_driver|cm_hund [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_led_driver|cm_hund [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector4~0 .lut_mask = 16'h5500;
defparam \u_seg_driver|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \u_seg_driver|Selector7~6 (
// Equation(s):
// \u_seg_driver|Selector7~6_combout  = (\u_seg_driver|sel [6] & (((\u_seg_driver|Selector7~14_combout ) # (!\u_seg_driver|Selector4~0_combout )) # (!\u_seg_driver|sel [7])))

	.dataa(\u_seg_driver|sel [7]),
	.datab(\u_seg_driver|Selector4~0_combout ),
	.datac(\u_seg_driver|Selector7~14_combout ),
	.datad(\u_seg_driver|sel [6]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~6 .lut_mask = 16'hF700;
defparam \u_seg_driver|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \u_seg_driver|Selector7~13 (
// Equation(s):
// \u_seg_driver|Selector7~13_combout  = (\u_seg_driver|Selector7~5_combout ) # ((\u_seg_driver|Selector7~6_combout ) # ((\u_seg_driver|Selector7~12_combout  & \u_seg_driver|Selector7~7_combout )))

	.dataa(\u_seg_driver|Selector7~12_combout ),
	.datab(\u_seg_driver|Selector7~5_combout ),
	.datac(\u_seg_driver|Selector7~7_combout ),
	.datad(\u_seg_driver|Selector7~6_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector7~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector7~13 .lut_mask = 16'hFFEC;
defparam \u_seg_driver|Selector7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneive_lcell_comb \u_seg_driver|Selector15~4 (
// Equation(s):
// \u_seg_driver|Selector15~4_combout  = (!\u_seg_driver|Selector15~2_combout  & (((\u_seg_driver|Selector7~13_combout ) # (!\u_seg_driver|Selector5~14_combout )) # (!\u_seg_driver|Selector6~6_combout )))

	.dataa(\u_seg_driver|Selector6~6_combout ),
	.datab(\u_seg_driver|Selector5~14_combout ),
	.datac(\u_seg_driver|Selector15~2_combout ),
	.datad(\u_seg_driver|Selector7~13_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector15~4 .lut_mask = 16'h0F07;
defparam \u_seg_driver|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \u_seg_driver|Selector0~2 (
// Equation(s):
// \u_seg_driver|Selector0~2_combout  = (!\u_seg_driver|sel [0] & (!\u_seg_driver|sel [2] & (!\u_seg_driver|sel [6] & !\u_seg_driver|sel [1])))

	.dataa(\u_seg_driver|sel [0]),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_seg_driver|sel [6]),
	.datad(\u_seg_driver|sel [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~2 .lut_mask = 16'h0001;
defparam \u_seg_driver|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \u_seg_driver|Selector0~1 (
// Equation(s):
// \u_seg_driver|Selector0~1_combout  = (!\u_UART_driver|point_2 [2] & !\u_UART_driver|point_2 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|point_2 [2]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~1 .lut_mask = 16'h000F;
defparam \u_seg_driver|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneive_lcell_comb \u_seg_driver|Selector0~3 (
// Equation(s):
// \u_seg_driver|Selector0~3_combout  = (\u_seg_driver|sel [4]) # (((\u_seg_driver|Selector0~1_combout ) # (!\u_UART_driver|point_2 [3])) # (!\u_seg_driver|Selector0~2_combout ))

	.dataa(\u_seg_driver|sel [4]),
	.datab(\u_seg_driver|Selector0~2_combout ),
	.datac(\u_seg_driver|Selector0~1_combout ),
	.datad(\u_UART_driver|point_2 [3]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~3 .lut_mask = 16'hFBFF;
defparam \u_seg_driver|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \u_seg_driver|seg[7]~0 (
// Equation(s):
// \u_seg_driver|seg[7]~0_combout  = (!\u_seg_driver|sel [3] & (\u_seg_driver|sel [7] & ((!\u_seg_driver|Selector0~3_combout ) # (!\u_seg_driver|sel [5]))))

	.dataa(\u_seg_driver|sel [3]),
	.datab(\u_seg_driver|sel [5]),
	.datac(\u_seg_driver|Selector0~3_combout ),
	.datad(\u_seg_driver|sel [7]),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~0 .lut_mask = 16'h1500;
defparam \u_seg_driver|seg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \u_seg_driver|Selector0~7 (
// Equation(s):
// \u_seg_driver|Selector0~7_combout  = ((\u_seg_driver|sel [1]) # ((!\u_UART_driver|cm_unit [2] & !\u_UART_driver|cm_unit [1]))) # (!\u_UART_driver|cm_unit [3])

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(\u_UART_driver|cm_unit [2]),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(\u_seg_driver|sel [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~7 .lut_mask = 16'hFF57;
defparam \u_seg_driver|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneive_lcell_comb \u_seg_driver|Selector0~8 (
// Equation(s):
// \u_seg_driver|Selector0~8_combout  = (((!\u_UART_driver|cm_ten [2] & !\u_UART_driver|cm_ten [1])) # (!\u_seg_driver|sel [1])) # (!\u_UART_driver|cm_ten [3])

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_seg_driver|sel [1]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~8 .lut_mask = 16'h777F;
defparam \u_seg_driver|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \u_seg_driver|Selector0~9 (
// Equation(s):
// \u_seg_driver|Selector0~9_combout  = (\u_seg_driver|sel [2] & (\u_seg_driver|Selector0~7_combout )) # (!\u_seg_driver|sel [2] & (((!\u_seg_driver|sel [0] & \u_seg_driver|Selector0~8_combout ))))

	.dataa(\u_seg_driver|sel [2]),
	.datab(\u_seg_driver|Selector0~7_combout ),
	.datac(\u_seg_driver|sel [0]),
	.datad(\u_seg_driver|Selector0~8_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~9 .lut_mask = 16'h8D88;
defparam \u_seg_driver|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \u_seg_driver|Selector0~5 (
// Equation(s):
// \u_seg_driver|Selector0~5_combout  = (\u_seg_driver|sel [2]) # ((\u_seg_driver|sel [1]) # ((!\u_UART_driver|cm_hund [1] & !\u_UART_driver|cm_hund [2])))

	.dataa(\u_UART_driver|cm_hund [1]),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_UART_driver|cm_hund [2]),
	.datad(\u_seg_driver|sel [1]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~5 .lut_mask = 16'hFFCD;
defparam \u_seg_driver|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneive_lcell_comb \u_seg_driver|Selector0~6 (
// Equation(s):
// \u_seg_driver|Selector0~6_combout  = (\u_seg_driver|sel [6]) # ((\u_seg_driver|sel [0] & ((\u_seg_driver|Selector0~5_combout ) # (!\u_UART_driver|cm_hund [3]))))

	.dataa(\u_seg_driver|sel [6]),
	.datab(\u_UART_driver|cm_hund [3]),
	.datac(\u_seg_driver|sel [0]),
	.datad(\u_seg_driver|Selector0~5_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~6 .lut_mask = 16'hFABA;
defparam \u_seg_driver|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \u_seg_driver|Selector0~10 (
// Equation(s):
// \u_seg_driver|Selector0~10_combout  = (!\u_seg_driver|sel [4] & (!\u_seg_driver|sel [5] & ((\u_seg_driver|Selector0~9_combout ) # (\u_seg_driver|Selector0~6_combout ))))

	.dataa(\u_seg_driver|Selector0~9_combout ),
	.datab(\u_seg_driver|Selector0~6_combout ),
	.datac(\u_seg_driver|sel [4]),
	.datad(\u_seg_driver|sel [5]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~10 .lut_mask = 16'h000E;
defparam \u_seg_driver|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \u_seg_driver|Selector0~4 (
// Equation(s):
// \u_seg_driver|Selector0~4_combout  = (((!\u_UART_driver|point_1 [1] & !\u_UART_driver|point_1 [2])) # (!\u_seg_driver|Selector0~2_combout )) # (!\u_UART_driver|point_1 [3])

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_seg_driver|Selector0~2_combout ),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector0~4 .lut_mask = 16'h5F7F;
defparam \u_seg_driver|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneive_lcell_comb \u_seg_driver|seg[7]~1 (
// Equation(s):
// \u_seg_driver|seg[7]~1_combout  = (\u_seg_driver|seg[7]~0_combout  & (!\u_seg_driver|Selector0~10_combout  & ((!\u_seg_driver|Selector0~4_combout ) # (!\u_seg_driver|sel [4]))))

	.dataa(\u_seg_driver|seg[7]~0_combout ),
	.datab(\u_seg_driver|sel [4]),
	.datac(\u_seg_driver|Selector0~10_combout ),
	.datad(\u_seg_driver|Selector0~4_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~1 .lut_mask = 16'h020A;
defparam \u_seg_driver|seg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneive_lcell_comb \u_seg_driver|seg[7]~2 (
// Equation(s):
// \u_seg_driver|seg[7]~2_combout  = (\u_seg_driver|Selector7~13_combout  & (\u_seg_driver|seg[7]~1_combout  $ (((\u_seg_driver|Selector6~6_combout  & !\u_seg_driver|Selector3~6_combout ))))) # (!\u_seg_driver|Selector7~13_combout  & 
// (!\u_seg_driver|Selector6~6_combout  & (\u_seg_driver|Selector3~6_combout  & !\u_seg_driver|seg[7]~1_combout )))

	.dataa(\u_seg_driver|Selector6~6_combout ),
	.datab(\u_seg_driver|Selector7~13_combout ),
	.datac(\u_seg_driver|Selector3~6_combout ),
	.datad(\u_seg_driver|seg[7]~1_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~2 .lut_mask = 16'hC418;
defparam \u_seg_driver|seg[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \u_seg_driver|WideOr27~0 (
// Equation(s):
// \u_seg_driver|WideOr27~0_combout  = (\u_led_driver|cm_hund [1]) # (\u_led_driver|cm_hund [0])

	.dataa(\u_led_driver|cm_hund [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_led_driver|cm_hund [0]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr27~0 .lut_mask = 16'hFFAA;
defparam \u_seg_driver|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneive_lcell_comb \u_seg_driver|WideOr22~0 (
// Equation(s):
// \u_seg_driver|WideOr22~0_combout  = (!\u_UART_driver|point_2 [3] & ((\u_UART_driver|point_2 [2] & (\u_UART_driver|point_2 [0] & \u_UART_driver|point_2 [1])) # (!\u_UART_driver|point_2 [2] & ((\u_UART_driver|point_2 [0]) # (\u_UART_driver|point_2 [1])))))

	.dataa(\u_UART_driver|point_2 [2]),
	.datab(\u_UART_driver|point_2 [3]),
	.datac(\u_UART_driver|point_2 [0]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr22~0 .lut_mask = 16'h3110;
defparam \u_seg_driver|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \u_seg_driver|WideOr12~0 (
// Equation(s):
// \u_seg_driver|WideOr12~0_combout  = (!\u_UART_driver|cm_unit [3] & ((\u_UART_driver|cm_unit [2] & (\u_UART_driver|cm_unit [1] & \u_UART_driver|cm_unit [0])) # (!\u_UART_driver|cm_unit [2] & ((\u_UART_driver|cm_unit [1]) # (\u_UART_driver|cm_unit [0])))))

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(\u_UART_driver|cm_unit [2]),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(\u_UART_driver|cm_unit [0]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr12~0 .lut_mask = 16'h5110;
defparam \u_seg_driver|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneive_lcell_comb \u_seg_driver|Selector2~0 (
// Equation(s):
// \u_seg_driver|Selector2~0_combout  = (\u_seg_driver|Selector0~0_combout  & ((\u_seg_driver|sel [3] & ((!\u_seg_driver|sel [2]))) # (!\u_seg_driver|sel [3] & (\u_seg_driver|WideOr12~0_combout ))))

	.dataa(\u_seg_driver|WideOr12~0_combout ),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_seg_driver|sel [3]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector2~0 .lut_mask = 16'h3A00;
defparam \u_seg_driver|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \u_seg_driver|WideOr17~0 (
// Equation(s):
// \u_seg_driver|WideOr17~0_combout  = (!\u_UART_driver|point_1 [3] & ((\u_UART_driver|point_1 [1] & ((\u_UART_driver|point_1 [0]) # (!\u_UART_driver|point_1 [2]))) # (!\u_UART_driver|point_1 [1] & (\u_UART_driver|point_1 [0] & !\u_UART_driver|point_1 
// [2]))))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr17~0 .lut_mask = 16'h4054;
defparam \u_seg_driver|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \u_seg_driver|Selector2~1 (
// Equation(s):
// \u_seg_driver|Selector2~1_combout  = (\u_seg_driver|Selector7~4_combout  & (((\u_seg_driver|Selector7~3_combout  & \u_seg_driver|WideOr17~0_combout )))) # (!\u_seg_driver|Selector7~4_combout  & ((\u_seg_driver|Selector2~0_combout ) # 
// ((!\u_seg_driver|Selector7~3_combout ))))

	.dataa(\u_seg_driver|Selector2~0_combout ),
	.datab(\u_seg_driver|Selector7~4_combout ),
	.datac(\u_seg_driver|Selector7~3_combout ),
	.datad(\u_seg_driver|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector2~1 .lut_mask = 16'hE323;
defparam \u_seg_driver|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \u_seg_driver|WideOr2~0 (
// Equation(s):
// \u_seg_driver|WideOr2~0_combout  = (!\u_UART_driver|cm_hund [3] & ((\u_UART_driver|cm_hund [1] & ((\u_UART_driver|cm_hund [0]) # (!\u_UART_driver|cm_hund [2]))) # (!\u_UART_driver|cm_hund [1] & (\u_UART_driver|cm_hund [0] & !\u_UART_driver|cm_hund [2]))))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [1]),
	.datac(\u_UART_driver|cm_hund [0]),
	.datad(\u_UART_driver|cm_hund [2]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr2~0 .lut_mask = 16'h4054;
defparam \u_seg_driver|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \u_seg_driver|Selector2~2 (
// Equation(s):
// \u_seg_driver|Selector2~2_combout  = (\u_seg_driver|Selector7~2_combout  & ((!\u_seg_driver|sel [0]) # (!\u_seg_driver|WideOr2~0_combout )))

	.dataa(\u_seg_driver|WideOr2~0_combout ),
	.datab(gnd),
	.datac(\u_seg_driver|Selector7~2_combout ),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector2~2 .lut_mask = 16'h50F0;
defparam \u_seg_driver|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \u_seg_driver|WideOr7~0 (
// Equation(s):
// \u_seg_driver|WideOr7~0_combout  = (!\u_UART_driver|cm_ten [3] & ((\u_UART_driver|cm_ten [0] & ((\u_UART_driver|cm_ten [1]) # (!\u_UART_driver|cm_ten [2]))) # (!\u_UART_driver|cm_ten [0] & (!\u_UART_driver|cm_ten [2] & \u_UART_driver|cm_ten [1]))))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|cm_ten [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr7~0 .lut_mask = 16'h4504;
defparam \u_seg_driver|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \u_seg_driver|Selector2~3 (
// Equation(s):
// \u_seg_driver|Selector2~3_combout  = (\u_seg_driver|Selector2~1_combout  & (!\u_seg_driver|Selector2~2_combout )) # (!\u_seg_driver|Selector2~1_combout  & (\u_seg_driver|Selector2~2_combout  & (\u_seg_driver|WideOr7~0_combout  & !\u_seg_driver|sel [0])))

	.dataa(\u_seg_driver|Selector2~1_combout ),
	.datab(\u_seg_driver|Selector2~2_combout ),
	.datac(\u_seg_driver|WideOr7~0_combout ),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector2~3 .lut_mask = 16'h2262;
defparam \u_seg_driver|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneive_lcell_comb \u_seg_driver|Selector2~4 (
// Equation(s):
// \u_seg_driver|Selector2~4_combout  = (\u_seg_driver|sel [5] & (\u_seg_driver|Selector5~15_combout  & (\u_seg_driver|WideOr22~0_combout ))) # (!\u_seg_driver|sel [5] & ((\u_seg_driver|Selector2~3_combout ) # ((\u_seg_driver|Selector5~15_combout  & 
// \u_seg_driver|WideOr22~0_combout ))))

	.dataa(\u_seg_driver|sel [5]),
	.datab(\u_seg_driver|Selector5~15_combout ),
	.datac(\u_seg_driver|WideOr22~0_combout ),
	.datad(\u_seg_driver|Selector2~3_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector2~4 .lut_mask = 16'hD5C0;
defparam \u_seg_driver|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \u_seg_driver|Selector2~5 (
// Equation(s):
// \u_seg_driver|Selector2~5_combout  = (\u_seg_driver|Selector5~12_combout  & ((\u_seg_driver|WideOr27~0_combout ) # ((!\u_seg_driver|sel [6] & \u_seg_driver|Selector2~4_combout )))) # (!\u_seg_driver|Selector5~12_combout  & (!\u_seg_driver|sel [6] & 
// ((\u_seg_driver|Selector2~4_combout ))))

	.dataa(\u_seg_driver|Selector5~12_combout ),
	.datab(\u_seg_driver|sel [6]),
	.datac(\u_seg_driver|WideOr27~0_combout ),
	.datad(\u_seg_driver|Selector2~4_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector2~5 .lut_mask = 16'hB3A0;
defparam \u_seg_driver|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \u_seg_driver|Selector2~6 (
// Equation(s):
// \u_seg_driver|Selector2~6_combout  = (\u_seg_driver|sel [7] & (\u_seg_driver|Selector2~5_combout )) # (!\u_seg_driver|sel [7] & (((!\u_seg_driver|Selector7~14_combout  & !\u_seg_driver|sel [6]))))

	.dataa(\u_seg_driver|sel [7]),
	.datab(\u_seg_driver|Selector2~5_combout ),
	.datac(\u_seg_driver|Selector7~14_combout ),
	.datad(\u_seg_driver|sel [6]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector2~6 .lut_mask = 16'h888D;
defparam \u_seg_driver|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \u_seg_driver|WideOr24~0 (
// Equation(s):
// \u_seg_driver|WideOr24~0_combout  = (!\u_UART_driver|point_2 [3] & ((\u_UART_driver|point_2 [2] & (\u_UART_driver|point_2 [0] $ (!\u_UART_driver|point_2 [1]))) # (!\u_UART_driver|point_2 [2] & (\u_UART_driver|point_2 [0] & !\u_UART_driver|point_2 [1]))))

	.dataa(\u_UART_driver|point_2 [2]),
	.datab(\u_UART_driver|point_2 [3]),
	.datac(\u_UART_driver|point_2 [0]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr24~0 .lut_mask = 16'h2012;
defparam \u_seg_driver|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \u_seg_driver|WideOr9~0 (
// Equation(s):
// \u_seg_driver|WideOr9~0_combout  = (!\u_UART_driver|cm_ten [3] & ((\u_UART_driver|cm_ten [0] & (\u_UART_driver|cm_ten [2] $ (!\u_UART_driver|cm_ten [1]))) # (!\u_UART_driver|cm_ten [0] & (\u_UART_driver|cm_ten [2] & !\u_UART_driver|cm_ten [1]))))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|cm_ten [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr9~0 .lut_mask = 16'h4014;
defparam \u_seg_driver|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
cycloneive_lcell_comb \u_seg_driver|WideOr4~0 (
// Equation(s):
// \u_seg_driver|WideOr4~0_combout  = (!\u_UART_driver|cm_hund [3] & ((\u_UART_driver|cm_hund [1] & (\u_UART_driver|cm_hund [0] & \u_UART_driver|cm_hund [2])) # (!\u_UART_driver|cm_hund [1] & (\u_UART_driver|cm_hund [0] $ (\u_UART_driver|cm_hund [2])))))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [1]),
	.datac(\u_UART_driver|cm_hund [0]),
	.datad(\u_UART_driver|cm_hund [2]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr4~0 .lut_mask = 16'h4110;
defparam \u_seg_driver|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \u_seg_driver|Selector4~3 (
// Equation(s):
// \u_seg_driver|Selector4~3_combout  = (\u_seg_driver|Selector7~2_combout  & ((!\u_seg_driver|sel [0]) # (!\u_seg_driver|WideOr4~0_combout )))

	.dataa(gnd),
	.datab(\u_seg_driver|WideOr4~0_combout ),
	.datac(\u_seg_driver|Selector7~2_combout ),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector4~3 .lut_mask = 16'h30F0;
defparam \u_seg_driver|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneive_lcell_comb \u_seg_driver|WideOr14~0 (
// Equation(s):
// \u_seg_driver|WideOr14~0_combout  = (!\u_UART_driver|cm_unit [3] & ((\u_UART_driver|cm_unit [2] & (\u_UART_driver|cm_unit [1] $ (!\u_UART_driver|cm_unit [0]))) # (!\u_UART_driver|cm_unit [2] & (!\u_UART_driver|cm_unit [1] & \u_UART_driver|cm_unit [0]))))

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(\u_UART_driver|cm_unit [2]),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(\u_UART_driver|cm_unit [0]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr14~0 .lut_mask = 16'h4104;
defparam \u_seg_driver|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneive_lcell_comb \u_seg_driver|Selector4~1 (
// Equation(s):
// \u_seg_driver|Selector4~1_combout  = (\u_seg_driver|Selector0~0_combout  & ((\u_seg_driver|sel [3] & ((!\u_seg_driver|sel [2]))) # (!\u_seg_driver|sel [3] & (\u_seg_driver|WideOr14~0_combout ))))

	.dataa(\u_seg_driver|WideOr14~0_combout ),
	.datab(\u_seg_driver|sel [2]),
	.datac(\u_seg_driver|sel [3]),
	.datad(\u_seg_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector4~1 .lut_mask = 16'h3A00;
defparam \u_seg_driver|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \u_seg_driver|WideOr19~0 (
// Equation(s):
// \u_seg_driver|WideOr19~0_combout  = (!\u_UART_driver|point_1 [3] & ((\u_UART_driver|point_1 [1] & (\u_UART_driver|point_1 [0] & \u_UART_driver|point_1 [2])) # (!\u_UART_driver|point_1 [1] & (\u_UART_driver|point_1 [0] $ (\u_UART_driver|point_1 [2])))))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_seg_driver|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|WideOr19~0 .lut_mask = 16'h4110;
defparam \u_seg_driver|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \u_seg_driver|Selector4~2 (
// Equation(s):
// \u_seg_driver|Selector4~2_combout  = (\u_seg_driver|Selector7~3_combout  & ((\u_seg_driver|Selector7~4_combout  & ((\u_seg_driver|WideOr19~0_combout ))) # (!\u_seg_driver|Selector7~4_combout  & (\u_seg_driver|Selector4~1_combout )))) # 
// (!\u_seg_driver|Selector7~3_combout  & (((!\u_seg_driver|Selector7~4_combout ))))

	.dataa(\u_seg_driver|Selector4~1_combout ),
	.datab(\u_seg_driver|Selector7~3_combout ),
	.datac(\u_seg_driver|Selector7~4_combout ),
	.datad(\u_seg_driver|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector4~2 .lut_mask = 16'hCB0B;
defparam \u_seg_driver|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \u_seg_driver|Selector4~4 (
// Equation(s):
// \u_seg_driver|Selector4~4_combout  = (\u_seg_driver|Selector4~3_combout  & (\u_seg_driver|WideOr9~0_combout  & (!\u_seg_driver|Selector4~2_combout  & !\u_seg_driver|sel [0]))) # (!\u_seg_driver|Selector4~3_combout  & (((\u_seg_driver|Selector4~2_combout 
// ))))

	.dataa(\u_seg_driver|WideOr9~0_combout ),
	.datab(\u_seg_driver|Selector4~3_combout ),
	.datac(\u_seg_driver|Selector4~2_combout ),
	.datad(\u_seg_driver|sel [0]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector4~4 .lut_mask = 16'h3038;
defparam \u_seg_driver|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \u_seg_driver|Selector4~5 (
// Equation(s):
// \u_seg_driver|Selector4~5_combout  = (\u_seg_driver|sel [5] & (\u_seg_driver|WideOr24~0_combout  & ((\u_seg_driver|Selector5~15_combout )))) # (!\u_seg_driver|sel [5] & ((\u_seg_driver|Selector4~4_combout ) # ((\u_seg_driver|WideOr24~0_combout  & 
// \u_seg_driver|Selector5~15_combout ))))

	.dataa(\u_seg_driver|sel [5]),
	.datab(\u_seg_driver|WideOr24~0_combout ),
	.datac(\u_seg_driver|Selector4~4_combout ),
	.datad(\u_seg_driver|Selector5~15_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector4~5 .lut_mask = 16'hDC50;
defparam \u_seg_driver|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \u_seg_driver|Selector4~6 (
// Equation(s):
// \u_seg_driver|Selector4~6_combout  = (\u_seg_driver|Selector5~12_combout  & ((\u_seg_driver|Selector4~0_combout ) # ((\u_seg_driver|Selector4~5_combout  & !\u_seg_driver|sel [6])))) # (!\u_seg_driver|Selector5~12_combout  & 
// (((\u_seg_driver|Selector4~5_combout  & !\u_seg_driver|sel [6]))))

	.dataa(\u_seg_driver|Selector5~12_combout ),
	.datab(\u_seg_driver|Selector4~0_combout ),
	.datac(\u_seg_driver|Selector4~5_combout ),
	.datad(\u_seg_driver|sel [6]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector4~6 .lut_mask = 16'h88F8;
defparam \u_seg_driver|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \u_seg_driver|Selector4~7 (
// Equation(s):
// \u_seg_driver|Selector4~7_combout  = (\u_seg_driver|sel [7] & (\u_seg_driver|Selector4~6_combout )) # (!\u_seg_driver|sel [7] & (((!\u_seg_driver|Selector7~14_combout  & !\u_seg_driver|sel [6]))))

	.dataa(\u_seg_driver|sel [7]),
	.datab(\u_seg_driver|Selector4~6_combout ),
	.datac(\u_seg_driver|Selector7~14_combout ),
	.datad(\u_seg_driver|sel [6]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector4~7 .lut_mask = 16'h888D;
defparam \u_seg_driver|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_lcell_comb \u_seg_driver|seg[7]~5 (
// Equation(s):
// \u_seg_driver|seg[7]~5_combout  = (\u_seg_driver|Selector4~7_combout  & (((\u_seg_driver|Selector1~7_combout  & \u_seg_driver|Selector2~6_combout )))) # (!\u_seg_driver|Selector4~7_combout  & (\u_seg_driver|Selector7~13_combout  & 
// ((!\u_seg_driver|Selector2~6_combout ) # (!\u_seg_driver|Selector1~7_combout ))))

	.dataa(\u_seg_driver|Selector4~7_combout ),
	.datab(\u_seg_driver|Selector7~13_combout ),
	.datac(\u_seg_driver|Selector1~7_combout ),
	.datad(\u_seg_driver|Selector2~6_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~5 .lut_mask = 16'hA444;
defparam \u_seg_driver|seg[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneive_lcell_comb \u_seg_driver|seg[7]~4 (
// Equation(s):
// \u_seg_driver|seg[7]~4_combout  = (\u_seg_driver|Selector7~13_combout  & (\u_seg_driver|Selector1~7_combout  & (\u_seg_driver|Selector4~7_combout  $ (!\u_seg_driver|Selector2~6_combout )))) # (!\u_seg_driver|Selector7~13_combout  & 
// (\u_seg_driver|Selector4~7_combout  & (!\u_seg_driver|Selector1~7_combout )))

	.dataa(\u_seg_driver|Selector4~7_combout ),
	.datab(\u_seg_driver|Selector7~13_combout ),
	.datac(\u_seg_driver|Selector1~7_combout ),
	.datad(\u_seg_driver|Selector2~6_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~4 .lut_mask = 16'h8242;
defparam \u_seg_driver|seg[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \u_seg_driver|seg[7]~7 (
// Equation(s):
// \u_seg_driver|seg[7]~7_combout  = (\u_seg_driver|Selector5~14_combout  & (!\u_seg_driver|Selector2~6_combout  & (\u_seg_driver|seg[7]~5_combout ))) # (!\u_seg_driver|Selector5~14_combout  & (\u_seg_driver|Selector2~6_combout  & 
// (\u_seg_driver|seg[7]~5_combout  $ (\u_seg_driver|seg[7]~4_combout ))))

	.dataa(\u_seg_driver|Selector5~14_combout ),
	.datab(\u_seg_driver|Selector2~6_combout ),
	.datac(\u_seg_driver|seg[7]~5_combout ),
	.datad(\u_seg_driver|seg[7]~4_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~7 .lut_mask = 16'h2460;
defparam \u_seg_driver|seg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneive_lcell_comb \u_seg_driver|seg[7]~6 (
// Equation(s):
// \u_seg_driver|seg[7]~6_combout  = (\u_seg_driver|Selector5~14_combout  & (\u_seg_driver|seg[7]~5_combout  $ (((!\u_seg_driver|Selector2~6_combout  & \u_seg_driver|seg[7]~4_combout )))))

	.dataa(\u_seg_driver|Selector5~14_combout ),
	.datab(\u_seg_driver|Selector2~6_combout ),
	.datac(\u_seg_driver|seg[7]~5_combout ),
	.datad(\u_seg_driver|seg[7]~4_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~6 .lut_mask = 16'h82A0;
defparam \u_seg_driver|seg[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneive_lcell_comb \u_seg_driver|seg[7]~3 (
// Equation(s):
// \u_seg_driver|seg[7]~3_combout  = (\u_seg_driver|Selector6~6_combout  & (\u_seg_driver|Selector3~6_combout  & ((\u_seg_driver|Selector7~13_combout ) # (!\u_seg_driver|seg[7]~1_combout )))) # (!\u_seg_driver|Selector6~6_combout  & 
// (\u_seg_driver|Selector7~13_combout  & ((\u_seg_driver|seg[7]~1_combout ))))

	.dataa(\u_seg_driver|Selector6~6_combout ),
	.datab(\u_seg_driver|Selector7~13_combout ),
	.datac(\u_seg_driver|Selector3~6_combout ),
	.datad(\u_seg_driver|seg[7]~1_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~3 .lut_mask = 16'hC4A0;
defparam \u_seg_driver|seg[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_lcell_comb \u_seg_driver|seg[7]~8 (
// Equation(s):
// \u_seg_driver|seg[7]~8_combout  = (\u_seg_driver|seg[7]~2_combout  & (\u_seg_driver|seg[7]~7_combout  & ((!\u_seg_driver|seg[7]~3_combout )))) # (!\u_seg_driver|seg[7]~2_combout  & (\u_seg_driver|seg[7]~6_combout  & ((\u_seg_driver|seg[7]~7_combout ) # 
// (\u_seg_driver|seg[7]~3_combout ))))

	.dataa(\u_seg_driver|seg[7]~2_combout ),
	.datab(\u_seg_driver|seg[7]~7_combout ),
	.datac(\u_seg_driver|seg[7]~6_combout ),
	.datad(\u_seg_driver|seg[7]~3_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|seg[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[7]~8 .lut_mask = 16'h50C8;
defparam \u_seg_driver|seg[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \u_seg_driver|seg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|seg[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|seg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|seg[0] .is_wysiwyg = "true";
defparam \u_seg_driver|seg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \u_seg_driver|Selector14~0 (
// Equation(s):
// \u_seg_driver|Selector14~0_combout  = (\u_seg_driver|Selector5~14_combout  & (((\u_seg_driver|Selector6~6_combout )))) # (!\u_seg_driver|Selector5~14_combout  & (!\u_seg_driver|Selector3~6_combout  & (!\u_seg_driver|Selector1~7_combout )))

	.dataa(\u_seg_driver|Selector5~14_combout ),
	.datab(\u_seg_driver|Selector3~6_combout ),
	.datac(\u_seg_driver|Selector1~7_combout ),
	.datad(\u_seg_driver|Selector6~6_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector14~0 .lut_mask = 16'hAB01;
defparam \u_seg_driver|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \u_seg_driver|seg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_driver|Selector14~0_combout ),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_seg_driver|seg[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|seg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|seg[1] .is_wysiwyg = "true";
defparam \u_seg_driver|seg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_lcell_comb \u_seg_driver|seg[2]~feeder (
// Equation(s):
// \u_seg_driver|seg[2]~feeder_combout  = \u_seg_driver|Selector5~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_seg_driver|Selector5~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|seg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|seg[2]~feeder .lut_mask = 16'hF0F0;
defparam \u_seg_driver|seg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \u_seg_driver|seg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|seg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|seg[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|seg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|seg[2] .is_wysiwyg = "true";
defparam \u_seg_driver|seg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneive_lcell_comb \u_seg_driver|Selector15~3 (
// Equation(s):
// \u_seg_driver|Selector15~3_combout  = (\u_seg_driver|Selector6~6_combout  & \u_seg_driver|Selector5~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_seg_driver|Selector6~6_combout ),
	.datad(\u_seg_driver|Selector5~14_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector15~3 .lut_mask = 16'hF000;
defparam \u_seg_driver|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneive_lcell_comb \u_seg_driver|Selector12~0 (
// Equation(s):
// \u_seg_driver|Selector12~0_combout  = (!\u_seg_driver|Selector15~2_combout  & (((!\u_seg_driver|Selector4~7_combout  & \u_seg_driver|Selector7~13_combout )) # (!\u_seg_driver|Selector15~3_combout )))

	.dataa(\u_seg_driver|Selector15~3_combout ),
	.datab(\u_seg_driver|Selector4~7_combout ),
	.datac(\u_seg_driver|Selector15~2_combout ),
	.datad(\u_seg_driver|Selector7~13_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector12~0 .lut_mask = 16'h0705;
defparam \u_seg_driver|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N1
dffeas \u_seg_driver|seg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|seg[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|seg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|seg[3] .is_wysiwyg = "true";
defparam \u_seg_driver|seg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneive_lcell_comb \u_seg_driver|Selector11~0 (
// Equation(s):
// \u_seg_driver|Selector11~0_combout  = (!\u_seg_driver|Selector2~6_combout  & (\u_seg_driver|Selector7~13_combout  & !\u_seg_driver|Selector4~7_combout ))

	.dataa(\u_seg_driver|Selector2~6_combout ),
	.datab(\u_seg_driver|Selector7~13_combout ),
	.datac(gnd),
	.datad(\u_seg_driver|Selector4~7_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector11~0 .lut_mask = 16'h0044;
defparam \u_seg_driver|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneive_lcell_comb \u_seg_driver|Selector11~1 (
// Equation(s):
// \u_seg_driver|Selector11~1_combout  = (\u_seg_driver|Selector5~14_combout  & (\u_seg_driver|Selector6~6_combout  & !\u_seg_driver|Selector11~0_combout ))

	.dataa(gnd),
	.datab(\u_seg_driver|Selector5~14_combout ),
	.datac(\u_seg_driver|Selector6~6_combout ),
	.datad(\u_seg_driver|Selector11~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector11~1 .lut_mask = 16'h00C0;
defparam \u_seg_driver|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneive_lcell_comb \u_seg_driver|Selector11~2 (
// Equation(s):
// \u_seg_driver|Selector11~2_combout  = (!\u_seg_driver|Selector3~6_combout  & (!\u_seg_driver|Selector11~1_combout  & ((\u_seg_driver|Selector5~14_combout ) # (!\u_seg_driver|Selector1~7_combout ))))

	.dataa(\u_seg_driver|Selector3~6_combout ),
	.datab(\u_seg_driver|Selector5~14_combout ),
	.datac(\u_seg_driver|Selector11~1_combout ),
	.datad(\u_seg_driver|Selector1~7_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector11~2 .lut_mask = 16'h0405;
defparam \u_seg_driver|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N7
dffeas \u_seg_driver|seg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|seg[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|seg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|seg[4] .is_wysiwyg = "true";
defparam \u_seg_driver|seg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneive_lcell_comb \u_seg_driver|Selector10~0 (
// Equation(s):
// \u_seg_driver|Selector10~0_combout  = (\u_seg_driver|Selector7~13_combout  & ((\u_seg_driver|Selector4~7_combout ) # ((\u_seg_driver|Selector2~6_combout )))) # (!\u_seg_driver|Selector7~13_combout  & (((\u_seg_driver|Selector1~7_combout ))))

	.dataa(\u_seg_driver|Selector4~7_combout ),
	.datab(\u_seg_driver|Selector7~13_combout ),
	.datac(\u_seg_driver|Selector1~7_combout ),
	.datad(\u_seg_driver|Selector2~6_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector10~0 .lut_mask = 16'hFCB8;
defparam \u_seg_driver|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \u_seg_driver|Selector10~1 (
// Equation(s):
// \u_seg_driver|Selector10~1_combout  = (\u_seg_driver|Selector5~14_combout  & ((!\u_seg_driver|Selector6~6_combout ) # (!\u_seg_driver|Selector10~0_combout )))

	.dataa(\u_seg_driver|Selector10~0_combout ),
	.datab(gnd),
	.datac(\u_seg_driver|Selector5~14_combout ),
	.datad(\u_seg_driver|Selector6~6_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector10~1 .lut_mask = 16'h50F0;
defparam \u_seg_driver|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \u_seg_driver|seg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|seg[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|seg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|seg[5] .is_wysiwyg = "true";
defparam \u_seg_driver|seg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneive_lcell_comb \u_seg_driver|Selector9~5 (
// Equation(s):
// \u_seg_driver|Selector9~5_combout  = (\u_seg_driver|seg [6] & (((\u_seg_driver|Selector3~6_combout ) # (!\u_seg_driver|Selector15~3_combout )) # (!\u_seg_driver|Selector11~0_combout )))

	.dataa(\u_seg_driver|Selector11~0_combout ),
	.datab(\u_seg_driver|Selector3~6_combout ),
	.datac(\u_seg_driver|Selector15~3_combout ),
	.datad(\u_seg_driver|seg [6]),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~5 .lut_mask = 16'hDF00;
defparam \u_seg_driver|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \u_seg_driver|Selector9~2 (
// Equation(s):
// \u_seg_driver|Selector9~2_combout  = (\u_seg_driver|Selector2~6_combout  & ((!\u_seg_driver|Selector6~6_combout ) # (!\u_seg_driver|Selector3~6_combout )))

	.dataa(gnd),
	.datab(\u_seg_driver|Selector2~6_combout ),
	.datac(\u_seg_driver|Selector3~6_combout ),
	.datad(\u_seg_driver|Selector6~6_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~2 .lut_mask = 16'h0CCC;
defparam \u_seg_driver|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \u_seg_driver|Selector9~3 (
// Equation(s):
// \u_seg_driver|Selector9~3_combout  = (\u_seg_driver|Selector5~14_combout  & (((!\u_seg_driver|Selector4~7_combout  & \u_seg_driver|Selector9~2_combout )))) # (!\u_seg_driver|Selector5~14_combout  & (((\u_seg_driver|Selector4~7_combout ) # 
// (!\u_seg_driver|Selector9~2_combout )) # (!\u_seg_driver|Selector6~6_combout )))

	.dataa(\u_seg_driver|Selector5~14_combout ),
	.datab(\u_seg_driver|Selector6~6_combout ),
	.datac(\u_seg_driver|Selector4~7_combout ),
	.datad(\u_seg_driver|Selector9~2_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~3 .lut_mask = 16'h5B55;
defparam \u_seg_driver|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneive_lcell_comb \u_seg_driver|Selector9~8 (
// Equation(s):
// \u_seg_driver|Selector9~8_combout  = (\u_seg_driver|Selector9~3_combout  & ((\u_seg_driver|Selector7~13_combout ) # ((!\u_seg_driver|Selector6~6_combout  & \u_seg_driver|Selector2~6_combout )))) # (!\u_seg_driver|Selector9~3_combout  & 
// (!\u_seg_driver|Selector7~13_combout  & (\u_seg_driver|Selector6~6_combout  & !\u_seg_driver|Selector2~6_combout )))

	.dataa(\u_seg_driver|Selector9~3_combout ),
	.datab(\u_seg_driver|Selector7~13_combout ),
	.datac(\u_seg_driver|Selector6~6_combout ),
	.datad(\u_seg_driver|Selector2~6_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~8 .lut_mask = 16'h8A98;
defparam \u_seg_driver|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneive_lcell_comb \u_seg_driver|Selector9~9 (
// Equation(s):
// \u_seg_driver|Selector9~9_combout  = (\u_seg_driver|Selector4~7_combout  & (\u_seg_driver|Selector9~8_combout  & ((!\u_seg_driver|Selector7~13_combout )))) # (!\u_seg_driver|Selector4~7_combout  & (\u_seg_driver|seg [6] & 
// ((\u_seg_driver|Selector9~8_combout ) # (!\u_seg_driver|Selector7~13_combout ))))

	.dataa(\u_seg_driver|Selector9~8_combout ),
	.datab(\u_seg_driver|Selector4~7_combout ),
	.datac(\u_seg_driver|seg [6]),
	.datad(\u_seg_driver|Selector7~13_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~9 .lut_mask = 16'h20B8;
defparam \u_seg_driver|Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneive_lcell_comb \u_seg_driver|Selector9~4 (
// Equation(s):
// \u_seg_driver|Selector9~4_combout  = (\u_seg_driver|Selector4~7_combout  & (\u_seg_driver|seg [6] & ((!\u_seg_driver|Selector9~9_combout ) # (!\u_seg_driver|Selector3~6_combout )))) # (!\u_seg_driver|Selector4~7_combout  & 
// (((\u_seg_driver|Selector9~9_combout ))))

	.dataa(\u_seg_driver|Selector3~6_combout ),
	.datab(\u_seg_driver|Selector4~7_combout ),
	.datac(\u_seg_driver|seg [6]),
	.datad(\u_seg_driver|Selector9~9_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~4 .lut_mask = 16'h73C0;
defparam \u_seg_driver|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneive_lcell_comb \u_seg_driver|Selector9~6 (
// Equation(s):
// \u_seg_driver|Selector9~6_combout  = (\u_seg_driver|Selector1~7_combout  & (((!\u_seg_driver|seg[7]~1_combout )))) # (!\u_seg_driver|Selector1~7_combout  & ((\u_seg_driver|seg[7]~1_combout  & (\u_seg_driver|Selector9~5_combout )) # 
// (!\u_seg_driver|seg[7]~1_combout  & ((\u_seg_driver|Selector9~4_combout )))))

	.dataa(\u_seg_driver|Selector9~5_combout ),
	.datab(\u_seg_driver|Selector1~7_combout ),
	.datac(\u_seg_driver|seg[7]~1_combout ),
	.datad(\u_seg_driver|Selector9~4_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~6 .lut_mask = 16'h2F2C;
defparam \u_seg_driver|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneive_lcell_comb \u_seg_driver|Selector8~0 (
// Equation(s):
// \u_seg_driver|Selector8~0_combout  = (\u_seg_driver|Selector6~6_combout  & (\u_seg_driver|Selector5~14_combout  & (!\u_seg_driver|Selector3~6_combout  & \u_seg_driver|Selector11~0_combout )))

	.dataa(\u_seg_driver|Selector6~6_combout ),
	.datab(\u_seg_driver|Selector5~14_combout ),
	.datac(\u_seg_driver|Selector3~6_combout ),
	.datad(\u_seg_driver|Selector11~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector8~0 .lut_mask = 16'h0800;
defparam \u_seg_driver|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneive_lcell_comb \u_seg_driver|Selector9~0 (
// Equation(s):
// \u_seg_driver|Selector9~0_combout  = (\u_seg_driver|Selector4~7_combout  & ((\u_seg_driver|Selector5~14_combout  & (\u_seg_driver|Selector6~6_combout )) # (!\u_seg_driver|Selector5~14_combout  & (!\u_seg_driver|Selector6~6_combout  & 
// !\u_seg_driver|Selector7~13_combout ))))

	.dataa(\u_seg_driver|Selector5~14_combout ),
	.datab(\u_seg_driver|Selector4~7_combout ),
	.datac(\u_seg_driver|Selector6~6_combout ),
	.datad(\u_seg_driver|Selector7~13_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~0 .lut_mask = 16'h8084;
defparam \u_seg_driver|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneive_lcell_comb \u_seg_driver|Selector9~1 (
// Equation(s):
// \u_seg_driver|Selector9~1_combout  = (\u_seg_driver|Selector8~0_combout ) # ((\u_seg_driver|Selector2~6_combout  & (\u_seg_driver|Selector3~6_combout  & \u_seg_driver|Selector9~0_combout )))

	.dataa(\u_seg_driver|Selector2~6_combout ),
	.datab(\u_seg_driver|Selector8~0_combout ),
	.datac(\u_seg_driver|Selector3~6_combout ),
	.datad(\u_seg_driver|Selector9~0_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~1 .lut_mask = 16'hECCC;
defparam \u_seg_driver|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneive_lcell_comb \u_seg_driver|Selector9~7 (
// Equation(s):
// \u_seg_driver|Selector9~7_combout  = (\u_seg_driver|Selector1~7_combout  & ((\u_seg_driver|seg [6]) # ((\u_seg_driver|Selector9~6_combout  & \u_seg_driver|Selector9~1_combout )))) # (!\u_seg_driver|Selector1~7_combout  & (\u_seg_driver|Selector9~6_combout 
// ))

	.dataa(\u_seg_driver|Selector9~6_combout ),
	.datab(\u_seg_driver|Selector1~7_combout ),
	.datac(\u_seg_driver|seg [6]),
	.datad(\u_seg_driver|Selector9~1_combout ),
	.cin(gnd),
	.combout(\u_seg_driver|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector9~7 .lut_mask = 16'hEAE2;
defparam \u_seg_driver|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N25
dffeas \u_seg_driver|seg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Selector9~7_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|seg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|seg[6] .is_wysiwyg = "true";
defparam \u_seg_driver|seg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneive_lcell_comb \u_seg_driver|Selector8~1 (
// Equation(s):
// \u_seg_driver|Selector8~1_combout  = (\u_seg_driver|Selector8~0_combout  & \u_seg_driver|seg[7]~1_combout )

	.dataa(gnd),
	.datab(\u_seg_driver|Selector8~0_combout ),
	.datac(\u_seg_driver|seg[7]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_seg_driver|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_seg_driver|Selector8~1 .lut_mask = 16'hC0C0;
defparam \u_seg_driver|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \u_seg_driver|seg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_seg_driver|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_seg_driver|seg[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_seg_driver|seg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_seg_driver|seg[7] .is_wysiwyg = "true";
defparam \u_seg_driver|seg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \u_led_driver|led~2 (
// Equation(s):
// \u_led_driver|led~2_combout  = (\u_UART_driver|point_2 [3]) # (((\u_UART_driver|point_2 [0]) # (\u_seg_driver|WideOr27~0_combout )) # (!\u_seg_driver|Selector0~1_combout ))

	.dataa(\u_UART_driver|point_2 [3]),
	.datab(\u_seg_driver|Selector0~1_combout ),
	.datac(\u_UART_driver|point_2 [0]),
	.datad(\u_seg_driver|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\u_led_driver|led~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|led~2 .lut_mask = 16'hFFFB;
defparam \u_led_driver|led~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \u_led_driver|led~3 (
// Equation(s):
// \u_led_driver|led~3_combout  = (\u_UART_driver|point_1 [3]) # ((\u_UART_driver|point_1 [1]) # ((\u_led_driver|led~2_combout ) # (\u_UART_driver|point_1 [2])))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_led_driver|led~2_combout ),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_led_driver|led~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|led~3 .lut_mask = 16'hFFFE;
defparam \u_led_driver|led~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \u_led_driver|led[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_led_driver|led~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_driver|led [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_driver|led[0] .is_wysiwyg = "true";
defparam \u_led_driver|led[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \u_led_driver|led~4 (
// Equation(s):
// \u_led_driver|led~4_combout  = (\u_UART_driver|point_1 [2] & ((\u_UART_driver|point_1 [1]) # (\u_UART_driver|point_1 [0])))

	.dataa(gnd),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_led_driver|led~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|led~4 .lut_mask = 16'hFC00;
defparam \u_led_driver|led~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \u_led_driver|led~5 (
// Equation(s):
// \u_led_driver|led~5_combout  = (\u_led_driver|led~4_combout ) # ((\u_led_driver|led~2_combout ) # (\u_UART_driver|point_1 [3]))

	.dataa(\u_led_driver|led~4_combout ),
	.datab(\u_led_driver|led~2_combout ),
	.datac(\u_UART_driver|point_1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_led_driver|led~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|led~5 .lut_mask = 16'hFEFE;
defparam \u_led_driver|led~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \u_led_driver|led[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_led_driver|led~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_driver|led [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_driver|led[1] .is_wysiwyg = "true";
defparam \u_led_driver|led[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \u_led_driver|led[2]~feeder (
// Equation(s):
// \u_led_driver|led[2]~feeder_combout  = \u_led_driver|led~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_led_driver|led~2_combout ),
	.cin(gnd),
	.combout(\u_led_driver|led[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|led[2]~feeder .lut_mask = 16'hFF00;
defparam \u_led_driver|led[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \u_led_driver|led[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_led_driver|led[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_driver|led [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_driver|led[2] .is_wysiwyg = "true";
defparam \u_led_driver|led[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \u_led_driver|led~6 (
// Equation(s):
// \u_led_driver|led~6_combout  = (\u_UART_driver|point_2 [3]) # ((\u_UART_driver|point_2 [2] & ((\u_UART_driver|point_2 [0]) # (\u_UART_driver|point_2 [1]))))

	.dataa(\u_UART_driver|point_2 [2]),
	.datab(\u_UART_driver|point_2 [0]),
	.datac(\u_UART_driver|point_2 [3]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_led_driver|led~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|led~6 .lut_mask = 16'hFAF8;
defparam \u_led_driver|led~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \u_led_driver|led~7 (
// Equation(s):
// \u_led_driver|led~7_combout  = (\u_led_driver|led~6_combout ) # ((\u_led_driver|cm_hund [1]) # (\u_led_driver|cm_hund [0]))

	.dataa(gnd),
	.datab(\u_led_driver|led~6_combout ),
	.datac(\u_led_driver|cm_hund [1]),
	.datad(\u_led_driver|cm_hund [0]),
	.cin(gnd),
	.combout(\u_led_driver|led~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_driver|led~7 .lut_mask = 16'hFFFC;
defparam \u_led_driver|led~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \u_led_driver|led[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_led_driver|led~7_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_driver|led [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_driver|led[3] .is_wysiwyg = "true";
defparam \u_led_driver|led[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \u_led_driver|led[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_seg_driver|WideOr27~0_combout ),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_driver|led [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_driver|led[4] .is_wysiwyg = "true";
defparam \u_led_driver|led[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[0]~9 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[0]~9_combout  = \u_UART_driver|UART_send_init|cnt_baud [0] $ (VCC)
// \u_UART_driver|UART_send_init|cnt_baud[0]~10  = CARRY(\u_UART_driver|UART_send_init|cnt_baud [0])

	.dataa(gnd),
	.datab(\u_UART_driver|UART_send_init|cnt_baud [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[0]~9_combout ),
	.cout(\u_UART_driver|UART_send_init|cnt_baud[0]~10 ));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[0]~9 .lut_mask = 16'h33CC;
defparam \u_UART_driver|UART_send_init|cnt_baud[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[6]~21 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[6]~21_combout  = (\u_UART_driver|UART_send_init|cnt_baud [6] & (\u_UART_driver|UART_send_init|cnt_baud[5]~20  $ (GND))) # (!\u_UART_driver|UART_send_init|cnt_baud [6] & (!\u_UART_driver|UART_send_init|cnt_baud[5]~20  
// & VCC))
// \u_UART_driver|UART_send_init|cnt_baud[6]~22  = CARRY((\u_UART_driver|UART_send_init|cnt_baud [6] & !\u_UART_driver|UART_send_init|cnt_baud[5]~20 ))

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|UART_send_init|cnt_baud[5]~20 ),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[6]~21_combout ),
	.cout(\u_UART_driver|UART_send_init|cnt_baud[6]~22 ));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[6]~21 .lut_mask = 16'hA50A;
defparam \u_UART_driver|UART_send_init|cnt_baud[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N14
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[7]~23 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[7]~23_combout  = (\u_UART_driver|UART_send_init|cnt_baud [7] & (!\u_UART_driver|UART_send_init|cnt_baud[6]~22 )) # (!\u_UART_driver|UART_send_init|cnt_baud [7] & ((\u_UART_driver|UART_send_init|cnt_baud[6]~22 ) # 
// (GND)))
// \u_UART_driver|UART_send_init|cnt_baud[7]~24  = CARRY((!\u_UART_driver|UART_send_init|cnt_baud[6]~22 ) # (!\u_UART_driver|UART_send_init|cnt_baud [7]))

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|UART_send_init|cnt_baud[6]~22 ),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[7]~23_combout ),
	.cout(\u_UART_driver|UART_send_init|cnt_baud[7]~24 ));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[7]~23 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|UART_send_init|cnt_baud[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y20_N15
dffeas \u_UART_driver|UART_send_init|cnt_baud[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[7]~23_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[7] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[8]~25 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[8]~25_combout  = \u_UART_driver|UART_send_init|cnt_baud [8] $ (!\u_UART_driver|UART_send_init|cnt_baud[7]~24 )

	.dataa(gnd),
	.datab(\u_UART_driver|UART_send_init|cnt_baud [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|UART_send_init|cnt_baud[7]~24 ),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[8]~25 .lut_mask = 16'hC3C3;
defparam \u_UART_driver|UART_send_init|cnt_baud[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y20_N17
dffeas \u_UART_driver|UART_send_init|cnt_baud[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[8]~25_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[8] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \u_UART_driver|UART_send_init|Equal1~1 (
// Equation(s):
// \u_UART_driver|UART_send_init|Equal1~1_combout  = (\u_UART_driver|UART_send_init|cnt_baud [7] & (\u_UART_driver|UART_send_init|cnt_baud [5] & (\u_UART_driver|UART_send_init|cnt_baud [4] & \u_UART_driver|UART_send_init|cnt_baud [8])))

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [7]),
	.datab(\u_UART_driver|UART_send_init|cnt_baud [5]),
	.datac(\u_UART_driver|UART_send_init|cnt_baud [4]),
	.datad(\u_UART_driver|UART_send_init|cnt_baud [8]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|Equal1~1 .lut_mask = 16'h8000;
defparam \u_UART_driver|UART_send_init|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \u_UART_driver|UART_send_init|Equal1~0 (
// Equation(s):
// \u_UART_driver|UART_send_init|Equal1~0_combout  = (!\u_UART_driver|UART_send_init|cnt_baud [3] & (!\u_UART_driver|UART_send_init|cnt_baud [1] & (!\u_UART_driver|UART_send_init|cnt_baud [2] & \u_UART_driver|UART_send_init|cnt_baud [0])))

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [3]),
	.datab(\u_UART_driver|UART_send_init|cnt_baud [1]),
	.datac(\u_UART_driver|UART_send_init|cnt_baud [2]),
	.datad(\u_UART_driver|UART_send_init|cnt_baud [0]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|Equal1~0 .lut_mask = 16'h0100;
defparam \u_UART_driver|UART_send_init|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneive_lcell_comb \u_UART_driver|UART_send_init|always1~0 (
// Equation(s):
// \u_UART_driver|UART_send_init|always1~0_combout  = ((!\u_UART_driver|UART_send_init|cnt_baud [6] & (\u_UART_driver|UART_send_init|Equal1~1_combout  & \u_UART_driver|UART_send_init|Equal1~0_combout ))) # (!\u_UART_driver|UART_send_init|tx_en~q )

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [6]),
	.datab(\u_UART_driver|UART_send_init|Equal1~1_combout ),
	.datac(\u_UART_driver|UART_send_init|Equal1~0_combout ),
	.datad(\u_UART_driver|UART_send_init|tx_en~q ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|always1~0 .lut_mask = 16'h40FF;
defparam \u_UART_driver|UART_send_init|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N1
dffeas \u_UART_driver|UART_send_init|cnt_baud[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[0]~9_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[0] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[1]~11 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[1]~11_combout  = (\u_UART_driver|UART_send_init|cnt_baud [1] & (!\u_UART_driver|UART_send_init|cnt_baud[0]~10 )) # (!\u_UART_driver|UART_send_init|cnt_baud [1] & ((\u_UART_driver|UART_send_init|cnt_baud[0]~10 ) # 
// (GND)))
// \u_UART_driver|UART_send_init|cnt_baud[1]~12  = CARRY((!\u_UART_driver|UART_send_init|cnt_baud[0]~10 ) # (!\u_UART_driver|UART_send_init|cnt_baud [1]))

	.dataa(gnd),
	.datab(\u_UART_driver|UART_send_init|cnt_baud [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|UART_send_init|cnt_baud[0]~10 ),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[1]~11_combout ),
	.cout(\u_UART_driver|UART_send_init|cnt_baud[1]~12 ));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[1]~11 .lut_mask = 16'h3C3F;
defparam \u_UART_driver|UART_send_init|cnt_baud[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y20_N3
dffeas \u_UART_driver|UART_send_init|cnt_baud[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[1]~11_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[1] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[2]~13 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[2]~13_combout  = (\u_UART_driver|UART_send_init|cnt_baud [2] & (\u_UART_driver|UART_send_init|cnt_baud[1]~12  $ (GND))) # (!\u_UART_driver|UART_send_init|cnt_baud [2] & (!\u_UART_driver|UART_send_init|cnt_baud[1]~12  
// & VCC))
// \u_UART_driver|UART_send_init|cnt_baud[2]~14  = CARRY((\u_UART_driver|UART_send_init|cnt_baud [2] & !\u_UART_driver|UART_send_init|cnt_baud[1]~12 ))

	.dataa(gnd),
	.datab(\u_UART_driver|UART_send_init|cnt_baud [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|UART_send_init|cnt_baud[1]~12 ),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[2]~13_combout ),
	.cout(\u_UART_driver|UART_send_init|cnt_baud[2]~14 ));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[2]~13 .lut_mask = 16'hC30C;
defparam \u_UART_driver|UART_send_init|cnt_baud[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y20_N5
dffeas \u_UART_driver|UART_send_init|cnt_baud[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[2]~13_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[2] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[3]~15 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[3]~15_combout  = (\u_UART_driver|UART_send_init|cnt_baud [3] & (!\u_UART_driver|UART_send_init|cnt_baud[2]~14 )) # (!\u_UART_driver|UART_send_init|cnt_baud [3] & ((\u_UART_driver|UART_send_init|cnt_baud[2]~14 ) # 
// (GND)))
// \u_UART_driver|UART_send_init|cnt_baud[3]~16  = CARRY((!\u_UART_driver|UART_send_init|cnt_baud[2]~14 ) # (!\u_UART_driver|UART_send_init|cnt_baud [3]))

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|UART_send_init|cnt_baud[2]~14 ),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[3]~15_combout ),
	.cout(\u_UART_driver|UART_send_init|cnt_baud[3]~16 ));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[3]~15 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|UART_send_init|cnt_baud[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y20_N7
dffeas \u_UART_driver|UART_send_init|cnt_baud[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[3]~15_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[3] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[4]~17 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[4]~17_combout  = (\u_UART_driver|UART_send_init|cnt_baud [4] & (\u_UART_driver|UART_send_init|cnt_baud[3]~16  $ (GND))) # (!\u_UART_driver|UART_send_init|cnt_baud [4] & (!\u_UART_driver|UART_send_init|cnt_baud[3]~16  
// & VCC))
// \u_UART_driver|UART_send_init|cnt_baud[4]~18  = CARRY((\u_UART_driver|UART_send_init|cnt_baud [4] & !\u_UART_driver|UART_send_init|cnt_baud[3]~16 ))

	.dataa(gnd),
	.datab(\u_UART_driver|UART_send_init|cnt_baud [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|UART_send_init|cnt_baud[3]~16 ),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[4]~17_combout ),
	.cout(\u_UART_driver|UART_send_init|cnt_baud[4]~18 ));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[4]~17 .lut_mask = 16'hC30C;
defparam \u_UART_driver|UART_send_init|cnt_baud[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y20_N9
dffeas \u_UART_driver|UART_send_init|cnt_baud[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[4]~17_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[4] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_baud[5]~19 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_baud[5]~19_combout  = (\u_UART_driver|UART_send_init|cnt_baud [5] & (!\u_UART_driver|UART_send_init|cnt_baud[4]~18 )) # (!\u_UART_driver|UART_send_init|cnt_baud [5] & ((\u_UART_driver|UART_send_init|cnt_baud[4]~18 ) # 
// (GND)))
// \u_UART_driver|UART_send_init|cnt_baud[5]~20  = CARRY((!\u_UART_driver|UART_send_init|cnt_baud[4]~18 ) # (!\u_UART_driver|UART_send_init|cnt_baud [5]))

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|UART_send_init|cnt_baud[4]~18 ),
	.combout(\u_UART_driver|UART_send_init|cnt_baud[5]~19_combout ),
	.cout(\u_UART_driver|UART_send_init|cnt_baud[5]~20 ));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[5]~19 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|UART_send_init|cnt_baud[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y20_N11
dffeas \u_UART_driver|UART_send_init|cnt_baud[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[5]~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[5] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N13
dffeas \u_UART_driver|UART_send_init|cnt_baud[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_baud[6]~21_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_UART_driver|UART_send_init|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_baud [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_baud[6] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_baud[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneive_lcell_comb \u_UART_driver|UART_send_init|Equal2~0 (
// Equation(s):
// \u_UART_driver|UART_send_init|Equal2~0_combout  = (!\u_UART_driver|UART_send_init|cnt_baud [7] & (!\u_UART_driver|UART_send_init|cnt_baud [8] & (!\u_UART_driver|UART_send_init|cnt_baud [4] & !\u_UART_driver|UART_send_init|cnt_baud [5])))

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [7]),
	.datab(\u_UART_driver|UART_send_init|cnt_baud [8]),
	.datac(\u_UART_driver|UART_send_init|cnt_baud [4]),
	.datad(\u_UART_driver|UART_send_init|cnt_baud [5]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|Equal2~0 .lut_mask = 16'h0001;
defparam \u_UART_driver|UART_send_init|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \u_UART_driver|UART_send_init|Equal2~1 (
// Equation(s):
// \u_UART_driver|UART_send_init|Equal2~1_combout  = (!\u_UART_driver|UART_send_init|cnt_baud [6] & (\u_UART_driver|UART_send_init|Equal1~0_combout  & \u_UART_driver|UART_send_init|Equal2~0_combout ))

	.dataa(\u_UART_driver|UART_send_init|cnt_baud [6]),
	.datab(gnd),
	.datac(\u_UART_driver|UART_send_init|Equal1~0_combout ),
	.datad(\u_UART_driver|UART_send_init|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|Equal2~1 .lut_mask = 16'h5000;
defparam \u_UART_driver|UART_send_init|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N25
dffeas \u_UART_driver|UART_send_init|flag_bit (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|flag_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|flag_bit .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|flag_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \u_UART_driver|UART_send_init|Add1~1 (
// Equation(s):
// \u_UART_driver|UART_send_init|Add1~1_combout  = \u_UART_driver|UART_send_init|cnt_bit [2] $ (((\u_UART_driver|UART_send_init|cnt_bit [0] & \u_UART_driver|UART_send_init|cnt_bit [1])))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datab(gnd),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [2]),
	.datad(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|Add1~1 .lut_mask = 16'h5AF0;
defparam \u_UART_driver|UART_send_init|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneive_lcell_comb \u_UART_driver|UART_send_init|tx_done (
// Equation(s):
// \u_UART_driver|UART_send_init|tx_done~combout  = (\u_UART_driver|UART_send_init|cnt_bit [0] & \u_UART_driver|UART_send_init|tx_done~0_combout )

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datab(gnd),
	.datac(\u_UART_driver|UART_send_init|tx_done~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|tx_done~combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|tx_done .lut_mask = 16'hA0A0;
defparam \u_UART_driver|UART_send_init|tx_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneive_lcell_comb \u_UART_driver|UART_send_init|always3~0 (
// Equation(s):
// \u_UART_driver|UART_send_init|always3~0_combout  = (!\u_UART_driver|UART_send_init|tx_en~q ) # (!\u_UART_driver|UART_send_init|flag_bit~q )

	.dataa(gnd),
	.datab(\u_UART_driver|UART_send_init|flag_bit~q ),
	.datac(gnd),
	.datad(\u_UART_driver|UART_send_init|tx_en~q ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|always3~0 .lut_mask = 16'h33FF;
defparam \u_UART_driver|UART_send_init|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_bit[2]~3 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_bit[2]~3_combout  = (!\u_UART_driver|UART_send_init|tx_done~combout  & ((\u_UART_driver|UART_send_init|always3~0_combout  & ((\u_UART_driver|UART_send_init|cnt_bit [2]))) # 
// (!\u_UART_driver|UART_send_init|always3~0_combout  & (\u_UART_driver|UART_send_init|Add1~1_combout ))))

	.dataa(\u_UART_driver|UART_send_init|Add1~1_combout ),
	.datab(\u_UART_driver|UART_send_init|tx_done~combout ),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [2]),
	.datad(\u_UART_driver|UART_send_init|always3~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|cnt_bit[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_bit[2]~3 .lut_mask = 16'h3022;
defparam \u_UART_driver|UART_send_init|cnt_bit[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N23
dffeas \u_UART_driver|UART_send_init|cnt_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_bit[2]~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_bit[2] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneive_lcell_comb \u_UART_driver|UART_send_init|Add1~0 (
// Equation(s):
// \u_UART_driver|UART_send_init|Add1~0_combout  = \u_UART_driver|UART_send_init|cnt_bit [3] $ (((\u_UART_driver|UART_send_init|cnt_bit [0] & (\u_UART_driver|UART_send_init|cnt_bit [2] & \u_UART_driver|UART_send_init|cnt_bit [1]))))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datab(\u_UART_driver|UART_send_init|cnt_bit [3]),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [2]),
	.datad(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|Add1~0 .lut_mask = 16'h6CCC;
defparam \u_UART_driver|UART_send_init|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_bit[3]~2 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_bit[3]~2_combout  = (!\u_UART_driver|UART_send_init|tx_done~combout  & ((\u_UART_driver|UART_send_init|always3~0_combout  & ((\u_UART_driver|UART_send_init|cnt_bit [3]))) # 
// (!\u_UART_driver|UART_send_init|always3~0_combout  & (\u_UART_driver|UART_send_init|Add1~0_combout ))))

	.dataa(\u_UART_driver|UART_send_init|always3~0_combout ),
	.datab(\u_UART_driver|UART_send_init|Add1~0_combout ),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [3]),
	.datad(\u_UART_driver|UART_send_init|tx_done~combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|cnt_bit[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_bit[3]~2 .lut_mask = 16'h00E4;
defparam \u_UART_driver|UART_send_init|cnt_bit[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \u_UART_driver|UART_send_init|cnt_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_bit[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_bit[3] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneive_lcell_comb \u_UART_driver|UART_send_init|tx_done~0 (
// Equation(s):
// \u_UART_driver|UART_send_init|tx_done~0_combout  = (!\u_UART_driver|UART_send_init|cnt_bit [1] & (\u_UART_driver|UART_send_init|flag_bit~q  & (!\u_UART_driver|UART_send_init|cnt_bit [2] & \u_UART_driver|UART_send_init|cnt_bit [3])))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.datab(\u_UART_driver|UART_send_init|flag_bit~q ),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [2]),
	.datad(\u_UART_driver|UART_send_init|cnt_bit [3]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|tx_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|tx_done~0 .lut_mask = 16'h0400;
defparam \u_UART_driver|UART_send_init|tx_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneive_lcell_comb \u_UART_driver|Add1~0 (
// Equation(s):
// \u_UART_driver|Add1~0_combout  = (\u_seg_driver|cnt_10us [0] & (\u_UART_driver|cnt_clk [1] $ (VCC))) # (!\u_seg_driver|cnt_10us [0] & (\u_UART_driver|cnt_clk [1] & VCC))
// \u_UART_driver|Add1~1  = CARRY((\u_seg_driver|cnt_10us [0] & \u_UART_driver|cnt_clk [1]))

	.dataa(\u_seg_driver|cnt_10us [0]),
	.datab(\u_UART_driver|cnt_clk [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_driver|Add1~0_combout ),
	.cout(\u_UART_driver|Add1~1 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~0 .lut_mask = 16'h6688;
defparam \u_UART_driver|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \u_UART_driver|cnt_clk~12 (
// Equation(s):
// \u_UART_driver|cnt_clk~12_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~0_combout )

	.dataa(\u_UART_driver|Equal1~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~12 .lut_mask = 16'h5050;
defparam \u_UART_driver|cnt_clk~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N7
dffeas \u_UART_driver|cnt_clk[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~12_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[1] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \u_UART_driver|Add1~2 (
// Equation(s):
// \u_UART_driver|Add1~2_combout  = (\u_UART_driver|cnt_clk [2] & (!\u_UART_driver|Add1~1 )) # (!\u_UART_driver|cnt_clk [2] & ((\u_UART_driver|Add1~1 ) # (GND)))
// \u_UART_driver|Add1~3  = CARRY((!\u_UART_driver|Add1~1 ) # (!\u_UART_driver|cnt_clk [2]))

	.dataa(\u_UART_driver|cnt_clk [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~1 ),
	.combout(\u_UART_driver|Add1~2_combout ),
	.cout(\u_UART_driver|Add1~3 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~2 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \u_UART_driver|cnt_clk~11 (
// Equation(s):
// \u_UART_driver|cnt_clk~11_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~2_combout )

	.dataa(\u_UART_driver|Equal1~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Add1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~11 .lut_mask = 16'h5050;
defparam \u_UART_driver|cnt_clk~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N17
dffeas \u_UART_driver|cnt_clk[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~11_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[2] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneive_lcell_comb \u_UART_driver|Equal1~7 (
// Equation(s):
// \u_UART_driver|Equal1~7_combout  = (!\u_UART_driver|cnt_clk [1] & \u_UART_driver|cnt_clk [2])

	.dataa(\u_UART_driver|cnt_clk [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_driver|cnt_clk [2]),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~7 .lut_mask = 16'h5500;
defparam \u_UART_driver|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneive_lcell_comb \u_UART_driver|Add1~4 (
// Equation(s):
// \u_UART_driver|Add1~4_combout  = (\u_UART_driver|cnt_clk [3] & (\u_UART_driver|Add1~3  $ (GND))) # (!\u_UART_driver|cnt_clk [3] & (!\u_UART_driver|Add1~3  & VCC))
// \u_UART_driver|Add1~5  = CARRY((\u_UART_driver|cnt_clk [3] & !\u_UART_driver|Add1~3 ))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~3 ),
	.combout(\u_UART_driver|Add1~4_combout ),
	.cout(\u_UART_driver|Add1~5 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~4 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneive_lcell_comb \u_UART_driver|cnt_clk~10 (
// Equation(s):
// \u_UART_driver|cnt_clk~10_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~4_combout )

	.dataa(\u_UART_driver|Equal1~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~10 .lut_mask = 16'h5050;
defparam \u_UART_driver|cnt_clk~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \u_UART_driver|cnt_clk[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[3] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneive_lcell_comb \u_UART_driver|Add1~6 (
// Equation(s):
// \u_UART_driver|Add1~6_combout  = (\u_UART_driver|cnt_clk [4] & (!\u_UART_driver|Add1~5 )) # (!\u_UART_driver|cnt_clk [4] & ((\u_UART_driver|Add1~5 ) # (GND)))
// \u_UART_driver|Add1~7  = CARRY((!\u_UART_driver|Add1~5 ) # (!\u_UART_driver|cnt_clk [4]))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~5 ),
	.combout(\u_UART_driver|Add1~6_combout ),
	.cout(\u_UART_driver|Add1~7 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~6 .lut_mask = 16'h3C3F;
defparam \u_UART_driver|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N15
dffeas \u_UART_driver|cnt_clk[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[4] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneive_lcell_comb \u_UART_driver|Add1~8 (
// Equation(s):
// \u_UART_driver|Add1~8_combout  = (\u_UART_driver|cnt_clk [5] & (\u_UART_driver|Add1~7  $ (GND))) # (!\u_UART_driver|cnt_clk [5] & (!\u_UART_driver|Add1~7  & VCC))
// \u_UART_driver|Add1~9  = CARRY((\u_UART_driver|cnt_clk [5] & !\u_UART_driver|Add1~7 ))

	.dataa(\u_UART_driver|cnt_clk [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~7 ),
	.combout(\u_UART_driver|Add1~8_combout ),
	.cout(\u_UART_driver|Add1~9 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~8 .lut_mask = 16'hA50A;
defparam \u_UART_driver|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneive_lcell_comb \u_UART_driver|cnt_clk~9 (
// Equation(s):
// \u_UART_driver|cnt_clk~9_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Equal1~8_combout ),
	.datad(\u_UART_driver|Add1~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~9 .lut_mask = 16'h0F00;
defparam \u_UART_driver|cnt_clk~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \u_UART_driver|cnt_clk[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~9_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[5] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneive_lcell_comb \u_UART_driver|Add1~10 (
// Equation(s):
// \u_UART_driver|Add1~10_combout  = (\u_UART_driver|cnt_clk [6] & (!\u_UART_driver|Add1~9 )) # (!\u_UART_driver|cnt_clk [6] & ((\u_UART_driver|Add1~9 ) # (GND)))
// \u_UART_driver|Add1~11  = CARRY((!\u_UART_driver|Add1~9 ) # (!\u_UART_driver|cnt_clk [6]))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~9 ),
	.combout(\u_UART_driver|Add1~10_combout ),
	.cout(\u_UART_driver|Add1~11 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~10 .lut_mask = 16'h3C3F;
defparam \u_UART_driver|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \u_UART_driver|cnt_clk[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[6] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneive_lcell_comb \u_UART_driver|Add1~12 (
// Equation(s):
// \u_UART_driver|Add1~12_combout  = (\u_UART_driver|cnt_clk [7] & (\u_UART_driver|Add1~11  $ (GND))) # (!\u_UART_driver|cnt_clk [7] & (!\u_UART_driver|Add1~11  & VCC))
// \u_UART_driver|Add1~13  = CARRY((\u_UART_driver|cnt_clk [7] & !\u_UART_driver|Add1~11 ))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~11 ),
	.combout(\u_UART_driver|Add1~12_combout ),
	.cout(\u_UART_driver|Add1~13 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~12 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \u_UART_driver|cnt_clk~8 (
// Equation(s):
// \u_UART_driver|cnt_clk~8_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~12_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Equal1~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Add1~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~8 .lut_mask = 16'h3300;
defparam \u_UART_driver|cnt_clk~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \u_UART_driver|cnt_clk[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[7] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneive_lcell_comb \u_UART_driver|Add1~14 (
// Equation(s):
// \u_UART_driver|Add1~14_combout  = (\u_UART_driver|cnt_clk [8] & (!\u_UART_driver|Add1~13 )) # (!\u_UART_driver|cnt_clk [8] & ((\u_UART_driver|Add1~13 ) # (GND)))
// \u_UART_driver|Add1~15  = CARRY((!\u_UART_driver|Add1~13 ) # (!\u_UART_driver|cnt_clk [8]))

	.dataa(\u_UART_driver|cnt_clk [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~13 ),
	.combout(\u_UART_driver|Add1~14_combout ),
	.cout(\u_UART_driver|Add1~15 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~14 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneive_lcell_comb \u_UART_driver|cnt_clk~7 (
// Equation(s):
// \u_UART_driver|cnt_clk~7_combout  = (\u_UART_driver|Add1~14_combout  & !\u_UART_driver|Equal1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Add1~14_combout ),
	.datad(\u_UART_driver|Equal1~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~7 .lut_mask = 16'h00F0;
defparam \u_UART_driver|cnt_clk~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N7
dffeas \u_UART_driver|cnt_clk[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~7_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[8] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \u_UART_driver|Add1~16 (
// Equation(s):
// \u_UART_driver|Add1~16_combout  = (\u_UART_driver|cnt_clk [9] & (\u_UART_driver|Add1~15  $ (GND))) # (!\u_UART_driver|cnt_clk [9] & (!\u_UART_driver|Add1~15  & VCC))
// \u_UART_driver|Add1~17  = CARRY((\u_UART_driver|cnt_clk [9] & !\u_UART_driver|Add1~15 ))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~15 ),
	.combout(\u_UART_driver|Add1~16_combout ),
	.cout(\u_UART_driver|Add1~17 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~16 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneive_lcell_comb \u_UART_driver|cnt_clk~6 (
// Equation(s):
// \u_UART_driver|cnt_clk~6_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~16_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Equal1~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Add1~16_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~6 .lut_mask = 16'h3300;
defparam \u_UART_driver|cnt_clk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \u_UART_driver|cnt_clk[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[9] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneive_lcell_comb \u_UART_driver|Add1~18 (
// Equation(s):
// \u_UART_driver|Add1~18_combout  = (\u_UART_driver|cnt_clk [10] & (!\u_UART_driver|Add1~17 )) # (!\u_UART_driver|cnt_clk [10] & ((\u_UART_driver|Add1~17 ) # (GND)))
// \u_UART_driver|Add1~19  = CARRY((!\u_UART_driver|Add1~17 ) # (!\u_UART_driver|cnt_clk [10]))

	.dataa(\u_UART_driver|cnt_clk [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~17 ),
	.combout(\u_UART_driver|Add1~18_combout ),
	.cout(\u_UART_driver|Add1~19 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~18 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N27
dffeas \u_UART_driver|cnt_clk[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~18_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[10] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneive_lcell_comb \u_UART_driver|Add1~20 (
// Equation(s):
// \u_UART_driver|Add1~20_combout  = (\u_UART_driver|cnt_clk [11] & (\u_UART_driver|Add1~19  $ (GND))) # (!\u_UART_driver|cnt_clk [11] & (!\u_UART_driver|Add1~19  & VCC))
// \u_UART_driver|Add1~21  = CARRY((\u_UART_driver|cnt_clk [11] & !\u_UART_driver|Add1~19 ))

	.dataa(\u_UART_driver|cnt_clk [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~19 ),
	.combout(\u_UART_driver|Add1~20_combout ),
	.cout(\u_UART_driver|Add1~21 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~20 .lut_mask = 16'hA50A;
defparam \u_UART_driver|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \u_UART_driver|cnt_clk~5 (
// Equation(s):
// \u_UART_driver|cnt_clk~5_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Equal1~8_combout ),
	.datad(\u_UART_driver|Add1~20_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~5 .lut_mask = 16'h0F00;
defparam \u_UART_driver|cnt_clk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N1
dffeas \u_UART_driver|cnt_clk[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[11] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneive_lcell_comb \u_UART_driver|Add1~22 (
// Equation(s):
// \u_UART_driver|Add1~22_combout  = (\u_UART_driver|cnt_clk [12] & (!\u_UART_driver|Add1~21 )) # (!\u_UART_driver|cnt_clk [12] & ((\u_UART_driver|Add1~21 ) # (GND)))
// \u_UART_driver|Add1~23  = CARRY((!\u_UART_driver|Add1~21 ) # (!\u_UART_driver|cnt_clk [12]))

	.dataa(\u_UART_driver|cnt_clk [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~21 ),
	.combout(\u_UART_driver|Add1~22_combout ),
	.cout(\u_UART_driver|Add1~23 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~22 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneive_lcell_comb \u_UART_driver|cnt_clk~4 (
// Equation(s):
// \u_UART_driver|cnt_clk~4_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~22_combout )

	.dataa(\u_UART_driver|Equal1~8_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|Add1~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~4 .lut_mask = 16'h5050;
defparam \u_UART_driver|cnt_clk~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N15
dffeas \u_UART_driver|cnt_clk[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[12] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \u_UART_driver|Add1~24 (
// Equation(s):
// \u_UART_driver|Add1~24_combout  = (\u_UART_driver|cnt_clk [13] & (\u_UART_driver|Add1~23  $ (GND))) # (!\u_UART_driver|cnt_clk [13] & (!\u_UART_driver|Add1~23  & VCC))
// \u_UART_driver|Add1~25  = CARRY((\u_UART_driver|cnt_clk [13] & !\u_UART_driver|Add1~23 ))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~23 ),
	.combout(\u_UART_driver|Add1~24_combout ),
	.cout(\u_UART_driver|Add1~25 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~24 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \u_UART_driver|cnt_clk[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~24_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[13] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \u_UART_driver|Add1~26 (
// Equation(s):
// \u_UART_driver|Add1~26_combout  = (\u_UART_driver|cnt_clk [14] & (!\u_UART_driver|Add1~25 )) # (!\u_UART_driver|cnt_clk [14] & ((\u_UART_driver|Add1~25 ) # (GND)))
// \u_UART_driver|Add1~27  = CARRY((!\u_UART_driver|Add1~25 ) # (!\u_UART_driver|cnt_clk [14]))

	.dataa(\u_UART_driver|cnt_clk [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~25 ),
	.combout(\u_UART_driver|Add1~26_combout ),
	.cout(\u_UART_driver|Add1~27 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~26 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneive_lcell_comb \u_UART_driver|cnt_clk~3 (
// Equation(s):
// \u_UART_driver|cnt_clk~3_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Equal1~8_combout ),
	.datad(\u_UART_driver|Add1~26_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~3 .lut_mask = 16'h0F00;
defparam \u_UART_driver|cnt_clk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N21
dffeas \u_UART_driver|cnt_clk[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[14] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \u_UART_driver|Add1~28 (
// Equation(s):
// \u_UART_driver|Add1~28_combout  = (\u_UART_driver|cnt_clk [15] & (\u_UART_driver|Add1~27  $ (GND))) # (!\u_UART_driver|cnt_clk [15] & (!\u_UART_driver|Add1~27  & VCC))
// \u_UART_driver|Add1~29  = CARRY((\u_UART_driver|cnt_clk [15] & !\u_UART_driver|Add1~27 ))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~27 ),
	.combout(\u_UART_driver|Add1~28_combout ),
	.cout(\u_UART_driver|Add1~29 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~28 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \u_UART_driver|cnt_clk[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~28_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[15] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \u_UART_driver|Add1~30 (
// Equation(s):
// \u_UART_driver|Add1~30_combout  = (\u_UART_driver|cnt_clk [16] & (!\u_UART_driver|Add1~29 )) # (!\u_UART_driver|cnt_clk [16] & ((\u_UART_driver|Add1~29 ) # (GND)))
// \u_UART_driver|Add1~31  = CARRY((!\u_UART_driver|Add1~29 ) # (!\u_UART_driver|cnt_clk [16]))

	.dataa(\u_UART_driver|cnt_clk [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~29 ),
	.combout(\u_UART_driver|Add1~30_combout ),
	.cout(\u_UART_driver|Add1~31 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~30 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \u_UART_driver|cnt_clk~2 (
// Equation(s):
// \u_UART_driver|cnt_clk~2_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Equal1~8_combout ),
	.datad(\u_UART_driver|Add1~30_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~2 .lut_mask = 16'h0F00;
defparam \u_UART_driver|cnt_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \u_UART_driver|cnt_clk[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[16] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \u_UART_driver|Add1~32 (
// Equation(s):
// \u_UART_driver|Add1~32_combout  = (\u_UART_driver|cnt_clk [17] & (\u_UART_driver|Add1~31  $ (GND))) # (!\u_UART_driver|cnt_clk [17] & (!\u_UART_driver|Add1~31  & VCC))
// \u_UART_driver|Add1~33  = CARRY((\u_UART_driver|cnt_clk [17] & !\u_UART_driver|Add1~31 ))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~31 ),
	.combout(\u_UART_driver|Add1~32_combout ),
	.cout(\u_UART_driver|Add1~33 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~32 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \u_UART_driver|cnt_clk[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~32_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[17] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \u_UART_driver|Add1~34 (
// Equation(s):
// \u_UART_driver|Add1~34_combout  = (\u_UART_driver|cnt_clk [18] & (!\u_UART_driver|Add1~33 )) # (!\u_UART_driver|cnt_clk [18] & ((\u_UART_driver|Add1~33 ) # (GND)))
// \u_UART_driver|Add1~35  = CARRY((!\u_UART_driver|Add1~33 ) # (!\u_UART_driver|cnt_clk [18]))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~33 ),
	.combout(\u_UART_driver|Add1~34_combout ),
	.cout(\u_UART_driver|Add1~35 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~34 .lut_mask = 16'h3C3F;
defparam \u_UART_driver|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \u_UART_driver|cnt_clk~1 (
// Equation(s):
// \u_UART_driver|cnt_clk~1_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~34_combout )

	.dataa(gnd),
	.datab(\u_UART_driver|Equal1~8_combout ),
	.datac(gnd),
	.datad(\u_UART_driver|Add1~34_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~1 .lut_mask = 16'h3300;
defparam \u_UART_driver|cnt_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \u_UART_driver|cnt_clk[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|cnt_clk~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[18] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \u_UART_driver|Add1~36 (
// Equation(s):
// \u_UART_driver|Add1~36_combout  = (\u_UART_driver|cnt_clk [19] & (\u_UART_driver|Add1~35  $ (GND))) # (!\u_UART_driver|cnt_clk [19] & (!\u_UART_driver|Add1~35  & VCC))
// \u_UART_driver|Add1~37  = CARRY((\u_UART_driver|cnt_clk [19] & !\u_UART_driver|Add1~35 ))

	.dataa(\u_UART_driver|cnt_clk [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~35 ),
	.combout(\u_UART_driver|Add1~36_combout ),
	.cout(\u_UART_driver|Add1~37 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~36 .lut_mask = 16'hA50A;
defparam \u_UART_driver|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \u_UART_driver|cnt_clk[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~36_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[19] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \u_UART_driver|Add1~38 (
// Equation(s):
// \u_UART_driver|Add1~38_combout  = (\u_UART_driver|cnt_clk [20] & (!\u_UART_driver|Add1~37 )) # (!\u_UART_driver|cnt_clk [20] & ((\u_UART_driver|Add1~37 ) # (GND)))
// \u_UART_driver|Add1~39  = CARRY((!\u_UART_driver|Add1~37 ) # (!\u_UART_driver|cnt_clk [20]))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~37 ),
	.combout(\u_UART_driver|Add1~38_combout ),
	.cout(\u_UART_driver|Add1~39 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~38 .lut_mask = 16'h3C3F;
defparam \u_UART_driver|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \u_UART_driver|cnt_clk[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~38_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[20] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \u_UART_driver|Add1~40 (
// Equation(s):
// \u_UART_driver|Add1~40_combout  = (\u_UART_driver|cnt_clk [21] & (\u_UART_driver|Add1~39  $ (GND))) # (!\u_UART_driver|cnt_clk [21] & (!\u_UART_driver|Add1~39  & VCC))
// \u_UART_driver|Add1~41  = CARRY((\u_UART_driver|cnt_clk [21] & !\u_UART_driver|Add1~39 ))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~39 ),
	.combout(\u_UART_driver|Add1~40_combout ),
	.cout(\u_UART_driver|Add1~41 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~40 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \u_UART_driver|cnt_clk[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~40_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[21] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \u_UART_driver|Add1~42 (
// Equation(s):
// \u_UART_driver|Add1~42_combout  = (\u_UART_driver|cnt_clk [22] & (!\u_UART_driver|Add1~41 )) # (!\u_UART_driver|cnt_clk [22] & ((\u_UART_driver|Add1~41 ) # (GND)))
// \u_UART_driver|Add1~43  = CARRY((!\u_UART_driver|Add1~41 ) # (!\u_UART_driver|cnt_clk [22]))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~41 ),
	.combout(\u_UART_driver|Add1~42_combout ),
	.cout(\u_UART_driver|Add1~43 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~42 .lut_mask = 16'h3C3F;
defparam \u_UART_driver|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \u_UART_driver|cnt_clk~0 (
// Equation(s):
// \u_UART_driver|cnt_clk~0_combout  = (!\u_UART_driver|Equal1~8_combout  & \u_UART_driver|Add1~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|Equal1~8_combout ),
	.datad(\u_UART_driver|Add1~42_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|cnt_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|cnt_clk~0 .lut_mask = 16'h0F00;
defparam \u_UART_driver|cnt_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \u_UART_driver|cnt_clk[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_driver|cnt_clk~0_combout ),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[22] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \u_UART_driver|Add1~44 (
// Equation(s):
// \u_UART_driver|Add1~44_combout  = (\u_UART_driver|cnt_clk [23] & (\u_UART_driver|Add1~43  $ (GND))) # (!\u_UART_driver|cnt_clk [23] & (!\u_UART_driver|Add1~43  & VCC))
// \u_UART_driver|Add1~45  = CARRY((\u_UART_driver|cnt_clk [23] & !\u_UART_driver|Add1~43 ))

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~43 ),
	.combout(\u_UART_driver|Add1~44_combout ),
	.cout(\u_UART_driver|Add1~45 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~44 .lut_mask = 16'hC30C;
defparam \u_UART_driver|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \u_UART_driver|cnt_clk[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~44_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[23] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \u_UART_driver|Add1~46 (
// Equation(s):
// \u_UART_driver|Add1~46_combout  = (\u_UART_driver|cnt_clk [24] & (!\u_UART_driver|Add1~45 )) # (!\u_UART_driver|cnt_clk [24] & ((\u_UART_driver|Add1~45 ) # (GND)))
// \u_UART_driver|Add1~47  = CARRY((!\u_UART_driver|Add1~45 ) # (!\u_UART_driver|cnt_clk [24]))

	.dataa(\u_UART_driver|cnt_clk [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_driver|Add1~45 ),
	.combout(\u_UART_driver|Add1~46_combout ),
	.cout(\u_UART_driver|Add1~47 ));
// synopsys translate_off
defparam \u_UART_driver|Add1~46 .lut_mask = 16'h5A5F;
defparam \u_UART_driver|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \u_UART_driver|cnt_clk[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~46_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[24] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \u_UART_driver|Add1~48 (
// Equation(s):
// \u_UART_driver|Add1~48_combout  = \u_UART_driver|cnt_clk [25] $ (!\u_UART_driver|Add1~47 )

	.dataa(gnd),
	.datab(\u_UART_driver|cnt_clk [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_driver|Add1~47 ),
	.combout(\u_UART_driver|Add1~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Add1~48 .lut_mask = 16'hC3C3;
defparam \u_UART_driver|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \u_UART_driver|cnt_clk[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|Add1~48_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|cnt_clk [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|cnt_clk[25] .is_wysiwyg = "true";
defparam \u_UART_driver|cnt_clk[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \u_UART_driver|Equal1~0 (
// Equation(s):
// \u_UART_driver|Equal1~0_combout  = (\u_seg_driver|cnt_10us [0] & (!\u_UART_driver|cnt_clk [25] & (!\u_UART_driver|cnt_clk [24] & !\u_UART_driver|cnt_clk [23])))

	.dataa(\u_seg_driver|cnt_10us [0]),
	.datab(\u_UART_driver|cnt_clk [25]),
	.datac(\u_UART_driver|cnt_clk [24]),
	.datad(\u_UART_driver|cnt_clk [23]),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~0 .lut_mask = 16'h0002;
defparam \u_UART_driver|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \u_UART_driver|Equal1~2 (
// Equation(s):
// \u_UART_driver|Equal1~2_combout  = (\u_UART_driver|cnt_clk [18] & (\u_UART_driver|cnt_clk [16] & (!\u_UART_driver|cnt_clk [17] & !\u_UART_driver|cnt_clk [15])))

	.dataa(\u_UART_driver|cnt_clk [18]),
	.datab(\u_UART_driver|cnt_clk [16]),
	.datac(\u_UART_driver|cnt_clk [17]),
	.datad(\u_UART_driver|cnt_clk [15]),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~2 .lut_mask = 16'h0008;
defparam \u_UART_driver|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \u_UART_driver|Equal1~1 (
// Equation(s):
// \u_UART_driver|Equal1~1_combout  = (!\u_UART_driver|cnt_clk [19] & (!\u_UART_driver|cnt_clk [20] & (\u_UART_driver|cnt_clk [22] & !\u_UART_driver|cnt_clk [21])))

	.dataa(\u_UART_driver|cnt_clk [19]),
	.datab(\u_UART_driver|cnt_clk [20]),
	.datac(\u_UART_driver|cnt_clk [22]),
	.datad(\u_UART_driver|cnt_clk [21]),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~1 .lut_mask = 16'h0010;
defparam \u_UART_driver|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneive_lcell_comb \u_UART_driver|Equal1~3 (
// Equation(s):
// \u_UART_driver|Equal1~3_combout  = (!\u_UART_driver|cnt_clk [13] & (\u_UART_driver|cnt_clk [11] & (\u_UART_driver|cnt_clk [12] & \u_UART_driver|cnt_clk [14])))

	.dataa(\u_UART_driver|cnt_clk [13]),
	.datab(\u_UART_driver|cnt_clk [11]),
	.datac(\u_UART_driver|cnt_clk [12]),
	.datad(\u_UART_driver|cnt_clk [14]),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~3 .lut_mask = 16'h4000;
defparam \u_UART_driver|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \u_UART_driver|Equal1~4 (
// Equation(s):
// \u_UART_driver|Equal1~4_combout  = (\u_UART_driver|Equal1~0_combout  & (\u_UART_driver|Equal1~2_combout  & (\u_UART_driver|Equal1~1_combout  & \u_UART_driver|Equal1~3_combout )))

	.dataa(\u_UART_driver|Equal1~0_combout ),
	.datab(\u_UART_driver|Equal1~2_combout ),
	.datac(\u_UART_driver|Equal1~1_combout ),
	.datad(\u_UART_driver|Equal1~3_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~4 .lut_mask = 16'h8000;
defparam \u_UART_driver|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \u_UART_driver|Equal1~6 (
// Equation(s):
// \u_UART_driver|Equal1~6_combout  = (\u_UART_driver|cnt_clk [5] & (\u_UART_driver|cnt_clk [3] & (!\u_UART_driver|cnt_clk [4] & !\u_UART_driver|cnt_clk [6])))

	.dataa(\u_UART_driver|cnt_clk [5]),
	.datab(\u_UART_driver|cnt_clk [3]),
	.datac(\u_UART_driver|cnt_clk [4]),
	.datad(\u_UART_driver|cnt_clk [6]),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~6 .lut_mask = 16'h0008;
defparam \u_UART_driver|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneive_lcell_comb \u_UART_driver|Equal1~5 (
// Equation(s):
// \u_UART_driver|Equal1~5_combout  = (!\u_UART_driver|cnt_clk [10] & (\u_UART_driver|cnt_clk [7] & (\u_UART_driver|cnt_clk [9] & \u_UART_driver|cnt_clk [8])))

	.dataa(\u_UART_driver|cnt_clk [10]),
	.datab(\u_UART_driver|cnt_clk [7]),
	.datac(\u_UART_driver|cnt_clk [9]),
	.datad(\u_UART_driver|cnt_clk [8]),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~5 .lut_mask = 16'h4000;
defparam \u_UART_driver|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \u_UART_driver|Equal1~8 (
// Equation(s):
// \u_UART_driver|Equal1~8_combout  = (\u_UART_driver|Equal1~7_combout  & (\u_UART_driver|Equal1~4_combout  & (\u_UART_driver|Equal1~6_combout  & \u_UART_driver|Equal1~5_combout )))

	.dataa(\u_UART_driver|Equal1~7_combout ),
	.datab(\u_UART_driver|Equal1~4_combout ),
	.datac(\u_UART_driver|Equal1~6_combout ),
	.datad(\u_UART_driver|Equal1~5_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Equal1~8 .lut_mask = 16'h8000;
defparam \u_UART_driver|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneive_lcell_comb \u_UART_driver|UART_send_init|tx_en~2 (
// Equation(s):
// \u_UART_driver|UART_send_init|tx_en~2_combout  = (\u_UART_driver|UART_send_init|cnt_bit [0] & (!\u_UART_driver|UART_send_init|tx_done~0_combout  & ((\u_UART_driver|UART_send_init|tx_en~q ) # (\u_UART_driver|Equal1~8_combout )))) # 
// (!\u_UART_driver|UART_send_init|cnt_bit [0] & (((\u_UART_driver|UART_send_init|tx_en~q ) # (\u_UART_driver|Equal1~8_combout ))))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datab(\u_UART_driver|UART_send_init|tx_done~0_combout ),
	.datac(\u_UART_driver|UART_send_init|tx_en~q ),
	.datad(\u_UART_driver|Equal1~8_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|tx_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|tx_en~2 .lut_mask = 16'h7770;
defparam \u_UART_driver|UART_send_init|tx_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N19
dffeas \u_UART_driver|UART_send_init|tx_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|tx_en~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|tx_en .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|tx_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_bit[0]~5 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_bit[0]~5_combout  = (\u_UART_driver|UART_send_init|cnt_bit [0] & (!\u_UART_driver|UART_send_init|tx_done~0_combout  & ((!\u_UART_driver|UART_send_init|flag_bit~q ) # (!\u_UART_driver|UART_send_init|tx_en~q )))) # 
// (!\u_UART_driver|UART_send_init|cnt_bit [0] & (\u_UART_driver|UART_send_init|tx_en~q  & ((\u_UART_driver|UART_send_init|flag_bit~q ))))

	.dataa(\u_UART_driver|UART_send_init|tx_en~q ),
	.datab(\u_UART_driver|UART_send_init|tx_done~0_combout ),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datad(\u_UART_driver|UART_send_init|flag_bit~q ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|cnt_bit[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_bit[0]~5 .lut_mask = 16'h1A30;
defparam \u_UART_driver|UART_send_init|cnt_bit[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \u_UART_driver|UART_send_init|cnt_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_bit[0]~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_bit[0] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneive_lcell_comb \u_UART_driver|UART_send_init|cnt_bit[1]~4 (
// Equation(s):
// \u_UART_driver|UART_send_init|cnt_bit[1]~4_combout  = (\u_UART_driver|UART_send_init|cnt_bit [0] & (!\u_UART_driver|UART_send_init|tx_done~0_combout  & (\u_UART_driver|UART_send_init|cnt_bit [1] $ (!\u_UART_driver|UART_send_init|always3~0_combout )))) # 
// (!\u_UART_driver|UART_send_init|cnt_bit [0] & (((\u_UART_driver|UART_send_init|cnt_bit [1]))))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datab(\u_UART_driver|UART_send_init|tx_done~0_combout ),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.datad(\u_UART_driver|UART_send_init|always3~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|cnt_bit[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_bit[1]~4 .lut_mask = 16'h7052;
defparam \u_UART_driver|UART_send_init|cnt_bit[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \u_UART_driver|UART_send_init|cnt_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|cnt_bit[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|cnt_bit[1] .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|cnt_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \u_UART_driver|xcnt[0]~0 (
// Equation(s):
// \u_UART_driver|xcnt[0]~0_combout  = \u_UART_driver|xcnt [0] $ (((\u_UART_driver|UART_send_init|tx_done~0_combout  & \u_UART_driver|UART_send_init|cnt_bit [0])))

	.dataa(\u_UART_driver|UART_send_init|tx_done~0_combout ),
	.datab(gnd),
	.datac(\u_UART_driver|xcnt [0]),
	.datad(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_UART_driver|xcnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|xcnt[0]~0 .lut_mask = 16'h5AF0;
defparam \u_UART_driver|xcnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \u_UART_driver|xcnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|xcnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|xcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|xcnt[0] .is_wysiwyg = "true";
defparam \u_UART_driver|xcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \u_UART_driver|Mux0~3 (
// Equation(s):
// \u_UART_driver|Mux0~3_combout  = (\u_UART_driver|xcnt [1] & !\u_UART_driver|xcnt [0])

	.dataa(\u_UART_driver|xcnt [1]),
	.datab(gnd),
	.datac(\u_UART_driver|xcnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~3 .lut_mask = 16'h0A0A;
defparam \u_UART_driver|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \u_UART_driver|Add0~0 (
// Equation(s):
// \u_UART_driver|Add0~0_combout  = \u_UART_driver|xcnt [3] $ (((\u_UART_driver|xcnt [2] & (\u_UART_driver|xcnt [0] & \u_UART_driver|xcnt [1]))))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Add0~0 .lut_mask = 16'h7F80;
defparam \u_UART_driver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \u_UART_driver|xcnt[3]~2 (
// Equation(s):
// \u_UART_driver|xcnt[3]~2_combout  = (\u_UART_driver|UART_send_init|tx_done~combout  & ((\u_UART_driver|Add0~0_combout ) # ((\u_UART_driver|xcnt[0]~1_combout  & \u_UART_driver|xcnt [3])))) # (!\u_UART_driver|UART_send_init|tx_done~combout  & 
// (\u_UART_driver|xcnt[0]~1_combout  & (\u_UART_driver|xcnt [3])))

	.dataa(\u_UART_driver|UART_send_init|tx_done~combout ),
	.datab(\u_UART_driver|xcnt[0]~1_combout ),
	.datac(\u_UART_driver|xcnt [3]),
	.datad(\u_UART_driver|Add0~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|xcnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|xcnt[3]~2 .lut_mask = 16'hEAC0;
defparam \u_UART_driver|xcnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \u_UART_driver|xcnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|xcnt[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|xcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|xcnt[3] .is_wysiwyg = "true";
defparam \u_UART_driver|xcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \u_UART_driver|xcnt[0]~1 (
// Equation(s):
// \u_UART_driver|xcnt[0]~1_combout  = (!\u_UART_driver|UART_send_init|tx_done~combout  & ((\u_UART_driver|xcnt [2]) # ((!\u_UART_driver|xcnt [3]) # (!\u_UART_driver|Mux0~3_combout ))))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|Mux0~3_combout ),
	.datac(\u_UART_driver|UART_send_init|tx_done~combout ),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|xcnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|xcnt[0]~1 .lut_mask = 16'h0B0F;
defparam \u_UART_driver|xcnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \u_UART_driver|xcnt[1]~3 (
// Equation(s):
// \u_UART_driver|xcnt[1]~3_combout  = (\u_UART_driver|xcnt [1] & ((\u_UART_driver|xcnt[0]~1_combout ) # ((\u_UART_driver|UART_send_init|tx_done~combout  & !\u_UART_driver|xcnt [0])))) # (!\u_UART_driver|xcnt [1] & 
// (\u_UART_driver|UART_send_init|tx_done~combout  & (\u_UART_driver|xcnt [0])))

	.dataa(\u_UART_driver|UART_send_init|tx_done~combout ),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|xcnt[0]~1_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|xcnt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|xcnt[1]~3 .lut_mask = 16'hF828;
defparam \u_UART_driver|xcnt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \u_UART_driver|xcnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|xcnt[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|xcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|xcnt[1] .is_wysiwyg = "true";
defparam \u_UART_driver|xcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \u_UART_driver|Add0~1 (
// Equation(s):
// \u_UART_driver|Add0~1_combout  = \u_UART_driver|xcnt [2] $ (((\u_UART_driver|xcnt [0] & \u_UART_driver|xcnt [1])))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_driver|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Add0~1 .lut_mask = 16'h6A6A;
defparam \u_UART_driver|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \u_UART_driver|xcnt[2]~4 (
// Equation(s):
// \u_UART_driver|xcnt[2]~4_combout  = (\u_UART_driver|UART_send_init|tx_done~combout  & ((\u_UART_driver|Add0~1_combout ) # ((\u_UART_driver|xcnt [2] & \u_UART_driver|xcnt[0]~1_combout )))) # (!\u_UART_driver|UART_send_init|tx_done~combout  & 
// (((\u_UART_driver|xcnt [2] & \u_UART_driver|xcnt[0]~1_combout ))))

	.dataa(\u_UART_driver|UART_send_init|tx_done~combout ),
	.datab(\u_UART_driver|Add0~1_combout ),
	.datac(\u_UART_driver|xcnt [2]),
	.datad(\u_UART_driver|xcnt[0]~1_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|xcnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|xcnt[2]~4 .lut_mask = 16'hF888;
defparam \u_UART_driver|xcnt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \u_UART_driver|xcnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|xcnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|xcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|xcnt[2] .is_wysiwyg = "true";
defparam \u_UART_driver|xcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \u_UART_driver|data[6]~0 (
// Equation(s):
// \u_UART_driver|data[6]~0_combout  = (\u_UART_driver|xcnt [2] & (\u_UART_driver|xcnt [0] & (\u_UART_driver|xcnt [1] & !\u_UART_driver|xcnt [3]))) # (!\u_UART_driver|xcnt [2] & (!\u_UART_driver|xcnt [0] & (!\u_UART_driver|xcnt [1] & \u_UART_driver|xcnt 
// [3])))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|data[6]~0 .lut_mask = 16'h0180;
defparam \u_UART_driver|data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \u_UART_driver|Mux0~1 (
// Equation(s):
// \u_UART_driver|Mux0~1_combout  = (\u_UART_driver|point_2 [3] & (!\u_UART_driver|point_2 [1] & (!\u_UART_driver|point_2 [2] & \u_UART_driver|xcnt [0])))

	.dataa(\u_UART_driver|point_2 [3]),
	.datab(\u_UART_driver|point_2 [1]),
	.datac(\u_UART_driver|point_2 [2]),
	.datad(\u_UART_driver|xcnt [0]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~1 .lut_mask = 16'h0200;
defparam \u_UART_driver|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \u_UART_driver|Mux0~0 (
// Equation(s):
// \u_UART_driver|Mux0~0_combout  = (\u_UART_driver|xcnt [0]) # ((\u_UART_driver|point_1 [3] & (!\u_UART_driver|point_1 [1] & !\u_UART_driver|point_1 [2])))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|xcnt [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~0 .lut_mask = 16'hF0F2;
defparam \u_UART_driver|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \u_UART_driver|Mux0~2 (
// Equation(s):
// \u_UART_driver|Mux0~2_combout  = (\u_UART_driver|xcnt [3] & (((!\u_UART_driver|xcnt [1])))) # (!\u_UART_driver|xcnt [3] & ((\u_UART_driver|xcnt [1] & ((\u_UART_driver|Mux0~0_combout ))) # (!\u_UART_driver|xcnt [1] & (\u_UART_driver|Mux0~1_combout ))))

	.dataa(\u_UART_driver|xcnt [3]),
	.datab(\u_UART_driver|Mux0~1_combout ),
	.datac(\u_UART_driver|Mux0~0_combout ),
	.datad(\u_UART_driver|xcnt [1]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~2 .lut_mask = 16'h50EE;
defparam \u_UART_driver|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneive_lcell_comb \u_UART_driver|Mux0~6 (
// Equation(s):
// \u_UART_driver|Mux0~6_combout  = (!\u_UART_driver|cm_unit [2] & (\u_UART_driver|cm_unit [3] & (!\u_UART_driver|xcnt [0] & !\u_UART_driver|cm_unit [1])))

	.dataa(\u_UART_driver|cm_unit [2]),
	.datab(\u_UART_driver|cm_unit [3]),
	.datac(\u_UART_driver|xcnt [0]),
	.datad(\u_UART_driver|cm_unit [1]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~6 .lut_mask = 16'h0004;
defparam \u_UART_driver|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \u_UART_driver|Mux0~4 (
// Equation(s):
// \u_UART_driver|Mux0~4_combout  = (\u_UART_driver|cm_hund [3] & (!\u_UART_driver|cm_hund [1] & (\u_UART_driver|Mux0~3_combout  & !\u_UART_driver|cm_hund [2])))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [1]),
	.datac(\u_UART_driver|Mux0~3_combout ),
	.datad(\u_UART_driver|cm_hund [2]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~4 .lut_mask = 16'h0020;
defparam \u_UART_driver|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneive_lcell_comb \u_UART_driver|Mux0~5 (
// Equation(s):
// \u_UART_driver|Mux0~5_combout  = (\u_UART_driver|cm_ten [3] & (\u_UART_driver|xcnt [0] & (!\u_UART_driver|cm_ten [2] & !\u_UART_driver|cm_ten [1])))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~5 .lut_mask = 16'h0008;
defparam \u_UART_driver|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \u_UART_driver|Mux0~7 (
// Equation(s):
// \u_UART_driver|Mux0~7_combout  = (\u_UART_driver|Mux0~4_combout ) # ((!\u_UART_driver|xcnt [1] & ((\u_UART_driver|Mux0~6_combout ) # (\u_UART_driver|Mux0~5_combout ))))

	.dataa(\u_UART_driver|Mux0~6_combout ),
	.datab(\u_UART_driver|xcnt [1]),
	.datac(\u_UART_driver|Mux0~4_combout ),
	.datad(\u_UART_driver|Mux0~5_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~7 .lut_mask = 16'hF3F2;
defparam \u_UART_driver|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \u_UART_driver|Mux0~8 (
// Equation(s):
// \u_UART_driver|Mux0~8_combout  = (\u_UART_driver|xcnt [2] & (((\u_UART_driver|Mux0~7_combout  & !\u_UART_driver|xcnt [3])))) # (!\u_UART_driver|xcnt [2] & (\u_UART_driver|Mux0~2_combout ))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|Mux0~2_combout ),
	.datac(\u_UART_driver|Mux0~7_combout ),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux0~8 .lut_mask = 16'h44E4;
defparam \u_UART_driver|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \u_UART_driver|WideOr6~0 (
// Equation(s):
// \u_UART_driver|WideOr6~0_combout  = (\u_UART_driver|xcnt [1] & (((\u_UART_driver|xcnt [0] & !\u_UART_driver|xcnt [3])))) # (!\u_UART_driver|xcnt [1] & (!\u_UART_driver|xcnt [2] & ((\u_UART_driver|xcnt [3]))))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|WideOr6~0 .lut_mask = 16'h05C0;
defparam \u_UART_driver|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \u_UART_driver|UART_send_init|Mux0~0 (
// Equation(s):
// \u_UART_driver|UART_send_init|Mux0~0_combout  = (\u_UART_driver|UART_send_init|cnt_bit [1] & (((\u_UART_driver|UART_send_init|cnt_bit [0])))) # (!\u_UART_driver|UART_send_init|cnt_bit [1] & ((\u_UART_driver|UART_send_init|cnt_bit [0] & 
// ((!\u_UART_driver|WideOr6~0_combout ))) # (!\u_UART_driver|UART_send_init|cnt_bit [0] & (\u_UART_driver|Mux0~8_combout ))))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.datab(\u_UART_driver|Mux0~8_combout ),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datad(\u_UART_driver|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|Mux0~0 .lut_mask = 16'hA4F4;
defparam \u_UART_driver|UART_send_init|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \u_UART_driver|Mux2~0 (
// Equation(s):
// \u_UART_driver|Mux2~0_combout  = (!\u_UART_driver|xcnt [2] & (\u_UART_driver|xcnt [0] & (!\u_UART_driver|xcnt [1] & \u_UART_driver|xcnt [3])))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux2~0 .lut_mask = 16'h0400;
defparam \u_UART_driver|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
cycloneive_lcell_comb \u_UART_driver|UART_send_init|Mux0~1 (
// Equation(s):
// \u_UART_driver|UART_send_init|Mux0~1_combout  = (\u_UART_driver|UART_send_init|cnt_bit [1] & ((\u_UART_driver|UART_send_init|Mux0~0_combout  & (\u_UART_driver|data[6]~0_combout )) # (!\u_UART_driver|UART_send_init|Mux0~0_combout  & 
// ((!\u_UART_driver|Mux2~0_combout ))))) # (!\u_UART_driver|UART_send_init|cnt_bit [1] & (((\u_UART_driver|UART_send_init|Mux0~0_combout ))))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.datab(\u_UART_driver|data[6]~0_combout ),
	.datac(\u_UART_driver|UART_send_init|Mux0~0_combout ),
	.datad(\u_UART_driver|Mux2~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|Mux0~1 .lut_mask = 16'hD0DA;
defparam \u_UART_driver|UART_send_init|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~0 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~0_combout  = (\u_UART_driver|UART_send_init|cnt_bit [3] & ((\u_UART_driver|UART_send_init|cnt_bit [0]) # ((\u_UART_driver|UART_send_init|cnt_bit [2]) # (\u_UART_driver|UART_send_init|cnt_bit [1]))))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datab(\u_UART_driver|UART_send_init|cnt_bit [2]),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.datad(\u_UART_driver|UART_send_init|cnt_bit [3]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~0 .lut_mask = 16'hFE00;
defparam \u_UART_driver|UART_send_init|UART_tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~13 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~13_combout  = (!\u_UART_driver|xcnt [2] & (!\u_UART_driver|xcnt [0] & (!\u_UART_driver|xcnt [1] & \u_UART_driver|xcnt [3])))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~13 .lut_mask = 16'h0100;
defparam \u_UART_driver|UART_send_init|UART_tx~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \u_UART_driver|WideOr2~0 (
// Equation(s):
// \u_UART_driver|WideOr2~0_combout  = (\u_UART_driver|point_1 [0] & (((!\u_UART_driver|point_1 [1] & !\u_UART_driver|point_1 [2])) # (!\u_UART_driver|point_1 [3])))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|point_1 [1]),
	.datac(\u_UART_driver|point_1 [0]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_UART_driver|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|WideOr2~0 .lut_mask = 16'h5070;
defparam \u_UART_driver|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \u_UART_driver|WideOr5~0 (
// Equation(s):
// \u_UART_driver|WideOr5~0_combout  = (\u_UART_driver|cm_hund [0] & (((!\u_UART_driver|cm_hund [1] & !\u_UART_driver|cm_hund [2])) # (!\u_UART_driver|cm_hund [3])))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [1]),
	.datac(\u_UART_driver|cm_hund [0]),
	.datad(\u_UART_driver|cm_hund [2]),
	.cin(gnd),
	.combout(\u_UART_driver|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|WideOr5~0 .lut_mask = 16'h5070;
defparam \u_UART_driver|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~14 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~14_combout  = (\u_UART_driver|xcnt [0] & (((\u_UART_driver|xcnt [2])))) # (!\u_UART_driver|xcnt [0] & ((\u_UART_driver|xcnt [2] & ((\u_UART_driver|WideOr5~0_combout ))) # (!\u_UART_driver|xcnt [2] & 
// (\u_UART_driver|WideOr2~0_combout ))))

	.dataa(\u_UART_driver|WideOr2~0_combout ),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [2]),
	.datad(\u_UART_driver|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~14 .lut_mask = 16'hF2C2;
defparam \u_UART_driver|UART_send_init|UART_tx~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \u_UART_driver|WideOr1~0 (
// Equation(s):
// \u_UART_driver|WideOr1~0_combout  = (\u_UART_driver|point_2 [0] & (((!\u_UART_driver|point_2 [2] & !\u_UART_driver|point_2 [1])) # (!\u_UART_driver|point_2 [3])))

	.dataa(\u_UART_driver|point_2 [3]),
	.datab(\u_UART_driver|point_2 [0]),
	.datac(\u_UART_driver|point_2 [2]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_UART_driver|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|WideOr1~0 .lut_mask = 16'h444C;
defparam \u_UART_driver|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneive_lcell_comb \u_UART_driver|Mux3~0 (
// Equation(s):
// \u_UART_driver|Mux3~0_combout  = (\u_UART_driver|xcnt [0] & ((\u_UART_driver|WideOr1~0_combout ) # ((\u_UART_driver|xcnt [2])))) # (!\u_UART_driver|xcnt [0] & (((\u_led_driver|cm_hund [0] & !\u_UART_driver|xcnt [2]))))

	.dataa(\u_UART_driver|WideOr1~0_combout ),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_led_driver|cm_hund [0]),
	.datad(\u_UART_driver|xcnt [2]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux3~0 .lut_mask = 16'hCCB8;
defparam \u_UART_driver|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \u_UART_driver|WideOr3~0 (
// Equation(s):
// \u_UART_driver|WideOr3~0_combout  = (\u_UART_driver|cm_unit [0] & (((!\u_UART_driver|cm_unit [2] & !\u_UART_driver|cm_unit [1])) # (!\u_UART_driver|cm_unit [3])))

	.dataa(\u_UART_driver|cm_unit [3]),
	.datab(\u_UART_driver|cm_unit [2]),
	.datac(\u_UART_driver|cm_unit [1]),
	.datad(\u_UART_driver|cm_unit [0]),
	.cin(gnd),
	.combout(\u_UART_driver|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|WideOr3~0 .lut_mask = 16'h5700;
defparam \u_UART_driver|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \u_UART_driver|WideOr4~0 (
// Equation(s):
// \u_UART_driver|WideOr4~0_combout  = (\u_UART_driver|cm_ten [0] & (((!\u_UART_driver|cm_ten [2] & !\u_UART_driver|cm_ten [1])) # (!\u_UART_driver|cm_ten [3])))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|cm_ten [0]),
	.datac(\u_UART_driver|cm_ten [2]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_UART_driver|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|WideOr4~0 .lut_mask = 16'h444C;
defparam \u_UART_driver|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \u_UART_driver|Mux3~1 (
// Equation(s):
// \u_UART_driver|Mux3~1_combout  = (\u_UART_driver|Mux3~0_combout  & (((\u_UART_driver|WideOr4~0_combout )) # (!\u_UART_driver|xcnt [2]))) # (!\u_UART_driver|Mux3~0_combout  & (\u_UART_driver|xcnt [2] & (\u_UART_driver|WideOr3~0_combout )))

	.dataa(\u_UART_driver|Mux3~0_combout ),
	.datab(\u_UART_driver|xcnt [2]),
	.datac(\u_UART_driver|WideOr3~0_combout ),
	.datad(\u_UART_driver|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux3~1 .lut_mask = 16'hEA62;
defparam \u_UART_driver|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~15 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~15_combout  = (\u_UART_driver|xcnt [1] & (\u_UART_driver|UART_send_init|UART_tx~14_combout )) # (!\u_UART_driver|xcnt [1] & ((\u_UART_driver|Mux3~1_combout )))

	.dataa(gnd),
	.datab(\u_UART_driver|UART_send_init|UART_tx~14_combout ),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|Mux3~1_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~15 .lut_mask = 16'hCFC0;
defparam \u_UART_driver|UART_send_init|UART_tx~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~16 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~16_combout  = (\u_UART_driver|UART_send_init|UART_tx~13_combout ) # ((!\u_UART_driver|UART_send_init|cnt_bit [1] & (\u_UART_driver|UART_send_init|UART_tx~15_combout  & !\u_UART_driver|xcnt [3])))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.datab(\u_UART_driver|UART_send_init|UART_tx~13_combout ),
	.datac(\u_UART_driver|UART_send_init|UART_tx~15_combout ),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~16 .lut_mask = 16'hCCDC;
defparam \u_UART_driver|UART_send_init|UART_tx~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~6 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~6_combout  = (\u_UART_driver|cm_ten [2] & (\u_UART_driver|xcnt [0] & !\u_UART_driver|cm_ten [3]))

	.dataa(gnd),
	.datab(\u_UART_driver|cm_ten [2]),
	.datac(\u_UART_driver|xcnt [0]),
	.datad(\u_UART_driver|cm_ten [3]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~6 .lut_mask = 16'h00C0;
defparam \u_UART_driver|UART_send_init|UART_tx~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~7 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~7_combout  = (\u_UART_driver|UART_send_init|UART_tx~6_combout ) # ((\u_UART_driver|cm_unit [2] & (!\u_UART_driver|cm_unit [3] & !\u_UART_driver|xcnt [0])))

	.dataa(\u_UART_driver|cm_unit [2]),
	.datab(\u_UART_driver|cm_unit [3]),
	.datac(\u_UART_driver|xcnt [0]),
	.datad(\u_UART_driver|UART_send_init|UART_tx~6_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~7 .lut_mask = 16'hFF02;
defparam \u_UART_driver|UART_send_init|UART_tx~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~5 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~5_combout  = (!\u_UART_driver|cm_hund [3] & (\u_UART_driver|cm_hund [2] & (!\u_UART_driver|xcnt [0] & \u_UART_driver|xcnt [1])))

	.dataa(\u_UART_driver|cm_hund [3]),
	.datab(\u_UART_driver|cm_hund [2]),
	.datac(\u_UART_driver|xcnt [0]),
	.datad(\u_UART_driver|xcnt [1]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~5 .lut_mask = 16'h0400;
defparam \u_UART_driver|UART_send_init|UART_tx~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~8 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~8_combout  = (\u_UART_driver|xcnt [2] & ((\u_UART_driver|UART_send_init|UART_tx~5_combout ) # ((!\u_UART_driver|xcnt [1] & \u_UART_driver|UART_send_init|UART_tx~7_combout ))))

	.dataa(\u_UART_driver|xcnt [1]),
	.datab(\u_UART_driver|UART_send_init|UART_tx~7_combout ),
	.datac(\u_UART_driver|xcnt [2]),
	.datad(\u_UART_driver|UART_send_init|UART_tx~5_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~8 .lut_mask = 16'hF040;
defparam \u_UART_driver|UART_send_init|UART_tx~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~9 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~9_combout  = (!\u_UART_driver|point_2 [3] & (!\u_UART_driver|xcnt [1] & (\u_UART_driver|point_2 [2] & \u_UART_driver|xcnt [0])))

	.dataa(\u_UART_driver|point_2 [3]),
	.datab(\u_UART_driver|xcnt [1]),
	.datac(\u_UART_driver|point_2 [2]),
	.datad(\u_UART_driver|xcnt [0]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~9 .lut_mask = 16'h1000;
defparam \u_UART_driver|UART_send_init|UART_tx~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~10 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~10_combout  = (\u_UART_driver|xcnt [1] & ((\u_UART_driver|xcnt [0]) # ((!\u_UART_driver|point_1 [3] & \u_UART_driver|point_1 [2]))))

	.dataa(\u_UART_driver|point_1 [3]),
	.datab(\u_UART_driver|xcnt [0]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|point_1 [2]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~10 .lut_mask = 16'hD0C0;
defparam \u_UART_driver|UART_send_init|UART_tx~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~11 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~11_combout  = (\u_UART_driver|UART_send_init|UART_tx~8_combout ) # ((!\u_UART_driver|xcnt [2] & ((\u_UART_driver|UART_send_init|UART_tx~9_combout ) # (\u_UART_driver|UART_send_init|UART_tx~10_combout ))))

	.dataa(\u_UART_driver|UART_send_init|UART_tx~8_combout ),
	.datab(\u_UART_driver|UART_send_init|UART_tx~9_combout ),
	.datac(\u_UART_driver|xcnt [2]),
	.datad(\u_UART_driver|UART_send_init|UART_tx~10_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~11 .lut_mask = 16'hAFAE;
defparam \u_UART_driver|UART_send_init|UART_tx~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \u_UART_driver|Decoder10~0 (
// Equation(s):
// \u_UART_driver|Decoder10~0_combout  = (!\u_UART_driver|point_1 [3] & \u_UART_driver|point_1 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_driver|point_1 [3]),
	.datad(\u_UART_driver|point_1 [1]),
	.cin(gnd),
	.combout(\u_UART_driver|Decoder10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Decoder10~0 .lut_mask = 16'h0F00;
defparam \u_UART_driver|Decoder10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \u_UART_driver|Mux2~1 (
// Equation(s):
// \u_UART_driver|Mux2~1_combout  = (\u_UART_driver|xcnt [2] & (((\u_UART_driver|xcnt [1])))) # (!\u_UART_driver|xcnt [2] & ((\u_UART_driver|xcnt [1] & (\u_UART_driver|Decoder10~0_combout )) # (!\u_UART_driver|xcnt [1] & ((\u_led_driver|cm_hund [1])))))

	.dataa(\u_UART_driver|Decoder10~0_combout ),
	.datab(\u_UART_driver|xcnt [2]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_led_driver|cm_hund [1]),
	.cin(gnd),
	.combout(\u_UART_driver|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux2~1 .lut_mask = 16'hE3E0;
defparam \u_UART_driver|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \u_UART_driver|Mux2~2 (
// Equation(s):
// \u_UART_driver|Mux2~2_combout  = (\u_UART_driver|xcnt [2] & ((\u_UART_driver|Mux2~1_combout  & (\u_UART_driver|Decoder22~0_combout )) # (!\u_UART_driver|Mux2~1_combout  & ((\u_UART_driver|Decoder14~0_combout ))))) # (!\u_UART_driver|xcnt [2] & 
// (((\u_UART_driver|Mux2~1_combout ))))

	.dataa(\u_UART_driver|xcnt [2]),
	.datab(\u_UART_driver|Decoder22~0_combout ),
	.datac(\u_UART_driver|Mux2~1_combout ),
	.datad(\u_UART_driver|Decoder14~0_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|Mux2~2 .lut_mask = 16'hDAD0;
defparam \u_UART_driver|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~1 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~1_combout  = (\u_UART_driver|xcnt [1]) # ((!\u_UART_driver|cm_ten [3] & (\u_UART_driver|xcnt [2] & \u_UART_driver|cm_ten [1])))

	.dataa(\u_UART_driver|cm_ten [3]),
	.datab(\u_UART_driver|xcnt [2]),
	.datac(\u_UART_driver|xcnt [1]),
	.datad(\u_UART_driver|cm_ten [1]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~1 .lut_mask = 16'hF4F0;
defparam \u_UART_driver|UART_send_init|UART_tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~2 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~2_combout  = (\u_UART_driver|UART_send_init|UART_tx~1_combout ) # ((!\u_UART_driver|xcnt [2] & (!\u_UART_driver|point_2 [3] & \u_UART_driver|point_2 [1])))

	.dataa(\u_UART_driver|UART_send_init|UART_tx~1_combout ),
	.datab(\u_UART_driver|xcnt [2]),
	.datac(\u_UART_driver|point_2 [3]),
	.datad(\u_UART_driver|point_2 [1]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~2 .lut_mask = 16'hABAA;
defparam \u_UART_driver|UART_send_init|UART_tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~3 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~3_combout  = (!\u_UART_driver|xcnt [3] & ((\u_UART_driver|xcnt [0] & ((\u_UART_driver|UART_send_init|UART_tx~2_combout ))) # (!\u_UART_driver|xcnt [0] & (\u_UART_driver|Mux2~2_combout ))))

	.dataa(\u_UART_driver|Mux2~2_combout ),
	.datab(\u_UART_driver|xcnt [3]),
	.datac(\u_UART_driver|xcnt [0]),
	.datad(\u_UART_driver|UART_send_init|UART_tx~2_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~3 .lut_mask = 16'h3202;
defparam \u_UART_driver|UART_send_init|UART_tx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~4 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~4_combout  = (!\u_UART_driver|UART_send_init|cnt_bit [0] & ((\u_UART_driver|Mux2~0_combout ) # (\u_UART_driver|UART_send_init|UART_tx~3_combout )))

	.dataa(gnd),
	.datab(\u_UART_driver|Mux2~0_combout ),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datad(\u_UART_driver|UART_send_init|UART_tx~3_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~4 .lut_mask = 16'h0F0C;
defparam \u_UART_driver|UART_send_init|UART_tx~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~12 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~12_combout  = (\u_UART_driver|UART_send_init|UART_tx~4_combout ) # ((\u_UART_driver|UART_send_init|cnt_bit [0] & (\u_UART_driver|UART_send_init|UART_tx~11_combout  & !\u_UART_driver|xcnt [3])))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datab(\u_UART_driver|UART_send_init|UART_tx~11_combout ),
	.datac(\u_UART_driver|UART_send_init|UART_tx~4_combout ),
	.datad(\u_UART_driver|xcnt [3]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~12 .lut_mask = 16'hF0F8;
defparam \u_UART_driver|UART_send_init|UART_tx~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~17 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~17_combout  = (\u_UART_driver|UART_send_init|cnt_bit [1] & ((\u_UART_driver|UART_send_init|UART_tx~12_combout ) # ((\u_UART_driver|UART_send_init|UART_tx~16_combout  & \u_UART_driver|UART_send_init|cnt_bit [0])))) # 
// (!\u_UART_driver|UART_send_init|cnt_bit [1] & (\u_UART_driver|UART_send_init|UART_tx~16_combout  & (\u_UART_driver|UART_send_init|cnt_bit [0])))

	.dataa(\u_UART_driver|UART_send_init|cnt_bit [1]),
	.datab(\u_UART_driver|UART_send_init|UART_tx~16_combout ),
	.datac(\u_UART_driver|UART_send_init|cnt_bit [0]),
	.datad(\u_UART_driver|UART_send_init|UART_tx~12_combout ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~17 .lut_mask = 16'hEAC0;
defparam \u_UART_driver|UART_send_init|UART_tx~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~18 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~18_combout  = (\u_UART_driver|UART_send_init|UART_tx~0_combout ) # ((\u_UART_driver|UART_send_init|cnt_bit [2] & (\u_UART_driver|UART_send_init|Mux0~1_combout )) # (!\u_UART_driver|UART_send_init|cnt_bit [2] & 
// ((\u_UART_driver|UART_send_init|UART_tx~17_combout ))))

	.dataa(\u_UART_driver|UART_send_init|Mux0~1_combout ),
	.datab(\u_UART_driver|UART_send_init|UART_tx~0_combout ),
	.datac(\u_UART_driver|UART_send_init|UART_tx~17_combout ),
	.datad(\u_UART_driver|UART_send_init|cnt_bit [2]),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~18 .lut_mask = 16'hEEFC;
defparam \u_UART_driver|UART_send_init|UART_tx~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneive_lcell_comb \u_UART_driver|UART_send_init|UART_tx~19 (
// Equation(s):
// \u_UART_driver|UART_send_init|UART_tx~19_combout  = (\u_UART_driver|UART_send_init|flag_bit~q  & (!\u_UART_driver|UART_send_init|UART_tx~18_combout )) # (!\u_UART_driver|UART_send_init|flag_bit~q  & ((\u_UART_driver|UART_send_init|UART_tx~q )))

	.dataa(gnd),
	.datab(\u_UART_driver|UART_send_init|UART_tx~18_combout ),
	.datac(\u_UART_driver|UART_send_init|UART_tx~q ),
	.datad(\u_UART_driver|UART_send_init|flag_bit~q ),
	.cin(gnd),
	.combout(\u_UART_driver|UART_send_init|UART_tx~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx~19 .lut_mask = 16'h33F0;
defparam \u_UART_driver|UART_send_init|UART_tx~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N23
dffeas \u_UART_driver|UART_send_init|UART_tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_UART_driver|UART_send_init|UART_tx~19_combout ),
	.asdata(vcc),
	.clrn(\rstn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_driver|UART_send_init|UART_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_driver|UART_send_init|UART_tx .is_wysiwyg = "true";
defparam \u_UART_driver|UART_send_init|UART_tx .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \uart_rx~input (
	.i(uart_rx),
	.ibar(gnd),
	.o(\uart_rx~input_o ));
// synopsys translate_off
defparam \uart_rx~input .bus_hold = "false";
defparam \uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

assign trig = \trig~output_o ;

assign sel[0] = \sel[0]~output_o ;

assign sel[1] = \sel[1]~output_o ;

assign sel[2] = \sel[2]~output_o ;

assign sel[3] = \sel[3]~output_o ;

assign sel[4] = \sel[4]~output_o ;

assign sel[5] = \sel[5]~output_o ;

assign sel[6] = \sel[6]~output_o ;

assign sel[7] = \sel[7]~output_o ;

assign seg[0] = \seg[0]~output_o ;

assign seg[1] = \seg[1]~output_o ;

assign seg[2] = \seg[2]~output_o ;

assign seg[3] = \seg[3]~output_o ;

assign seg[4] = \seg[4]~output_o ;

assign seg[5] = \seg[5]~output_o ;

assign seg[6] = \seg[6]~output_o ;

assign seg[7] = \seg[7]~output_o ;

assign led[0] = \led[0]~output_o ;

assign led[1] = \led[1]~output_o ;

assign led[2] = \led[2]~output_o ;

assign led[3] = \led[3]~output_o ;

assign led[4] = \led[4]~output_o ;

assign uart_tx = \uart_tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
