

================================================================
== Synthesis Summary Report of 'lab1'
================================================================
+ General Information: 
    * Date:           Sat Nov 18 18:08:43 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: spartan7
    * Target device:  xc7s100-fgga676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+---------+---------+----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |         |          |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF   |    LUT   | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+---------+---------+----------+-----+
    |+ lab1  |     -|  5.54|        3|  30.000|         -|        4|     -|        no|     -|  1 (~0%)|  4 (~0%)|  27 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+---------+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 16       |
| ap_return |         | 16       |
| b         | ap_none | 16       |
| c         | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| a        | in        | unsigned short |
| b        | in        | unsigned short |
| c        | in        | unsigned short |
| return   | out       | unsigned short |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| c        | c            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-----+-------+---------+
| Name                                | DSP | Pragma | Variable | Op  | Impl  | Latency |
+-------------------------------------+-----+--------+----------+-----+-------+---------+
| + lab1                              | 1   |        |          |     |       |         |
|   mac_muladd_16s_16s_16ns_16_4_1_U1 | 1   |        | mul_ln7  | mul | dsp48 | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U1 | 1   |        | result   | add | dsp48 | 3       |
+-------------------------------------+-----+--------+----------+-----+-------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

