Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/ipshared/xilinx.com/decimal_counter_v1_0/263a6348/src/decimal_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimal_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_decimal_counter_0_0/sim/design_1_decimal_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_decimal_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_decimal_counter_1_0/sim/design_1_decimal_counter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_decimal_counter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_decimal_counter_2_0/sim/design_1_decimal_counter_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_decimal_counter_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_decimal_counter_3_0/sim/design_1_decimal_counter_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_decimal_counter_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/ipshared/xilinx.com/clk_div_v1_0/9423c250/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_clk_div_0_0/sim/design_1_clk_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/ipshared/xilinx.com/four_2_input_and_gate_v1_0/a31f938d/src/four_2_input_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_2_input_and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_0/sim/design_1_four_2_input_and_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_four_2_input_and_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/ipshared/xilinx.com/seg7decimal_v1_0/a7f128b3/sources_1/new/seg7decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_seg7decimal_0_0/sim/design_1_seg7decimal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_seg7decimal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconcat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_13/Digital_Clock/Digital_Clock.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
