Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 10 03:04:03 2023
| Host         : LAPTOP-R672LTNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  82          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (202)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (159)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (202)
--------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sdu/counter0_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (159)
--------------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  172          inf        0.000                      0                  172           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcu/ra0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.566ns (52.402%)  route 4.147ns (47.598%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  lcu/ra0_reg[0]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lcu/ra0_reg[0]/Q
                         net (fo=9, routed)           1.780     2.236    register_file/ra0[0]
    SLICE_X2Y130         LUT6 (Prop_lut6_I4_O)        0.124     2.360 r  register_file/out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.360    register_file/out_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y130         MUXF7 (Prop_muxf7_I1_O)      0.247     2.607 r  register_file/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.368     4.974    out_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         3.739     8.713 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.713    out[0]
    C17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/ra0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 4.547ns (54.258%)  route 3.833ns (45.742%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  lcu/ra0_reg[0]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lcu/ra0_reg[0]/Q
                         net (fo=9, routed)           1.298     1.754    register_file/ra0[0]
    SLICE_X1Y130         LUT5 (Prop_lut5_I4_O)        0.124     1.878 r  register_file/out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.878    register_file/out_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y130         MUXF7 (Prop_muxf7_I0_O)      0.238     2.116 r  register_file/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.535     4.651    out_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.729     8.381 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.381    out[1]
    D18                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/ra0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.547ns (54.436%)  route 3.806ns (45.564%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  lcu/ra0_reg[1]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lcu/ra0_reg[1]/Q
                         net (fo=9, routed)           1.433     1.889    register_file/ra0[1]
    SLICE_X1Y129         LUT6 (Prop_lut6_I2_O)        0.124     2.013 r  register_file/out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.013    register_file/out_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y129         MUXF7 (Prop_muxf7_I1_O)      0.245     2.258 r  register_file/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.373     4.631    out_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         3.722     8.353 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.353    out[2]
    E18                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/ra0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.158ns  (logic 4.488ns (55.015%)  route 3.670ns (44.985%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  lcu/ra0_reg[1]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lcu/ra0_reg[1]/Q
                         net (fo=9, routed)           1.355     1.811    register_file/ra0[1]
    SLICE_X3Y128         LUT5 (Prop_lut5_I2_O)        0.124     1.935 r  register_file/out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.935    register_file/out_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y128         MUXF7 (Prop_muxf7_I0_O)      0.212     2.147 r  register_file/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.315     4.462    out_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.696     8.158 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.158    out[3]
    G17                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/fsm/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.410ns (57.374%)  route 3.276ns (42.626%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  lcu/fsm/state_reg[3]/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  lcu/fsm/state_reg[3]/Q
                         net (fo=12, routed)          0.915     1.433    lcu/fsm/state[3]
    SLICE_X2Y125         LUT4 (Prop_lut4_I0_O)        0.150     1.583 r  lcu/fsm/empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.361     3.944    empty_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.742     7.686 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000     7.686    empty
    F18                                                               r  empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu/an_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 4.540ns (59.503%)  route 3.090ns (40.497%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE                         0.000     0.000 r  sdu/an_reg[0]/C
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdu/an_reg[0]/Q
                         net (fo=10, routed)          1.222     1.678    register_file/an_OBUF[0]
    SLICE_X1Y129         LUT6 (Prop_lut6_I4_O)        0.124     1.802 r  register_file/data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.802    register_file/data_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y129         MUXF7 (Prop_muxf7_I1_O)      0.217     2.019 r  register_file/data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868     3.887    data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.743     7.630 r  data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.630    data[2]
    A16                                                               r  data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu/an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.564ns  (logic 4.539ns (60.016%)  route 3.024ns (39.984%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE                         0.000     0.000 r  sdu/an_reg[1]/C
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdu/an_reg[1]/Q
                         net (fo=10, routed)          1.161     1.617    register_file/an_OBUF[1]
    SLICE_X3Y129         LUT6 (Prop_lut6_I2_O)        0.124     1.741 r  register_file/data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.741    register_file/data_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y129         MUXF7 (Prop_muxf7_I1_O)      0.217     1.958 r  register_file/data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.821    data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.742     7.564 r  data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.564    data[3]
    A15                                                               r  data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu/an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 4.540ns (60.121%)  route 3.012ns (39.879%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE                         0.000     0.000 r  sdu/an_reg[1]/C
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdu/an_reg[1]/Q
                         net (fo=10, routed)          1.206     1.662    register_file/an_OBUF[1]
    SLICE_X2Y130         LUT6 (Prop_lut6_I2_O)        0.124     1.786 r  register_file/data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.786    register_file/data_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y130         MUXF7 (Prop_muxf7_I1_O)      0.214     2.000 r  register_file/data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.806     3.806    data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.746     7.552 r  data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.552    data[0]
    A14                                                               r  data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/fsm/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.440ns  (logic 4.186ns (56.254%)  route 3.255ns (43.746%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  lcu/fsm/state_reg[3]/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lcu/fsm/state_reg[3]/Q
                         net (fo=12, routed)          0.915     1.433    lcu/fsm/state[3]
    SLICE_X2Y125         LUT4 (Prop_lut4_I0_O)        0.124     1.557 r  lcu/fsm/full_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.340     3.897    full_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544     7.440 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     7.440    full
    G18                                                               r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu/an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 4.542ns (62.624%)  route 2.711ns (37.376%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE                         0.000     0.000 r  sdu/an_reg[1]/C
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sdu/an_reg[1]/Q
                         net (fo=10, routed)          0.898     1.354    register_file/an_OBUF[1]
    SLICE_X1Y130         LUT6 (Prop_lut6_I2_O)        0.124     1.478 r  register_file/data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.478    register_file/data_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y130         MUXF7 (Prop_muxf7_I1_O)      0.217     1.695 r  register_file/data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.813     3.508    data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.745     7.253 r  data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.253    data[1]
    A13                                                               r  data[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcu/signal_edge_enq/button_r2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcu/signal_edge_enq/button_r3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.111%)  route 0.152ns (51.889%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE                         0.000     0.000 r  lcu/signal_edge_enq/button_r2_reg/C
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcu/signal_edge_enq/button_r2_reg/Q
                         net (fo=7, routed)           0.152     0.293    lcu/signal_edge_enq/button_r2
    SLICE_X3Y125         FDRE                                         r  lcu/signal_edge_enq/button_r3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/signal_edge_enq/button_r3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcu/fsm/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE                         0.000     0.000 r  lcu/signal_edge_enq/button_r3_reg/C
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcu/signal_edge_enq/button_r3_reg/Q
                         net (fo=6, routed)           0.126     0.267    lcu/fsm/button_r3_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I1_O)        0.045     0.312 r  lcu/fsm/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    lcu/fsm/state[2]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  lcu/fsm/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/signal_edge_deq/button_r1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcu/signal_edge_deq/button_r2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE                         0.000     0.000 r  lcu/signal_edge_deq/button_r1_reg/C
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcu/signal_edge_deq/button_r1_reg/Q
                         net (fo=1, routed)           0.174     0.315    lcu/signal_edge_deq/button_r1_reg_n_0
    SLICE_X0Y136         FDRE                                         r  lcu/signal_edge_deq/button_r2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/signal_edge_enq/button_r1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcu/signal_edge_enq/button_r2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE                         0.000     0.000 r  lcu/signal_edge_enq/button_r1_reg/C
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcu/signal_edge_enq/button_r1_reg/Q
                         net (fo=1, routed)           0.174     0.315    lcu/signal_edge_enq/button_r1
    SLICE_X0Y125         FDRE                                         r  lcu/signal_edge_enq/button_r2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/signal_edge_deq/button_r3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcu/ra0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  lcu/signal_edge_deq/button_r3_reg/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lcu/signal_edge_deq/button_r3_reg/Q
                         net (fo=6, routed)           0.099     0.227    lcu/button_r3
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.099     0.326 r  lcu/ra0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.326    lcu/ra0[0]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  lcu/ra0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/signal_edge_deq/button_r3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcu/ra0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.227ns (69.353%)  route 0.100ns (30.647%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  lcu/signal_edge_deq/button_r3_reg/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lcu/signal_edge_deq/button_r3_reg/Q
                         net (fo=6, routed)           0.100     0.228    lcu/button_r3
    SLICE_X3Y126         LUT5 (Prop_lut5_I1_O)        0.099     0.327 r  lcu/ra0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    lcu/ra0[1]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  lcu/ra0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu/an_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE                         0.000     0.000 r  sdu/an_reg[2]/C
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu/an_reg[2]/Q
                         net (fo=6, routed)           0.155     0.296    sdu/an_OBUF[2]
    SLICE_X3Y131         LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  sdu/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.341    sdu/an[2]_i_1_n_0
    SLICE_X3Y131         FDCE                                         r  sdu/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/valid_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcu/valid_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE                         0.000     0.000 r  lcu/valid_reg[6]/C
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcu/valid_reg[6]/Q
                         net (fo=4, routed)           0.173     0.314    lcu/data6
    SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  lcu/valid[6]_i_1/O
                         net (fo=1, routed)           0.000     0.359    lcu/valid[6]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  lcu/valid_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcu/valid_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcu/valid_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE                         0.000     0.000 r  lcu/valid_reg[7]/C
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcu/valid_reg[7]/Q
                         net (fo=4, routed)           0.173     0.314    lcu/data7
    SLICE_X4Y128         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  lcu/valid[7]_i_1/O
                         net (fo=1, routed)           0.000     0.359    lcu/valid[7]_i_1_n_0
    SLICE_X4Y128         FDRE                                         r  lcu/valid_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.918%)  route 0.179ns (49.082%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE                         0.000     0.000 r  sdu/counter1_reg[0]/C
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu/counter1_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    sdu/Q[0]
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.045     0.365 r  sdu/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    sdu/an[1]_i_1_n_0
    SLICE_X3Y131         FDCE                                         r  sdu/an_reg[1]/D
  -------------------------------------------------------------------    -------------------





