// Seed: 1212450875
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_16 = 32'd23,
    parameter id_24 = 32'd37,
    parameter id_25 = 32'd33,
    parameter id_30 = 32'd84,
    parameter id_35 = 32'd17,
    parameter id_46 = 32'd12,
    parameter id_5  = 32'd31,
    parameter id_9  = 32'd17
) (
    id_1,
    id_2[1 : id_9],
    id_3,
    id_4,
    _id_5[-1 : id_30],
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19[-1'b0 : id_24],
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    _id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    _id_46[id_5|id_25==id_35 : id_46+-1],
    id_47,
    id_48
);
  input wire id_48;
  inout wire id_47;
  input logic [7:0] _id_46;
  input wire id_45;
  output wire id_44;
  input wire id_43;
  inout wire id_42;
  input wire id_41;
  inout wire id_40;
  inout wire id_39;
  output wire id_38;
  inout wire id_37;
  input wire id_36;
  output wire _id_35;
  module_0 modCall_1 (
      id_45,
      id_15,
      id_40
  );
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire _id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire _id_25;
  input wire _id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output logic [7:0] id_19;
  input wire id_18;
  input wire id_17;
  input wire _id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire _id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input logic [7:0] _id_5;
  input wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  wire [id_16 : 1] id_49;
endmodule
