// Seed: 281235430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_5 = 1;
  wire  id_6;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output tri0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    input supply0 id_11
);
  bit id_13, id_14, id_15;
  logic   id_16;
  supply1 id_17;
  assign id_17 = -1;
  parameter id_18 = 1;
  always begin : LABEL_0
    if (-1 || 1) id_13 <= id_15;
  end
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18
  );
  assign modCall_1.id_5 = 0;
endmodule
