
scpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a98  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08009c38  08009c38  00019c38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a078  0800a078  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a078  0800a078  0001a078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a080  0800a080  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a080  0800a080  0001a080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a084  0800a084  0001a084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800a088  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  200001d4  0800a25c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004f4  0800a25c  000204f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   000123d6  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b6f  00000000  00000000  0003261d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  00035190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d7b  00000000  00000000  000362c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001965c  00000000  00000000  0003703b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000166fe  00000000  00000000  00050697  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009dbfb  00000000  00000000  00066d95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d64  00000000  00000000  00104990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0010a6f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009c20 	.word	0x08009c20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009c20 	.word	0x08009c20

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	463b      	mov	r3, r7
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001012:	4b22      	ldr	r3, [pc, #136]	; (800109c <MX_ADC1_Init+0x9c>)
 8001014:	4a22      	ldr	r2, [pc, #136]	; (80010a0 <MX_ADC1_Init+0xa0>)
 8001016:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001018:	4b20      	ldr	r3, [pc, #128]	; (800109c <MX_ADC1_Init+0x9c>)
 800101a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800101e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001020:	4b1e      	ldr	r3, [pc, #120]	; (800109c <MX_ADC1_Init+0x9c>)
 8001022:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001026:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001028:	4b1c      	ldr	r3, [pc, #112]	; (800109c <MX_ADC1_Init+0x9c>)
 800102a:	2200      	movs	r2, #0
 800102c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800102e:	4b1b      	ldr	r3, [pc, #108]	; (800109c <MX_ADC1_Init+0x9c>)
 8001030:	2201      	movs	r2, #1
 8001032:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001034:	4b19      	ldr	r3, [pc, #100]	; (800109c <MX_ADC1_Init+0x9c>)
 8001036:	2200      	movs	r2, #0
 8001038:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800103c:	4b17      	ldr	r3, [pc, #92]	; (800109c <MX_ADC1_Init+0x9c>)
 800103e:	2200      	movs	r2, #0
 8001040:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001042:	4b16      	ldr	r3, [pc, #88]	; (800109c <MX_ADC1_Init+0x9c>)
 8001044:	4a17      	ldr	r2, [pc, #92]	; (80010a4 <MX_ADC1_Init+0xa4>)
 8001046:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001048:	4b14      	ldr	r3, [pc, #80]	; (800109c <MX_ADC1_Init+0x9c>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800104e:	4b13      	ldr	r3, [pc, #76]	; (800109c <MX_ADC1_Init+0x9c>)
 8001050:	2201      	movs	r2, #1
 8001052:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001054:	4b11      	ldr	r3, [pc, #68]	; (800109c <MX_ADC1_Init+0x9c>)
 8001056:	2200      	movs	r2, #0
 8001058:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <MX_ADC1_Init+0x9c>)
 800105e:	2201      	movs	r2, #1
 8001060:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001062:	480e      	ldr	r0, [pc, #56]	; (800109c <MX_ADC1_Init+0x9c>)
 8001064:	f000 ffe4 	bl	8002030 <HAL_ADC_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800106e:	f000 fbbb 	bl	80017e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001072:	2300      	movs	r3, #0
 8001074:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001076:	2301      	movs	r3, #1
 8001078:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107e:	463b      	mov	r3, r7
 8001080:	4619      	mov	r1, r3
 8001082:	4806      	ldr	r0, [pc, #24]	; (800109c <MX_ADC1_Init+0x9c>)
 8001084:	f001 f964 	bl	8002350 <HAL_ADC_ConfigChannel>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800108e:	f000 fbab 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	200001f0 	.word	0x200001f0
 80010a0:	40012000 	.word	0x40012000
 80010a4:	0f000001 	.word	0x0f000001

080010a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a17      	ldr	r2, [pc, #92]	; (8001124 <HAL_ADC_MspInit+0x7c>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d127      	bne.n	800111a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
 80010ce:	4b16      	ldr	r3, [pc, #88]	; (8001128 <HAL_ADC_MspInit+0x80>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d2:	4a15      	ldr	r2, [pc, #84]	; (8001128 <HAL_ADC_MspInit+0x80>)
 80010d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d8:	6453      	str	r3, [r2, #68]	; 0x44
 80010da:	4b13      	ldr	r3, [pc, #76]	; (8001128 <HAL_ADC_MspInit+0x80>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <HAL_ADC_MspInit+0x80>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a0e      	ldr	r2, [pc, #56]	; (8001128 <HAL_ADC_MspInit+0x80>)
 80010f0:	f043 0301 	orr.w	r3, r3, #1
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <HAL_ADC_MspInit+0x80>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001102:	2301      	movs	r3, #1
 8001104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001106:	2303      	movs	r3, #3
 8001108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	4805      	ldr	r0, [pc, #20]	; (800112c <HAL_ADC_MspInit+0x84>)
 8001116:	f001 fcdd 	bl	8002ad4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800111a:	bf00      	nop
 800111c:	3728      	adds	r7, #40	; 0x28
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40012000 	.word	0x40012000
 8001128:	40023800 	.word	0x40023800
 800112c:	40020000 	.word	0x40020000

08001130 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08a      	sub	sp, #40	; 0x28
 8001134:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]
 8001140:	609a      	str	r2, [r3, #8]
 8001142:	60da      	str	r2, [r3, #12]
 8001144:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	4b31      	ldr	r3, [pc, #196]	; (8001210 <MX_GPIO_Init+0xe0>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	4a30      	ldr	r2, [pc, #192]	; (8001210 <MX_GPIO_Init+0xe0>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	6313      	str	r3, [r2, #48]	; 0x30
 8001156:	4b2e      	ldr	r3, [pc, #184]	; (8001210 <MX_GPIO_Init+0xe0>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	4b2a      	ldr	r3, [pc, #168]	; (8001210 <MX_GPIO_Init+0xe0>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a29      	ldr	r2, [pc, #164]	; (8001210 <MX_GPIO_Init+0xe0>)
 800116c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b27      	ldr	r3, [pc, #156]	; (8001210 <MX_GPIO_Init+0xe0>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	4b23      	ldr	r3, [pc, #140]	; (8001210 <MX_GPIO_Init+0xe0>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	4a22      	ldr	r2, [pc, #136]	; (8001210 <MX_GPIO_Init+0xe0>)
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	6313      	str	r3, [r2, #48]	; 0x30
 800118e:	4b20      	ldr	r3, [pc, #128]	; (8001210 <MX_GPIO_Init+0xe0>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	607b      	str	r3, [r7, #4]
 800119e:	4b1c      	ldr	r3, [pc, #112]	; (8001210 <MX_GPIO_Init+0xe0>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a1b      	ldr	r2, [pc, #108]	; (8001210 <MX_GPIO_Init+0xe0>)
 80011a4:	f043 0302 	orr.w	r3, r3, #2
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b19      	ldr	r3, [pc, #100]	; (8001210 <MX_GPIO_Init+0xe0>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	607b      	str	r3, [r7, #4]
 80011b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011bc:	4815      	ldr	r0, [pc, #84]	; (8001214 <MX_GPIO_Init+0xe4>)
 80011be:	f001 fe0d 	bl	8002ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80011c2:	2200      	movs	r2, #0
 80011c4:	213b      	movs	r1, #59	; 0x3b
 80011c6:	4814      	ldr	r0, [pc, #80]	; (8001218 <MX_GPIO_Init+0xe8>)
 80011c8:	f001 fe08 	bl	8002ddc <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	480b      	ldr	r0, [pc, #44]	; (8001214 <MX_GPIO_Init+0xe4>)
 80011e6:	f001 fc75 	bl	8002ad4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80011ea:	233b      	movs	r3, #59	; 0x3b
 80011ec:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ee:	2301      	movs	r3, #1
 80011f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2300      	movs	r3, #0
 80011f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	4619      	mov	r1, r3
 8001200:	4805      	ldr	r0, [pc, #20]	; (8001218 <MX_GPIO_Init+0xe8>)
 8001202:	f001 fc67 	bl	8002ad4 <HAL_GPIO_Init>

}
 8001206:	bf00      	nop
 8001208:	3728      	adds	r7, #40	; 0x28
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800
 8001214:	40020800 	.word	0x40020800
 8001218:	40020400 	.word	0x40020400

0800121c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <MX_I2C1_Init+0x50>)
 8001222:	4a13      	ldr	r2, [pc, #76]	; (8001270 <MX_I2C1_Init+0x54>)
 8001224:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <MX_I2C1_Init+0x50>)
 8001228:	4a12      	ldr	r2, [pc, #72]	; (8001274 <MX_I2C1_Init+0x58>)
 800122a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_I2C1_Init+0x50>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <MX_I2C1_Init+0x50>)
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001238:	4b0c      	ldr	r3, [pc, #48]	; (800126c <MX_I2C1_Init+0x50>)
 800123a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800123e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001240:	4b0a      	ldr	r3, [pc, #40]	; (800126c <MX_I2C1_Init+0x50>)
 8001242:	2200      	movs	r2, #0
 8001244:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_I2C1_Init+0x50>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <MX_I2C1_Init+0x50>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_I2C1_Init+0x50>)
 8001254:	2200      	movs	r2, #0
 8001256:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001258:	4804      	ldr	r0, [pc, #16]	; (800126c <MX_I2C1_Init+0x50>)
 800125a:	f001 fdd9 	bl	8002e10 <HAL_I2C_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001264:	f000 fac0 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000238 	.word	0x20000238
 8001270:	40005400 	.word	0x40005400
 8001274:	00061a80 	.word	0x00061a80

08001278 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	; 0x28
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
 800128e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a19      	ldr	r2, [pc, #100]	; (80012fc <HAL_I2C_MspInit+0x84>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d12c      	bne.n	80012f4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
 800129e:	4b18      	ldr	r3, [pc, #96]	; (8001300 <HAL_I2C_MspInit+0x88>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	4a17      	ldr	r2, [pc, #92]	; (8001300 <HAL_I2C_MspInit+0x88>)
 80012a4:	f043 0302 	orr.w	r3, r3, #2
 80012a8:	6313      	str	r3, [r2, #48]	; 0x30
 80012aa:	4b15      	ldr	r3, [pc, #84]	; (8001300 <HAL_I2C_MspInit+0x88>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	613b      	str	r3, [r7, #16]
 80012b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012bc:	2312      	movs	r3, #18
 80012be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c4:	2303      	movs	r3, #3
 80012c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012c8:	2304      	movs	r3, #4
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	4619      	mov	r1, r3
 80012d2:	480c      	ldr	r0, [pc, #48]	; (8001304 <HAL_I2C_MspInit+0x8c>)
 80012d4:	f001 fbfe 	bl	8002ad4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <HAL_I2C_MspInit+0x88>)
 80012de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e0:	4a07      	ldr	r2, [pc, #28]	; (8001300 <HAL_I2C_MspInit+0x88>)
 80012e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012e6:	6413      	str	r3, [r2, #64]	; 0x40
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <HAL_I2C_MspInit+0x88>)
 80012ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012f4:	bf00      	nop
 80012f6:	3728      	adds	r7, #40	; 0x28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40005400 	.word	0x40005400
 8001300:	40023800 	.word	0x40023800
 8001304:	40020400 	.word	0x40020400

08001308 <motors_stop>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void motors_stop()
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
	TIM1->CCR1 = MOTOR_STOP;
 800130c:	4b06      	ldr	r3, [pc, #24]	; (8001328 <motors_stop+0x20>)
 800130e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001312:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR3 = MOTOR_STOP;
 8001314:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001318:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800131c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800131e:	bf00      	nop
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	40010000 	.word	0x40010000

0800132c <motors_forward>:
void motors_forward()
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
	TIM1->CCR1 = MOTOR_MAX_2;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <motors_forward+0x20>)
 8001332:	f241 32ec 	movw	r2, #5100	; 0x13ec
 8001336:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR3 = MOTOR_MAX_1;
 8001338:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800133c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001340:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001342:	bf00      	nop
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	40010000 	.word	0x40010000

08001350 <motors_turn_cw>:
void motors_turn_cw(uint16_t duration)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	80fb      	strh	r3, [r7, #6]
	TIM1->CCR1 = MOTOR_MAX_2;
 800135a:	4b08      	ldr	r3, [pc, #32]	; (800137c <motors_turn_cw+0x2c>)
 800135c:	f241 32ec 	movw	r2, #5100	; 0x13ec
 8001360:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR3 = MOTOR_MAX_2;
 8001362:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001366:	f241 32ec 	movw	r2, #5100	; 0x13ec
 800136a:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_Delay(duration);
 800136c:	88fb      	ldrh	r3, [r7, #6]
 800136e:	4618      	mov	r0, r3
 8001370:	f000 fe3a 	bl	8001fe8 <HAL_Delay>
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40010000 	.word	0x40010000

08001380 <motors_turn_ccw>:
void motors_turn_ccw(uint16_t duration)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	80fb      	strh	r3, [r7, #6]
	TIM1->CCR1 = MOTOR_MAX_1;
 800138a:	4b08      	ldr	r3, [pc, #32]	; (80013ac <motors_turn_ccw+0x2c>)
 800138c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001390:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR3 = MOTOR_MAX_1;
 8001392:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001396:	f44f 7248 	mov.w	r2, #800	; 0x320
 800139a:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_Delay(duration);
 800139c:	88fb      	ldrh	r3, [r7, #6]
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fe22 	bl	8001fe8 <HAL_Delay>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40010000 	.word	0x40010000

080013b0 <select_mux_channel>:
void select_mux_channel(uint8_t channel) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DMUX_ADDR_PORT, DMUX_ADDR_B0,
			(channel & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);  // B0
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	f003 0301 	and.w	r3, r3, #1
 80013c0:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(DMUX_ADDR_PORT, DMUX_ADDR_B0,
 80013c2:	461a      	mov	r2, r3
 80013c4:	2108      	movs	r1, #8
 80013c6:	480e      	ldr	r0, [pc, #56]	; (8001400 <select_mux_channel+0x50>)
 80013c8:	f001 fd08 	bl	8002ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DMUX_ADDR_PORT, DMUX_ADDR_B1,
			(channel & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);  // B1
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	105b      	asrs	r3, r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(DMUX_ADDR_PORT, DMUX_ADDR_B1,
 80013d8:	461a      	mov	r2, r3
 80013da:	2110      	movs	r1, #16
 80013dc:	4808      	ldr	r0, [pc, #32]	; (8001400 <select_mux_channel+0x50>)
 80013de:	f001 fcfd 	bl	8002ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DMUX_ADDR_PORT, DMUX_ADDR_B2,
			(channel & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);  // B2
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	109b      	asrs	r3, r3, #2
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(DMUX_ADDR_PORT, DMUX_ADDR_B2,
 80013ee:	461a      	mov	r2, r3
 80013f0:	2120      	movs	r1, #32
 80013f2:	4803      	ldr	r0, [pc, #12]	; (8001400 <select_mux_channel+0x50>)
 80013f4:	f001 fcf2 	bl	8002ddc <HAL_GPIO_WritePin>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40020400 	.word	0x40020400

08001404 <read_IR_sensor>:

uint16_t read_IR_sensor(uint8_t channel)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
	select_mux_channel(channel); // set address for both DMUXes
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff ffcd 	bl	80013b0 <select_mux_channel>
	HAL_Delay(10);
 8001416:	200a      	movs	r0, #10
 8001418:	f000 fde6 	bl	8001fe8 <HAL_Delay>
	HAL_ADC_Start(&hadc1);
 800141c:	4808      	ldr	r0, [pc, #32]	; (8001440 <read_IR_sensor+0x3c>)
 800141e:	f000 fe4b 	bl	80020b8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001422:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001426:	4806      	ldr	r0, [pc, #24]	; (8001440 <read_IR_sensor+0x3c>)
 8001428:	f000 fefa 	bl	8002220 <HAL_ADC_PollForConversion>
	uint16_t value =  HAL_ADC_GetValue(&hadc1);
 800142c:	4804      	ldr	r0, [pc, #16]	; (8001440 <read_IR_sensor+0x3c>)
 800142e:	f000 ff82 	bl	8002336 <HAL_ADC_GetValue>
 8001432:	4603      	mov	r3, r0
 8001434:	81fb      	strh	r3, [r7, #14]
	return value;
 8001436:	89fb      	ldrh	r3, [r7, #14]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200001f0 	.word	0x200001f0

08001444 <read_sensors>:
void read_sensors() {
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_SENSORS; i++)
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	e010      	b.n	8001472 <read_sensors+0x2e>
	{
		sensors_currrent[i] = read_IR_sensor(i);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ffd5 	bl	8001404 <read_IR_sensor>
 800145a:	4603      	mov	r3, r0
 800145c:	4619      	mov	r1, r3
 800145e:	4a09      	ldr	r2, [pc, #36]	; (8001484 <read_sensors+0x40>)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		HAL_Delay(READING_DELAY); // Wait some time before testing next IR pair
 8001466:	2014      	movs	r0, #20
 8001468:	f000 fdbe 	bl	8001fe8 <HAL_Delay>
	for (int i = 0; i < NUM_SENSORS; i++)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3301      	adds	r3, #1
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2b07      	cmp	r3, #7
 8001476:	ddeb      	ble.n	8001450 <read_sensors+0xc>
	}
}
 8001478:	bf00      	nop
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	2000029c 	.word	0x2000029c

08001488 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b0b8      	sub	sp, #224	; 0xe0
 800148c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800148e:	f000 fd39 	bl	8001f04 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001492:	f000 f93d 	bl	8001710 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001496:	f7ff fe4b 	bl	8001130 <MX_GPIO_Init>
	MX_TIM1_Init();
 800149a:	f000 fae1 	bl	8001a60 <MX_TIM1_Init>
	MX_TIM2_Init();
 800149e:	f000 fb7f 	bl	8001ba0 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 80014a2:	f000 fc8b 	bl	8001dbc <MX_USART1_UART_Init>
	MX_I2C1_Init();
 80014a6:	f7ff feb9 	bl	800121c <MX_I2C1_Init>
	MX_ADC1_Init();
 80014aa:	f7ff fda9 	bl	8001000 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Init(&htim1);
 80014ae:	4891      	ldr	r0, [pc, #580]	; (80016f4 <main+0x26c>)
 80014b0:	f002 fac0 	bl	8003a34 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Init(&htim2);
 80014b4:	4890      	ldr	r0, [pc, #576]	; (80016f8 <main+0x270>)
 80014b6:	f002 fabd 	bl	8003a34 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80014ba:	2100      	movs	r1, #0
 80014bc:	488d      	ldr	r0, [pc, #564]	; (80016f4 <main+0x26c>)
 80014be:	f002 fb13 	bl	8003ae8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80014c2:	2108      	movs	r1, #8
 80014c4:	488c      	ldr	r0, [pc, #560]	; (80016f8 <main+0x270>)
 80014c6:	f002 fb0f 	bl	8003ae8 <HAL_TIM_PWM_Start>
	TIM1->CR1 = 0x01;
 80014ca:	4b8c      	ldr	r3, [pc, #560]	; (80016fc <main+0x274>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	601a      	str	r2, [r3, #0]
	TIM2->CR1 = 0x01;
 80014d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014d4:	2201      	movs	r2, #1
 80014d6:	601a      	str	r2, [r3, #0]
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	motors_stop();
 80014d8:	f7ff ff16 	bl	8001308 <motors_stop>
	HAL_Delay(5000); // wait for user to place the robot
 80014dc:	f241 3088 	movw	r0, #5000	; 0x1388
 80014e0:	f000 fd82 	bl	8001fe8 <HAL_Delay>

	HAL_GPIO_WritePin(DMUX_EN_IR_PORT, DMUX_EN_IR_PIN, GPIO_PIN_RESET); //Disable IR DMUX
 80014e4:	2200      	movs	r2, #0
 80014e6:	2102      	movs	r1, #2
 80014e8:	4885      	ldr	r0, [pc, #532]	; (8001700 <main+0x278>)
 80014ea:	f001 fc77 	bl	8002ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DMUX_EN_PD_PORT, DMUX_EN_PD_PIN, GPIO_PIN_SET); // Enable DP DMUX
 80014ee:	2201      	movs	r2, #1
 80014f0:	2101      	movs	r1, #1
 80014f2:	4883      	ldr	r0, [pc, #524]	; (8001700 <main+0x278>)
 80014f4:	f001 fc72 	bl	8002ddc <HAL_GPIO_WritePin>

	for (int s = 0; s < NUM_SENSORS; s++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80014fe:	e07b      	b.n	80015f8 <main+0x170>
	{
		uint16_t temp_readings[CALIB];

		for (int c = 0; c < CALIB; c++)
 8001500:	2300      	movs	r3, #0
 8001502:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001506:	e013      	b.n	8001530 <main+0xa8>
			temp_readings[c] = read_IR_sensor(s);
 8001508:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800150c:	b2db      	uxtb	r3, r3
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff ff78 	bl	8001404 <read_IR_sensor>
 8001514:	4603      	mov	r3, r0
 8001516:	461a      	mov	r2, r3
 8001518:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	33e0      	adds	r3, #224	; 0xe0
 8001520:	443b      	add	r3, r7
 8001522:	f823 2ce0 	strh.w	r2, [r3, #-224]
		for (int c = 0; c < CALIB; c++)
 8001526:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800152a:	3301      	adds	r3, #1
 800152c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001530:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001534:	2b63      	cmp	r3, #99	; 0x63
 8001536:	dde7      	ble.n	8001508 <main+0x80>
		HAL_Delay(READING_DELAY);
 8001538:	2014      	movs	r0, #20
 800153a:	f000 fd55 	bl	8001fe8 <HAL_Delay>

		// use median
		// Bubble sort implementation
		for (int i = 0; i < CALIB - 1; i++) {
 800153e:	2300      	movs	r3, #0
 8001540:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001544:	e048      	b.n	80015d8 <main+0x150>
			for (int j = 0; j < CALIB - i - 1; j++) {
 8001546:	2300      	movs	r3, #0
 8001548:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800154c:	e037      	b.n	80015be <main+0x136>
				if (temp_readings[j] > temp_readings[j + 1]) {
 800154e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	33e0      	adds	r3, #224	; 0xe0
 8001556:	443b      	add	r3, r7
 8001558:	f833 2ce0 	ldrh.w	r2, [r3, #-224]
 800155c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001560:	3301      	adds	r3, #1
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	33e0      	adds	r3, #224	; 0xe0
 8001566:	443b      	add	r3, r7
 8001568:	f833 3ce0 	ldrh.w	r3, [r3, #-224]
 800156c:	429a      	cmp	r2, r3
 800156e:	d921      	bls.n	80015b4 <main+0x12c>
					// Swap temp_readings[j] and temp_readings[j + 1]
					uint16_t temp = temp_readings[j];
 8001570:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	33e0      	adds	r3, #224	; 0xe0
 8001578:	443b      	add	r3, r7
 800157a:	f833 3ce0 	ldrh.w	r3, [r3, #-224]
 800157e:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
					temp_readings[j] = temp_readings[j + 1];
 8001582:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001586:	3301      	adds	r3, #1
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	33e0      	adds	r3, #224	; 0xe0
 800158c:	443b      	add	r3, r7
 800158e:	f833 2ce0 	ldrh.w	r2, [r3, #-224]
 8001592:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	33e0      	adds	r3, #224	; 0xe0
 800159a:	443b      	add	r3, r7
 800159c:	f823 2ce0 	strh.w	r2, [r3, #-224]
					temp_readings[j + 1] = temp;
 80015a0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80015a4:	3301      	adds	r3, #1
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	33e0      	adds	r3, #224	; 0xe0
 80015aa:	443b      	add	r3, r7
 80015ac:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	; 0xc8
 80015b0:	f823 2ce0 	strh.w	r2, [r3, #-224]
			for (int j = 0; j < CALIB - i - 1; j++) {
 80015b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80015b8:	3301      	adds	r3, #1
 80015ba:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80015be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80015c2:	f1c3 0363 	rsb	r3, r3, #99	; 0x63
 80015c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbbf      	blt.n	800154e <main+0xc6>
		for (int i = 0; i < CALIB - 1; i++) {
 80015ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80015d2:	3301      	adds	r3, #1
 80015d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80015d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80015dc:	2b62      	cmp	r3, #98	; 0x62
 80015de:	ddb2      	ble.n	8001546 <main+0xbe>
				}
			}
		}
		sensors_calib[s] = temp_readings[CALIB / 2];
 80015e0:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 80015e4:	4a47      	ldr	r2, [pc, #284]	; (8001704 <main+0x27c>)
 80015e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80015ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int s = 0; s < NUM_SENSORS; s++)
 80015ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80015f2:	3301      	adds	r3, #1
 80015f4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80015f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80015fc:	2b07      	cmp	r3, #7
 80015fe:	f77f af7f 	ble.w	8001500 <main+0x78>
	}

	HAL_GPIO_WritePin(DMUX_EN_IR_PORT, DMUX_EN_IR_PIN, GPIO_PIN_SET); //Enable IR DMUX
 8001602:	2201      	movs	r2, #1
 8001604:	2102      	movs	r1, #2
 8001606:	483e      	ldr	r0, [pc, #248]	; (8001700 <main+0x278>)
 8001608:	f001 fbe8 	bl	8002ddc <HAL_GPIO_WritePin>

	while (1)
	{
		read_sensors();
 800160c:	f7ff ff1a 	bl	8001444 <read_sensors>

		// Compute sensors_delta
		for (int s = 0; s < NUM_SENSORS; s++)
 8001610:	2300      	movs	r3, #0
 8001612:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001616:	e020      	b.n	800165a <main+0x1d2>
		{
			sensors_delta[s] = sensors_currrent[s] / sensors_calib[s] - 1.0f;
 8001618:	4a3b      	ldr	r2, [pc, #236]	; (8001708 <main+0x280>)
 800161a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800161e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001622:	4938      	ldr	r1, [pc, #224]	; (8001704 <main+0x27c>)
 8001624:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001628:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800162c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001630:	b29b      	uxth	r3, r3
 8001632:	ee07 3a90 	vmov	s15, r3
 8001636:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800163a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800163e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001642:	4a32      	ldr	r2, [pc, #200]	; (800170c <main+0x284>)
 8001644:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	edc3 7a00 	vstr	s15, [r3]
		for (int s = 0; s < NUM_SENSORS; s++)
 8001650:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001654:	3301      	adds	r3, #1
 8001656:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800165a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800165e:	2b07      	cmp	r3, #7
 8001660:	ddda      	ble.n	8001618 <main+0x190>
		}

		uint8_t front_obstacle =   (sensors_delta[S_FRONT] > OBSTACLE_DETECTION_THLD)
 8001662:	4b2a      	ldr	r3, [pc, #168]	; (800170c <main+0x284>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
								|| (sensors_delta[S_FRONT_RIGHT] > OBSTACLE_DETECTION_THLD)
								|| (sensors_delta[S_FRONT_LEFT] > OBSTACLE_DETECTION_THLD);
 8001668:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800166c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001674:	dc13      	bgt.n	800169e <main+0x216>
								|| (sensors_delta[S_FRONT_RIGHT] > OBSTACLE_DETECTION_THLD)
 8001676:	4b25      	ldr	r3, [pc, #148]	; (800170c <main+0x284>)
 8001678:	edd3 7a01 	vldr	s15, [r3, #4]
 800167c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001680:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001688:	dc09      	bgt.n	800169e <main+0x216>
								|| (sensors_delta[S_FRONT_LEFT] > OBSTACLE_DETECTION_THLD);
 800168a:	4b20      	ldr	r3, [pc, #128]	; (800170c <main+0x284>)
 800168c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001690:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001694:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169c:	dd01      	ble.n	80016a2 <main+0x21a>
 800169e:	2301      	movs	r3, #1
 80016a0:	e000      	b.n	80016a4 <main+0x21c>
 80016a2:	2300      	movs	r3, #0
		uint8_t front_obstacle =   (sensors_delta[S_FRONT] > OBSTACLE_DETECTION_THLD)
 80016a4:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb

		if (front_obstacle)
 80016a8:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d01a      	beq.n	80016e6 <main+0x25e>
		{
			motors_stop();
 80016b0:	f7ff fe2a 	bl	8001308 <motors_stop>
			HAL_Delay(10*LOOP_DELAY);
 80016b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016b8:	f000 fc96 	bl	8001fe8 <HAL_Delay>

			if (sensors_delta[S_FRONT_LEFT] > sensors_delta[S_FRONT_RIGHT])
 80016bc:	4b13      	ldr	r3, [pc, #76]	; (800170c <main+0x284>)
 80016be:	ed93 7a07 	vldr	s14, [r3, #28]
 80016c2:	4b12      	ldr	r3, [pc, #72]	; (800170c <main+0x284>)
 80016c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80016c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d0:	dd04      	ble.n	80016dc <main+0x254>
				motors_turn_cw(1200);
 80016d2:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80016d6:	f7ff fe3b 	bl	8001350 <motors_turn_cw>
 80016da:	e797      	b.n	800160c <main+0x184>
			else
				motors_turn_ccw(1200);
 80016dc:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80016e0:	f7ff fe4e 	bl	8001380 <motors_turn_ccw>
 80016e4:	e792      	b.n	800160c <main+0x184>
		}
		else
		{
			motors_forward();
 80016e6:	f7ff fe21 	bl	800132c <motors_forward>
			HAL_Delay(100);
 80016ea:	2064      	movs	r0, #100	; 0x64
 80016ec:	f000 fc7c 	bl	8001fe8 <HAL_Delay>
	{
 80016f0:	e78c      	b.n	800160c <main+0x184>
 80016f2:	bf00      	nop
 80016f4:	200002d0 	.word	0x200002d0
 80016f8:	20000318 	.word	0x20000318
 80016fc:	40010000 	.word	0x40010000
 8001700:	40020400 	.word	0x40020400
 8001704:	2000028c 	.word	0x2000028c
 8001708:	2000029c 	.word	0x2000029c
 800170c:	200002ac 	.word	0x200002ac

08001710 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b094      	sub	sp, #80	; 0x50
 8001714:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001716:	f107 0320 	add.w	r3, r7, #32
 800171a:	2230      	movs	r2, #48	; 0x30
 800171c:	2100      	movs	r1, #0
 800171e:	4618      	mov	r0, r3
 8001720:	f004 fe45 	bl	80063ae <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001724:	f107 030c 	add.w	r3, r7, #12
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001734:	2300      	movs	r3, #0
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	4b29      	ldr	r3, [pc, #164]	; (80017e0 <SystemClock_Config+0xd0>)
 800173a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173c:	4a28      	ldr	r2, [pc, #160]	; (80017e0 <SystemClock_Config+0xd0>)
 800173e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001742:	6413      	str	r3, [r2, #64]	; 0x40
 8001744:	4b26      	ldr	r3, [pc, #152]	; (80017e0 <SystemClock_Config+0xd0>)
 8001746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001750:	2300      	movs	r3, #0
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	4b23      	ldr	r3, [pc, #140]	; (80017e4 <SystemClock_Config+0xd4>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800175c:	4a21      	ldr	r2, [pc, #132]	; (80017e4 <SystemClock_Config+0xd4>)
 800175e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	4b1f      	ldr	r3, [pc, #124]	; (80017e4 <SystemClock_Config+0xd4>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001770:	2301      	movs	r3, #1
 8001772:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001774:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800177a:	2302      	movs	r3, #2
 800177c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800177e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001782:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 20;
 8001784:	2314      	movs	r3, #20
 8001786:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 128;
 8001788:	2380      	movs	r3, #128	; 0x80
 800178a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800178c:	2302      	movs	r3, #2
 800178e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001790:	2304      	movs	r3, #4
 8001792:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001794:	f107 0320 	add.w	r3, r7, #32
 8001798:	4618      	mov	r0, r3
 800179a:	f001 fc7d 	bl	8003098 <HAL_RCC_OscConfig>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <SystemClock_Config+0x98>
		Error_Handler();
 80017a4:	f000 f820 	bl	80017e8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80017a8:	230f      	movs	r3, #15
 80017aa:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ac:	2302      	movs	r3, #2
 80017ae:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80017be:	f107 030c 	add.w	r3, r7, #12
 80017c2:	2102      	movs	r1, #2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f001 fedf 	bl	8003588 <HAL_RCC_ClockConfig>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <SystemClock_Config+0xc4>
		Error_Handler();
 80017d0:	f000 f80a 	bl	80017e8 <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 80017d4:	f001 ffbe 	bl	8003754 <HAL_RCC_EnableCSS>
}
 80017d8:	bf00      	nop
 80017da:	3750      	adds	r7, #80	; 0x50
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40023800 	.word	0x40023800
 80017e4:	40007000 	.word	0x40007000

080017e8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80017f0:	e7fe      	b.n	80017f0 <Error_Handler+0x8>
	...

080017f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	4b10      	ldr	r3, [pc, #64]	; (8001840 <HAL_MspInit+0x4c>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	4a0f      	ldr	r2, [pc, #60]	; (8001840 <HAL_MspInit+0x4c>)
 8001804:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001808:	6453      	str	r3, [r2, #68]	; 0x44
 800180a:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <HAL_MspInit+0x4c>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	603b      	str	r3, [r7, #0]
 800181a:	4b09      	ldr	r3, [pc, #36]	; (8001840 <HAL_MspInit+0x4c>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181e:	4a08      	ldr	r2, [pc, #32]	; (8001840 <HAL_MspInit+0x4c>)
 8001820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001824:	6413      	str	r3, [r2, #64]	; 0x40
 8001826:	4b06      	ldr	r3, [pc, #24]	; (8001840 <HAL_MspInit+0x4c>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182e:	603b      	str	r3, [r7, #0]
 8001830:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	40023800 	.word	0x40023800

08001844 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001848:	f002 f88a 	bl	8003960 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800184c:	e7fe      	b.n	800184c <NMI_Handler+0x8>

0800184e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800184e:	b480      	push	{r7}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001852:	e7fe      	b.n	8001852 <HardFault_Handler+0x4>

08001854 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001858:	e7fe      	b.n	8001858 <MemManage_Handler+0x4>

0800185a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800185e:	e7fe      	b.n	800185e <BusFault_Handler+0x4>

08001860 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001864:	e7fe      	b.n	8001864 <UsageFault_Handler+0x4>

08001866 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001894:	f000 fb88 	bl	8001fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}

0800189c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018a0:	4802      	ldr	r0, [pc, #8]	; (80018ac <USART1_IRQHandler+0x10>)
 80018a2:	f002 ff35 	bl	8004710 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000360 	.word	0x20000360

080018b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return 1;
 80018b4:	2301      	movs	r3, #1
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <_kill>:

int _kill(int pid, int sig)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018ca:	f004 fdc3 	bl	8006454 <__errno>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2216      	movs	r2, #22
 80018d2:	601a      	str	r2, [r3, #0]
  return -1;
 80018d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <_exit>:

void _exit (int status)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018e8:	f04f 31ff 	mov.w	r1, #4294967295
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ffe7 	bl	80018c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018f2:	e7fe      	b.n	80018f2 <_exit+0x12>

080018f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
 8001904:	e00a      	b.n	800191c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001906:	f3af 8000 	nop.w
 800190a:	4601      	mov	r1, r0
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	60ba      	str	r2, [r7, #8]
 8001912:	b2ca      	uxtb	r2, r1
 8001914:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3301      	adds	r3, #1
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	429a      	cmp	r2, r3
 8001922:	dbf0      	blt.n	8001906 <_read+0x12>
  }

  return len;
 8001924:	687b      	ldr	r3, [r7, #4]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b086      	sub	sp, #24
 8001932:	af00      	add	r7, sp, #0
 8001934:	60f8      	str	r0, [r7, #12]
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	e009      	b.n	8001954 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	1c5a      	adds	r2, r3, #1
 8001944:	60ba      	str	r2, [r7, #8]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3301      	adds	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	429a      	cmp	r2, r3
 800195a:	dbf1      	blt.n	8001940 <_write+0x12>
  }
  return len;
 800195c:	687b      	ldr	r3, [r7, #4]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <_close>:

int _close(int file)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800196e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001972:	4618      	mov	r0, r3
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800198e:	605a      	str	r2, [r3, #4]
  return 0;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <_isatty>:

int _isatty(int file)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019a6:	2301      	movs	r3, #1
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d8:	4a14      	ldr	r2, [pc, #80]	; (8001a2c <_sbrk+0x5c>)
 80019da:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <_sbrk+0x60>)
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e4:	4b13      	ldr	r3, [pc, #76]	; (8001a34 <_sbrk+0x64>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d102      	bne.n	80019f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019ec:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <_sbrk+0x64>)
 80019ee:	4a12      	ldr	r2, [pc, #72]	; (8001a38 <_sbrk+0x68>)
 80019f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f2:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <_sbrk+0x64>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4413      	add	r3, r2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d207      	bcs.n	8001a10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a00:	f004 fd28 	bl	8006454 <__errno>
 8001a04:	4603      	mov	r3, r0
 8001a06:	220c      	movs	r2, #12
 8001a08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0e:	e009      	b.n	8001a24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a10:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a16:	4b07      	ldr	r3, [pc, #28]	; (8001a34 <_sbrk+0x64>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4a05      	ldr	r2, [pc, #20]	; (8001a34 <_sbrk+0x64>)
 8001a20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a22:	68fb      	ldr	r3, [r7, #12]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20010000 	.word	0x20010000
 8001a30:	00000400 	.word	0x00000400
 8001a34:	200002cc 	.word	0x200002cc
 8001a38:	200004f8 	.word	0x200004f8

08001a3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a40:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <SystemInit+0x20>)
 8001a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a46:	4a05      	ldr	r2, [pc, #20]	; (8001a5c <SystemInit+0x20>)
 8001a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b096      	sub	sp, #88	; 0x58
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a66:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
 8001a8c:	611a      	str	r2, [r3, #16]
 8001a8e:	615a      	str	r2, [r3, #20]
 8001a90:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	2220      	movs	r2, #32
 8001a96:	2100      	movs	r1, #0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f004 fc88 	bl	80063ae <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a9e:	4b3e      	ldr	r3, [pc, #248]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001aa0:	4a3e      	ldr	r2, [pc, #248]	; (8001b9c <MX_TIM1_Init+0x13c>)
 8001aa2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 39;
 8001aa4:	4b3c      	ldr	r3, [pc, #240]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001aa6:	2227      	movs	r2, #39	; 0x27
 8001aa8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aaa:	4b3b      	ldr	r3, [pc, #236]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40000;
 8001ab0:	4b39      	ldr	r3, [pc, #228]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001ab2:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001ab6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab8:	4b37      	ldr	r3, [pc, #220]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001abe:	4b36      	ldr	r3, [pc, #216]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ac4:	4b34      	ldr	r3, [pc, #208]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001aca:	4833      	ldr	r0, [pc, #204]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001acc:	f001 ff63 	bl	8003996 <HAL_TIM_Base_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001ad6:	f7ff fe87 	bl	80017e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ada:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ade:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ae0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	482c      	ldr	r0, [pc, #176]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001ae8:	f002 f970 	bl	8003dcc <HAL_TIM_ConfigClockSource>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001af2:	f7ff fe79 	bl	80017e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001af6:	4828      	ldr	r0, [pc, #160]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001af8:	f001 ff9c 	bl	8003a34 <HAL_TIM_PWM_Init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001b02:	f7ff fe71 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b12:	4619      	mov	r1, r3
 8001b14:	4820      	ldr	r0, [pc, #128]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001b16:	f002 fced 	bl	80044f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001b20:	f7ff fe62 	bl	80017e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b24:	2360      	movs	r3, #96	; 0x60
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b30:	2300      	movs	r3, #0
 8001b32:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b44:	2200      	movs	r2, #0
 8001b46:	4619      	mov	r1, r3
 8001b48:	4813      	ldr	r0, [pc, #76]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001b4a:	f002 f87d 	bl	8003c48 <HAL_TIM_PWM_ConfigChannel>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001b54:	f7ff fe48 	bl	80017e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b70:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b76:	1d3b      	adds	r3, r7, #4
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4807      	ldr	r0, [pc, #28]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001b7c:	f002 fd28 	bl	80045d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001b86:	f7ff fe2f 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b8a:	4803      	ldr	r0, [pc, #12]	; (8001b98 <MX_TIM1_Init+0x138>)
 8001b8c:	f000 f8b4 	bl	8001cf8 <HAL_TIM_MspPostInit>

}
 8001b90:	bf00      	nop
 8001b92:	3758      	adds	r7, #88	; 0x58
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	200002d0 	.word	0x200002d0
 8001b9c:	40010000 	.word	0x40010000

08001ba0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08e      	sub	sp, #56	; 0x38
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ba6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb4:	f107 0320 	add.w	r3, r7, #32
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bbe:	1d3b      	adds	r3, r7, #4
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
 8001bcc:	615a      	str	r2, [r3, #20]
 8001bce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bd0:	4b2d      	ldr	r3, [pc, #180]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001bd2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39;
 8001bd8:	4b2b      	ldr	r3, [pc, #172]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001bda:	2227      	movs	r2, #39	; 0x27
 8001bdc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bde:	4b2a      	ldr	r3, [pc, #168]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40000;
 8001be4:	4b28      	ldr	r3, [pc, #160]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001be6:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001bea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bec:	4b26      	ldr	r3, [pc, #152]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf2:	4b25      	ldr	r3, [pc, #148]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bf8:	4823      	ldr	r0, [pc, #140]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001bfa:	f001 fecc 	bl	8003996 <HAL_TIM_Base_Init>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001c04:	f7ff fdf0 	bl	80017e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c0c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c12:	4619      	mov	r1, r3
 8001c14:	481c      	ldr	r0, [pc, #112]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001c16:	f002 f8d9 	bl	8003dcc <HAL_TIM_ConfigClockSource>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001c20:	f7ff fde2 	bl	80017e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c24:	4818      	ldr	r0, [pc, #96]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001c26:	f001 ff05 	bl	8003a34 <HAL_TIM_PWM_Init>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001c30:	f7ff fdda 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c34:	2300      	movs	r3, #0
 8001c36:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c3c:	f107 0320 	add.w	r3, r7, #32
 8001c40:	4619      	mov	r1, r3
 8001c42:	4811      	ldr	r0, [pc, #68]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001c44:	f002 fc56 	bl	80044f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001c4e:	f7ff fdcb 	bl	80017e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c52:	2360      	movs	r3, #96	; 0x60
 8001c54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c62:	1d3b      	adds	r3, r7, #4
 8001c64:	2208      	movs	r2, #8
 8001c66:	4619      	mov	r1, r3
 8001c68:	4807      	ldr	r0, [pc, #28]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001c6a:	f001 ffed 	bl	8003c48 <HAL_TIM_PWM_ConfigChannel>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001c74:	f7ff fdb8 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c78:	4803      	ldr	r0, [pc, #12]	; (8001c88 <MX_TIM2_Init+0xe8>)
 8001c7a:	f000 f83d 	bl	8001cf8 <HAL_TIM_MspPostInit>

}
 8001c7e:	bf00      	nop
 8001c80:	3738      	adds	r7, #56	; 0x38
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000318 	.word	0x20000318

08001c8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a15      	ldr	r2, [pc, #84]	; (8001cf0 <HAL_TIM_Base_MspInit+0x64>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d10e      	bne.n	8001cbc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	4b14      	ldr	r3, [pc, #80]	; (8001cf4 <HAL_TIM_Base_MspInit+0x68>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca6:	4a13      	ldr	r2, [pc, #76]	; (8001cf4 <HAL_TIM_Base_MspInit+0x68>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6453      	str	r3, [r2, #68]	; 0x44
 8001cae:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <HAL_TIM_Base_MspInit+0x68>)
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001cba:	e012      	b.n	8001ce2 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM2)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cc4:	d10d      	bne.n	8001ce2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <HAL_TIM_Base_MspInit+0x68>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	4a09      	ldr	r2, [pc, #36]	; (8001cf4 <HAL_TIM_Base_MspInit+0x68>)
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd6:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <HAL_TIM_Base_MspInit+0x68>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	60bb      	str	r3, [r7, #8]
 8001ce0:	68bb      	ldr	r3, [r7, #8]
}
 8001ce2:	bf00      	nop
 8001ce4:	3714      	adds	r7, #20
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40010000 	.word	0x40010000
 8001cf4:	40023800 	.word	0x40023800

08001cf8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	; 0x28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a25      	ldr	r2, [pc, #148]	; (8001dac <HAL_TIM_MspPostInit+0xb4>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d11f      	bne.n	8001d5a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	4b24      	ldr	r3, [pc, #144]	; (8001db0 <HAL_TIM_MspPostInit+0xb8>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	4a23      	ldr	r2, [pc, #140]	; (8001db0 <HAL_TIM_MspPostInit+0xb8>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2a:	4b21      	ldr	r3, [pc, #132]	; (8001db0 <HAL_TIM_MspPostInit+0xb8>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	4619      	mov	r1, r3
 8001d52:	4818      	ldr	r0, [pc, #96]	; (8001db4 <HAL_TIM_MspPostInit+0xbc>)
 8001d54:	f000 febe 	bl	8002ad4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d58:	e023      	b.n	8001da2 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM2)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d62:	d11e      	bne.n	8001da2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d64:	2300      	movs	r3, #0
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <HAL_TIM_MspPostInit+0xb8>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6c:	4a10      	ldr	r2, [pc, #64]	; (8001db0 <HAL_TIM_MspPostInit+0xb8>)
 8001d6e:	f043 0302 	orr.w	r3, r3, #2
 8001d72:	6313      	str	r3, [r2, #48]	; 0x30
 8001d74:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <HAL_TIM_MspPostInit+0xb8>)
 8001d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d86:	2302      	movs	r3, #2
 8001d88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d92:	2301      	movs	r3, #1
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4806      	ldr	r0, [pc, #24]	; (8001db8 <HAL_TIM_MspPostInit+0xc0>)
 8001d9e:	f000 fe99 	bl	8002ad4 <HAL_GPIO_Init>
}
 8001da2:	bf00      	nop
 8001da4:	3728      	adds	r7, #40	; 0x28
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40010000 	.word	0x40010000
 8001db0:	40023800 	.word	0x40023800
 8001db4:	40020000 	.word	0x40020000
 8001db8:	40020400 	.word	0x40020400

08001dbc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dc0:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001dc2:	4a12      	ldr	r2, [pc, #72]	; (8001e0c <MX_USART1_UART_Init+0x50>)
 8001dc4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001dc6:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001dc8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001dcc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dce:	4b0e      	ldr	r3, [pc, #56]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dda:	4b0b      	ldr	r3, [pc, #44]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001de0:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001de2:	220c      	movs	r2, #12
 8001de4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001de6:	4b08      	ldr	r3, [pc, #32]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001df2:	4805      	ldr	r0, [pc, #20]	; (8001e08 <MX_USART1_UART_Init+0x4c>)
 8001df4:	f002 fc3e 	bl	8004674 <HAL_UART_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dfe:	f7ff fcf3 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000360 	.word	0x20000360
 8001e0c:	40011000 	.word	0x40011000

08001e10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	; 0x28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a1d      	ldr	r2, [pc, #116]	; (8001ea4 <HAL_UART_MspInit+0x94>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d134      	bne.n	8001e9c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	4b1c      	ldr	r3, [pc, #112]	; (8001ea8 <HAL_UART_MspInit+0x98>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3a:	4a1b      	ldr	r2, [pc, #108]	; (8001ea8 <HAL_UART_MspInit+0x98>)
 8001e3c:	f043 0310 	orr.w	r3, r3, #16
 8001e40:	6453      	str	r3, [r2, #68]	; 0x44
 8001e42:	4b19      	ldr	r3, [pc, #100]	; (8001ea8 <HAL_UART_MspInit+0x98>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e46:	f003 0310 	and.w	r3, r3, #16
 8001e4a:	613b      	str	r3, [r7, #16]
 8001e4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	4b15      	ldr	r3, [pc, #84]	; (8001ea8 <HAL_UART_MspInit+0x98>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	4a14      	ldr	r2, [pc, #80]	; (8001ea8 <HAL_UART_MspInit+0x98>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5e:	4b12      	ldr	r3, [pc, #72]	; (8001ea8 <HAL_UART_MspInit+0x98>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e6a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e7c:	2307      	movs	r3, #7
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	4619      	mov	r1, r3
 8001e86:	4809      	ldr	r0, [pc, #36]	; (8001eac <HAL_UART_MspInit+0x9c>)
 8001e88:	f000 fe24 	bl	8002ad4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2100      	movs	r1, #0
 8001e90:	2025      	movs	r0, #37	; 0x25
 8001e92:	f000 fd56 	bl	8002942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e96:	2025      	movs	r0, #37	; 0x25
 8001e98:	f000 fd6f 	bl	800297a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e9c:	bf00      	nop
 8001e9e:	3728      	adds	r7, #40	; 0x28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40011000 	.word	0x40011000
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40020000 	.word	0x40020000

08001eb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001eb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ee8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001eb4:	480d      	ldr	r0, [pc, #52]	; (8001eec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001eb6:	490e      	ldr	r1, [pc, #56]	; (8001ef0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001eb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ef4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ebc:	e002      	b.n	8001ec4 <LoopCopyDataInit>

08001ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ec2:	3304      	adds	r3, #4

08001ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ec8:	d3f9      	bcc.n	8001ebe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eca:	4a0b      	ldr	r2, [pc, #44]	; (8001ef8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ecc:	4c0b      	ldr	r4, [pc, #44]	; (8001efc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ed0:	e001      	b.n	8001ed6 <LoopFillZerobss>

08001ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ed4:	3204      	adds	r2, #4

08001ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ed8:	d3fb      	bcc.n	8001ed2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001eda:	f7ff fdaf 	bl	8001a3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ede:	f004 fabf 	bl	8006460 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ee2:	f7ff fad1 	bl	8001488 <main>
  bx  lr    
 8001ee6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ee8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001eec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ef0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ef4:	0800a088 	.word	0x0800a088
  ldr r2, =_sbss
 8001ef8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001efc:	200004f4 	.word	0x200004f4

08001f00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f00:	e7fe      	b.n	8001f00 <ADC_IRQHandler>
	...

08001f04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f08:	4b0e      	ldr	r3, [pc, #56]	; (8001f44 <HAL_Init+0x40>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a0d      	ldr	r2, [pc, #52]	; (8001f44 <HAL_Init+0x40>)
 8001f0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f14:	4b0b      	ldr	r3, [pc, #44]	; (8001f44 <HAL_Init+0x40>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a0a      	ldr	r2, [pc, #40]	; (8001f44 <HAL_Init+0x40>)
 8001f1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f20:	4b08      	ldr	r3, [pc, #32]	; (8001f44 <HAL_Init+0x40>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a07      	ldr	r2, [pc, #28]	; (8001f44 <HAL_Init+0x40>)
 8001f26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2c:	2003      	movs	r0, #3
 8001f2e:	f000 fcfd 	bl	800292c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f32:	200f      	movs	r0, #15
 8001f34:	f000 f808 	bl	8001f48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f38:	f7ff fc5c 	bl	80017f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40023c00 	.word	0x40023c00

08001f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f50:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <HAL_InitTick+0x54>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <HAL_InitTick+0x58>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4619      	mov	r1, r3
 8001f5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f66:	4618      	mov	r0, r3
 8001f68:	f000 fd15 	bl	8002996 <HAL_SYSTICK_Config>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e00e      	b.n	8001f94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2b0f      	cmp	r3, #15
 8001f7a:	d80a      	bhi.n	8001f92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	f04f 30ff 	mov.w	r0, #4294967295
 8001f84:	f000 fcdd 	bl	8002942 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f88:	4a06      	ldr	r2, [pc, #24]	; (8001fa4 <HAL_InitTick+0x5c>)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	e000      	b.n	8001f94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20000000 	.word	0x20000000
 8001fa0:	20000008 	.word	0x20000008
 8001fa4:	20000004 	.word	0x20000004

08001fa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <HAL_IncTick+0x20>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_IncTick+0x24>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	4a04      	ldr	r2, [pc, #16]	; (8001fcc <HAL_IncTick+0x24>)
 8001fba:	6013      	str	r3, [r2, #0]
}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	20000008 	.word	0x20000008
 8001fcc:	200003a4 	.word	0x200003a4

08001fd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd4:	4b03      	ldr	r3, [pc, #12]	; (8001fe4 <HAL_GetTick+0x14>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	200003a4 	.word	0x200003a4

08001fe8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ff0:	f7ff ffee 	bl	8001fd0 <HAL_GetTick>
 8001ff4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002000:	d005      	beq.n	800200e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002002:	4b0a      	ldr	r3, [pc, #40]	; (800202c <HAL_Delay+0x44>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	461a      	mov	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4413      	add	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800200e:	bf00      	nop
 8002010:	f7ff ffde 	bl	8001fd0 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	429a      	cmp	r2, r3
 800201e:	d8f7      	bhi.n	8002010 <HAL_Delay+0x28>
  {
  }
}
 8002020:	bf00      	nop
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000008 	.word	0x20000008

08002030 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002038:	2300      	movs	r3, #0
 800203a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e033      	b.n	80020ae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204a:	2b00      	cmp	r3, #0
 800204c:	d109      	bne.n	8002062 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff f82a 	bl	80010a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f003 0310 	and.w	r3, r3, #16
 800206a:	2b00      	cmp	r3, #0
 800206c:	d118      	bne.n	80020a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002076:	f023 0302 	bic.w	r3, r3, #2
 800207a:	f043 0202 	orr.w	r2, r3, #2
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 fa86 	bl	8002594 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002092:	f023 0303 	bic.w	r3, r3, #3
 8002096:	f043 0201 	orr.w	r2, r3, #1
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	641a      	str	r2, [r3, #64]	; 0x40
 800209e:	e001      	b.n	80020a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d101      	bne.n	80020d2 <HAL_ADC_Start+0x1a>
 80020ce:	2302      	movs	r3, #2
 80020d0:	e097      	b.n	8002202 <HAL_ADC_Start+0x14a>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d018      	beq.n	800211a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f042 0201 	orr.w	r2, r2, #1
 80020f6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020f8:	4b45      	ldr	r3, [pc, #276]	; (8002210 <HAL_ADC_Start+0x158>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a45      	ldr	r2, [pc, #276]	; (8002214 <HAL_ADC_Start+0x15c>)
 80020fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002102:	0c9a      	lsrs	r2, r3, #18
 8002104:	4613      	mov	r3, r2
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4413      	add	r3, r2
 800210a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800210c:	e002      	b.n	8002114 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	3b01      	subs	r3, #1
 8002112:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f9      	bne.n	800210e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b01      	cmp	r3, #1
 8002126:	d15f      	bne.n	80021e8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002130:	f023 0301 	bic.w	r3, r3, #1
 8002134:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002146:	2b00      	cmp	r3, #0
 8002148:	d007      	beq.n	800215a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002152:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002162:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002166:	d106      	bne.n	8002176 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216c:	f023 0206 	bic.w	r2, r3, #6
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	645a      	str	r2, [r3, #68]	; 0x44
 8002174:	e002      	b.n	800217c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002184:	4b24      	ldr	r3, [pc, #144]	; (8002218 <HAL_ADC_Start+0x160>)
 8002186:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002190:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f003 031f 	and.w	r3, r3, #31
 800219a:	2b00      	cmp	r3, #0
 800219c:	d10f      	bne.n	80021be <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d129      	bne.n	8002200 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	e020      	b.n	8002200 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a16      	ldr	r2, [pc, #88]	; (800221c <HAL_ADC_Start+0x164>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d11b      	bne.n	8002200 <HAL_ADC_Start+0x148>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d114      	bne.n	8002200 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021e4:	609a      	str	r2, [r3, #8]
 80021e6:	e00b      	b.n	8002200 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ec:	f043 0210 	orr.w	r2, r3, #16
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f8:	f043 0201 	orr.w	r2, r3, #1
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3714      	adds	r7, #20
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	20000000 	.word	0x20000000
 8002214:	431bde83 	.word	0x431bde83
 8002218:	40012300 	.word	0x40012300
 800221c:	40012000 	.word	0x40012000

08002220 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002238:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800223c:	d113      	bne.n	8002266 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800224c:	d10b      	bne.n	8002266 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	f043 0220 	orr.w	r2, r3, #32
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e063      	b.n	800232e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002266:	f7ff feb3 	bl	8001fd0 <HAL_GetTick>
 800226a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800226c:	e021      	b.n	80022b2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002274:	d01d      	beq.n	80022b2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d007      	beq.n	800228c <HAL_ADC_PollForConversion+0x6c>
 800227c:	f7ff fea8 	bl	8001fd0 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	d212      	bcs.n	80022b2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b02      	cmp	r3, #2
 8002298:	d00b      	beq.n	80022b2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229e:	f043 0204 	orr.w	r2, r3, #4
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e03d      	b.n	800232e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d1d6      	bne.n	800226e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f06f 0212 	mvn.w	r2, #18
 80022c8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d123      	bne.n	800232c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d11f      	bne.n	800232c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d006      	beq.n	8002308 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002304:	2b00      	cmp	r3, #0
 8002306:	d111      	bne.n	800232c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002318:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d105      	bne.n	800232c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	f043 0201 	orr.w	r2, r3, #1
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002336:	b480      	push	{r7}
 8002338:	b083      	sub	sp, #12
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002344:	4618      	mov	r0, r3
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800235a:	2300      	movs	r3, #0
 800235c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002364:	2b01      	cmp	r3, #1
 8002366:	d101      	bne.n	800236c <HAL_ADC_ConfigChannel+0x1c>
 8002368:	2302      	movs	r3, #2
 800236a:	e105      	b.n	8002578 <HAL_ADC_ConfigChannel+0x228>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b09      	cmp	r3, #9
 800237a:	d925      	bls.n	80023c8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68d9      	ldr	r1, [r3, #12]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	b29b      	uxth	r3, r3
 8002388:	461a      	mov	r2, r3
 800238a:	4613      	mov	r3, r2
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4413      	add	r3, r2
 8002390:	3b1e      	subs	r3, #30
 8002392:	2207      	movs	r2, #7
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43da      	mvns	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	400a      	ands	r2, r1
 80023a0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68d9      	ldr	r1, [r3, #12]
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	4618      	mov	r0, r3
 80023b4:	4603      	mov	r3, r0
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	4403      	add	r3, r0
 80023ba:	3b1e      	subs	r3, #30
 80023bc:	409a      	lsls	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	60da      	str	r2, [r3, #12]
 80023c6:	e022      	b.n	800240e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6919      	ldr	r1, [r3, #16]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	461a      	mov	r2, r3
 80023d6:	4613      	mov	r3, r2
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	4413      	add	r3, r2
 80023dc:	2207      	movs	r2, #7
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	43da      	mvns	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	400a      	ands	r2, r1
 80023ea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6919      	ldr	r1, [r3, #16]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	4618      	mov	r0, r3
 80023fe:	4603      	mov	r3, r0
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	4403      	add	r3, r0
 8002404:	409a      	lsls	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2b06      	cmp	r3, #6
 8002414:	d824      	bhi.n	8002460 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	3b05      	subs	r3, #5
 8002428:	221f      	movs	r2, #31
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	43da      	mvns	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	400a      	ands	r2, r1
 8002436:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	b29b      	uxth	r3, r3
 8002444:	4618      	mov	r0, r3
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	3b05      	subs	r3, #5
 8002452:	fa00 f203 	lsl.w	r2, r0, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	635a      	str	r2, [r3, #52]	; 0x34
 800245e:	e04c      	b.n	80024fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	2b0c      	cmp	r3, #12
 8002466:	d824      	bhi.n	80024b2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	3b23      	subs	r3, #35	; 0x23
 800247a:	221f      	movs	r2, #31
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	43da      	mvns	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	400a      	ands	r2, r1
 8002488:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	b29b      	uxth	r3, r3
 8002496:	4618      	mov	r0, r3
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	4413      	add	r3, r2
 80024a2:	3b23      	subs	r3, #35	; 0x23
 80024a4:	fa00 f203 	lsl.w	r2, r0, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	631a      	str	r2, [r3, #48]	; 0x30
 80024b0:	e023      	b.n	80024fa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685a      	ldr	r2, [r3, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4413      	add	r3, r2
 80024c2:	3b41      	subs	r3, #65	; 0x41
 80024c4:	221f      	movs	r2, #31
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43da      	mvns	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	400a      	ands	r2, r1
 80024d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	4618      	mov	r0, r3
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	4413      	add	r3, r2
 80024ec:	3b41      	subs	r3, #65	; 0x41
 80024ee:	fa00 f203 	lsl.w	r2, r0, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	430a      	orrs	r2, r1
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024fa:	4b22      	ldr	r3, [pc, #136]	; (8002584 <HAL_ADC_ConfigChannel+0x234>)
 80024fc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a21      	ldr	r2, [pc, #132]	; (8002588 <HAL_ADC_ConfigChannel+0x238>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d109      	bne.n	800251c <HAL_ADC_ConfigChannel+0x1cc>
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2b12      	cmp	r3, #18
 800250e:	d105      	bne.n	800251c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a19      	ldr	r2, [pc, #100]	; (8002588 <HAL_ADC_ConfigChannel+0x238>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d123      	bne.n	800256e <HAL_ADC_ConfigChannel+0x21e>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2b10      	cmp	r3, #16
 800252c:	d003      	beq.n	8002536 <HAL_ADC_ConfigChannel+0x1e6>
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b11      	cmp	r3, #17
 8002534:	d11b      	bne.n	800256e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2b10      	cmp	r3, #16
 8002548:	d111      	bne.n	800256e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <HAL_ADC_ConfigChannel+0x23c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a10      	ldr	r2, [pc, #64]	; (8002590 <HAL_ADC_ConfigChannel+0x240>)
 8002550:	fba2 2303 	umull	r2, r3, r2, r3
 8002554:	0c9a      	lsrs	r2, r3, #18
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002560:	e002      	b.n	8002568 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	3b01      	subs	r3, #1
 8002566:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1f9      	bne.n	8002562 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002576:	2300      	movs	r3, #0
}
 8002578:	4618      	mov	r0, r3
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	40012300 	.word	0x40012300
 8002588:	40012000 	.word	0x40012000
 800258c:	20000000 	.word	0x20000000
 8002590:	431bde83 	.word	0x431bde83

08002594 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800259c:	4b79      	ldr	r3, [pc, #484]	; (8002784 <ADC_Init+0x1f0>)
 800259e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	431a      	orrs	r2, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6859      	ldr	r1, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	021a      	lsls	r2, r3, #8
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	685a      	ldr	r2, [r3, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80025ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6859      	ldr	r1, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	430a      	orrs	r2, r1
 80025fe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689a      	ldr	r2, [r3, #8]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800260e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6899      	ldr	r1, [r3, #8]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68da      	ldr	r2, [r3, #12]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002626:	4a58      	ldr	r2, [pc, #352]	; (8002788 <ADC_Init+0x1f4>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d022      	beq.n	8002672 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800263a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	6899      	ldr	r1, [r3, #8]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800265c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6899      	ldr	r1, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	430a      	orrs	r2, r1
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	e00f      	b.n	8002692 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002680:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689a      	ldr	r2, [r3, #8]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002690:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 0202 	bic.w	r2, r2, #2
 80026a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	6899      	ldr	r1, [r3, #8]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	7e1b      	ldrb	r3, [r3, #24]
 80026ac:	005a      	lsls	r2, r3, #1
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d01b      	beq.n	80026f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026ce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80026de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6859      	ldr	r1, [r3, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	3b01      	subs	r3, #1
 80026ec:	035a      	lsls	r2, r3, #13
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	430a      	orrs	r2, r1
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	e007      	b.n	8002708 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002706:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002716:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	3b01      	subs	r3, #1
 8002724:	051a      	lsls	r2, r3, #20
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689a      	ldr	r2, [r3, #8]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800273c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6899      	ldr	r1, [r3, #8]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800274a:	025a      	lsls	r2, r3, #9
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	689a      	ldr	r2, [r3, #8]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002762:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6899      	ldr	r1, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	029a      	lsls	r2, r3, #10
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	430a      	orrs	r2, r1
 8002776:	609a      	str	r2, [r3, #8]
}
 8002778:	bf00      	nop
 800277a:	3714      	adds	r7, #20
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	40012300 	.word	0x40012300
 8002788:	0f000001 	.word	0x0f000001

0800278c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800279c:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <__NVIC_SetPriorityGrouping+0x44>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027a2:	68ba      	ldr	r2, [r7, #8]
 80027a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027a8:	4013      	ands	r3, r2
 80027aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027be:	4a04      	ldr	r2, [pc, #16]	; (80027d0 <__NVIC_SetPriorityGrouping+0x44>)
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	60d3      	str	r3, [r2, #12]
}
 80027c4:	bf00      	nop
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	e000ed00 	.word	0xe000ed00

080027d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027d8:	4b04      	ldr	r3, [pc, #16]	; (80027ec <__NVIC_GetPriorityGrouping+0x18>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	0a1b      	lsrs	r3, r3, #8
 80027de:	f003 0307 	and.w	r3, r3, #7
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	db0b      	blt.n	800281a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002802:	79fb      	ldrb	r3, [r7, #7]
 8002804:	f003 021f 	and.w	r2, r3, #31
 8002808:	4907      	ldr	r1, [pc, #28]	; (8002828 <__NVIC_EnableIRQ+0x38>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	095b      	lsrs	r3, r3, #5
 8002810:	2001      	movs	r0, #1
 8002812:	fa00 f202 	lsl.w	r2, r0, r2
 8002816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	e000e100 	.word	0xe000e100

0800282c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	6039      	str	r1, [r7, #0]
 8002836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283c:	2b00      	cmp	r3, #0
 800283e:	db0a      	blt.n	8002856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	b2da      	uxtb	r2, r3
 8002844:	490c      	ldr	r1, [pc, #48]	; (8002878 <__NVIC_SetPriority+0x4c>)
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	0112      	lsls	r2, r2, #4
 800284c:	b2d2      	uxtb	r2, r2
 800284e:	440b      	add	r3, r1
 8002850:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002854:	e00a      	b.n	800286c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	b2da      	uxtb	r2, r3
 800285a:	4908      	ldr	r1, [pc, #32]	; (800287c <__NVIC_SetPriority+0x50>)
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	f003 030f 	and.w	r3, r3, #15
 8002862:	3b04      	subs	r3, #4
 8002864:	0112      	lsls	r2, r2, #4
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	440b      	add	r3, r1
 800286a:	761a      	strb	r2, [r3, #24]
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000e100 	.word	0xe000e100
 800287c:	e000ed00 	.word	0xe000ed00

08002880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002880:	b480      	push	{r7}
 8002882:	b089      	sub	sp, #36	; 0x24
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f003 0307 	and.w	r3, r3, #7
 8002892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f1c3 0307 	rsb	r3, r3, #7
 800289a:	2b04      	cmp	r3, #4
 800289c:	bf28      	it	cs
 800289e:	2304      	movcs	r3, #4
 80028a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	3304      	adds	r3, #4
 80028a6:	2b06      	cmp	r3, #6
 80028a8:	d902      	bls.n	80028b0 <NVIC_EncodePriority+0x30>
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	3b03      	subs	r3, #3
 80028ae:	e000      	b.n	80028b2 <NVIC_EncodePriority+0x32>
 80028b0:	2300      	movs	r3, #0
 80028b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b4:	f04f 32ff 	mov.w	r2, #4294967295
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	43da      	mvns	r2, r3
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	401a      	ands	r2, r3
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028c8:	f04f 31ff 	mov.w	r1, #4294967295
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	fa01 f303 	lsl.w	r3, r1, r3
 80028d2:	43d9      	mvns	r1, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d8:	4313      	orrs	r3, r2
         );
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3724      	adds	r7, #36	; 0x24
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	3b01      	subs	r3, #1
 80028f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028f8:	d301      	bcc.n	80028fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028fa:	2301      	movs	r3, #1
 80028fc:	e00f      	b.n	800291e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028fe:	4a0a      	ldr	r2, [pc, #40]	; (8002928 <SysTick_Config+0x40>)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3b01      	subs	r3, #1
 8002904:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002906:	210f      	movs	r1, #15
 8002908:	f04f 30ff 	mov.w	r0, #4294967295
 800290c:	f7ff ff8e 	bl	800282c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002910:	4b05      	ldr	r3, [pc, #20]	; (8002928 <SysTick_Config+0x40>)
 8002912:	2200      	movs	r2, #0
 8002914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002916:	4b04      	ldr	r3, [pc, #16]	; (8002928 <SysTick_Config+0x40>)
 8002918:	2207      	movs	r2, #7
 800291a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	e000e010 	.word	0xe000e010

0800292c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f7ff ff29 	bl	800278c <__NVIC_SetPriorityGrouping>
}
 800293a:	bf00      	nop
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	4603      	mov	r3, r0
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	607a      	str	r2, [r7, #4]
 800294e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002950:	2300      	movs	r3, #0
 8002952:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002954:	f7ff ff3e 	bl	80027d4 <__NVIC_GetPriorityGrouping>
 8002958:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	68b9      	ldr	r1, [r7, #8]
 800295e:	6978      	ldr	r0, [r7, #20]
 8002960:	f7ff ff8e 	bl	8002880 <NVIC_EncodePriority>
 8002964:	4602      	mov	r2, r0
 8002966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800296a:	4611      	mov	r1, r2
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff ff5d 	bl	800282c <__NVIC_SetPriority>
}
 8002972:	bf00      	nop
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	b082      	sub	sp, #8
 800297e:	af00      	add	r7, sp, #0
 8002980:	4603      	mov	r3, r0
 8002982:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ff31 	bl	80027f0 <__NVIC_EnableIRQ>
}
 800298e:	bf00      	nop
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7ff ffa2 	bl	80028e8 <SysTick_Config>
 80029a4:	4603      	mov	r3, r0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b084      	sub	sp, #16
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ba:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029bc:	f7ff fb08 	bl	8001fd0 <HAL_GetTick>
 80029c0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d008      	beq.n	80029e0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2280      	movs	r2, #128	; 0x80
 80029d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e052      	b.n	8002a86 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 0216 	bic.w	r2, r2, #22
 80029ee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695a      	ldr	r2, [r3, #20]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029fe:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d103      	bne.n	8002a10 <HAL_DMA_Abort+0x62>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d007      	beq.n	8002a20 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0208 	bic.w	r2, r2, #8
 8002a1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0201 	bic.w	r2, r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a30:	e013      	b.n	8002a5a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a32:	f7ff facd 	bl	8001fd0 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b05      	cmp	r3, #5
 8002a3e:	d90c      	bls.n	8002a5a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2220      	movs	r2, #32
 8002a44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2203      	movs	r2, #3
 8002a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e015      	b.n	8002a86 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1e4      	bne.n	8002a32 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6c:	223f      	movs	r2, #63	; 0x3f
 8002a6e:	409a      	lsls	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d004      	beq.n	8002aac <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2280      	movs	r2, #128	; 0x80
 8002aa6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e00c      	b.n	8002ac6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2205      	movs	r2, #5
 8002ab0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 0201 	bic.w	r2, r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
	...

08002ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b089      	sub	sp, #36	; 0x24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aea:	2300      	movs	r3, #0
 8002aec:	61fb      	str	r3, [r7, #28]
 8002aee:	e159      	b.n	8002da4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002af0:	2201      	movs	r2, #1
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	697a      	ldr	r2, [r7, #20]
 8002b00:	4013      	ands	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	f040 8148 	bne.w	8002d9e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d005      	beq.n	8002b26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d130      	bne.n	8002b88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	2203      	movs	r2, #3
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	68da      	ldr	r2, [r3, #12]
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	091b      	lsrs	r3, r3, #4
 8002b72:	f003 0201 	and.w	r2, r3, #1
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b03      	cmp	r3, #3
 8002b92:	d017      	beq.n	8002bc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	2203      	movs	r2, #3
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f003 0303 	and.w	r3, r3, #3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d123      	bne.n	8002c18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	08da      	lsrs	r2, r3, #3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3208      	adds	r2, #8
 8002bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	220f      	movs	r2, #15
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	691a      	ldr	r2, [r3, #16]
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	08da      	lsrs	r2, r3, #3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3208      	adds	r2, #8
 8002c12:	69b9      	ldr	r1, [r7, #24]
 8002c14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	2203      	movs	r2, #3
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	43db      	mvns	r3, r3
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 0203 	and.w	r2, r3, #3
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80a2 	beq.w	8002d9e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	4b57      	ldr	r3, [pc, #348]	; (8002dbc <HAL_GPIO_Init+0x2e8>)
 8002c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c62:	4a56      	ldr	r2, [pc, #344]	; (8002dbc <HAL_GPIO_Init+0x2e8>)
 8002c64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c68:	6453      	str	r3, [r2, #68]	; 0x44
 8002c6a:	4b54      	ldr	r3, [pc, #336]	; (8002dbc <HAL_GPIO_Init+0x2e8>)
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c76:	4a52      	ldr	r2, [pc, #328]	; (8002dc0 <HAL_GPIO_Init+0x2ec>)
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	089b      	lsrs	r3, r3, #2
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	220f      	movs	r2, #15
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	43db      	mvns	r3, r3
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	4013      	ands	r3, r2
 8002c98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a49      	ldr	r2, [pc, #292]	; (8002dc4 <HAL_GPIO_Init+0x2f0>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d019      	beq.n	8002cd6 <HAL_GPIO_Init+0x202>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a48      	ldr	r2, [pc, #288]	; (8002dc8 <HAL_GPIO_Init+0x2f4>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d013      	beq.n	8002cd2 <HAL_GPIO_Init+0x1fe>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a47      	ldr	r2, [pc, #284]	; (8002dcc <HAL_GPIO_Init+0x2f8>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d00d      	beq.n	8002cce <HAL_GPIO_Init+0x1fa>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a46      	ldr	r2, [pc, #280]	; (8002dd0 <HAL_GPIO_Init+0x2fc>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d007      	beq.n	8002cca <HAL_GPIO_Init+0x1f6>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a45      	ldr	r2, [pc, #276]	; (8002dd4 <HAL_GPIO_Init+0x300>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d101      	bne.n	8002cc6 <HAL_GPIO_Init+0x1f2>
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	e008      	b.n	8002cd8 <HAL_GPIO_Init+0x204>
 8002cc6:	2307      	movs	r3, #7
 8002cc8:	e006      	b.n	8002cd8 <HAL_GPIO_Init+0x204>
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e004      	b.n	8002cd8 <HAL_GPIO_Init+0x204>
 8002cce:	2302      	movs	r3, #2
 8002cd0:	e002      	b.n	8002cd8 <HAL_GPIO_Init+0x204>
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e000      	b.n	8002cd8 <HAL_GPIO_Init+0x204>
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	69fa      	ldr	r2, [r7, #28]
 8002cda:	f002 0203 	and.w	r2, r2, #3
 8002cde:	0092      	lsls	r2, r2, #2
 8002ce0:	4093      	lsls	r3, r2
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ce8:	4935      	ldr	r1, [pc, #212]	; (8002dc0 <HAL_GPIO_Init+0x2ec>)
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	089b      	lsrs	r3, r3, #2
 8002cee:	3302      	adds	r3, #2
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cf6:	4b38      	ldr	r3, [pc, #224]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4013      	ands	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d1a:	4a2f      	ldr	r2, [pc, #188]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d20:	4b2d      	ldr	r3, [pc, #180]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d003      	beq.n	8002d44 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d44:	4a24      	ldr	r2, [pc, #144]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d4a:	4b23      	ldr	r3, [pc, #140]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	43db      	mvns	r3, r3
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	4013      	ands	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d003      	beq.n	8002d6e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d6e:	4a1a      	ldr	r2, [pc, #104]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d74:	4b18      	ldr	r3, [pc, #96]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	4013      	ands	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d003      	beq.n	8002d98 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d98:	4a0f      	ldr	r2, [pc, #60]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	3301      	adds	r3, #1
 8002da2:	61fb      	str	r3, [r7, #28]
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	2b0f      	cmp	r3, #15
 8002da8:	f67f aea2 	bls.w	8002af0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dac:	bf00      	nop
 8002dae:	bf00      	nop
 8002db0:	3724      	adds	r7, #36	; 0x24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	40013800 	.word	0x40013800
 8002dc4:	40020000 	.word	0x40020000
 8002dc8:	40020400 	.word	0x40020400
 8002dcc:	40020800 	.word	0x40020800
 8002dd0:	40020c00 	.word	0x40020c00
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	40013c00 	.word	0x40013c00

08002ddc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	807b      	strh	r3, [r7, #2]
 8002de8:	4613      	mov	r3, r2
 8002dea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dec:	787b      	ldrb	r3, [r7, #1]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d003      	beq.n	8002dfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002df2:	887a      	ldrh	r2, [r7, #2]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002df8:	e003      	b.n	8002e02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dfa:	887b      	ldrh	r3, [r7, #2]
 8002dfc:	041a      	lsls	r2, r3, #16
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	619a      	str	r2, [r3, #24]
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
	...

08002e10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e12b      	b.n	800307a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d106      	bne.n	8002e3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7fe fa1e 	bl	8001278 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2224      	movs	r2, #36	; 0x24
 8002e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0201 	bic.w	r2, r2, #1
 8002e52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e74:	f000 fd4c 	bl	8003910 <HAL_RCC_GetPCLK1Freq>
 8002e78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	4a81      	ldr	r2, [pc, #516]	; (8003084 <HAL_I2C_Init+0x274>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d807      	bhi.n	8002e94 <HAL_I2C_Init+0x84>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4a80      	ldr	r2, [pc, #512]	; (8003088 <HAL_I2C_Init+0x278>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	bf94      	ite	ls
 8002e8c:	2301      	movls	r3, #1
 8002e8e:	2300      	movhi	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	e006      	b.n	8002ea2 <HAL_I2C_Init+0x92>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4a7d      	ldr	r2, [pc, #500]	; (800308c <HAL_I2C_Init+0x27c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	bf94      	ite	ls
 8002e9c:	2301      	movls	r3, #1
 8002e9e:	2300      	movhi	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e0e7      	b.n	800307a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	4a78      	ldr	r2, [pc, #480]	; (8003090 <HAL_I2C_Init+0x280>)
 8002eae:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb2:	0c9b      	lsrs	r3, r3, #18
 8002eb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68ba      	ldr	r2, [r7, #8]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4a6a      	ldr	r2, [pc, #424]	; (8003084 <HAL_I2C_Init+0x274>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d802      	bhi.n	8002ee4 <HAL_I2C_Init+0xd4>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	e009      	b.n	8002ef8 <HAL_I2C_Init+0xe8>
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002eea:	fb02 f303 	mul.w	r3, r2, r3
 8002eee:	4a69      	ldr	r2, [pc, #420]	; (8003094 <HAL_I2C_Init+0x284>)
 8002ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef4:	099b      	lsrs	r3, r3, #6
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6812      	ldr	r2, [r2, #0]
 8002efc:	430b      	orrs	r3, r1
 8002efe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f0a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	495c      	ldr	r1, [pc, #368]	; (8003084 <HAL_I2C_Init+0x274>)
 8002f14:	428b      	cmp	r3, r1
 8002f16:	d819      	bhi.n	8002f4c <HAL_I2C_Init+0x13c>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1e59      	subs	r1, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f26:	1c59      	adds	r1, r3, #1
 8002f28:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f2c:	400b      	ands	r3, r1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00a      	beq.n	8002f48 <HAL_I2C_Init+0x138>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	1e59      	subs	r1, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f40:	3301      	adds	r3, #1
 8002f42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f46:	e051      	b.n	8002fec <HAL_I2C_Init+0x1dc>
 8002f48:	2304      	movs	r3, #4
 8002f4a:	e04f      	b.n	8002fec <HAL_I2C_Init+0x1dc>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d111      	bne.n	8002f78 <HAL_I2C_Init+0x168>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1e58      	subs	r0, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6859      	ldr	r1, [r3, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	440b      	add	r3, r1
 8002f62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f66:	3301      	adds	r3, #1
 8002f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	bf0c      	ite	eq
 8002f70:	2301      	moveq	r3, #1
 8002f72:	2300      	movne	r3, #0
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	e012      	b.n	8002f9e <HAL_I2C_Init+0x18e>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1e58      	subs	r0, r3, #1
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6859      	ldr	r1, [r3, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	0099      	lsls	r1, r3, #2
 8002f88:	440b      	add	r3, r1
 8002f8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f8e:	3301      	adds	r3, #1
 8002f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	bf0c      	ite	eq
 8002f98:	2301      	moveq	r3, #1
 8002f9a:	2300      	movne	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_I2C_Init+0x196>
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e022      	b.n	8002fec <HAL_I2C_Init+0x1dc>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10e      	bne.n	8002fcc <HAL_I2C_Init+0x1bc>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1e58      	subs	r0, r3, #1
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6859      	ldr	r1, [r3, #4]
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	440b      	add	r3, r1
 8002fbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fca:	e00f      	b.n	8002fec <HAL_I2C_Init+0x1dc>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1e58      	subs	r0, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6859      	ldr	r1, [r3, #4]
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	0099      	lsls	r1, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002fec:	6879      	ldr	r1, [r7, #4]
 8002fee:	6809      	ldr	r1, [r1, #0]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69da      	ldr	r2, [r3, #28]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a1b      	ldr	r3, [r3, #32]
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800301a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6911      	ldr	r1, [r2, #16]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	68d2      	ldr	r2, [r2, #12]
 8003026:	4311      	orrs	r1, r2
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6812      	ldr	r2, [r2, #0]
 800302c:	430b      	orrs	r3, r1
 800302e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695a      	ldr	r2, [r3, #20]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2220      	movs	r2, #32
 8003066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	000186a0 	.word	0x000186a0
 8003088:	001e847f 	.word	0x001e847f
 800308c:	003d08ff 	.word	0x003d08ff
 8003090:	431bde83 	.word	0x431bde83
 8003094:	10624dd3 	.word	0x10624dd3

08003098 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e267      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d075      	beq.n	80031a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030b6:	4b88      	ldr	r3, [pc, #544]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f003 030c 	and.w	r3, r3, #12
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d00c      	beq.n	80030dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030c2:	4b85      	ldr	r3, [pc, #532]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030ca:	2b08      	cmp	r3, #8
 80030cc:	d112      	bne.n	80030f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ce:	4b82      	ldr	r3, [pc, #520]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030da:	d10b      	bne.n	80030f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030dc:	4b7e      	ldr	r3, [pc, #504]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d05b      	beq.n	80031a0 <HAL_RCC_OscConfig+0x108>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d157      	bne.n	80031a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e242      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030fc:	d106      	bne.n	800310c <HAL_RCC_OscConfig+0x74>
 80030fe:	4b76      	ldr	r3, [pc, #472]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a75      	ldr	r2, [pc, #468]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003108:	6013      	str	r3, [r2, #0]
 800310a:	e01d      	b.n	8003148 <HAL_RCC_OscConfig+0xb0>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003114:	d10c      	bne.n	8003130 <HAL_RCC_OscConfig+0x98>
 8003116:	4b70      	ldr	r3, [pc, #448]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a6f      	ldr	r2, [pc, #444]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 800311c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	4b6d      	ldr	r3, [pc, #436]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a6c      	ldr	r2, [pc, #432]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	e00b      	b.n	8003148 <HAL_RCC_OscConfig+0xb0>
 8003130:	4b69      	ldr	r3, [pc, #420]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a68      	ldr	r2, [pc, #416]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003136:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800313a:	6013      	str	r3, [r2, #0]
 800313c:	4b66      	ldr	r3, [pc, #408]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a65      	ldr	r2, [pc, #404]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003142:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d013      	beq.n	8003178 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003150:	f7fe ff3e 	bl	8001fd0 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003156:	e008      	b.n	800316a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003158:	f7fe ff3a 	bl	8001fd0 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b64      	cmp	r3, #100	; 0x64
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e207      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316a:	4b5b      	ldr	r3, [pc, #364]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d0f0      	beq.n	8003158 <HAL_RCC_OscConfig+0xc0>
 8003176:	e014      	b.n	80031a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003178:	f7fe ff2a 	bl	8001fd0 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003180:	f7fe ff26 	bl	8001fd0 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b64      	cmp	r3, #100	; 0x64
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e1f3      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003192:	4b51      	ldr	r3, [pc, #324]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f0      	bne.n	8003180 <HAL_RCC_OscConfig+0xe8>
 800319e:	e000      	b.n	80031a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d063      	beq.n	8003276 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031ae:	4b4a      	ldr	r3, [pc, #296]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00b      	beq.n	80031d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031ba:	4b47      	ldr	r3, [pc, #284]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d11c      	bne.n	8003200 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031c6:	4b44      	ldr	r3, [pc, #272]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d116      	bne.n	8003200 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031d2:	4b41      	ldr	r3, [pc, #260]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d005      	beq.n	80031ea <HAL_RCC_OscConfig+0x152>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d001      	beq.n	80031ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e1c7      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ea:	4b3b      	ldr	r3, [pc, #236]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	4937      	ldr	r1, [pc, #220]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031fe:	e03a      	b.n	8003276 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d020      	beq.n	800324a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003208:	4b34      	ldr	r3, [pc, #208]	; (80032dc <HAL_RCC_OscConfig+0x244>)
 800320a:	2201      	movs	r2, #1
 800320c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800320e:	f7fe fedf 	bl	8001fd0 <HAL_GetTick>
 8003212:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003214:	e008      	b.n	8003228 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003216:	f7fe fedb 	bl	8001fd0 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	2b02      	cmp	r3, #2
 8003222:	d901      	bls.n	8003228 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e1a8      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003228:	4b2b      	ldr	r3, [pc, #172]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d0f0      	beq.n	8003216 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003234:	4b28      	ldr	r3, [pc, #160]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	00db      	lsls	r3, r3, #3
 8003242:	4925      	ldr	r1, [pc, #148]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 8003244:	4313      	orrs	r3, r2
 8003246:	600b      	str	r3, [r1, #0]
 8003248:	e015      	b.n	8003276 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800324a:	4b24      	ldr	r3, [pc, #144]	; (80032dc <HAL_RCC_OscConfig+0x244>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003250:	f7fe febe 	bl	8001fd0 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003258:	f7fe feba 	bl	8001fd0 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e187      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326a:	4b1b      	ldr	r3, [pc, #108]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1f0      	bne.n	8003258 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0308 	and.w	r3, r3, #8
 800327e:	2b00      	cmp	r3, #0
 8003280:	d036      	beq.n	80032f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d016      	beq.n	80032b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800328a:	4b15      	ldr	r3, [pc, #84]	; (80032e0 <HAL_RCC_OscConfig+0x248>)
 800328c:	2201      	movs	r2, #1
 800328e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003290:	f7fe fe9e 	bl	8001fd0 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003298:	f7fe fe9a 	bl	8001fd0 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e167      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032aa:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <HAL_RCC_OscConfig+0x240>)
 80032ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d0f0      	beq.n	8003298 <HAL_RCC_OscConfig+0x200>
 80032b6:	e01b      	b.n	80032f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032b8:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <HAL_RCC_OscConfig+0x248>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032be:	f7fe fe87 	bl	8001fd0 <HAL_GetTick>
 80032c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032c4:	e00e      	b.n	80032e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032c6:	f7fe fe83 	bl	8001fd0 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d907      	bls.n	80032e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e150      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
 80032d8:	40023800 	.word	0x40023800
 80032dc:	42470000 	.word	0x42470000
 80032e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e4:	4b88      	ldr	r3, [pc, #544]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 80032e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1ea      	bne.n	80032c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 8097 	beq.w	800342c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032fe:	2300      	movs	r3, #0
 8003300:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003302:	4b81      	ldr	r3, [pc, #516]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10f      	bne.n	800332e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800330e:	2300      	movs	r3, #0
 8003310:	60bb      	str	r3, [r7, #8]
 8003312:	4b7d      	ldr	r3, [pc, #500]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	4a7c      	ldr	r2, [pc, #496]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800331c:	6413      	str	r3, [r2, #64]	; 0x40
 800331e:	4b7a      	ldr	r3, [pc, #488]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003326:	60bb      	str	r3, [r7, #8]
 8003328:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800332a:	2301      	movs	r3, #1
 800332c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800332e:	4b77      	ldr	r3, [pc, #476]	; (800350c <HAL_RCC_OscConfig+0x474>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003336:	2b00      	cmp	r3, #0
 8003338:	d118      	bne.n	800336c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800333a:	4b74      	ldr	r3, [pc, #464]	; (800350c <HAL_RCC_OscConfig+0x474>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a73      	ldr	r2, [pc, #460]	; (800350c <HAL_RCC_OscConfig+0x474>)
 8003340:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003344:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003346:	f7fe fe43 	bl	8001fd0 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800334e:	f7fe fe3f 	bl	8001fd0 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e10c      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003360:	4b6a      	ldr	r3, [pc, #424]	; (800350c <HAL_RCC_OscConfig+0x474>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d106      	bne.n	8003382 <HAL_RCC_OscConfig+0x2ea>
 8003374:	4b64      	ldr	r3, [pc, #400]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003378:	4a63      	ldr	r2, [pc, #396]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 800337a:	f043 0301 	orr.w	r3, r3, #1
 800337e:	6713      	str	r3, [r2, #112]	; 0x70
 8003380:	e01c      	b.n	80033bc <HAL_RCC_OscConfig+0x324>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b05      	cmp	r3, #5
 8003388:	d10c      	bne.n	80033a4 <HAL_RCC_OscConfig+0x30c>
 800338a:	4b5f      	ldr	r3, [pc, #380]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 800338c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338e:	4a5e      	ldr	r2, [pc, #376]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003390:	f043 0304 	orr.w	r3, r3, #4
 8003394:	6713      	str	r3, [r2, #112]	; 0x70
 8003396:	4b5c      	ldr	r3, [pc, #368]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800339a:	4a5b      	ldr	r2, [pc, #364]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	6713      	str	r3, [r2, #112]	; 0x70
 80033a2:	e00b      	b.n	80033bc <HAL_RCC_OscConfig+0x324>
 80033a4:	4b58      	ldr	r3, [pc, #352]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 80033a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a8:	4a57      	ldr	r2, [pc, #348]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 80033aa:	f023 0301 	bic.w	r3, r3, #1
 80033ae:	6713      	str	r3, [r2, #112]	; 0x70
 80033b0:	4b55      	ldr	r3, [pc, #340]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 80033b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b4:	4a54      	ldr	r2, [pc, #336]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 80033b6:	f023 0304 	bic.w	r3, r3, #4
 80033ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d015      	beq.n	80033f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033c4:	f7fe fe04 	bl	8001fd0 <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ca:	e00a      	b.n	80033e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033cc:	f7fe fe00 	bl	8001fd0 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033da:	4293      	cmp	r3, r2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e0cb      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e2:	4b49      	ldr	r3, [pc, #292]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 80033e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d0ee      	beq.n	80033cc <HAL_RCC_OscConfig+0x334>
 80033ee:	e014      	b.n	800341a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f0:	f7fe fdee 	bl	8001fd0 <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033f6:	e00a      	b.n	800340e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033f8:	f7fe fdea 	bl	8001fd0 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	f241 3288 	movw	r2, #5000	; 0x1388
 8003406:	4293      	cmp	r3, r2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e0b5      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800340e:	4b3e      	ldr	r3, [pc, #248]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1ee      	bne.n	80033f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800341a:	7dfb      	ldrb	r3, [r7, #23]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d105      	bne.n	800342c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003420:	4b39      	ldr	r3, [pc, #228]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003424:	4a38      	ldr	r2, [pc, #224]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003426:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800342a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	2b00      	cmp	r3, #0
 8003432:	f000 80a1 	beq.w	8003578 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003436:	4b34      	ldr	r3, [pc, #208]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f003 030c 	and.w	r3, r3, #12
 800343e:	2b08      	cmp	r3, #8
 8003440:	d05c      	beq.n	80034fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	699b      	ldr	r3, [r3, #24]
 8003446:	2b02      	cmp	r3, #2
 8003448:	d141      	bne.n	80034ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800344a:	4b31      	ldr	r3, [pc, #196]	; (8003510 <HAL_RCC_OscConfig+0x478>)
 800344c:	2200      	movs	r2, #0
 800344e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003450:	f7fe fdbe 	bl	8001fd0 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003458:	f7fe fdba 	bl	8001fd0 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e087      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346a:	4b27      	ldr	r3, [pc, #156]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1f0      	bne.n	8003458 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69da      	ldr	r2, [r3, #28]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	431a      	orrs	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	019b      	lsls	r3, r3, #6
 8003486:	431a      	orrs	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800348c:	085b      	lsrs	r3, r3, #1
 800348e:	3b01      	subs	r3, #1
 8003490:	041b      	lsls	r3, r3, #16
 8003492:	431a      	orrs	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003498:	061b      	lsls	r3, r3, #24
 800349a:	491b      	ldr	r1, [pc, #108]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 800349c:	4313      	orrs	r3, r2
 800349e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034a0:	4b1b      	ldr	r3, [pc, #108]	; (8003510 <HAL_RCC_OscConfig+0x478>)
 80034a2:	2201      	movs	r2, #1
 80034a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a6:	f7fe fd93 	bl	8001fd0 <HAL_GetTick>
 80034aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ac:	e008      	b.n	80034c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034ae:	f7fe fd8f 	bl	8001fd0 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d901      	bls.n	80034c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e05c      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c0:	4b11      	ldr	r3, [pc, #68]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0f0      	beq.n	80034ae <HAL_RCC_OscConfig+0x416>
 80034cc:	e054      	b.n	8003578 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ce:	4b10      	ldr	r3, [pc, #64]	; (8003510 <HAL_RCC_OscConfig+0x478>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d4:	f7fe fd7c 	bl	8001fd0 <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034da:	e008      	b.n	80034ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034dc:	f7fe fd78 	bl	8001fd0 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e045      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ee:	4b06      	ldr	r3, [pc, #24]	; (8003508 <HAL_RCC_OscConfig+0x470>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1f0      	bne.n	80034dc <HAL_RCC_OscConfig+0x444>
 80034fa:	e03d      	b.n	8003578 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d107      	bne.n	8003514 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e038      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
 8003508:	40023800 	.word	0x40023800
 800350c:	40007000 	.word	0x40007000
 8003510:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003514:	4b1b      	ldr	r3, [pc, #108]	; (8003584 <HAL_RCC_OscConfig+0x4ec>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	699b      	ldr	r3, [r3, #24]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d028      	beq.n	8003574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800352c:	429a      	cmp	r2, r3
 800352e:	d121      	bne.n	8003574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800353a:	429a      	cmp	r2, r3
 800353c:	d11a      	bne.n	8003574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003544:	4013      	ands	r3, r2
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800354a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800354c:	4293      	cmp	r3, r2
 800354e:	d111      	bne.n	8003574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	085b      	lsrs	r3, r3, #1
 800355c:	3b01      	subs	r3, #1
 800355e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003560:	429a      	cmp	r2, r3
 8003562:	d107      	bne.n	8003574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800356e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003570:	429a      	cmp	r2, r3
 8003572:	d001      	beq.n	8003578 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e000      	b.n	800357a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40023800 	.word	0x40023800

08003588 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e0cc      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800359c:	4b68      	ldr	r3, [pc, #416]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d90c      	bls.n	80035c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035aa:	4b65      	ldr	r3, [pc, #404]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b2:	4b63      	ldr	r3, [pc, #396]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0307 	and.w	r3, r3, #7
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d001      	beq.n	80035c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0b8      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d020      	beq.n	8003612 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0304 	and.w	r3, r3, #4
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d005      	beq.n	80035e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035dc:	4b59      	ldr	r3, [pc, #356]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	4a58      	ldr	r2, [pc, #352]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80035e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0308 	and.w	r3, r3, #8
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035f4:	4b53      	ldr	r3, [pc, #332]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	4a52      	ldr	r2, [pc, #328]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003600:	4b50      	ldr	r3, [pc, #320]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	494d      	ldr	r1, [pc, #308]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	4313      	orrs	r3, r2
 8003610:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d044      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d107      	bne.n	8003636 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003626:	4b47      	ldr	r3, [pc, #284]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d119      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e07f      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d003      	beq.n	8003646 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003642:	2b03      	cmp	r3, #3
 8003644:	d107      	bne.n	8003656 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003646:	4b3f      	ldr	r3, [pc, #252]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d109      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e06f      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003656:	4b3b      	ldr	r3, [pc, #236]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e067      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003666:	4b37      	ldr	r3, [pc, #220]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f023 0203 	bic.w	r2, r3, #3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	4934      	ldr	r1, [pc, #208]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003674:	4313      	orrs	r3, r2
 8003676:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003678:	f7fe fcaa 	bl	8001fd0 <HAL_GetTick>
 800367c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367e:	e00a      	b.n	8003696 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003680:	f7fe fca6 	bl	8001fd0 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	f241 3288 	movw	r2, #5000	; 0x1388
 800368e:	4293      	cmp	r3, r2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e04f      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003696:	4b2b      	ldr	r3, [pc, #172]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 020c 	and.w	r2, r3, #12
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d1eb      	bne.n	8003680 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036a8:	4b25      	ldr	r3, [pc, #148]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d20c      	bcs.n	80036d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036b6:	4b22      	ldr	r3, [pc, #136]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036be:	4b20      	ldr	r3, [pc, #128]	; (8003740 <HAL_RCC_ClockConfig+0x1b8>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0307 	and.w	r3, r3, #7
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d001      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e032      	b.n	8003736 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d008      	beq.n	80036ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036dc:	4b19      	ldr	r3, [pc, #100]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	4916      	ldr	r1, [pc, #88]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d009      	beq.n	800370e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036fa:	4b12      	ldr	r3, [pc, #72]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	490e      	ldr	r1, [pc, #56]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	4313      	orrs	r3, r2
 800370c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800370e:	f000 f82d 	bl	800376c <HAL_RCC_GetSysClockFreq>
 8003712:	4602      	mov	r2, r0
 8003714:	4b0b      	ldr	r3, [pc, #44]	; (8003744 <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	490a      	ldr	r1, [pc, #40]	; (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 8003720:	5ccb      	ldrb	r3, [r1, r3]
 8003722:	fa22 f303 	lsr.w	r3, r2, r3
 8003726:	4a09      	ldr	r2, [pc, #36]	; (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800372a:	4b09      	ldr	r3, [pc, #36]	; (8003750 <HAL_RCC_ClockConfig+0x1c8>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe fc0a 	bl	8001f48 <HAL_InitTick>

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40023c00 	.word	0x40023c00
 8003744:	40023800 	.word	0x40023800
 8003748:	08009c38 	.word	0x08009c38
 800374c:	20000000 	.word	0x20000000
 8003750:	20000004 	.word	0x20000004

08003754 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003758:	4b03      	ldr	r3, [pc, #12]	; (8003768 <HAL_RCC_EnableCSS+0x14>)
 800375a:	2201      	movs	r2, #1
 800375c:	601a      	str	r2, [r3, #0]
}
 800375e:	bf00      	nop
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	4247004c 	.word	0x4247004c

0800376c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800376c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003770:	b090      	sub	sp, #64	; 0x40
 8003772:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	637b      	str	r3, [r7, #52]	; 0x34
 8003778:	2300      	movs	r3, #0
 800377a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800377c:	2300      	movs	r3, #0
 800377e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003784:	4b59      	ldr	r3, [pc, #356]	; (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f003 030c 	and.w	r3, r3, #12
 800378c:	2b08      	cmp	r3, #8
 800378e:	d00d      	beq.n	80037ac <HAL_RCC_GetSysClockFreq+0x40>
 8003790:	2b08      	cmp	r3, #8
 8003792:	f200 80a1 	bhi.w	80038d8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0x34>
 800379a:	2b04      	cmp	r3, #4
 800379c:	d003      	beq.n	80037a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800379e:	e09b      	b.n	80038d8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037a0:	4b53      	ldr	r3, [pc, #332]	; (80038f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80037a2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80037a4:	e09b      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037a6:	4b53      	ldr	r3, [pc, #332]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80037a8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037aa:	e098      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037ac:	4b4f      	ldr	r3, [pc, #316]	; (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037b4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037b6:	4b4d      	ldr	r3, [pc, #308]	; (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d028      	beq.n	8003814 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c2:	4b4a      	ldr	r3, [pc, #296]	; (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	099b      	lsrs	r3, r3, #6
 80037c8:	2200      	movs	r2, #0
 80037ca:	623b      	str	r3, [r7, #32]
 80037cc:	627a      	str	r2, [r7, #36]	; 0x24
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80037d4:	2100      	movs	r1, #0
 80037d6:	4b47      	ldr	r3, [pc, #284]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80037d8:	fb03 f201 	mul.w	r2, r3, r1
 80037dc:	2300      	movs	r3, #0
 80037de:	fb00 f303 	mul.w	r3, r0, r3
 80037e2:	4413      	add	r3, r2
 80037e4:	4a43      	ldr	r2, [pc, #268]	; (80038f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80037e6:	fba0 1202 	umull	r1, r2, r0, r2
 80037ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80037ec:	460a      	mov	r2, r1
 80037ee:	62ba      	str	r2, [r7, #40]	; 0x28
 80037f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037f2:	4413      	add	r3, r2
 80037f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037f8:	2200      	movs	r2, #0
 80037fa:	61bb      	str	r3, [r7, #24]
 80037fc:	61fa      	str	r2, [r7, #28]
 80037fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003802:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003806:	f7fd fa47 	bl	8000c98 <__aeabi_uldivmod>
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4613      	mov	r3, r2
 8003810:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003812:	e053      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003814:	4b35      	ldr	r3, [pc, #212]	; (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	099b      	lsrs	r3, r3, #6
 800381a:	2200      	movs	r2, #0
 800381c:	613b      	str	r3, [r7, #16]
 800381e:	617a      	str	r2, [r7, #20]
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003826:	f04f 0b00 	mov.w	fp, #0
 800382a:	4652      	mov	r2, sl
 800382c:	465b      	mov	r3, fp
 800382e:	f04f 0000 	mov.w	r0, #0
 8003832:	f04f 0100 	mov.w	r1, #0
 8003836:	0159      	lsls	r1, r3, #5
 8003838:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800383c:	0150      	lsls	r0, r2, #5
 800383e:	4602      	mov	r2, r0
 8003840:	460b      	mov	r3, r1
 8003842:	ebb2 080a 	subs.w	r8, r2, sl
 8003846:	eb63 090b 	sbc.w	r9, r3, fp
 800384a:	f04f 0200 	mov.w	r2, #0
 800384e:	f04f 0300 	mov.w	r3, #0
 8003852:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003856:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800385a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800385e:	ebb2 0408 	subs.w	r4, r2, r8
 8003862:	eb63 0509 	sbc.w	r5, r3, r9
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	00eb      	lsls	r3, r5, #3
 8003870:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003874:	00e2      	lsls	r2, r4, #3
 8003876:	4614      	mov	r4, r2
 8003878:	461d      	mov	r5, r3
 800387a:	eb14 030a 	adds.w	r3, r4, sl
 800387e:	603b      	str	r3, [r7, #0]
 8003880:	eb45 030b 	adc.w	r3, r5, fp
 8003884:	607b      	str	r3, [r7, #4]
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	f04f 0300 	mov.w	r3, #0
 800388e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003892:	4629      	mov	r1, r5
 8003894:	028b      	lsls	r3, r1, #10
 8003896:	4621      	mov	r1, r4
 8003898:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800389c:	4621      	mov	r1, r4
 800389e:	028a      	lsls	r2, r1, #10
 80038a0:	4610      	mov	r0, r2
 80038a2:	4619      	mov	r1, r3
 80038a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038a6:	2200      	movs	r2, #0
 80038a8:	60bb      	str	r3, [r7, #8]
 80038aa:	60fa      	str	r2, [r7, #12]
 80038ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038b0:	f7fd f9f2 	bl	8000c98 <__aeabi_uldivmod>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	4613      	mov	r3, r2
 80038ba:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038bc:	4b0b      	ldr	r3, [pc, #44]	; (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	0c1b      	lsrs	r3, r3, #16
 80038c2:	f003 0303 	and.w	r3, r3, #3
 80038c6:	3301      	adds	r3, #1
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80038cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80038ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80038d6:	e002      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038d8:	4b05      	ldr	r3, [pc, #20]	; (80038f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80038da:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80038dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3740      	adds	r7, #64	; 0x40
 80038e4:	46bd      	mov	sp, r7
 80038e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038ea:	bf00      	nop
 80038ec:	40023800 	.word	0x40023800
 80038f0:	00f42400 	.word	0x00f42400
 80038f4:	017d7840 	.word	0x017d7840

080038f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038fc:	4b03      	ldr	r3, [pc, #12]	; (800390c <HAL_RCC_GetHCLKFreq+0x14>)
 80038fe:	681b      	ldr	r3, [r3, #0]
}
 8003900:	4618      	mov	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	20000000 	.word	0x20000000

08003910 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003914:	f7ff fff0 	bl	80038f8 <HAL_RCC_GetHCLKFreq>
 8003918:	4602      	mov	r2, r0
 800391a:	4b05      	ldr	r3, [pc, #20]	; (8003930 <HAL_RCC_GetPCLK1Freq+0x20>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	0a9b      	lsrs	r3, r3, #10
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	4903      	ldr	r1, [pc, #12]	; (8003934 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003926:	5ccb      	ldrb	r3, [r1, r3]
 8003928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800392c:	4618      	mov	r0, r3
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40023800 	.word	0x40023800
 8003934:	08009c48 	.word	0x08009c48

08003938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800393c:	f7ff ffdc 	bl	80038f8 <HAL_RCC_GetHCLKFreq>
 8003940:	4602      	mov	r2, r0
 8003942:	4b05      	ldr	r3, [pc, #20]	; (8003958 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	0b5b      	lsrs	r3, r3, #13
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	4903      	ldr	r1, [pc, #12]	; (800395c <HAL_RCC_GetPCLK2Freq+0x24>)
 800394e:	5ccb      	ldrb	r3, [r1, r3]
 8003950:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003954:	4618      	mov	r0, r3
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40023800 	.word	0x40023800
 800395c:	08009c48 	.word	0x08009c48

08003960 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003964:	4b06      	ldr	r3, [pc, #24]	; (8003980 <HAL_RCC_NMI_IRQHandler+0x20>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800396c:	2b80      	cmp	r3, #128	; 0x80
 800396e:	d104      	bne.n	800397a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003970:	f000 f80a 	bl	8003988 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003974:	4b03      	ldr	r3, [pc, #12]	; (8003984 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003976:	2280      	movs	r2, #128	; 0x80
 8003978:	701a      	strb	r2, [r3, #0]
  }
}
 800397a:	bf00      	nop
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40023800 	.word	0x40023800
 8003984:	4002380e 	.word	0x4002380e

08003988 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800398c:	bf00      	nop
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b082      	sub	sp, #8
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e041      	b.n	8003a2c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d106      	bne.n	80039c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f7fe f965 	bl	8001c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2202      	movs	r2, #2
 80039c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3304      	adds	r3, #4
 80039d2:	4619      	mov	r1, r3
 80039d4:	4610      	mov	r0, r2
 80039d6:	f000 fac1 	bl	8003f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e041      	b.n	8003aca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d106      	bne.n	8003a60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f839 	bl	8003ad2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2202      	movs	r2, #2
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3304      	adds	r3, #4
 8003a70:	4619      	mov	r1, r3
 8003a72:	4610      	mov	r0, r2
 8003a74:	f000 fa72 	bl	8003f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ada:	bf00      	nop
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
	...

08003ae8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d109      	bne.n	8003b0c <HAL_TIM_PWM_Start+0x24>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	bf14      	ite	ne
 8003b04:	2301      	movne	r3, #1
 8003b06:	2300      	moveq	r3, #0
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	e022      	b.n	8003b52 <HAL_TIM_PWM_Start+0x6a>
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d109      	bne.n	8003b26 <HAL_TIM_PWM_Start+0x3e>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	bf14      	ite	ne
 8003b1e:	2301      	movne	r3, #1
 8003b20:	2300      	moveq	r3, #0
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	e015      	b.n	8003b52 <HAL_TIM_PWM_Start+0x6a>
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d109      	bne.n	8003b40 <HAL_TIM_PWM_Start+0x58>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	bf14      	ite	ne
 8003b38:	2301      	movne	r3, #1
 8003b3a:	2300      	moveq	r3, #0
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	e008      	b.n	8003b52 <HAL_TIM_PWM_Start+0x6a>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	bf14      	ite	ne
 8003b4c:	2301      	movne	r3, #1
 8003b4e:	2300      	moveq	r3, #0
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e068      	b.n	8003c2c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d104      	bne.n	8003b6a <HAL_TIM_PWM_Start+0x82>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2202      	movs	r2, #2
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b68:	e013      	b.n	8003b92 <HAL_TIM_PWM_Start+0xaa>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d104      	bne.n	8003b7a <HAL_TIM_PWM_Start+0x92>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b78:	e00b      	b.n	8003b92 <HAL_TIM_PWM_Start+0xaa>
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d104      	bne.n	8003b8a <HAL_TIM_PWM_Start+0xa2>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b88:	e003      	b.n	8003b92 <HAL_TIM_PWM_Start+0xaa>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2201      	movs	r2, #1
 8003b98:	6839      	ldr	r1, [r7, #0]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 fc84 	bl	80044a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a23      	ldr	r2, [pc, #140]	; (8003c34 <HAL_TIM_PWM_Start+0x14c>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d107      	bne.n	8003bba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bb8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a1d      	ldr	r2, [pc, #116]	; (8003c34 <HAL_TIM_PWM_Start+0x14c>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d018      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x10e>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bcc:	d013      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x10e>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a19      	ldr	r2, [pc, #100]	; (8003c38 <HAL_TIM_PWM_Start+0x150>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d00e      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x10e>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a17      	ldr	r2, [pc, #92]	; (8003c3c <HAL_TIM_PWM_Start+0x154>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d009      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x10e>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a16      	ldr	r2, [pc, #88]	; (8003c40 <HAL_TIM_PWM_Start+0x158>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d004      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x10e>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a14      	ldr	r2, [pc, #80]	; (8003c44 <HAL_TIM_PWM_Start+0x15c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d111      	bne.n	8003c1a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2b06      	cmp	r3, #6
 8003c06:	d010      	beq.n	8003c2a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f042 0201 	orr.w	r2, r2, #1
 8003c16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c18:	e007      	b.n	8003c2a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 0201 	orr.w	r2, r2, #1
 8003c28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40010000 	.word	0x40010000
 8003c38:	40000400 	.word	0x40000400
 8003c3c:	40000800 	.word	0x40000800
 8003c40:	40000c00 	.word	0x40000c00
 8003c44:	40014000 	.word	0x40014000

08003c48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c54:	2300      	movs	r3, #0
 8003c56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d101      	bne.n	8003c66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c62:	2302      	movs	r3, #2
 8003c64:	e0ae      	b.n	8003dc4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2b0c      	cmp	r3, #12
 8003c72:	f200 809f 	bhi.w	8003db4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c76:	a201      	add	r2, pc, #4	; (adr r2, 8003c7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7c:	08003cb1 	.word	0x08003cb1
 8003c80:	08003db5 	.word	0x08003db5
 8003c84:	08003db5 	.word	0x08003db5
 8003c88:	08003db5 	.word	0x08003db5
 8003c8c:	08003cf1 	.word	0x08003cf1
 8003c90:	08003db5 	.word	0x08003db5
 8003c94:	08003db5 	.word	0x08003db5
 8003c98:	08003db5 	.word	0x08003db5
 8003c9c:	08003d33 	.word	0x08003d33
 8003ca0:	08003db5 	.word	0x08003db5
 8003ca4:	08003db5 	.word	0x08003db5
 8003ca8:	08003db5 	.word	0x08003db5
 8003cac:	08003d73 	.word	0x08003d73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68b9      	ldr	r1, [r7, #8]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 f9d0 	bl	800405c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	699a      	ldr	r2, [r3, #24]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0208 	orr.w	r2, r2, #8
 8003cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	699a      	ldr	r2, [r3, #24]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0204 	bic.w	r2, r2, #4
 8003cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6999      	ldr	r1, [r3, #24]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	691a      	ldr	r2, [r3, #16]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	619a      	str	r2, [r3, #24]
      break;
 8003cee:	e064      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68b9      	ldr	r1, [r7, #8]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 fa16 	bl	8004128 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	699a      	ldr	r2, [r3, #24]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	699a      	ldr	r2, [r3, #24]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6999      	ldr	r1, [r3, #24]
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	021a      	lsls	r2, r3, #8
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	619a      	str	r2, [r3, #24]
      break;
 8003d30:	e043      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68b9      	ldr	r1, [r7, #8]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 fa61 	bl	8004200 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	69da      	ldr	r2, [r3, #28]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f042 0208 	orr.w	r2, r2, #8
 8003d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	69da      	ldr	r2, [r3, #28]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0204 	bic.w	r2, r2, #4
 8003d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	69d9      	ldr	r1, [r3, #28]
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	691a      	ldr	r2, [r3, #16]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	61da      	str	r2, [r3, #28]
      break;
 8003d70:	e023      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68b9      	ldr	r1, [r7, #8]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 faab 	bl	80042d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69da      	ldr	r2, [r3, #28]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	69da      	ldr	r2, [r3, #28]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	69d9      	ldr	r1, [r3, #28]
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	021a      	lsls	r2, r3, #8
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	61da      	str	r2, [r3, #28]
      break;
 8003db2:	e002      	b.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	75fb      	strb	r3, [r7, #23]
      break;
 8003db8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003dc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3718      	adds	r7, #24
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d101      	bne.n	8003de8 <HAL_TIM_ConfigClockSource+0x1c>
 8003de4:	2302      	movs	r3, #2
 8003de6:	e0b4      	b.n	8003f52 <HAL_TIM_ConfigClockSource+0x186>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2202      	movs	r2, #2
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68ba      	ldr	r2, [r7, #8]
 8003e16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e20:	d03e      	beq.n	8003ea0 <HAL_TIM_ConfigClockSource+0xd4>
 8003e22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e26:	f200 8087 	bhi.w	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
 8003e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e2e:	f000 8086 	beq.w	8003f3e <HAL_TIM_ConfigClockSource+0x172>
 8003e32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e36:	d87f      	bhi.n	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
 8003e38:	2b70      	cmp	r3, #112	; 0x70
 8003e3a:	d01a      	beq.n	8003e72 <HAL_TIM_ConfigClockSource+0xa6>
 8003e3c:	2b70      	cmp	r3, #112	; 0x70
 8003e3e:	d87b      	bhi.n	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
 8003e40:	2b60      	cmp	r3, #96	; 0x60
 8003e42:	d050      	beq.n	8003ee6 <HAL_TIM_ConfigClockSource+0x11a>
 8003e44:	2b60      	cmp	r3, #96	; 0x60
 8003e46:	d877      	bhi.n	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
 8003e48:	2b50      	cmp	r3, #80	; 0x50
 8003e4a:	d03c      	beq.n	8003ec6 <HAL_TIM_ConfigClockSource+0xfa>
 8003e4c:	2b50      	cmp	r3, #80	; 0x50
 8003e4e:	d873      	bhi.n	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
 8003e50:	2b40      	cmp	r3, #64	; 0x40
 8003e52:	d058      	beq.n	8003f06 <HAL_TIM_ConfigClockSource+0x13a>
 8003e54:	2b40      	cmp	r3, #64	; 0x40
 8003e56:	d86f      	bhi.n	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
 8003e58:	2b30      	cmp	r3, #48	; 0x30
 8003e5a:	d064      	beq.n	8003f26 <HAL_TIM_ConfigClockSource+0x15a>
 8003e5c:	2b30      	cmp	r3, #48	; 0x30
 8003e5e:	d86b      	bhi.n	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
 8003e60:	2b20      	cmp	r3, #32
 8003e62:	d060      	beq.n	8003f26 <HAL_TIM_ConfigClockSource+0x15a>
 8003e64:	2b20      	cmp	r3, #32
 8003e66:	d867      	bhi.n	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d05c      	beq.n	8003f26 <HAL_TIM_ConfigClockSource+0x15a>
 8003e6c:	2b10      	cmp	r3, #16
 8003e6e:	d05a      	beq.n	8003f26 <HAL_TIM_ConfigClockSource+0x15a>
 8003e70:	e062      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6818      	ldr	r0, [r3, #0]
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	6899      	ldr	r1, [r3, #8]
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f000 faf1 	bl	8004468 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	609a      	str	r2, [r3, #8]
      break;
 8003e9e:	e04f      	b.n	8003f40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6818      	ldr	r0, [r3, #0]
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	6899      	ldr	r1, [r3, #8]
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f000 fada 	bl	8004468 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	689a      	ldr	r2, [r3, #8]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ec2:	609a      	str	r2, [r3, #8]
      break;
 8003ec4:	e03c      	b.n	8003f40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6818      	ldr	r0, [r3, #0]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	6859      	ldr	r1, [r3, #4]
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	f000 fa4e 	bl	8004374 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2150      	movs	r1, #80	; 0x50
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f000 faa7 	bl	8004432 <TIM_ITRx_SetConfig>
      break;
 8003ee4:	e02c      	b.n	8003f40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6818      	ldr	r0, [r3, #0]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	6859      	ldr	r1, [r3, #4]
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	f000 fa6d 	bl	80043d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2160      	movs	r1, #96	; 0x60
 8003efe:	4618      	mov	r0, r3
 8003f00:	f000 fa97 	bl	8004432 <TIM_ITRx_SetConfig>
      break;
 8003f04:	e01c      	b.n	8003f40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6818      	ldr	r0, [r3, #0]
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	6859      	ldr	r1, [r3, #4]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	461a      	mov	r2, r3
 8003f14:	f000 fa2e 	bl	8004374 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2140      	movs	r1, #64	; 0x40
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 fa87 	bl	8004432 <TIM_ITRx_SetConfig>
      break;
 8003f24:	e00c      	b.n	8003f40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4619      	mov	r1, r3
 8003f30:	4610      	mov	r0, r2
 8003f32:	f000 fa7e 	bl	8004432 <TIM_ITRx_SetConfig>
      break;
 8003f36:	e003      	b.n	8003f40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f3c:	e000      	b.n	8003f40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003f3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3710      	adds	r7, #16
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
	...

08003f5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a34      	ldr	r2, [pc, #208]	; (8004040 <TIM_Base_SetConfig+0xe4>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d00f      	beq.n	8003f94 <TIM_Base_SetConfig+0x38>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f7a:	d00b      	beq.n	8003f94 <TIM_Base_SetConfig+0x38>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a31      	ldr	r2, [pc, #196]	; (8004044 <TIM_Base_SetConfig+0xe8>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d007      	beq.n	8003f94 <TIM_Base_SetConfig+0x38>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a30      	ldr	r2, [pc, #192]	; (8004048 <TIM_Base_SetConfig+0xec>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d003      	beq.n	8003f94 <TIM_Base_SetConfig+0x38>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a2f      	ldr	r2, [pc, #188]	; (800404c <TIM_Base_SetConfig+0xf0>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d108      	bne.n	8003fa6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a25      	ldr	r2, [pc, #148]	; (8004040 <TIM_Base_SetConfig+0xe4>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d01b      	beq.n	8003fe6 <TIM_Base_SetConfig+0x8a>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fb4:	d017      	beq.n	8003fe6 <TIM_Base_SetConfig+0x8a>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a22      	ldr	r2, [pc, #136]	; (8004044 <TIM_Base_SetConfig+0xe8>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d013      	beq.n	8003fe6 <TIM_Base_SetConfig+0x8a>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a21      	ldr	r2, [pc, #132]	; (8004048 <TIM_Base_SetConfig+0xec>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d00f      	beq.n	8003fe6 <TIM_Base_SetConfig+0x8a>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a20      	ldr	r2, [pc, #128]	; (800404c <TIM_Base_SetConfig+0xf0>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00b      	beq.n	8003fe6 <TIM_Base_SetConfig+0x8a>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a1f      	ldr	r2, [pc, #124]	; (8004050 <TIM_Base_SetConfig+0xf4>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d007      	beq.n	8003fe6 <TIM_Base_SetConfig+0x8a>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a1e      	ldr	r2, [pc, #120]	; (8004054 <TIM_Base_SetConfig+0xf8>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d003      	beq.n	8003fe6 <TIM_Base_SetConfig+0x8a>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a1d      	ldr	r2, [pc, #116]	; (8004058 <TIM_Base_SetConfig+0xfc>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d108      	bne.n	8003ff8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a08      	ldr	r2, [pc, #32]	; (8004040 <TIM_Base_SetConfig+0xe4>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d103      	bne.n	800402c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	615a      	str	r2, [r3, #20]
}
 8004032:	bf00      	nop
 8004034:	3714      	adds	r7, #20
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	40010000 	.word	0x40010000
 8004044:	40000400 	.word	0x40000400
 8004048:	40000800 	.word	0x40000800
 800404c:	40000c00 	.word	0x40000c00
 8004050:	40014000 	.word	0x40014000
 8004054:	40014400 	.word	0x40014400
 8004058:	40014800 	.word	0x40014800

0800405c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	f023 0201 	bic.w	r2, r3, #1
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800408a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f023 0303 	bic.w	r3, r3, #3
 8004092:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	4313      	orrs	r3, r2
 800409c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f023 0302 	bic.w	r3, r3, #2
 80040a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a1c      	ldr	r2, [pc, #112]	; (8004124 <TIM_OC1_SetConfig+0xc8>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d10c      	bne.n	80040d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	f023 0308 	bic.w	r3, r3, #8
 80040be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	697a      	ldr	r2, [r7, #20]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f023 0304 	bic.w	r3, r3, #4
 80040d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a13      	ldr	r2, [pc, #76]	; (8004124 <TIM_OC1_SetConfig+0xc8>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d111      	bne.n	80040fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	685a      	ldr	r2, [r3, #4]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	697a      	ldr	r2, [r7, #20]
 8004116:	621a      	str	r2, [r3, #32]
}
 8004118:	bf00      	nop
 800411a:	371c      	adds	r7, #28
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	40010000 	.word	0x40010000

08004128 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004128:	b480      	push	{r7}
 800412a:	b087      	sub	sp, #28
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a1b      	ldr	r3, [r3, #32]
 8004136:	f023 0210 	bic.w	r2, r3, #16
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800415e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	021b      	lsls	r3, r3, #8
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f023 0320 	bic.w	r3, r3, #32
 8004172:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	011b      	lsls	r3, r3, #4
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	4313      	orrs	r3, r2
 800417e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a1e      	ldr	r2, [pc, #120]	; (80041fc <TIM_OC2_SetConfig+0xd4>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d10d      	bne.n	80041a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800418e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	011b      	lsls	r3, r3, #4
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	4313      	orrs	r3, r2
 800419a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a15      	ldr	r2, [pc, #84]	; (80041fc <TIM_OC2_SetConfig+0xd4>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d113      	bne.n	80041d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	621a      	str	r2, [r3, #32]
}
 80041ee:	bf00      	nop
 80041f0:	371c      	adds	r7, #28
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	40010000 	.word	0x40010000

08004200 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004200:	b480      	push	{r7}
 8004202:	b087      	sub	sp, #28
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	69db      	ldr	r3, [r3, #28]
 8004226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800422e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f023 0303 	bic.w	r3, r3, #3
 8004236:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	4313      	orrs	r3, r2
 8004240:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004248:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	021b      	lsls	r3, r3, #8
 8004250:	697a      	ldr	r2, [r7, #20]
 8004252:	4313      	orrs	r3, r2
 8004254:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a1d      	ldr	r2, [pc, #116]	; (80042d0 <TIM_OC3_SetConfig+0xd0>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d10d      	bne.n	800427a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004264:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	021b      	lsls	r3, r3, #8
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	4313      	orrs	r3, r2
 8004270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a14      	ldr	r2, [pc, #80]	; (80042d0 <TIM_OC3_SetConfig+0xd0>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d113      	bne.n	80042aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004288:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004290:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	4313      	orrs	r3, r2
 800429c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	621a      	str	r2, [r3, #32]
}
 80042c4:	bf00      	nop
 80042c6:	371c      	adds	r7, #28
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr
 80042d0:	40010000 	.word	0x40010000

080042d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b087      	sub	sp, #28
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800430a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	021b      	lsls	r3, r3, #8
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	4313      	orrs	r3, r2
 8004316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800431e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	031b      	lsls	r3, r3, #12
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	4313      	orrs	r3, r2
 800432a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a10      	ldr	r2, [pc, #64]	; (8004370 <TIM_OC4_SetConfig+0x9c>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d109      	bne.n	8004348 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800433a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	019b      	lsls	r3, r3, #6
 8004342:	697a      	ldr	r2, [r7, #20]
 8004344:	4313      	orrs	r3, r2
 8004346:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	621a      	str	r2, [r3, #32]
}
 8004362:	bf00      	nop
 8004364:	371c      	adds	r7, #28
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	40010000 	.word	0x40010000

08004374 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	f023 0201 	bic.w	r2, r3, #1
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800439e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	011b      	lsls	r3, r3, #4
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f023 030a 	bic.w	r3, r3, #10
 80043b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	621a      	str	r2, [r3, #32]
}
 80043c6:	bf00      	nop
 80043c8:	371c      	adds	r7, #28
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b087      	sub	sp, #28
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	60f8      	str	r0, [r7, #12]
 80043da:	60b9      	str	r1, [r7, #8]
 80043dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	f023 0210 	bic.w	r2, r3, #16
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	031b      	lsls	r3, r3, #12
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	4313      	orrs	r3, r2
 8004406:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800440e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	011b      	lsls	r3, r3, #4
 8004414:	693a      	ldr	r2, [r7, #16]
 8004416:	4313      	orrs	r3, r2
 8004418:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	621a      	str	r2, [r3, #32]
}
 8004426:	bf00      	nop
 8004428:	371c      	adds	r7, #28
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr

08004432 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004432:	b480      	push	{r7}
 8004434:	b085      	sub	sp, #20
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
 800443a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004448:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4313      	orrs	r3, r2
 8004450:	f043 0307 	orr.w	r3, r3, #7
 8004454:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	609a      	str	r2, [r3, #8]
}
 800445c:	bf00      	nop
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
 8004474:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004482:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	021a      	lsls	r2, r3, #8
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	431a      	orrs	r2, r3
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	4313      	orrs	r3, r2
 8004490:	697a      	ldr	r2, [r7, #20]
 8004492:	4313      	orrs	r3, r2
 8004494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	609a      	str	r2, [r3, #8]
}
 800449c:	bf00      	nop
 800449e:	371c      	adds	r7, #28
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b087      	sub	sp, #28
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	f003 031f 	and.w	r3, r3, #31
 80044ba:	2201      	movs	r2, #1
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a1a      	ldr	r2, [r3, #32]
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	43db      	mvns	r3, r3
 80044ca:	401a      	ands	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a1a      	ldr	r2, [r3, #32]
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f003 031f 	and.w	r3, r3, #31
 80044da:	6879      	ldr	r1, [r7, #4]
 80044dc:	fa01 f303 	lsl.w	r3, r1, r3
 80044e0:	431a      	orrs	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	621a      	str	r2, [r3, #32]
}
 80044e6:	bf00      	nop
 80044e8:	371c      	adds	r7, #28
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
	...

080044f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004504:	2b01      	cmp	r3, #1
 8004506:	d101      	bne.n	800450c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004508:	2302      	movs	r3, #2
 800450a:	e050      	b.n	80045ae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2202      	movs	r2, #2
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004532:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	4313      	orrs	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a1c      	ldr	r2, [pc, #112]	; (80045bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d018      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004558:	d013      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a18      	ldr	r2, [pc, #96]	; (80045c0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d00e      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a16      	ldr	r2, [pc, #88]	; (80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d009      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a15      	ldr	r2, [pc, #84]	; (80045c8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d004      	beq.n	8004582 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a13      	ldr	r2, [pc, #76]	; (80045cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d10c      	bne.n	800459c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004588:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	4313      	orrs	r3, r2
 8004592:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3714      	adds	r7, #20
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40010000 	.word	0x40010000
 80045c0:	40000400 	.word	0x40000400
 80045c4:	40000800 	.word	0x40000800
 80045c8:	40000c00 	.word	0x40000c00
 80045cc:	40014000 	.word	0x40014000

080045d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d101      	bne.n	80045ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80045e8:	2302      	movs	r3, #2
 80045ea:	e03d      	b.n	8004668 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	4313      	orrs	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	4313      	orrs	r3, r2
 800460e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4313      	orrs	r3, r2
 800462a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	4313      	orrs	r3, r2
 8004638:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	695b      	ldr	r3, [r3, #20]
 8004644:	4313      	orrs	r3, r2
 8004646:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	4313      	orrs	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3714      	adds	r7, #20
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e03f      	b.n	8004706 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fd fbb8 	bl	8001e10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2224      	movs	r2, #36	; 0x24
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68da      	ldr	r2, [r3, #12]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 fc7b 	bl	8004fb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	691a      	ldr	r2, [r3, #16]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695a      	ldr	r2, [r3, #20]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68da      	ldr	r2, [r3, #12]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3708      	adds	r7, #8
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
	...

08004710 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b0ba      	sub	sp, #232	; 0xe8
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004736:	2300      	movs	r3, #0
 8004738:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800473c:	2300      	movs	r3, #0
 800473e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004746:	f003 030f 	and.w	r3, r3, #15
 800474a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800474e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d10f      	bne.n	8004776 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800475a:	f003 0320 	and.w	r3, r3, #32
 800475e:	2b00      	cmp	r3, #0
 8004760:	d009      	beq.n	8004776 <HAL_UART_IRQHandler+0x66>
 8004762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004766:	f003 0320 	and.w	r3, r3, #32
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 fb65 	bl	8004e3e <UART_Receive_IT>
      return;
 8004774:	e256      	b.n	8004c24 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004776:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800477a:	2b00      	cmp	r3, #0
 800477c:	f000 80de 	beq.w	800493c <HAL_UART_IRQHandler+0x22c>
 8004780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b00      	cmp	r3, #0
 800478a:	d106      	bne.n	800479a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800478c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004790:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 80d1 	beq.w	800493c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800479a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00b      	beq.n	80047be <HAL_UART_IRQHandler+0xae>
 80047a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d005      	beq.n	80047be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	f043 0201 	orr.w	r2, r3, #1
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047c2:	f003 0304 	and.w	r3, r3, #4
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00b      	beq.n	80047e2 <HAL_UART_IRQHandler+0xd2>
 80047ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047da:	f043 0202 	orr.w	r2, r3, #2
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00b      	beq.n	8004806 <HAL_UART_IRQHandler+0xf6>
 80047ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d005      	beq.n	8004806 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	f043 0204 	orr.w	r2, r3, #4
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800480a:	f003 0308 	and.w	r3, r3, #8
 800480e:	2b00      	cmp	r3, #0
 8004810:	d011      	beq.n	8004836 <HAL_UART_IRQHandler+0x126>
 8004812:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004816:	f003 0320 	and.w	r3, r3, #32
 800481a:	2b00      	cmp	r3, #0
 800481c:	d105      	bne.n	800482a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800481e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d005      	beq.n	8004836 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	f043 0208 	orr.w	r2, r3, #8
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	2b00      	cmp	r3, #0
 800483c:	f000 81ed 	beq.w	8004c1a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004844:	f003 0320 	and.w	r3, r3, #32
 8004848:	2b00      	cmp	r3, #0
 800484a:	d008      	beq.n	800485e <HAL_UART_IRQHandler+0x14e>
 800484c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004850:	f003 0320 	and.w	r3, r3, #32
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 faf0 	bl	8004e3e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004868:	2b40      	cmp	r3, #64	; 0x40
 800486a:	bf0c      	ite	eq
 800486c:	2301      	moveq	r3, #1
 800486e:	2300      	movne	r3, #0
 8004870:	b2db      	uxtb	r3, r3
 8004872:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	f003 0308 	and.w	r3, r3, #8
 800487e:	2b00      	cmp	r3, #0
 8004880:	d103      	bne.n	800488a <HAL_UART_IRQHandler+0x17a>
 8004882:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004886:	2b00      	cmp	r3, #0
 8004888:	d04f      	beq.n	800492a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f9f8 	bl	8004c80 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800489a:	2b40      	cmp	r3, #64	; 0x40
 800489c:	d141      	bne.n	8004922 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3314      	adds	r3, #20
 80048a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80048ac:	e853 3f00 	ldrex	r3, [r3]
 80048b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80048b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80048b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	3314      	adds	r3, #20
 80048c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80048ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80048ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80048d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80048da:	e841 2300 	strex	r3, r2, [r1]
 80048de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80048e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1d9      	bne.n	800489e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d013      	beq.n	800491a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f6:	4a7d      	ldr	r2, [pc, #500]	; (8004aec <HAL_UART_IRQHandler+0x3dc>)
 80048f8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fe f8c5 	bl	8002a8e <HAL_DMA_Abort_IT>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d016      	beq.n	8004938 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004914:	4610      	mov	r0, r2
 8004916:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004918:	e00e      	b.n	8004938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f99a 	bl	8004c54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004920:	e00a      	b.n	8004938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 f996 	bl	8004c54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004928:	e006      	b.n	8004938 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 f992 	bl	8004c54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004936:	e170      	b.n	8004c1a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004938:	bf00      	nop
    return;
 800493a:	e16e      	b.n	8004c1a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004940:	2b01      	cmp	r3, #1
 8004942:	f040 814a 	bne.w	8004bda <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800494a:	f003 0310 	and.w	r3, r3, #16
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8143 	beq.w	8004bda <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004958:	f003 0310 	and.w	r3, r3, #16
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 813c 	beq.w	8004bda <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004962:	2300      	movs	r3, #0
 8004964:	60bb      	str	r3, [r7, #8]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	60bb      	str	r3, [r7, #8]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	60bb      	str	r3, [r7, #8]
 8004976:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004982:	2b40      	cmp	r3, #64	; 0x40
 8004984:	f040 80b4 	bne.w	8004af0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004994:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 8140 	beq.w	8004c1e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80049a6:	429a      	cmp	r2, r3
 80049a8:	f080 8139 	bcs.w	8004c1e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80049b2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049be:	f000 8088 	beq.w	8004ad2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	330c      	adds	r3, #12
 80049c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049d0:	e853 3f00 	ldrex	r3, [r3]
 80049d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80049d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	330c      	adds	r3, #12
 80049ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80049ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80049f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80049fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80049fe:	e841 2300 	strex	r3, r2, [r1]
 8004a02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1d9      	bne.n	80049c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	3314      	adds	r3, #20
 8004a14:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004a1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a20:	f023 0301 	bic.w	r3, r3, #1
 8004a24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3314      	adds	r3, #20
 8004a2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004a32:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a36:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a38:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a3e:	e841 2300 	strex	r3, r2, [r1]
 8004a42:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004a44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1e1      	bne.n	8004a0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	3314      	adds	r3, #20
 8004a50:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a54:	e853 3f00 	ldrex	r3, [r3]
 8004a58:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004a5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3314      	adds	r3, #20
 8004a6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004a6e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004a70:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004a74:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004a76:	e841 2300 	strex	r3, r2, [r1]
 8004a7a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004a7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1e3      	bne.n	8004a4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2220      	movs	r2, #32
 8004a86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	330c      	adds	r3, #12
 8004a96:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a9a:	e853 3f00 	ldrex	r3, [r3]
 8004a9e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004aa0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004aa2:	f023 0310 	bic.w	r3, r3, #16
 8004aa6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	330c      	adds	r3, #12
 8004ab0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004ab4:	65ba      	str	r2, [r7, #88]	; 0x58
 8004ab6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004aba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004abc:	e841 2300 	strex	r3, r2, [r1]
 8004ac0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004ac2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1e3      	bne.n	8004a90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7fd ff6e 	bl	80029ae <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f8c0 	bl	8004c68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004ae8:	e099      	b.n	8004c1e <HAL_UART_IRQHandler+0x50e>
 8004aea:	bf00      	nop
 8004aec:	08004d47 	.word	0x08004d47
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 808b 	beq.w	8004c22 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004b0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f000 8086 	beq.w	8004c22 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	330c      	adds	r3, #12
 8004b1c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b20:	e853 3f00 	ldrex	r3, [r3]
 8004b24:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b2c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	330c      	adds	r3, #12
 8004b36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004b3a:	647a      	str	r2, [r7, #68]	; 0x44
 8004b3c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b42:	e841 2300 	strex	r3, r2, [r1]
 8004b46:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1e3      	bne.n	8004b16 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	3314      	adds	r3, #20
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b58:	e853 3f00 	ldrex	r3, [r3]
 8004b5c:	623b      	str	r3, [r7, #32]
   return(result);
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	f023 0301 	bic.w	r3, r3, #1
 8004b64:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3314      	adds	r3, #20
 8004b6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004b72:	633a      	str	r2, [r7, #48]	; 0x30
 8004b74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b7a:	e841 2300 	strex	r3, r2, [r1]
 8004b7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1e3      	bne.n	8004b4e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	330c      	adds	r3, #12
 8004b9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	e853 3f00 	ldrex	r3, [r3]
 8004ba2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f023 0310 	bic.w	r3, r3, #16
 8004baa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	330c      	adds	r3, #12
 8004bb4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004bb8:	61fa      	str	r2, [r7, #28]
 8004bba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbc:	69b9      	ldr	r1, [r7, #24]
 8004bbe:	69fa      	ldr	r2, [r7, #28]
 8004bc0:	e841 2300 	strex	r3, r2, [r1]
 8004bc4:	617b      	str	r3, [r7, #20]
   return(result);
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d1e3      	bne.n	8004b94 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004bcc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f848 	bl	8004c68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004bd8:	e023      	b.n	8004c22 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d009      	beq.n	8004bfa <HAL_UART_IRQHandler+0x4ea>
 8004be6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d003      	beq.n	8004bfa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f8bb 	bl	8004d6e <UART_Transmit_IT>
    return;
 8004bf8:	e014      	b.n	8004c24 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00e      	beq.n	8004c24 <HAL_UART_IRQHandler+0x514>
 8004c06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d008      	beq.n	8004c24 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f8fb 	bl	8004e0e <UART_EndTransmit_IT>
    return;
 8004c18:	e004      	b.n	8004c24 <HAL_UART_IRQHandler+0x514>
    return;
 8004c1a:	bf00      	nop
 8004c1c:	e002      	b.n	8004c24 <HAL_UART_IRQHandler+0x514>
      return;
 8004c1e:	bf00      	nop
 8004c20:	e000      	b.n	8004c24 <HAL_UART_IRQHandler+0x514>
      return;
 8004c22:	bf00      	nop
  }
}
 8004c24:	37e8      	adds	r7, #232	; 0xe8
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop

08004c2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004c48:	bf00      	nop
 8004c4a:	370c      	adds	r7, #12
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr

08004c54 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	460b      	mov	r3, r1
 8004c72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b095      	sub	sp, #84	; 0x54
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	330c      	adds	r3, #12
 8004c8e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c92:	e853 3f00 	ldrex	r3, [r3]
 8004c96:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c9a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	330c      	adds	r3, #12
 8004ca6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ca8:	643a      	str	r2, [r7, #64]	; 0x40
 8004caa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004cae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004cb0:	e841 2300 	strex	r3, r2, [r1]
 8004cb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1e5      	bne.n	8004c88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	3314      	adds	r3, #20
 8004cc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc4:	6a3b      	ldr	r3, [r7, #32]
 8004cc6:	e853 3f00 	ldrex	r3, [r3]
 8004cca:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	f023 0301 	bic.w	r3, r3, #1
 8004cd2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	3314      	adds	r3, #20
 8004cda:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cdc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ce2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ce4:	e841 2300 	strex	r3, r2, [r1]
 8004ce8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1e5      	bne.n	8004cbc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d119      	bne.n	8004d2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	330c      	adds	r3, #12
 8004cfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	e853 3f00 	ldrex	r3, [r3]
 8004d06:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	f023 0310 	bic.w	r3, r3, #16
 8004d0e:	647b      	str	r3, [r7, #68]	; 0x44
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	330c      	adds	r3, #12
 8004d16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d18:	61ba      	str	r2, [r7, #24]
 8004d1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1c:	6979      	ldr	r1, [r7, #20]
 8004d1e:	69ba      	ldr	r2, [r7, #24]
 8004d20:	e841 2300 	strex	r3, r2, [r1]
 8004d24:	613b      	str	r3, [r7, #16]
   return(result);
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1e5      	bne.n	8004cf8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d3a:	bf00      	nop
 8004d3c:	3754      	adds	r7, #84	; 0x54
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b084      	sub	sp, #16
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7ff ff77 	bl	8004c54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d66:	bf00      	nop
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d6e:	b480      	push	{r7}
 8004d70:	b085      	sub	sp, #20
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b21      	cmp	r3, #33	; 0x21
 8004d80:	d13e      	bne.n	8004e00 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d8a:	d114      	bne.n	8004db6 <UART_Transmit_IT+0x48>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d110      	bne.n	8004db6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004da8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	1c9a      	adds	r2, r3, #2
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	621a      	str	r2, [r3, #32]
 8004db4:	e008      	b.n	8004dc8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	1c59      	adds	r1, r3, #1
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	6211      	str	r1, [r2, #32]
 8004dc0:	781a      	ldrb	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10f      	bne.n	8004dfc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68da      	ldr	r2, [r3, #12]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004dea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68da      	ldr	r2, [r3, #12]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dfa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	e000      	b.n	8004e02 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e00:	2302      	movs	r3, #2
  }
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3714      	adds	r7, #20
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b082      	sub	sp, #8
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68da      	ldr	r2, [r3, #12]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e24:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7ff fefc 	bl	8004c2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b08c      	sub	sp, #48	; 0x30
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b22      	cmp	r3, #34	; 0x22
 8004e50:	f040 80ab 	bne.w	8004faa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e5c:	d117      	bne.n	8004e8e <UART_Receive_IT+0x50>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d113      	bne.n	8004e8e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e66:	2300      	movs	r3, #0
 8004e68:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e80:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e86:	1c9a      	adds	r2, r3, #2
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	629a      	str	r2, [r3, #40]	; 0x28
 8004e8c:	e026      	b.n	8004edc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e92:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004e94:	2300      	movs	r3, #0
 8004e96:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ea0:	d007      	beq.n	8004eb2 <UART_Receive_IT+0x74>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d10a      	bne.n	8004ec0 <UART_Receive_IT+0x82>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d106      	bne.n	8004ec0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	b2da      	uxtb	r2, r3
 8004eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ebc:	701a      	strb	r2, [r3, #0]
 8004ebe:	e008      	b.n	8004ed2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed6:	1c5a      	adds	r2, r3, #1
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	4619      	mov	r1, r3
 8004eea:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d15a      	bne.n	8004fa6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68da      	ldr	r2, [r3, #12]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0220 	bic.w	r2, r2, #32
 8004efe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	695a      	ldr	r2, [r3, #20]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f022 0201 	bic.w	r2, r2, #1
 8004f1e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2220      	movs	r2, #32
 8004f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d135      	bne.n	8004f9c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	330c      	adds	r3, #12
 8004f3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	e853 3f00 	ldrex	r3, [r3]
 8004f44:	613b      	str	r3, [r7, #16]
   return(result);
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f023 0310 	bic.w	r3, r3, #16
 8004f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	330c      	adds	r3, #12
 8004f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f56:	623a      	str	r2, [r7, #32]
 8004f58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5a:	69f9      	ldr	r1, [r7, #28]
 8004f5c:	6a3a      	ldr	r2, [r7, #32]
 8004f5e:	e841 2300 	strex	r3, r2, [r1]
 8004f62:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1e5      	bne.n	8004f36 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0310 	and.w	r3, r3, #16
 8004f74:	2b10      	cmp	r3, #16
 8004f76:	d10a      	bne.n	8004f8e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f78:	2300      	movs	r3, #0
 8004f7a:	60fb      	str	r3, [r7, #12]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	60fb      	str	r3, [r7, #12]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	60fb      	str	r3, [r7, #12]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f92:	4619      	mov	r1, r3
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f7ff fe67 	bl	8004c68 <HAL_UARTEx_RxEventCallback>
 8004f9a:	e002      	b.n	8004fa2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7ff fe4f 	bl	8004c40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	e002      	b.n	8004fac <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	e000      	b.n	8004fac <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004faa:	2302      	movs	r3, #2
  }
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3730      	adds	r7, #48	; 0x30
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fb8:	b0c0      	sub	sp, #256	; 0x100
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	691b      	ldr	r3, [r3, #16]
 8004fc8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd0:	68d9      	ldr	r1, [r3, #12]
 8004fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	ea40 0301 	orr.w	r3, r0, r1
 8004fdc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fe2:	689a      	ldr	r2, [r3, #8]
 8004fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	431a      	orrs	r2, r3
 8004fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800500c:	f021 010c 	bic.w	r1, r1, #12
 8005010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800501a:	430b      	orrs	r3, r1
 800501c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800501e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800502a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800502e:	6999      	ldr	r1, [r3, #24]
 8005030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	ea40 0301 	orr.w	r3, r0, r1
 800503a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800503c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	4b8f      	ldr	r3, [pc, #572]	; (8005280 <UART_SetConfig+0x2cc>)
 8005044:	429a      	cmp	r2, r3
 8005046:	d005      	beq.n	8005054 <UART_SetConfig+0xa0>
 8005048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	4b8d      	ldr	r3, [pc, #564]	; (8005284 <UART_SetConfig+0x2d0>)
 8005050:	429a      	cmp	r2, r3
 8005052:	d104      	bne.n	800505e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005054:	f7fe fc70 	bl	8003938 <HAL_RCC_GetPCLK2Freq>
 8005058:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800505c:	e003      	b.n	8005066 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800505e:	f7fe fc57 	bl	8003910 <HAL_RCC_GetPCLK1Freq>
 8005062:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005070:	f040 810c 	bne.w	800528c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005074:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005078:	2200      	movs	r2, #0
 800507a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800507e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005082:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005086:	4622      	mov	r2, r4
 8005088:	462b      	mov	r3, r5
 800508a:	1891      	adds	r1, r2, r2
 800508c:	65b9      	str	r1, [r7, #88]	; 0x58
 800508e:	415b      	adcs	r3, r3
 8005090:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005092:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005096:	4621      	mov	r1, r4
 8005098:	eb12 0801 	adds.w	r8, r2, r1
 800509c:	4629      	mov	r1, r5
 800509e:	eb43 0901 	adc.w	r9, r3, r1
 80050a2:	f04f 0200 	mov.w	r2, #0
 80050a6:	f04f 0300 	mov.w	r3, #0
 80050aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050b6:	4690      	mov	r8, r2
 80050b8:	4699      	mov	r9, r3
 80050ba:	4623      	mov	r3, r4
 80050bc:	eb18 0303 	adds.w	r3, r8, r3
 80050c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80050c4:	462b      	mov	r3, r5
 80050c6:	eb49 0303 	adc.w	r3, r9, r3
 80050ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80050ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80050da:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80050de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80050e2:	460b      	mov	r3, r1
 80050e4:	18db      	adds	r3, r3, r3
 80050e6:	653b      	str	r3, [r7, #80]	; 0x50
 80050e8:	4613      	mov	r3, r2
 80050ea:	eb42 0303 	adc.w	r3, r2, r3
 80050ee:	657b      	str	r3, [r7, #84]	; 0x54
 80050f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80050f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80050f8:	f7fb fdce 	bl	8000c98 <__aeabi_uldivmod>
 80050fc:	4602      	mov	r2, r0
 80050fe:	460b      	mov	r3, r1
 8005100:	4b61      	ldr	r3, [pc, #388]	; (8005288 <UART_SetConfig+0x2d4>)
 8005102:	fba3 2302 	umull	r2, r3, r3, r2
 8005106:	095b      	lsrs	r3, r3, #5
 8005108:	011c      	lsls	r4, r3, #4
 800510a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800510e:	2200      	movs	r2, #0
 8005110:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005114:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005118:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800511c:	4642      	mov	r2, r8
 800511e:	464b      	mov	r3, r9
 8005120:	1891      	adds	r1, r2, r2
 8005122:	64b9      	str	r1, [r7, #72]	; 0x48
 8005124:	415b      	adcs	r3, r3
 8005126:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005128:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800512c:	4641      	mov	r1, r8
 800512e:	eb12 0a01 	adds.w	sl, r2, r1
 8005132:	4649      	mov	r1, r9
 8005134:	eb43 0b01 	adc.w	fp, r3, r1
 8005138:	f04f 0200 	mov.w	r2, #0
 800513c:	f04f 0300 	mov.w	r3, #0
 8005140:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005144:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005148:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800514c:	4692      	mov	sl, r2
 800514e:	469b      	mov	fp, r3
 8005150:	4643      	mov	r3, r8
 8005152:	eb1a 0303 	adds.w	r3, sl, r3
 8005156:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800515a:	464b      	mov	r3, r9
 800515c:	eb4b 0303 	adc.w	r3, fp, r3
 8005160:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005170:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005174:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005178:	460b      	mov	r3, r1
 800517a:	18db      	adds	r3, r3, r3
 800517c:	643b      	str	r3, [r7, #64]	; 0x40
 800517e:	4613      	mov	r3, r2
 8005180:	eb42 0303 	adc.w	r3, r2, r3
 8005184:	647b      	str	r3, [r7, #68]	; 0x44
 8005186:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800518a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800518e:	f7fb fd83 	bl	8000c98 <__aeabi_uldivmod>
 8005192:	4602      	mov	r2, r0
 8005194:	460b      	mov	r3, r1
 8005196:	4611      	mov	r1, r2
 8005198:	4b3b      	ldr	r3, [pc, #236]	; (8005288 <UART_SetConfig+0x2d4>)
 800519a:	fba3 2301 	umull	r2, r3, r3, r1
 800519e:	095b      	lsrs	r3, r3, #5
 80051a0:	2264      	movs	r2, #100	; 0x64
 80051a2:	fb02 f303 	mul.w	r3, r2, r3
 80051a6:	1acb      	subs	r3, r1, r3
 80051a8:	00db      	lsls	r3, r3, #3
 80051aa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80051ae:	4b36      	ldr	r3, [pc, #216]	; (8005288 <UART_SetConfig+0x2d4>)
 80051b0:	fba3 2302 	umull	r2, r3, r3, r2
 80051b4:	095b      	lsrs	r3, r3, #5
 80051b6:	005b      	lsls	r3, r3, #1
 80051b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80051bc:	441c      	add	r4, r3
 80051be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051c2:	2200      	movs	r2, #0
 80051c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80051c8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80051cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80051d0:	4642      	mov	r2, r8
 80051d2:	464b      	mov	r3, r9
 80051d4:	1891      	adds	r1, r2, r2
 80051d6:	63b9      	str	r1, [r7, #56]	; 0x38
 80051d8:	415b      	adcs	r3, r3
 80051da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80051e0:	4641      	mov	r1, r8
 80051e2:	1851      	adds	r1, r2, r1
 80051e4:	6339      	str	r1, [r7, #48]	; 0x30
 80051e6:	4649      	mov	r1, r9
 80051e8:	414b      	adcs	r3, r1
 80051ea:	637b      	str	r3, [r7, #52]	; 0x34
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f04f 0300 	mov.w	r3, #0
 80051f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80051f8:	4659      	mov	r1, fp
 80051fa:	00cb      	lsls	r3, r1, #3
 80051fc:	4651      	mov	r1, sl
 80051fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005202:	4651      	mov	r1, sl
 8005204:	00ca      	lsls	r2, r1, #3
 8005206:	4610      	mov	r0, r2
 8005208:	4619      	mov	r1, r3
 800520a:	4603      	mov	r3, r0
 800520c:	4642      	mov	r2, r8
 800520e:	189b      	adds	r3, r3, r2
 8005210:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005214:	464b      	mov	r3, r9
 8005216:	460a      	mov	r2, r1
 8005218:	eb42 0303 	adc.w	r3, r2, r3
 800521c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800522c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005230:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005234:	460b      	mov	r3, r1
 8005236:	18db      	adds	r3, r3, r3
 8005238:	62bb      	str	r3, [r7, #40]	; 0x28
 800523a:	4613      	mov	r3, r2
 800523c:	eb42 0303 	adc.w	r3, r2, r3
 8005240:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005242:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005246:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800524a:	f7fb fd25 	bl	8000c98 <__aeabi_uldivmod>
 800524e:	4602      	mov	r2, r0
 8005250:	460b      	mov	r3, r1
 8005252:	4b0d      	ldr	r3, [pc, #52]	; (8005288 <UART_SetConfig+0x2d4>)
 8005254:	fba3 1302 	umull	r1, r3, r3, r2
 8005258:	095b      	lsrs	r3, r3, #5
 800525a:	2164      	movs	r1, #100	; 0x64
 800525c:	fb01 f303 	mul.w	r3, r1, r3
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	00db      	lsls	r3, r3, #3
 8005264:	3332      	adds	r3, #50	; 0x32
 8005266:	4a08      	ldr	r2, [pc, #32]	; (8005288 <UART_SetConfig+0x2d4>)
 8005268:	fba2 2303 	umull	r2, r3, r2, r3
 800526c:	095b      	lsrs	r3, r3, #5
 800526e:	f003 0207 	and.w	r2, r3, #7
 8005272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4422      	add	r2, r4
 800527a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800527c:	e106      	b.n	800548c <UART_SetConfig+0x4d8>
 800527e:	bf00      	nop
 8005280:	40011000 	.word	0x40011000
 8005284:	40011400 	.word	0x40011400
 8005288:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800528c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005290:	2200      	movs	r2, #0
 8005292:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005296:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800529a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800529e:	4642      	mov	r2, r8
 80052a0:	464b      	mov	r3, r9
 80052a2:	1891      	adds	r1, r2, r2
 80052a4:	6239      	str	r1, [r7, #32]
 80052a6:	415b      	adcs	r3, r3
 80052a8:	627b      	str	r3, [r7, #36]	; 0x24
 80052aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052ae:	4641      	mov	r1, r8
 80052b0:	1854      	adds	r4, r2, r1
 80052b2:	4649      	mov	r1, r9
 80052b4:	eb43 0501 	adc.w	r5, r3, r1
 80052b8:	f04f 0200 	mov.w	r2, #0
 80052bc:	f04f 0300 	mov.w	r3, #0
 80052c0:	00eb      	lsls	r3, r5, #3
 80052c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052c6:	00e2      	lsls	r2, r4, #3
 80052c8:	4614      	mov	r4, r2
 80052ca:	461d      	mov	r5, r3
 80052cc:	4643      	mov	r3, r8
 80052ce:	18e3      	adds	r3, r4, r3
 80052d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80052d4:	464b      	mov	r3, r9
 80052d6:	eb45 0303 	adc.w	r3, r5, r3
 80052da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80052de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80052ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80052ee:	f04f 0200 	mov.w	r2, #0
 80052f2:	f04f 0300 	mov.w	r3, #0
 80052f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80052fa:	4629      	mov	r1, r5
 80052fc:	008b      	lsls	r3, r1, #2
 80052fe:	4621      	mov	r1, r4
 8005300:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005304:	4621      	mov	r1, r4
 8005306:	008a      	lsls	r2, r1, #2
 8005308:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800530c:	f7fb fcc4 	bl	8000c98 <__aeabi_uldivmod>
 8005310:	4602      	mov	r2, r0
 8005312:	460b      	mov	r3, r1
 8005314:	4b60      	ldr	r3, [pc, #384]	; (8005498 <UART_SetConfig+0x4e4>)
 8005316:	fba3 2302 	umull	r2, r3, r3, r2
 800531a:	095b      	lsrs	r3, r3, #5
 800531c:	011c      	lsls	r4, r3, #4
 800531e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005322:	2200      	movs	r2, #0
 8005324:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005328:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800532c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005330:	4642      	mov	r2, r8
 8005332:	464b      	mov	r3, r9
 8005334:	1891      	adds	r1, r2, r2
 8005336:	61b9      	str	r1, [r7, #24]
 8005338:	415b      	adcs	r3, r3
 800533a:	61fb      	str	r3, [r7, #28]
 800533c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005340:	4641      	mov	r1, r8
 8005342:	1851      	adds	r1, r2, r1
 8005344:	6139      	str	r1, [r7, #16]
 8005346:	4649      	mov	r1, r9
 8005348:	414b      	adcs	r3, r1
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	f04f 0200 	mov.w	r2, #0
 8005350:	f04f 0300 	mov.w	r3, #0
 8005354:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005358:	4659      	mov	r1, fp
 800535a:	00cb      	lsls	r3, r1, #3
 800535c:	4651      	mov	r1, sl
 800535e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005362:	4651      	mov	r1, sl
 8005364:	00ca      	lsls	r2, r1, #3
 8005366:	4610      	mov	r0, r2
 8005368:	4619      	mov	r1, r3
 800536a:	4603      	mov	r3, r0
 800536c:	4642      	mov	r2, r8
 800536e:	189b      	adds	r3, r3, r2
 8005370:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005374:	464b      	mov	r3, r9
 8005376:	460a      	mov	r2, r1
 8005378:	eb42 0303 	adc.w	r3, r2, r3
 800537c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	67bb      	str	r3, [r7, #120]	; 0x78
 800538a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800538c:	f04f 0200 	mov.w	r2, #0
 8005390:	f04f 0300 	mov.w	r3, #0
 8005394:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005398:	4649      	mov	r1, r9
 800539a:	008b      	lsls	r3, r1, #2
 800539c:	4641      	mov	r1, r8
 800539e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053a2:	4641      	mov	r1, r8
 80053a4:	008a      	lsls	r2, r1, #2
 80053a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80053aa:	f7fb fc75 	bl	8000c98 <__aeabi_uldivmod>
 80053ae:	4602      	mov	r2, r0
 80053b0:	460b      	mov	r3, r1
 80053b2:	4611      	mov	r1, r2
 80053b4:	4b38      	ldr	r3, [pc, #224]	; (8005498 <UART_SetConfig+0x4e4>)
 80053b6:	fba3 2301 	umull	r2, r3, r3, r1
 80053ba:	095b      	lsrs	r3, r3, #5
 80053bc:	2264      	movs	r2, #100	; 0x64
 80053be:	fb02 f303 	mul.w	r3, r2, r3
 80053c2:	1acb      	subs	r3, r1, r3
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	3332      	adds	r3, #50	; 0x32
 80053c8:	4a33      	ldr	r2, [pc, #204]	; (8005498 <UART_SetConfig+0x4e4>)
 80053ca:	fba2 2303 	umull	r2, r3, r2, r3
 80053ce:	095b      	lsrs	r3, r3, #5
 80053d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053d4:	441c      	add	r4, r3
 80053d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053da:	2200      	movs	r2, #0
 80053dc:	673b      	str	r3, [r7, #112]	; 0x70
 80053de:	677a      	str	r2, [r7, #116]	; 0x74
 80053e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80053e4:	4642      	mov	r2, r8
 80053e6:	464b      	mov	r3, r9
 80053e8:	1891      	adds	r1, r2, r2
 80053ea:	60b9      	str	r1, [r7, #8]
 80053ec:	415b      	adcs	r3, r3
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053f4:	4641      	mov	r1, r8
 80053f6:	1851      	adds	r1, r2, r1
 80053f8:	6039      	str	r1, [r7, #0]
 80053fa:	4649      	mov	r1, r9
 80053fc:	414b      	adcs	r3, r1
 80053fe:	607b      	str	r3, [r7, #4]
 8005400:	f04f 0200 	mov.w	r2, #0
 8005404:	f04f 0300 	mov.w	r3, #0
 8005408:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800540c:	4659      	mov	r1, fp
 800540e:	00cb      	lsls	r3, r1, #3
 8005410:	4651      	mov	r1, sl
 8005412:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005416:	4651      	mov	r1, sl
 8005418:	00ca      	lsls	r2, r1, #3
 800541a:	4610      	mov	r0, r2
 800541c:	4619      	mov	r1, r3
 800541e:	4603      	mov	r3, r0
 8005420:	4642      	mov	r2, r8
 8005422:	189b      	adds	r3, r3, r2
 8005424:	66bb      	str	r3, [r7, #104]	; 0x68
 8005426:	464b      	mov	r3, r9
 8005428:	460a      	mov	r2, r1
 800542a:	eb42 0303 	adc.w	r3, r2, r3
 800542e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	663b      	str	r3, [r7, #96]	; 0x60
 800543a:	667a      	str	r2, [r7, #100]	; 0x64
 800543c:	f04f 0200 	mov.w	r2, #0
 8005440:	f04f 0300 	mov.w	r3, #0
 8005444:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005448:	4649      	mov	r1, r9
 800544a:	008b      	lsls	r3, r1, #2
 800544c:	4641      	mov	r1, r8
 800544e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005452:	4641      	mov	r1, r8
 8005454:	008a      	lsls	r2, r1, #2
 8005456:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800545a:	f7fb fc1d 	bl	8000c98 <__aeabi_uldivmod>
 800545e:	4602      	mov	r2, r0
 8005460:	460b      	mov	r3, r1
 8005462:	4b0d      	ldr	r3, [pc, #52]	; (8005498 <UART_SetConfig+0x4e4>)
 8005464:	fba3 1302 	umull	r1, r3, r3, r2
 8005468:	095b      	lsrs	r3, r3, #5
 800546a:	2164      	movs	r1, #100	; 0x64
 800546c:	fb01 f303 	mul.w	r3, r1, r3
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	011b      	lsls	r3, r3, #4
 8005474:	3332      	adds	r3, #50	; 0x32
 8005476:	4a08      	ldr	r2, [pc, #32]	; (8005498 <UART_SetConfig+0x4e4>)
 8005478:	fba2 2303 	umull	r2, r3, r2, r3
 800547c:	095b      	lsrs	r3, r3, #5
 800547e:	f003 020f 	and.w	r2, r3, #15
 8005482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4422      	add	r2, r4
 800548a:	609a      	str	r2, [r3, #8]
}
 800548c:	bf00      	nop
 800548e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005492:	46bd      	mov	sp, r7
 8005494:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005498:	51eb851f 	.word	0x51eb851f

0800549c <__cvt>:
 800549c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054a0:	ec55 4b10 	vmov	r4, r5, d0
 80054a4:	2d00      	cmp	r5, #0
 80054a6:	460e      	mov	r6, r1
 80054a8:	4619      	mov	r1, r3
 80054aa:	462b      	mov	r3, r5
 80054ac:	bfbb      	ittet	lt
 80054ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80054b2:	461d      	movlt	r5, r3
 80054b4:	2300      	movge	r3, #0
 80054b6:	232d      	movlt	r3, #45	; 0x2d
 80054b8:	700b      	strb	r3, [r1, #0]
 80054ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80054c0:	4691      	mov	r9, r2
 80054c2:	f023 0820 	bic.w	r8, r3, #32
 80054c6:	bfbc      	itt	lt
 80054c8:	4622      	movlt	r2, r4
 80054ca:	4614      	movlt	r4, r2
 80054cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054d0:	d005      	beq.n	80054de <__cvt+0x42>
 80054d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80054d6:	d100      	bne.n	80054da <__cvt+0x3e>
 80054d8:	3601      	adds	r6, #1
 80054da:	2102      	movs	r1, #2
 80054dc:	e000      	b.n	80054e0 <__cvt+0x44>
 80054de:	2103      	movs	r1, #3
 80054e0:	ab03      	add	r3, sp, #12
 80054e2:	9301      	str	r3, [sp, #4]
 80054e4:	ab02      	add	r3, sp, #8
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	ec45 4b10 	vmov	d0, r4, r5
 80054ec:	4653      	mov	r3, sl
 80054ee:	4632      	mov	r2, r6
 80054f0:	f001 f86a 	bl	80065c8 <_dtoa_r>
 80054f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054f8:	4607      	mov	r7, r0
 80054fa:	d102      	bne.n	8005502 <__cvt+0x66>
 80054fc:	f019 0f01 	tst.w	r9, #1
 8005500:	d022      	beq.n	8005548 <__cvt+0xac>
 8005502:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005506:	eb07 0906 	add.w	r9, r7, r6
 800550a:	d110      	bne.n	800552e <__cvt+0x92>
 800550c:	783b      	ldrb	r3, [r7, #0]
 800550e:	2b30      	cmp	r3, #48	; 0x30
 8005510:	d10a      	bne.n	8005528 <__cvt+0x8c>
 8005512:	2200      	movs	r2, #0
 8005514:	2300      	movs	r3, #0
 8005516:	4620      	mov	r0, r4
 8005518:	4629      	mov	r1, r5
 800551a:	f7fb fadd 	bl	8000ad8 <__aeabi_dcmpeq>
 800551e:	b918      	cbnz	r0, 8005528 <__cvt+0x8c>
 8005520:	f1c6 0601 	rsb	r6, r6, #1
 8005524:	f8ca 6000 	str.w	r6, [sl]
 8005528:	f8da 3000 	ldr.w	r3, [sl]
 800552c:	4499      	add	r9, r3
 800552e:	2200      	movs	r2, #0
 8005530:	2300      	movs	r3, #0
 8005532:	4620      	mov	r0, r4
 8005534:	4629      	mov	r1, r5
 8005536:	f7fb facf 	bl	8000ad8 <__aeabi_dcmpeq>
 800553a:	b108      	cbz	r0, 8005540 <__cvt+0xa4>
 800553c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005540:	2230      	movs	r2, #48	; 0x30
 8005542:	9b03      	ldr	r3, [sp, #12]
 8005544:	454b      	cmp	r3, r9
 8005546:	d307      	bcc.n	8005558 <__cvt+0xbc>
 8005548:	9b03      	ldr	r3, [sp, #12]
 800554a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800554c:	1bdb      	subs	r3, r3, r7
 800554e:	4638      	mov	r0, r7
 8005550:	6013      	str	r3, [r2, #0]
 8005552:	b004      	add	sp, #16
 8005554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005558:	1c59      	adds	r1, r3, #1
 800555a:	9103      	str	r1, [sp, #12]
 800555c:	701a      	strb	r2, [r3, #0]
 800555e:	e7f0      	b.n	8005542 <__cvt+0xa6>

08005560 <__exponent>:
 8005560:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005562:	4603      	mov	r3, r0
 8005564:	2900      	cmp	r1, #0
 8005566:	bfb8      	it	lt
 8005568:	4249      	neglt	r1, r1
 800556a:	f803 2b02 	strb.w	r2, [r3], #2
 800556e:	bfb4      	ite	lt
 8005570:	222d      	movlt	r2, #45	; 0x2d
 8005572:	222b      	movge	r2, #43	; 0x2b
 8005574:	2909      	cmp	r1, #9
 8005576:	7042      	strb	r2, [r0, #1]
 8005578:	dd2a      	ble.n	80055d0 <__exponent+0x70>
 800557a:	f10d 0207 	add.w	r2, sp, #7
 800557e:	4617      	mov	r7, r2
 8005580:	260a      	movs	r6, #10
 8005582:	4694      	mov	ip, r2
 8005584:	fb91 f5f6 	sdiv	r5, r1, r6
 8005588:	fb06 1415 	mls	r4, r6, r5, r1
 800558c:	3430      	adds	r4, #48	; 0x30
 800558e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005592:	460c      	mov	r4, r1
 8005594:	2c63      	cmp	r4, #99	; 0x63
 8005596:	f102 32ff 	add.w	r2, r2, #4294967295
 800559a:	4629      	mov	r1, r5
 800559c:	dcf1      	bgt.n	8005582 <__exponent+0x22>
 800559e:	3130      	adds	r1, #48	; 0x30
 80055a0:	f1ac 0402 	sub.w	r4, ip, #2
 80055a4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80055a8:	1c41      	adds	r1, r0, #1
 80055aa:	4622      	mov	r2, r4
 80055ac:	42ba      	cmp	r2, r7
 80055ae:	d30a      	bcc.n	80055c6 <__exponent+0x66>
 80055b0:	f10d 0209 	add.w	r2, sp, #9
 80055b4:	eba2 020c 	sub.w	r2, r2, ip
 80055b8:	42bc      	cmp	r4, r7
 80055ba:	bf88      	it	hi
 80055bc:	2200      	movhi	r2, #0
 80055be:	4413      	add	r3, r2
 80055c0:	1a18      	subs	r0, r3, r0
 80055c2:	b003      	add	sp, #12
 80055c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055c6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80055ca:	f801 5f01 	strb.w	r5, [r1, #1]!
 80055ce:	e7ed      	b.n	80055ac <__exponent+0x4c>
 80055d0:	2330      	movs	r3, #48	; 0x30
 80055d2:	3130      	adds	r1, #48	; 0x30
 80055d4:	7083      	strb	r3, [r0, #2]
 80055d6:	70c1      	strb	r1, [r0, #3]
 80055d8:	1d03      	adds	r3, r0, #4
 80055da:	e7f1      	b.n	80055c0 <__exponent+0x60>

080055dc <_printf_float>:
 80055dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e0:	ed2d 8b02 	vpush	{d8}
 80055e4:	b08d      	sub	sp, #52	; 0x34
 80055e6:	460c      	mov	r4, r1
 80055e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80055ec:	4616      	mov	r6, r2
 80055ee:	461f      	mov	r7, r3
 80055f0:	4605      	mov	r5, r0
 80055f2:	f000 fee5 	bl	80063c0 <_localeconv_r>
 80055f6:	f8d0 a000 	ldr.w	sl, [r0]
 80055fa:	4650      	mov	r0, sl
 80055fc:	f7fa fe40 	bl	8000280 <strlen>
 8005600:	2300      	movs	r3, #0
 8005602:	930a      	str	r3, [sp, #40]	; 0x28
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	9305      	str	r3, [sp, #20]
 8005608:	f8d8 3000 	ldr.w	r3, [r8]
 800560c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005610:	3307      	adds	r3, #7
 8005612:	f023 0307 	bic.w	r3, r3, #7
 8005616:	f103 0208 	add.w	r2, r3, #8
 800561a:	f8c8 2000 	str.w	r2, [r8]
 800561e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005622:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005626:	9307      	str	r3, [sp, #28]
 8005628:	f8cd 8018 	str.w	r8, [sp, #24]
 800562c:	ee08 0a10 	vmov	s16, r0
 8005630:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005634:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005638:	4b9e      	ldr	r3, [pc, #632]	; (80058b4 <_printf_float+0x2d8>)
 800563a:	f04f 32ff 	mov.w	r2, #4294967295
 800563e:	f7fb fa7d 	bl	8000b3c <__aeabi_dcmpun>
 8005642:	bb88      	cbnz	r0, 80056a8 <_printf_float+0xcc>
 8005644:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005648:	4b9a      	ldr	r3, [pc, #616]	; (80058b4 <_printf_float+0x2d8>)
 800564a:	f04f 32ff 	mov.w	r2, #4294967295
 800564e:	f7fb fa57 	bl	8000b00 <__aeabi_dcmple>
 8005652:	bb48      	cbnz	r0, 80056a8 <_printf_float+0xcc>
 8005654:	2200      	movs	r2, #0
 8005656:	2300      	movs	r3, #0
 8005658:	4640      	mov	r0, r8
 800565a:	4649      	mov	r1, r9
 800565c:	f7fb fa46 	bl	8000aec <__aeabi_dcmplt>
 8005660:	b110      	cbz	r0, 8005668 <_printf_float+0x8c>
 8005662:	232d      	movs	r3, #45	; 0x2d
 8005664:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005668:	4a93      	ldr	r2, [pc, #588]	; (80058b8 <_printf_float+0x2dc>)
 800566a:	4b94      	ldr	r3, [pc, #592]	; (80058bc <_printf_float+0x2e0>)
 800566c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005670:	bf94      	ite	ls
 8005672:	4690      	movls	r8, r2
 8005674:	4698      	movhi	r8, r3
 8005676:	2303      	movs	r3, #3
 8005678:	6123      	str	r3, [r4, #16]
 800567a:	9b05      	ldr	r3, [sp, #20]
 800567c:	f023 0304 	bic.w	r3, r3, #4
 8005680:	6023      	str	r3, [r4, #0]
 8005682:	f04f 0900 	mov.w	r9, #0
 8005686:	9700      	str	r7, [sp, #0]
 8005688:	4633      	mov	r3, r6
 800568a:	aa0b      	add	r2, sp, #44	; 0x2c
 800568c:	4621      	mov	r1, r4
 800568e:	4628      	mov	r0, r5
 8005690:	f000 f9da 	bl	8005a48 <_printf_common>
 8005694:	3001      	adds	r0, #1
 8005696:	f040 8090 	bne.w	80057ba <_printf_float+0x1de>
 800569a:	f04f 30ff 	mov.w	r0, #4294967295
 800569e:	b00d      	add	sp, #52	; 0x34
 80056a0:	ecbd 8b02 	vpop	{d8}
 80056a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a8:	4642      	mov	r2, r8
 80056aa:	464b      	mov	r3, r9
 80056ac:	4640      	mov	r0, r8
 80056ae:	4649      	mov	r1, r9
 80056b0:	f7fb fa44 	bl	8000b3c <__aeabi_dcmpun>
 80056b4:	b140      	cbz	r0, 80056c8 <_printf_float+0xec>
 80056b6:	464b      	mov	r3, r9
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	bfbc      	itt	lt
 80056bc:	232d      	movlt	r3, #45	; 0x2d
 80056be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80056c2:	4a7f      	ldr	r2, [pc, #508]	; (80058c0 <_printf_float+0x2e4>)
 80056c4:	4b7f      	ldr	r3, [pc, #508]	; (80058c4 <_printf_float+0x2e8>)
 80056c6:	e7d1      	b.n	800566c <_printf_float+0x90>
 80056c8:	6863      	ldr	r3, [r4, #4]
 80056ca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80056ce:	9206      	str	r2, [sp, #24]
 80056d0:	1c5a      	adds	r2, r3, #1
 80056d2:	d13f      	bne.n	8005754 <_printf_float+0x178>
 80056d4:	2306      	movs	r3, #6
 80056d6:	6063      	str	r3, [r4, #4]
 80056d8:	9b05      	ldr	r3, [sp, #20]
 80056da:	6861      	ldr	r1, [r4, #4]
 80056dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80056e0:	2300      	movs	r3, #0
 80056e2:	9303      	str	r3, [sp, #12]
 80056e4:	ab0a      	add	r3, sp, #40	; 0x28
 80056e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80056ea:	ab09      	add	r3, sp, #36	; 0x24
 80056ec:	ec49 8b10 	vmov	d0, r8, r9
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	6022      	str	r2, [r4, #0]
 80056f4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056f8:	4628      	mov	r0, r5
 80056fa:	f7ff fecf 	bl	800549c <__cvt>
 80056fe:	9b06      	ldr	r3, [sp, #24]
 8005700:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005702:	2b47      	cmp	r3, #71	; 0x47
 8005704:	4680      	mov	r8, r0
 8005706:	d108      	bne.n	800571a <_printf_float+0x13e>
 8005708:	1cc8      	adds	r0, r1, #3
 800570a:	db02      	blt.n	8005712 <_printf_float+0x136>
 800570c:	6863      	ldr	r3, [r4, #4]
 800570e:	4299      	cmp	r1, r3
 8005710:	dd41      	ble.n	8005796 <_printf_float+0x1ba>
 8005712:	f1ab 0302 	sub.w	r3, fp, #2
 8005716:	fa5f fb83 	uxtb.w	fp, r3
 800571a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800571e:	d820      	bhi.n	8005762 <_printf_float+0x186>
 8005720:	3901      	subs	r1, #1
 8005722:	465a      	mov	r2, fp
 8005724:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005728:	9109      	str	r1, [sp, #36]	; 0x24
 800572a:	f7ff ff19 	bl	8005560 <__exponent>
 800572e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005730:	1813      	adds	r3, r2, r0
 8005732:	2a01      	cmp	r2, #1
 8005734:	4681      	mov	r9, r0
 8005736:	6123      	str	r3, [r4, #16]
 8005738:	dc02      	bgt.n	8005740 <_printf_float+0x164>
 800573a:	6822      	ldr	r2, [r4, #0]
 800573c:	07d2      	lsls	r2, r2, #31
 800573e:	d501      	bpl.n	8005744 <_printf_float+0x168>
 8005740:	3301      	adds	r3, #1
 8005742:	6123      	str	r3, [r4, #16]
 8005744:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005748:	2b00      	cmp	r3, #0
 800574a:	d09c      	beq.n	8005686 <_printf_float+0xaa>
 800574c:	232d      	movs	r3, #45	; 0x2d
 800574e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005752:	e798      	b.n	8005686 <_printf_float+0xaa>
 8005754:	9a06      	ldr	r2, [sp, #24]
 8005756:	2a47      	cmp	r2, #71	; 0x47
 8005758:	d1be      	bne.n	80056d8 <_printf_float+0xfc>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1bc      	bne.n	80056d8 <_printf_float+0xfc>
 800575e:	2301      	movs	r3, #1
 8005760:	e7b9      	b.n	80056d6 <_printf_float+0xfa>
 8005762:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005766:	d118      	bne.n	800579a <_printf_float+0x1be>
 8005768:	2900      	cmp	r1, #0
 800576a:	6863      	ldr	r3, [r4, #4]
 800576c:	dd0b      	ble.n	8005786 <_printf_float+0x1aa>
 800576e:	6121      	str	r1, [r4, #16]
 8005770:	b913      	cbnz	r3, 8005778 <_printf_float+0x19c>
 8005772:	6822      	ldr	r2, [r4, #0]
 8005774:	07d0      	lsls	r0, r2, #31
 8005776:	d502      	bpl.n	800577e <_printf_float+0x1a2>
 8005778:	3301      	adds	r3, #1
 800577a:	440b      	add	r3, r1
 800577c:	6123      	str	r3, [r4, #16]
 800577e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005780:	f04f 0900 	mov.w	r9, #0
 8005784:	e7de      	b.n	8005744 <_printf_float+0x168>
 8005786:	b913      	cbnz	r3, 800578e <_printf_float+0x1b2>
 8005788:	6822      	ldr	r2, [r4, #0]
 800578a:	07d2      	lsls	r2, r2, #31
 800578c:	d501      	bpl.n	8005792 <_printf_float+0x1b6>
 800578e:	3302      	adds	r3, #2
 8005790:	e7f4      	b.n	800577c <_printf_float+0x1a0>
 8005792:	2301      	movs	r3, #1
 8005794:	e7f2      	b.n	800577c <_printf_float+0x1a0>
 8005796:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800579a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800579c:	4299      	cmp	r1, r3
 800579e:	db05      	blt.n	80057ac <_printf_float+0x1d0>
 80057a0:	6823      	ldr	r3, [r4, #0]
 80057a2:	6121      	str	r1, [r4, #16]
 80057a4:	07d8      	lsls	r0, r3, #31
 80057a6:	d5ea      	bpl.n	800577e <_printf_float+0x1a2>
 80057a8:	1c4b      	adds	r3, r1, #1
 80057aa:	e7e7      	b.n	800577c <_printf_float+0x1a0>
 80057ac:	2900      	cmp	r1, #0
 80057ae:	bfd4      	ite	le
 80057b0:	f1c1 0202 	rsble	r2, r1, #2
 80057b4:	2201      	movgt	r2, #1
 80057b6:	4413      	add	r3, r2
 80057b8:	e7e0      	b.n	800577c <_printf_float+0x1a0>
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	055a      	lsls	r2, r3, #21
 80057be:	d407      	bmi.n	80057d0 <_printf_float+0x1f4>
 80057c0:	6923      	ldr	r3, [r4, #16]
 80057c2:	4642      	mov	r2, r8
 80057c4:	4631      	mov	r1, r6
 80057c6:	4628      	mov	r0, r5
 80057c8:	47b8      	blx	r7
 80057ca:	3001      	adds	r0, #1
 80057cc:	d12c      	bne.n	8005828 <_printf_float+0x24c>
 80057ce:	e764      	b.n	800569a <_printf_float+0xbe>
 80057d0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80057d4:	f240 80e0 	bls.w	8005998 <_printf_float+0x3bc>
 80057d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057dc:	2200      	movs	r2, #0
 80057de:	2300      	movs	r3, #0
 80057e0:	f7fb f97a 	bl	8000ad8 <__aeabi_dcmpeq>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	d034      	beq.n	8005852 <_printf_float+0x276>
 80057e8:	4a37      	ldr	r2, [pc, #220]	; (80058c8 <_printf_float+0x2ec>)
 80057ea:	2301      	movs	r3, #1
 80057ec:	4631      	mov	r1, r6
 80057ee:	4628      	mov	r0, r5
 80057f0:	47b8      	blx	r7
 80057f2:	3001      	adds	r0, #1
 80057f4:	f43f af51 	beq.w	800569a <_printf_float+0xbe>
 80057f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057fc:	429a      	cmp	r2, r3
 80057fe:	db02      	blt.n	8005806 <_printf_float+0x22a>
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	07d8      	lsls	r0, r3, #31
 8005804:	d510      	bpl.n	8005828 <_printf_float+0x24c>
 8005806:	ee18 3a10 	vmov	r3, s16
 800580a:	4652      	mov	r2, sl
 800580c:	4631      	mov	r1, r6
 800580e:	4628      	mov	r0, r5
 8005810:	47b8      	blx	r7
 8005812:	3001      	adds	r0, #1
 8005814:	f43f af41 	beq.w	800569a <_printf_float+0xbe>
 8005818:	f04f 0800 	mov.w	r8, #0
 800581c:	f104 091a 	add.w	r9, r4, #26
 8005820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005822:	3b01      	subs	r3, #1
 8005824:	4543      	cmp	r3, r8
 8005826:	dc09      	bgt.n	800583c <_printf_float+0x260>
 8005828:	6823      	ldr	r3, [r4, #0]
 800582a:	079b      	lsls	r3, r3, #30
 800582c:	f100 8107 	bmi.w	8005a3e <_printf_float+0x462>
 8005830:	68e0      	ldr	r0, [r4, #12]
 8005832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005834:	4298      	cmp	r0, r3
 8005836:	bfb8      	it	lt
 8005838:	4618      	movlt	r0, r3
 800583a:	e730      	b.n	800569e <_printf_float+0xc2>
 800583c:	2301      	movs	r3, #1
 800583e:	464a      	mov	r2, r9
 8005840:	4631      	mov	r1, r6
 8005842:	4628      	mov	r0, r5
 8005844:	47b8      	blx	r7
 8005846:	3001      	adds	r0, #1
 8005848:	f43f af27 	beq.w	800569a <_printf_float+0xbe>
 800584c:	f108 0801 	add.w	r8, r8, #1
 8005850:	e7e6      	b.n	8005820 <_printf_float+0x244>
 8005852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005854:	2b00      	cmp	r3, #0
 8005856:	dc39      	bgt.n	80058cc <_printf_float+0x2f0>
 8005858:	4a1b      	ldr	r2, [pc, #108]	; (80058c8 <_printf_float+0x2ec>)
 800585a:	2301      	movs	r3, #1
 800585c:	4631      	mov	r1, r6
 800585e:	4628      	mov	r0, r5
 8005860:	47b8      	blx	r7
 8005862:	3001      	adds	r0, #1
 8005864:	f43f af19 	beq.w	800569a <_printf_float+0xbe>
 8005868:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800586c:	4313      	orrs	r3, r2
 800586e:	d102      	bne.n	8005876 <_printf_float+0x29a>
 8005870:	6823      	ldr	r3, [r4, #0]
 8005872:	07d9      	lsls	r1, r3, #31
 8005874:	d5d8      	bpl.n	8005828 <_printf_float+0x24c>
 8005876:	ee18 3a10 	vmov	r3, s16
 800587a:	4652      	mov	r2, sl
 800587c:	4631      	mov	r1, r6
 800587e:	4628      	mov	r0, r5
 8005880:	47b8      	blx	r7
 8005882:	3001      	adds	r0, #1
 8005884:	f43f af09 	beq.w	800569a <_printf_float+0xbe>
 8005888:	f04f 0900 	mov.w	r9, #0
 800588c:	f104 0a1a 	add.w	sl, r4, #26
 8005890:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005892:	425b      	negs	r3, r3
 8005894:	454b      	cmp	r3, r9
 8005896:	dc01      	bgt.n	800589c <_printf_float+0x2c0>
 8005898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800589a:	e792      	b.n	80057c2 <_printf_float+0x1e6>
 800589c:	2301      	movs	r3, #1
 800589e:	4652      	mov	r2, sl
 80058a0:	4631      	mov	r1, r6
 80058a2:	4628      	mov	r0, r5
 80058a4:	47b8      	blx	r7
 80058a6:	3001      	adds	r0, #1
 80058a8:	f43f aef7 	beq.w	800569a <_printf_float+0xbe>
 80058ac:	f109 0901 	add.w	r9, r9, #1
 80058b0:	e7ee      	b.n	8005890 <_printf_float+0x2b4>
 80058b2:	bf00      	nop
 80058b4:	7fefffff 	.word	0x7fefffff
 80058b8:	08009c50 	.word	0x08009c50
 80058bc:	08009c54 	.word	0x08009c54
 80058c0:	08009c58 	.word	0x08009c58
 80058c4:	08009c5c 	.word	0x08009c5c
 80058c8:	08009c60 	.word	0x08009c60
 80058cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058d0:	429a      	cmp	r2, r3
 80058d2:	bfa8      	it	ge
 80058d4:	461a      	movge	r2, r3
 80058d6:	2a00      	cmp	r2, #0
 80058d8:	4691      	mov	r9, r2
 80058da:	dc37      	bgt.n	800594c <_printf_float+0x370>
 80058dc:	f04f 0b00 	mov.w	fp, #0
 80058e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058e4:	f104 021a 	add.w	r2, r4, #26
 80058e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058ea:	9305      	str	r3, [sp, #20]
 80058ec:	eba3 0309 	sub.w	r3, r3, r9
 80058f0:	455b      	cmp	r3, fp
 80058f2:	dc33      	bgt.n	800595c <_printf_float+0x380>
 80058f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058f8:	429a      	cmp	r2, r3
 80058fa:	db3b      	blt.n	8005974 <_printf_float+0x398>
 80058fc:	6823      	ldr	r3, [r4, #0]
 80058fe:	07da      	lsls	r2, r3, #31
 8005900:	d438      	bmi.n	8005974 <_printf_float+0x398>
 8005902:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005906:	eba2 0903 	sub.w	r9, r2, r3
 800590a:	9b05      	ldr	r3, [sp, #20]
 800590c:	1ad2      	subs	r2, r2, r3
 800590e:	4591      	cmp	r9, r2
 8005910:	bfa8      	it	ge
 8005912:	4691      	movge	r9, r2
 8005914:	f1b9 0f00 	cmp.w	r9, #0
 8005918:	dc35      	bgt.n	8005986 <_printf_float+0x3aa>
 800591a:	f04f 0800 	mov.w	r8, #0
 800591e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005922:	f104 0a1a 	add.w	sl, r4, #26
 8005926:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800592a:	1a9b      	subs	r3, r3, r2
 800592c:	eba3 0309 	sub.w	r3, r3, r9
 8005930:	4543      	cmp	r3, r8
 8005932:	f77f af79 	ble.w	8005828 <_printf_float+0x24c>
 8005936:	2301      	movs	r3, #1
 8005938:	4652      	mov	r2, sl
 800593a:	4631      	mov	r1, r6
 800593c:	4628      	mov	r0, r5
 800593e:	47b8      	blx	r7
 8005940:	3001      	adds	r0, #1
 8005942:	f43f aeaa 	beq.w	800569a <_printf_float+0xbe>
 8005946:	f108 0801 	add.w	r8, r8, #1
 800594a:	e7ec      	b.n	8005926 <_printf_float+0x34a>
 800594c:	4613      	mov	r3, r2
 800594e:	4631      	mov	r1, r6
 8005950:	4642      	mov	r2, r8
 8005952:	4628      	mov	r0, r5
 8005954:	47b8      	blx	r7
 8005956:	3001      	adds	r0, #1
 8005958:	d1c0      	bne.n	80058dc <_printf_float+0x300>
 800595a:	e69e      	b.n	800569a <_printf_float+0xbe>
 800595c:	2301      	movs	r3, #1
 800595e:	4631      	mov	r1, r6
 8005960:	4628      	mov	r0, r5
 8005962:	9205      	str	r2, [sp, #20]
 8005964:	47b8      	blx	r7
 8005966:	3001      	adds	r0, #1
 8005968:	f43f ae97 	beq.w	800569a <_printf_float+0xbe>
 800596c:	9a05      	ldr	r2, [sp, #20]
 800596e:	f10b 0b01 	add.w	fp, fp, #1
 8005972:	e7b9      	b.n	80058e8 <_printf_float+0x30c>
 8005974:	ee18 3a10 	vmov	r3, s16
 8005978:	4652      	mov	r2, sl
 800597a:	4631      	mov	r1, r6
 800597c:	4628      	mov	r0, r5
 800597e:	47b8      	blx	r7
 8005980:	3001      	adds	r0, #1
 8005982:	d1be      	bne.n	8005902 <_printf_float+0x326>
 8005984:	e689      	b.n	800569a <_printf_float+0xbe>
 8005986:	9a05      	ldr	r2, [sp, #20]
 8005988:	464b      	mov	r3, r9
 800598a:	4442      	add	r2, r8
 800598c:	4631      	mov	r1, r6
 800598e:	4628      	mov	r0, r5
 8005990:	47b8      	blx	r7
 8005992:	3001      	adds	r0, #1
 8005994:	d1c1      	bne.n	800591a <_printf_float+0x33e>
 8005996:	e680      	b.n	800569a <_printf_float+0xbe>
 8005998:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800599a:	2a01      	cmp	r2, #1
 800599c:	dc01      	bgt.n	80059a2 <_printf_float+0x3c6>
 800599e:	07db      	lsls	r3, r3, #31
 80059a0:	d53a      	bpl.n	8005a18 <_printf_float+0x43c>
 80059a2:	2301      	movs	r3, #1
 80059a4:	4642      	mov	r2, r8
 80059a6:	4631      	mov	r1, r6
 80059a8:	4628      	mov	r0, r5
 80059aa:	47b8      	blx	r7
 80059ac:	3001      	adds	r0, #1
 80059ae:	f43f ae74 	beq.w	800569a <_printf_float+0xbe>
 80059b2:	ee18 3a10 	vmov	r3, s16
 80059b6:	4652      	mov	r2, sl
 80059b8:	4631      	mov	r1, r6
 80059ba:	4628      	mov	r0, r5
 80059bc:	47b8      	blx	r7
 80059be:	3001      	adds	r0, #1
 80059c0:	f43f ae6b 	beq.w	800569a <_printf_float+0xbe>
 80059c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80059c8:	2200      	movs	r2, #0
 80059ca:	2300      	movs	r3, #0
 80059cc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80059d0:	f7fb f882 	bl	8000ad8 <__aeabi_dcmpeq>
 80059d4:	b9d8      	cbnz	r0, 8005a0e <_printf_float+0x432>
 80059d6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80059da:	f108 0201 	add.w	r2, r8, #1
 80059de:	4631      	mov	r1, r6
 80059e0:	4628      	mov	r0, r5
 80059e2:	47b8      	blx	r7
 80059e4:	3001      	adds	r0, #1
 80059e6:	d10e      	bne.n	8005a06 <_printf_float+0x42a>
 80059e8:	e657      	b.n	800569a <_printf_float+0xbe>
 80059ea:	2301      	movs	r3, #1
 80059ec:	4652      	mov	r2, sl
 80059ee:	4631      	mov	r1, r6
 80059f0:	4628      	mov	r0, r5
 80059f2:	47b8      	blx	r7
 80059f4:	3001      	adds	r0, #1
 80059f6:	f43f ae50 	beq.w	800569a <_printf_float+0xbe>
 80059fa:	f108 0801 	add.w	r8, r8, #1
 80059fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a00:	3b01      	subs	r3, #1
 8005a02:	4543      	cmp	r3, r8
 8005a04:	dcf1      	bgt.n	80059ea <_printf_float+0x40e>
 8005a06:	464b      	mov	r3, r9
 8005a08:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005a0c:	e6da      	b.n	80057c4 <_printf_float+0x1e8>
 8005a0e:	f04f 0800 	mov.w	r8, #0
 8005a12:	f104 0a1a 	add.w	sl, r4, #26
 8005a16:	e7f2      	b.n	80059fe <_printf_float+0x422>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	4642      	mov	r2, r8
 8005a1c:	e7df      	b.n	80059de <_printf_float+0x402>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	464a      	mov	r2, r9
 8005a22:	4631      	mov	r1, r6
 8005a24:	4628      	mov	r0, r5
 8005a26:	47b8      	blx	r7
 8005a28:	3001      	adds	r0, #1
 8005a2a:	f43f ae36 	beq.w	800569a <_printf_float+0xbe>
 8005a2e:	f108 0801 	add.w	r8, r8, #1
 8005a32:	68e3      	ldr	r3, [r4, #12]
 8005a34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a36:	1a5b      	subs	r3, r3, r1
 8005a38:	4543      	cmp	r3, r8
 8005a3a:	dcf0      	bgt.n	8005a1e <_printf_float+0x442>
 8005a3c:	e6f8      	b.n	8005830 <_printf_float+0x254>
 8005a3e:	f04f 0800 	mov.w	r8, #0
 8005a42:	f104 0919 	add.w	r9, r4, #25
 8005a46:	e7f4      	b.n	8005a32 <_printf_float+0x456>

08005a48 <_printf_common>:
 8005a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a4c:	4616      	mov	r6, r2
 8005a4e:	4699      	mov	r9, r3
 8005a50:	688a      	ldr	r2, [r1, #8]
 8005a52:	690b      	ldr	r3, [r1, #16]
 8005a54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	bfb8      	it	lt
 8005a5c:	4613      	movlt	r3, r2
 8005a5e:	6033      	str	r3, [r6, #0]
 8005a60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a64:	4607      	mov	r7, r0
 8005a66:	460c      	mov	r4, r1
 8005a68:	b10a      	cbz	r2, 8005a6e <_printf_common+0x26>
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	6033      	str	r3, [r6, #0]
 8005a6e:	6823      	ldr	r3, [r4, #0]
 8005a70:	0699      	lsls	r1, r3, #26
 8005a72:	bf42      	ittt	mi
 8005a74:	6833      	ldrmi	r3, [r6, #0]
 8005a76:	3302      	addmi	r3, #2
 8005a78:	6033      	strmi	r3, [r6, #0]
 8005a7a:	6825      	ldr	r5, [r4, #0]
 8005a7c:	f015 0506 	ands.w	r5, r5, #6
 8005a80:	d106      	bne.n	8005a90 <_printf_common+0x48>
 8005a82:	f104 0a19 	add.w	sl, r4, #25
 8005a86:	68e3      	ldr	r3, [r4, #12]
 8005a88:	6832      	ldr	r2, [r6, #0]
 8005a8a:	1a9b      	subs	r3, r3, r2
 8005a8c:	42ab      	cmp	r3, r5
 8005a8e:	dc26      	bgt.n	8005ade <_printf_common+0x96>
 8005a90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a94:	1e13      	subs	r3, r2, #0
 8005a96:	6822      	ldr	r2, [r4, #0]
 8005a98:	bf18      	it	ne
 8005a9a:	2301      	movne	r3, #1
 8005a9c:	0692      	lsls	r2, r2, #26
 8005a9e:	d42b      	bmi.n	8005af8 <_printf_common+0xb0>
 8005aa0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005aa4:	4649      	mov	r1, r9
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	47c0      	blx	r8
 8005aaa:	3001      	adds	r0, #1
 8005aac:	d01e      	beq.n	8005aec <_printf_common+0xa4>
 8005aae:	6823      	ldr	r3, [r4, #0]
 8005ab0:	6922      	ldr	r2, [r4, #16]
 8005ab2:	f003 0306 	and.w	r3, r3, #6
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	bf02      	ittt	eq
 8005aba:	68e5      	ldreq	r5, [r4, #12]
 8005abc:	6833      	ldreq	r3, [r6, #0]
 8005abe:	1aed      	subeq	r5, r5, r3
 8005ac0:	68a3      	ldr	r3, [r4, #8]
 8005ac2:	bf0c      	ite	eq
 8005ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ac8:	2500      	movne	r5, #0
 8005aca:	4293      	cmp	r3, r2
 8005acc:	bfc4      	itt	gt
 8005ace:	1a9b      	subgt	r3, r3, r2
 8005ad0:	18ed      	addgt	r5, r5, r3
 8005ad2:	2600      	movs	r6, #0
 8005ad4:	341a      	adds	r4, #26
 8005ad6:	42b5      	cmp	r5, r6
 8005ad8:	d11a      	bne.n	8005b10 <_printf_common+0xc8>
 8005ada:	2000      	movs	r0, #0
 8005adc:	e008      	b.n	8005af0 <_printf_common+0xa8>
 8005ade:	2301      	movs	r3, #1
 8005ae0:	4652      	mov	r2, sl
 8005ae2:	4649      	mov	r1, r9
 8005ae4:	4638      	mov	r0, r7
 8005ae6:	47c0      	blx	r8
 8005ae8:	3001      	adds	r0, #1
 8005aea:	d103      	bne.n	8005af4 <_printf_common+0xac>
 8005aec:	f04f 30ff 	mov.w	r0, #4294967295
 8005af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af4:	3501      	adds	r5, #1
 8005af6:	e7c6      	b.n	8005a86 <_printf_common+0x3e>
 8005af8:	18e1      	adds	r1, r4, r3
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	2030      	movs	r0, #48	; 0x30
 8005afe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b02:	4422      	add	r2, r4
 8005b04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b08:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b0c:	3302      	adds	r3, #2
 8005b0e:	e7c7      	b.n	8005aa0 <_printf_common+0x58>
 8005b10:	2301      	movs	r3, #1
 8005b12:	4622      	mov	r2, r4
 8005b14:	4649      	mov	r1, r9
 8005b16:	4638      	mov	r0, r7
 8005b18:	47c0      	blx	r8
 8005b1a:	3001      	adds	r0, #1
 8005b1c:	d0e6      	beq.n	8005aec <_printf_common+0xa4>
 8005b1e:	3601      	adds	r6, #1
 8005b20:	e7d9      	b.n	8005ad6 <_printf_common+0x8e>
	...

08005b24 <_printf_i>:
 8005b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b28:	7e0f      	ldrb	r7, [r1, #24]
 8005b2a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b2c:	2f78      	cmp	r7, #120	; 0x78
 8005b2e:	4691      	mov	r9, r2
 8005b30:	4680      	mov	r8, r0
 8005b32:	460c      	mov	r4, r1
 8005b34:	469a      	mov	sl, r3
 8005b36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b3a:	d807      	bhi.n	8005b4c <_printf_i+0x28>
 8005b3c:	2f62      	cmp	r7, #98	; 0x62
 8005b3e:	d80a      	bhi.n	8005b56 <_printf_i+0x32>
 8005b40:	2f00      	cmp	r7, #0
 8005b42:	f000 80d4 	beq.w	8005cee <_printf_i+0x1ca>
 8005b46:	2f58      	cmp	r7, #88	; 0x58
 8005b48:	f000 80c0 	beq.w	8005ccc <_printf_i+0x1a8>
 8005b4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b54:	e03a      	b.n	8005bcc <_printf_i+0xa8>
 8005b56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b5a:	2b15      	cmp	r3, #21
 8005b5c:	d8f6      	bhi.n	8005b4c <_printf_i+0x28>
 8005b5e:	a101      	add	r1, pc, #4	; (adr r1, 8005b64 <_printf_i+0x40>)
 8005b60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b64:	08005bbd 	.word	0x08005bbd
 8005b68:	08005bd1 	.word	0x08005bd1
 8005b6c:	08005b4d 	.word	0x08005b4d
 8005b70:	08005b4d 	.word	0x08005b4d
 8005b74:	08005b4d 	.word	0x08005b4d
 8005b78:	08005b4d 	.word	0x08005b4d
 8005b7c:	08005bd1 	.word	0x08005bd1
 8005b80:	08005b4d 	.word	0x08005b4d
 8005b84:	08005b4d 	.word	0x08005b4d
 8005b88:	08005b4d 	.word	0x08005b4d
 8005b8c:	08005b4d 	.word	0x08005b4d
 8005b90:	08005cd5 	.word	0x08005cd5
 8005b94:	08005bfd 	.word	0x08005bfd
 8005b98:	08005c8f 	.word	0x08005c8f
 8005b9c:	08005b4d 	.word	0x08005b4d
 8005ba0:	08005b4d 	.word	0x08005b4d
 8005ba4:	08005cf7 	.word	0x08005cf7
 8005ba8:	08005b4d 	.word	0x08005b4d
 8005bac:	08005bfd 	.word	0x08005bfd
 8005bb0:	08005b4d 	.word	0x08005b4d
 8005bb4:	08005b4d 	.word	0x08005b4d
 8005bb8:	08005c97 	.word	0x08005c97
 8005bbc:	682b      	ldr	r3, [r5, #0]
 8005bbe:	1d1a      	adds	r2, r3, #4
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	602a      	str	r2, [r5, #0]
 8005bc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e09f      	b.n	8005d10 <_printf_i+0x1ec>
 8005bd0:	6820      	ldr	r0, [r4, #0]
 8005bd2:	682b      	ldr	r3, [r5, #0]
 8005bd4:	0607      	lsls	r7, r0, #24
 8005bd6:	f103 0104 	add.w	r1, r3, #4
 8005bda:	6029      	str	r1, [r5, #0]
 8005bdc:	d501      	bpl.n	8005be2 <_printf_i+0xbe>
 8005bde:	681e      	ldr	r6, [r3, #0]
 8005be0:	e003      	b.n	8005bea <_printf_i+0xc6>
 8005be2:	0646      	lsls	r6, r0, #25
 8005be4:	d5fb      	bpl.n	8005bde <_printf_i+0xba>
 8005be6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005bea:	2e00      	cmp	r6, #0
 8005bec:	da03      	bge.n	8005bf6 <_printf_i+0xd2>
 8005bee:	232d      	movs	r3, #45	; 0x2d
 8005bf0:	4276      	negs	r6, r6
 8005bf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bf6:	485a      	ldr	r0, [pc, #360]	; (8005d60 <_printf_i+0x23c>)
 8005bf8:	230a      	movs	r3, #10
 8005bfa:	e012      	b.n	8005c22 <_printf_i+0xfe>
 8005bfc:	682b      	ldr	r3, [r5, #0]
 8005bfe:	6820      	ldr	r0, [r4, #0]
 8005c00:	1d19      	adds	r1, r3, #4
 8005c02:	6029      	str	r1, [r5, #0]
 8005c04:	0605      	lsls	r5, r0, #24
 8005c06:	d501      	bpl.n	8005c0c <_printf_i+0xe8>
 8005c08:	681e      	ldr	r6, [r3, #0]
 8005c0a:	e002      	b.n	8005c12 <_printf_i+0xee>
 8005c0c:	0641      	lsls	r1, r0, #25
 8005c0e:	d5fb      	bpl.n	8005c08 <_printf_i+0xe4>
 8005c10:	881e      	ldrh	r6, [r3, #0]
 8005c12:	4853      	ldr	r0, [pc, #332]	; (8005d60 <_printf_i+0x23c>)
 8005c14:	2f6f      	cmp	r7, #111	; 0x6f
 8005c16:	bf0c      	ite	eq
 8005c18:	2308      	moveq	r3, #8
 8005c1a:	230a      	movne	r3, #10
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c22:	6865      	ldr	r5, [r4, #4]
 8005c24:	60a5      	str	r5, [r4, #8]
 8005c26:	2d00      	cmp	r5, #0
 8005c28:	bfa2      	ittt	ge
 8005c2a:	6821      	ldrge	r1, [r4, #0]
 8005c2c:	f021 0104 	bicge.w	r1, r1, #4
 8005c30:	6021      	strge	r1, [r4, #0]
 8005c32:	b90e      	cbnz	r6, 8005c38 <_printf_i+0x114>
 8005c34:	2d00      	cmp	r5, #0
 8005c36:	d04b      	beq.n	8005cd0 <_printf_i+0x1ac>
 8005c38:	4615      	mov	r5, r2
 8005c3a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c3e:	fb03 6711 	mls	r7, r3, r1, r6
 8005c42:	5dc7      	ldrb	r7, [r0, r7]
 8005c44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c48:	4637      	mov	r7, r6
 8005c4a:	42bb      	cmp	r3, r7
 8005c4c:	460e      	mov	r6, r1
 8005c4e:	d9f4      	bls.n	8005c3a <_printf_i+0x116>
 8005c50:	2b08      	cmp	r3, #8
 8005c52:	d10b      	bne.n	8005c6c <_printf_i+0x148>
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	07de      	lsls	r6, r3, #31
 8005c58:	d508      	bpl.n	8005c6c <_printf_i+0x148>
 8005c5a:	6923      	ldr	r3, [r4, #16]
 8005c5c:	6861      	ldr	r1, [r4, #4]
 8005c5e:	4299      	cmp	r1, r3
 8005c60:	bfde      	ittt	le
 8005c62:	2330      	movle	r3, #48	; 0x30
 8005c64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c68:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c6c:	1b52      	subs	r2, r2, r5
 8005c6e:	6122      	str	r2, [r4, #16]
 8005c70:	f8cd a000 	str.w	sl, [sp]
 8005c74:	464b      	mov	r3, r9
 8005c76:	aa03      	add	r2, sp, #12
 8005c78:	4621      	mov	r1, r4
 8005c7a:	4640      	mov	r0, r8
 8005c7c:	f7ff fee4 	bl	8005a48 <_printf_common>
 8005c80:	3001      	adds	r0, #1
 8005c82:	d14a      	bne.n	8005d1a <_printf_i+0x1f6>
 8005c84:	f04f 30ff 	mov.w	r0, #4294967295
 8005c88:	b004      	add	sp, #16
 8005c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c8e:	6823      	ldr	r3, [r4, #0]
 8005c90:	f043 0320 	orr.w	r3, r3, #32
 8005c94:	6023      	str	r3, [r4, #0]
 8005c96:	4833      	ldr	r0, [pc, #204]	; (8005d64 <_printf_i+0x240>)
 8005c98:	2778      	movs	r7, #120	; 0x78
 8005c9a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	6829      	ldr	r1, [r5, #0]
 8005ca2:	061f      	lsls	r7, r3, #24
 8005ca4:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ca8:	d402      	bmi.n	8005cb0 <_printf_i+0x18c>
 8005caa:	065f      	lsls	r7, r3, #25
 8005cac:	bf48      	it	mi
 8005cae:	b2b6      	uxthmi	r6, r6
 8005cb0:	07df      	lsls	r7, r3, #31
 8005cb2:	bf48      	it	mi
 8005cb4:	f043 0320 	orrmi.w	r3, r3, #32
 8005cb8:	6029      	str	r1, [r5, #0]
 8005cba:	bf48      	it	mi
 8005cbc:	6023      	strmi	r3, [r4, #0]
 8005cbe:	b91e      	cbnz	r6, 8005cc8 <_printf_i+0x1a4>
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	f023 0320 	bic.w	r3, r3, #32
 8005cc6:	6023      	str	r3, [r4, #0]
 8005cc8:	2310      	movs	r3, #16
 8005cca:	e7a7      	b.n	8005c1c <_printf_i+0xf8>
 8005ccc:	4824      	ldr	r0, [pc, #144]	; (8005d60 <_printf_i+0x23c>)
 8005cce:	e7e4      	b.n	8005c9a <_printf_i+0x176>
 8005cd0:	4615      	mov	r5, r2
 8005cd2:	e7bd      	b.n	8005c50 <_printf_i+0x12c>
 8005cd4:	682b      	ldr	r3, [r5, #0]
 8005cd6:	6826      	ldr	r6, [r4, #0]
 8005cd8:	6961      	ldr	r1, [r4, #20]
 8005cda:	1d18      	adds	r0, r3, #4
 8005cdc:	6028      	str	r0, [r5, #0]
 8005cde:	0635      	lsls	r5, r6, #24
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	d501      	bpl.n	8005ce8 <_printf_i+0x1c4>
 8005ce4:	6019      	str	r1, [r3, #0]
 8005ce6:	e002      	b.n	8005cee <_printf_i+0x1ca>
 8005ce8:	0670      	lsls	r0, r6, #25
 8005cea:	d5fb      	bpl.n	8005ce4 <_printf_i+0x1c0>
 8005cec:	8019      	strh	r1, [r3, #0]
 8005cee:	2300      	movs	r3, #0
 8005cf0:	6123      	str	r3, [r4, #16]
 8005cf2:	4615      	mov	r5, r2
 8005cf4:	e7bc      	b.n	8005c70 <_printf_i+0x14c>
 8005cf6:	682b      	ldr	r3, [r5, #0]
 8005cf8:	1d1a      	adds	r2, r3, #4
 8005cfa:	602a      	str	r2, [r5, #0]
 8005cfc:	681d      	ldr	r5, [r3, #0]
 8005cfe:	6862      	ldr	r2, [r4, #4]
 8005d00:	2100      	movs	r1, #0
 8005d02:	4628      	mov	r0, r5
 8005d04:	f7fa fa6c 	bl	80001e0 <memchr>
 8005d08:	b108      	cbz	r0, 8005d0e <_printf_i+0x1ea>
 8005d0a:	1b40      	subs	r0, r0, r5
 8005d0c:	6060      	str	r0, [r4, #4]
 8005d0e:	6863      	ldr	r3, [r4, #4]
 8005d10:	6123      	str	r3, [r4, #16]
 8005d12:	2300      	movs	r3, #0
 8005d14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d18:	e7aa      	b.n	8005c70 <_printf_i+0x14c>
 8005d1a:	6923      	ldr	r3, [r4, #16]
 8005d1c:	462a      	mov	r2, r5
 8005d1e:	4649      	mov	r1, r9
 8005d20:	4640      	mov	r0, r8
 8005d22:	47d0      	blx	sl
 8005d24:	3001      	adds	r0, #1
 8005d26:	d0ad      	beq.n	8005c84 <_printf_i+0x160>
 8005d28:	6823      	ldr	r3, [r4, #0]
 8005d2a:	079b      	lsls	r3, r3, #30
 8005d2c:	d413      	bmi.n	8005d56 <_printf_i+0x232>
 8005d2e:	68e0      	ldr	r0, [r4, #12]
 8005d30:	9b03      	ldr	r3, [sp, #12]
 8005d32:	4298      	cmp	r0, r3
 8005d34:	bfb8      	it	lt
 8005d36:	4618      	movlt	r0, r3
 8005d38:	e7a6      	b.n	8005c88 <_printf_i+0x164>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	4632      	mov	r2, r6
 8005d3e:	4649      	mov	r1, r9
 8005d40:	4640      	mov	r0, r8
 8005d42:	47d0      	blx	sl
 8005d44:	3001      	adds	r0, #1
 8005d46:	d09d      	beq.n	8005c84 <_printf_i+0x160>
 8005d48:	3501      	adds	r5, #1
 8005d4a:	68e3      	ldr	r3, [r4, #12]
 8005d4c:	9903      	ldr	r1, [sp, #12]
 8005d4e:	1a5b      	subs	r3, r3, r1
 8005d50:	42ab      	cmp	r3, r5
 8005d52:	dcf2      	bgt.n	8005d3a <_printf_i+0x216>
 8005d54:	e7eb      	b.n	8005d2e <_printf_i+0x20a>
 8005d56:	2500      	movs	r5, #0
 8005d58:	f104 0619 	add.w	r6, r4, #25
 8005d5c:	e7f5      	b.n	8005d4a <_printf_i+0x226>
 8005d5e:	bf00      	nop
 8005d60:	08009c62 	.word	0x08009c62
 8005d64:	08009c73 	.word	0x08009c73

08005d68 <_scanf_float>:
 8005d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d6c:	b087      	sub	sp, #28
 8005d6e:	4617      	mov	r7, r2
 8005d70:	9303      	str	r3, [sp, #12]
 8005d72:	688b      	ldr	r3, [r1, #8]
 8005d74:	1e5a      	subs	r2, r3, #1
 8005d76:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005d7a:	bf83      	ittte	hi
 8005d7c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005d80:	195b      	addhi	r3, r3, r5
 8005d82:	9302      	strhi	r3, [sp, #8]
 8005d84:	2300      	movls	r3, #0
 8005d86:	bf86      	itte	hi
 8005d88:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005d8c:	608b      	strhi	r3, [r1, #8]
 8005d8e:	9302      	strls	r3, [sp, #8]
 8005d90:	680b      	ldr	r3, [r1, #0]
 8005d92:	468b      	mov	fp, r1
 8005d94:	2500      	movs	r5, #0
 8005d96:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005d9a:	f84b 3b1c 	str.w	r3, [fp], #28
 8005d9e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005da2:	4680      	mov	r8, r0
 8005da4:	460c      	mov	r4, r1
 8005da6:	465e      	mov	r6, fp
 8005da8:	46aa      	mov	sl, r5
 8005daa:	46a9      	mov	r9, r5
 8005dac:	9501      	str	r5, [sp, #4]
 8005dae:	68a2      	ldr	r2, [r4, #8]
 8005db0:	b152      	cbz	r2, 8005dc8 <_scanf_float+0x60>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	2b4e      	cmp	r3, #78	; 0x4e
 8005db8:	d864      	bhi.n	8005e84 <_scanf_float+0x11c>
 8005dba:	2b40      	cmp	r3, #64	; 0x40
 8005dbc:	d83c      	bhi.n	8005e38 <_scanf_float+0xd0>
 8005dbe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005dc2:	b2c8      	uxtb	r0, r1
 8005dc4:	280e      	cmp	r0, #14
 8005dc6:	d93a      	bls.n	8005e3e <_scanf_float+0xd6>
 8005dc8:	f1b9 0f00 	cmp.w	r9, #0
 8005dcc:	d003      	beq.n	8005dd6 <_scanf_float+0x6e>
 8005dce:	6823      	ldr	r3, [r4, #0]
 8005dd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005dd4:	6023      	str	r3, [r4, #0]
 8005dd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005dda:	f1ba 0f01 	cmp.w	sl, #1
 8005dde:	f200 8113 	bhi.w	8006008 <_scanf_float+0x2a0>
 8005de2:	455e      	cmp	r6, fp
 8005de4:	f200 8105 	bhi.w	8005ff2 <_scanf_float+0x28a>
 8005de8:	2501      	movs	r5, #1
 8005dea:	4628      	mov	r0, r5
 8005dec:	b007      	add	sp, #28
 8005dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005df6:	2a0d      	cmp	r2, #13
 8005df8:	d8e6      	bhi.n	8005dc8 <_scanf_float+0x60>
 8005dfa:	a101      	add	r1, pc, #4	; (adr r1, 8005e00 <_scanf_float+0x98>)
 8005dfc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005e00:	08005f3f 	.word	0x08005f3f
 8005e04:	08005dc9 	.word	0x08005dc9
 8005e08:	08005dc9 	.word	0x08005dc9
 8005e0c:	08005dc9 	.word	0x08005dc9
 8005e10:	08005f9f 	.word	0x08005f9f
 8005e14:	08005f77 	.word	0x08005f77
 8005e18:	08005dc9 	.word	0x08005dc9
 8005e1c:	08005dc9 	.word	0x08005dc9
 8005e20:	08005f4d 	.word	0x08005f4d
 8005e24:	08005dc9 	.word	0x08005dc9
 8005e28:	08005dc9 	.word	0x08005dc9
 8005e2c:	08005dc9 	.word	0x08005dc9
 8005e30:	08005dc9 	.word	0x08005dc9
 8005e34:	08005f05 	.word	0x08005f05
 8005e38:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005e3c:	e7db      	b.n	8005df6 <_scanf_float+0x8e>
 8005e3e:	290e      	cmp	r1, #14
 8005e40:	d8c2      	bhi.n	8005dc8 <_scanf_float+0x60>
 8005e42:	a001      	add	r0, pc, #4	; (adr r0, 8005e48 <_scanf_float+0xe0>)
 8005e44:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005e48:	08005ef7 	.word	0x08005ef7
 8005e4c:	08005dc9 	.word	0x08005dc9
 8005e50:	08005ef7 	.word	0x08005ef7
 8005e54:	08005f8b 	.word	0x08005f8b
 8005e58:	08005dc9 	.word	0x08005dc9
 8005e5c:	08005ea5 	.word	0x08005ea5
 8005e60:	08005ee1 	.word	0x08005ee1
 8005e64:	08005ee1 	.word	0x08005ee1
 8005e68:	08005ee1 	.word	0x08005ee1
 8005e6c:	08005ee1 	.word	0x08005ee1
 8005e70:	08005ee1 	.word	0x08005ee1
 8005e74:	08005ee1 	.word	0x08005ee1
 8005e78:	08005ee1 	.word	0x08005ee1
 8005e7c:	08005ee1 	.word	0x08005ee1
 8005e80:	08005ee1 	.word	0x08005ee1
 8005e84:	2b6e      	cmp	r3, #110	; 0x6e
 8005e86:	d809      	bhi.n	8005e9c <_scanf_float+0x134>
 8005e88:	2b60      	cmp	r3, #96	; 0x60
 8005e8a:	d8b2      	bhi.n	8005df2 <_scanf_float+0x8a>
 8005e8c:	2b54      	cmp	r3, #84	; 0x54
 8005e8e:	d077      	beq.n	8005f80 <_scanf_float+0x218>
 8005e90:	2b59      	cmp	r3, #89	; 0x59
 8005e92:	d199      	bne.n	8005dc8 <_scanf_float+0x60>
 8005e94:	2d07      	cmp	r5, #7
 8005e96:	d197      	bne.n	8005dc8 <_scanf_float+0x60>
 8005e98:	2508      	movs	r5, #8
 8005e9a:	e029      	b.n	8005ef0 <_scanf_float+0x188>
 8005e9c:	2b74      	cmp	r3, #116	; 0x74
 8005e9e:	d06f      	beq.n	8005f80 <_scanf_float+0x218>
 8005ea0:	2b79      	cmp	r3, #121	; 0x79
 8005ea2:	e7f6      	b.n	8005e92 <_scanf_float+0x12a>
 8005ea4:	6821      	ldr	r1, [r4, #0]
 8005ea6:	05c8      	lsls	r0, r1, #23
 8005ea8:	d51a      	bpl.n	8005ee0 <_scanf_float+0x178>
 8005eaa:	9b02      	ldr	r3, [sp, #8]
 8005eac:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005eb0:	6021      	str	r1, [r4, #0]
 8005eb2:	f109 0901 	add.w	r9, r9, #1
 8005eb6:	b11b      	cbz	r3, 8005ec0 <_scanf_float+0x158>
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	3201      	adds	r2, #1
 8005ebc:	9302      	str	r3, [sp, #8]
 8005ebe:	60a2      	str	r2, [r4, #8]
 8005ec0:	68a3      	ldr	r3, [r4, #8]
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	60a3      	str	r3, [r4, #8]
 8005ec6:	6923      	ldr	r3, [r4, #16]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	6123      	str	r3, [r4, #16]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	607b      	str	r3, [r7, #4]
 8005ed4:	f340 8084 	ble.w	8005fe0 <_scanf_float+0x278>
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	3301      	adds	r3, #1
 8005edc:	603b      	str	r3, [r7, #0]
 8005ede:	e766      	b.n	8005dae <_scanf_float+0x46>
 8005ee0:	eb1a 0f05 	cmn.w	sl, r5
 8005ee4:	f47f af70 	bne.w	8005dc8 <_scanf_float+0x60>
 8005ee8:	6822      	ldr	r2, [r4, #0]
 8005eea:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005eee:	6022      	str	r2, [r4, #0]
 8005ef0:	f806 3b01 	strb.w	r3, [r6], #1
 8005ef4:	e7e4      	b.n	8005ec0 <_scanf_float+0x158>
 8005ef6:	6822      	ldr	r2, [r4, #0]
 8005ef8:	0610      	lsls	r0, r2, #24
 8005efa:	f57f af65 	bpl.w	8005dc8 <_scanf_float+0x60>
 8005efe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f02:	e7f4      	b.n	8005eee <_scanf_float+0x186>
 8005f04:	f1ba 0f00 	cmp.w	sl, #0
 8005f08:	d10e      	bne.n	8005f28 <_scanf_float+0x1c0>
 8005f0a:	f1b9 0f00 	cmp.w	r9, #0
 8005f0e:	d10e      	bne.n	8005f2e <_scanf_float+0x1c6>
 8005f10:	6822      	ldr	r2, [r4, #0]
 8005f12:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005f16:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005f1a:	d108      	bne.n	8005f2e <_scanf_float+0x1c6>
 8005f1c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f20:	6022      	str	r2, [r4, #0]
 8005f22:	f04f 0a01 	mov.w	sl, #1
 8005f26:	e7e3      	b.n	8005ef0 <_scanf_float+0x188>
 8005f28:	f1ba 0f02 	cmp.w	sl, #2
 8005f2c:	d055      	beq.n	8005fda <_scanf_float+0x272>
 8005f2e:	2d01      	cmp	r5, #1
 8005f30:	d002      	beq.n	8005f38 <_scanf_float+0x1d0>
 8005f32:	2d04      	cmp	r5, #4
 8005f34:	f47f af48 	bne.w	8005dc8 <_scanf_float+0x60>
 8005f38:	3501      	adds	r5, #1
 8005f3a:	b2ed      	uxtb	r5, r5
 8005f3c:	e7d8      	b.n	8005ef0 <_scanf_float+0x188>
 8005f3e:	f1ba 0f01 	cmp.w	sl, #1
 8005f42:	f47f af41 	bne.w	8005dc8 <_scanf_float+0x60>
 8005f46:	f04f 0a02 	mov.w	sl, #2
 8005f4a:	e7d1      	b.n	8005ef0 <_scanf_float+0x188>
 8005f4c:	b97d      	cbnz	r5, 8005f6e <_scanf_float+0x206>
 8005f4e:	f1b9 0f00 	cmp.w	r9, #0
 8005f52:	f47f af3c 	bne.w	8005dce <_scanf_float+0x66>
 8005f56:	6822      	ldr	r2, [r4, #0]
 8005f58:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005f5c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005f60:	f47f af39 	bne.w	8005dd6 <_scanf_float+0x6e>
 8005f64:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f68:	6022      	str	r2, [r4, #0]
 8005f6a:	2501      	movs	r5, #1
 8005f6c:	e7c0      	b.n	8005ef0 <_scanf_float+0x188>
 8005f6e:	2d03      	cmp	r5, #3
 8005f70:	d0e2      	beq.n	8005f38 <_scanf_float+0x1d0>
 8005f72:	2d05      	cmp	r5, #5
 8005f74:	e7de      	b.n	8005f34 <_scanf_float+0x1cc>
 8005f76:	2d02      	cmp	r5, #2
 8005f78:	f47f af26 	bne.w	8005dc8 <_scanf_float+0x60>
 8005f7c:	2503      	movs	r5, #3
 8005f7e:	e7b7      	b.n	8005ef0 <_scanf_float+0x188>
 8005f80:	2d06      	cmp	r5, #6
 8005f82:	f47f af21 	bne.w	8005dc8 <_scanf_float+0x60>
 8005f86:	2507      	movs	r5, #7
 8005f88:	e7b2      	b.n	8005ef0 <_scanf_float+0x188>
 8005f8a:	6822      	ldr	r2, [r4, #0]
 8005f8c:	0591      	lsls	r1, r2, #22
 8005f8e:	f57f af1b 	bpl.w	8005dc8 <_scanf_float+0x60>
 8005f92:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005f96:	6022      	str	r2, [r4, #0]
 8005f98:	f8cd 9004 	str.w	r9, [sp, #4]
 8005f9c:	e7a8      	b.n	8005ef0 <_scanf_float+0x188>
 8005f9e:	6822      	ldr	r2, [r4, #0]
 8005fa0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005fa4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005fa8:	d006      	beq.n	8005fb8 <_scanf_float+0x250>
 8005faa:	0550      	lsls	r0, r2, #21
 8005fac:	f57f af0c 	bpl.w	8005dc8 <_scanf_float+0x60>
 8005fb0:	f1b9 0f00 	cmp.w	r9, #0
 8005fb4:	f43f af0f 	beq.w	8005dd6 <_scanf_float+0x6e>
 8005fb8:	0591      	lsls	r1, r2, #22
 8005fba:	bf58      	it	pl
 8005fbc:	9901      	ldrpl	r1, [sp, #4]
 8005fbe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005fc2:	bf58      	it	pl
 8005fc4:	eba9 0101 	subpl.w	r1, r9, r1
 8005fc8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005fcc:	bf58      	it	pl
 8005fce:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005fd2:	6022      	str	r2, [r4, #0]
 8005fd4:	f04f 0900 	mov.w	r9, #0
 8005fd8:	e78a      	b.n	8005ef0 <_scanf_float+0x188>
 8005fda:	f04f 0a03 	mov.w	sl, #3
 8005fde:	e787      	b.n	8005ef0 <_scanf_float+0x188>
 8005fe0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005fe4:	4639      	mov	r1, r7
 8005fe6:	4640      	mov	r0, r8
 8005fe8:	4798      	blx	r3
 8005fea:	2800      	cmp	r0, #0
 8005fec:	f43f aedf 	beq.w	8005dae <_scanf_float+0x46>
 8005ff0:	e6ea      	b.n	8005dc8 <_scanf_float+0x60>
 8005ff2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ff6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005ffa:	463a      	mov	r2, r7
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	4798      	blx	r3
 8006000:	6923      	ldr	r3, [r4, #16]
 8006002:	3b01      	subs	r3, #1
 8006004:	6123      	str	r3, [r4, #16]
 8006006:	e6ec      	b.n	8005de2 <_scanf_float+0x7a>
 8006008:	1e6b      	subs	r3, r5, #1
 800600a:	2b06      	cmp	r3, #6
 800600c:	d825      	bhi.n	800605a <_scanf_float+0x2f2>
 800600e:	2d02      	cmp	r5, #2
 8006010:	d836      	bhi.n	8006080 <_scanf_float+0x318>
 8006012:	455e      	cmp	r6, fp
 8006014:	f67f aee8 	bls.w	8005de8 <_scanf_float+0x80>
 8006018:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800601c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006020:	463a      	mov	r2, r7
 8006022:	4640      	mov	r0, r8
 8006024:	4798      	blx	r3
 8006026:	6923      	ldr	r3, [r4, #16]
 8006028:	3b01      	subs	r3, #1
 800602a:	6123      	str	r3, [r4, #16]
 800602c:	e7f1      	b.n	8006012 <_scanf_float+0x2aa>
 800602e:	9802      	ldr	r0, [sp, #8]
 8006030:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006034:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006038:	9002      	str	r0, [sp, #8]
 800603a:	463a      	mov	r2, r7
 800603c:	4640      	mov	r0, r8
 800603e:	4798      	blx	r3
 8006040:	6923      	ldr	r3, [r4, #16]
 8006042:	3b01      	subs	r3, #1
 8006044:	6123      	str	r3, [r4, #16]
 8006046:	f10a 3aff 	add.w	sl, sl, #4294967295
 800604a:	fa5f fa8a 	uxtb.w	sl, sl
 800604e:	f1ba 0f02 	cmp.w	sl, #2
 8006052:	d1ec      	bne.n	800602e <_scanf_float+0x2c6>
 8006054:	3d03      	subs	r5, #3
 8006056:	b2ed      	uxtb	r5, r5
 8006058:	1b76      	subs	r6, r6, r5
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	05da      	lsls	r2, r3, #23
 800605e:	d52f      	bpl.n	80060c0 <_scanf_float+0x358>
 8006060:	055b      	lsls	r3, r3, #21
 8006062:	d510      	bpl.n	8006086 <_scanf_float+0x31e>
 8006064:	455e      	cmp	r6, fp
 8006066:	f67f aebf 	bls.w	8005de8 <_scanf_float+0x80>
 800606a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800606e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006072:	463a      	mov	r2, r7
 8006074:	4640      	mov	r0, r8
 8006076:	4798      	blx	r3
 8006078:	6923      	ldr	r3, [r4, #16]
 800607a:	3b01      	subs	r3, #1
 800607c:	6123      	str	r3, [r4, #16]
 800607e:	e7f1      	b.n	8006064 <_scanf_float+0x2fc>
 8006080:	46aa      	mov	sl, r5
 8006082:	9602      	str	r6, [sp, #8]
 8006084:	e7df      	b.n	8006046 <_scanf_float+0x2de>
 8006086:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800608a:	6923      	ldr	r3, [r4, #16]
 800608c:	2965      	cmp	r1, #101	; 0x65
 800608e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006092:	f106 35ff 	add.w	r5, r6, #4294967295
 8006096:	6123      	str	r3, [r4, #16]
 8006098:	d00c      	beq.n	80060b4 <_scanf_float+0x34c>
 800609a:	2945      	cmp	r1, #69	; 0x45
 800609c:	d00a      	beq.n	80060b4 <_scanf_float+0x34c>
 800609e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060a2:	463a      	mov	r2, r7
 80060a4:	4640      	mov	r0, r8
 80060a6:	4798      	blx	r3
 80060a8:	6923      	ldr	r3, [r4, #16]
 80060aa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80060ae:	3b01      	subs	r3, #1
 80060b0:	1eb5      	subs	r5, r6, #2
 80060b2:	6123      	str	r3, [r4, #16]
 80060b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060b8:	463a      	mov	r2, r7
 80060ba:	4640      	mov	r0, r8
 80060bc:	4798      	blx	r3
 80060be:	462e      	mov	r6, r5
 80060c0:	6825      	ldr	r5, [r4, #0]
 80060c2:	f015 0510 	ands.w	r5, r5, #16
 80060c6:	d158      	bne.n	800617a <_scanf_float+0x412>
 80060c8:	7035      	strb	r5, [r6, #0]
 80060ca:	6823      	ldr	r3, [r4, #0]
 80060cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80060d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060d4:	d11c      	bne.n	8006110 <_scanf_float+0x3a8>
 80060d6:	9b01      	ldr	r3, [sp, #4]
 80060d8:	454b      	cmp	r3, r9
 80060da:	eba3 0209 	sub.w	r2, r3, r9
 80060de:	d124      	bne.n	800612a <_scanf_float+0x3c2>
 80060e0:	2200      	movs	r2, #0
 80060e2:	4659      	mov	r1, fp
 80060e4:	4640      	mov	r0, r8
 80060e6:	f002 fc1b 	bl	8008920 <_strtod_r>
 80060ea:	9b03      	ldr	r3, [sp, #12]
 80060ec:	6821      	ldr	r1, [r4, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f011 0f02 	tst.w	r1, #2
 80060f4:	ec57 6b10 	vmov	r6, r7, d0
 80060f8:	f103 0204 	add.w	r2, r3, #4
 80060fc:	d020      	beq.n	8006140 <_scanf_float+0x3d8>
 80060fe:	9903      	ldr	r1, [sp, #12]
 8006100:	600a      	str	r2, [r1, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	e9c3 6700 	strd	r6, r7, [r3]
 8006108:	68e3      	ldr	r3, [r4, #12]
 800610a:	3301      	adds	r3, #1
 800610c:	60e3      	str	r3, [r4, #12]
 800610e:	e66c      	b.n	8005dea <_scanf_float+0x82>
 8006110:	9b04      	ldr	r3, [sp, #16]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d0e4      	beq.n	80060e0 <_scanf_float+0x378>
 8006116:	9905      	ldr	r1, [sp, #20]
 8006118:	230a      	movs	r3, #10
 800611a:	462a      	mov	r2, r5
 800611c:	3101      	adds	r1, #1
 800611e:	4640      	mov	r0, r8
 8006120:	f002 fc86 	bl	8008a30 <_strtol_r>
 8006124:	9b04      	ldr	r3, [sp, #16]
 8006126:	9e05      	ldr	r6, [sp, #20]
 8006128:	1ac2      	subs	r2, r0, r3
 800612a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800612e:	429e      	cmp	r6, r3
 8006130:	bf28      	it	cs
 8006132:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006136:	4912      	ldr	r1, [pc, #72]	; (8006180 <_scanf_float+0x418>)
 8006138:	4630      	mov	r0, r6
 800613a:	f000 f8d5 	bl	80062e8 <siprintf>
 800613e:	e7cf      	b.n	80060e0 <_scanf_float+0x378>
 8006140:	f011 0f04 	tst.w	r1, #4
 8006144:	9903      	ldr	r1, [sp, #12]
 8006146:	600a      	str	r2, [r1, #0]
 8006148:	d1db      	bne.n	8006102 <_scanf_float+0x39a>
 800614a:	f8d3 8000 	ldr.w	r8, [r3]
 800614e:	ee10 2a10 	vmov	r2, s0
 8006152:	ee10 0a10 	vmov	r0, s0
 8006156:	463b      	mov	r3, r7
 8006158:	4639      	mov	r1, r7
 800615a:	f7fa fcef 	bl	8000b3c <__aeabi_dcmpun>
 800615e:	b128      	cbz	r0, 800616c <_scanf_float+0x404>
 8006160:	4808      	ldr	r0, [pc, #32]	; (8006184 <_scanf_float+0x41c>)
 8006162:	f000 f9a3 	bl	80064ac <nanf>
 8006166:	ed88 0a00 	vstr	s0, [r8]
 800616a:	e7cd      	b.n	8006108 <_scanf_float+0x3a0>
 800616c:	4630      	mov	r0, r6
 800616e:	4639      	mov	r1, r7
 8006170:	f7fa fd42 	bl	8000bf8 <__aeabi_d2f>
 8006174:	f8c8 0000 	str.w	r0, [r8]
 8006178:	e7c6      	b.n	8006108 <_scanf_float+0x3a0>
 800617a:	2500      	movs	r5, #0
 800617c:	e635      	b.n	8005dea <_scanf_float+0x82>
 800617e:	bf00      	nop
 8006180:	08009c84 	.word	0x08009c84
 8006184:	0800a015 	.word	0x0800a015

08006188 <std>:
 8006188:	2300      	movs	r3, #0
 800618a:	b510      	push	{r4, lr}
 800618c:	4604      	mov	r4, r0
 800618e:	e9c0 3300 	strd	r3, r3, [r0]
 8006192:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006196:	6083      	str	r3, [r0, #8]
 8006198:	8181      	strh	r1, [r0, #12]
 800619a:	6643      	str	r3, [r0, #100]	; 0x64
 800619c:	81c2      	strh	r2, [r0, #14]
 800619e:	6183      	str	r3, [r0, #24]
 80061a0:	4619      	mov	r1, r3
 80061a2:	2208      	movs	r2, #8
 80061a4:	305c      	adds	r0, #92	; 0x5c
 80061a6:	f000 f902 	bl	80063ae <memset>
 80061aa:	4b05      	ldr	r3, [pc, #20]	; (80061c0 <std+0x38>)
 80061ac:	6263      	str	r3, [r4, #36]	; 0x24
 80061ae:	4b05      	ldr	r3, [pc, #20]	; (80061c4 <std+0x3c>)
 80061b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80061b2:	4b05      	ldr	r3, [pc, #20]	; (80061c8 <std+0x40>)
 80061b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061b6:	4b05      	ldr	r3, [pc, #20]	; (80061cc <std+0x44>)
 80061b8:	6224      	str	r4, [r4, #32]
 80061ba:	6323      	str	r3, [r4, #48]	; 0x30
 80061bc:	bd10      	pop	{r4, pc}
 80061be:	bf00      	nop
 80061c0:	08006329 	.word	0x08006329
 80061c4:	0800634b 	.word	0x0800634b
 80061c8:	08006383 	.word	0x08006383
 80061cc:	080063a7 	.word	0x080063a7

080061d0 <stdio_exit_handler>:
 80061d0:	4a02      	ldr	r2, [pc, #8]	; (80061dc <stdio_exit_handler+0xc>)
 80061d2:	4903      	ldr	r1, [pc, #12]	; (80061e0 <stdio_exit_handler+0x10>)
 80061d4:	4803      	ldr	r0, [pc, #12]	; (80061e4 <stdio_exit_handler+0x14>)
 80061d6:	f000 b869 	b.w	80062ac <_fwalk_sglue>
 80061da:	bf00      	nop
 80061dc:	2000000c 	.word	0x2000000c
 80061e0:	08008df1 	.word	0x08008df1
 80061e4:	20000018 	.word	0x20000018

080061e8 <cleanup_stdio>:
 80061e8:	6841      	ldr	r1, [r0, #4]
 80061ea:	4b0c      	ldr	r3, [pc, #48]	; (800621c <cleanup_stdio+0x34>)
 80061ec:	4299      	cmp	r1, r3
 80061ee:	b510      	push	{r4, lr}
 80061f0:	4604      	mov	r4, r0
 80061f2:	d001      	beq.n	80061f8 <cleanup_stdio+0x10>
 80061f4:	f002 fdfc 	bl	8008df0 <_fflush_r>
 80061f8:	68a1      	ldr	r1, [r4, #8]
 80061fa:	4b09      	ldr	r3, [pc, #36]	; (8006220 <cleanup_stdio+0x38>)
 80061fc:	4299      	cmp	r1, r3
 80061fe:	d002      	beq.n	8006206 <cleanup_stdio+0x1e>
 8006200:	4620      	mov	r0, r4
 8006202:	f002 fdf5 	bl	8008df0 <_fflush_r>
 8006206:	68e1      	ldr	r1, [r4, #12]
 8006208:	4b06      	ldr	r3, [pc, #24]	; (8006224 <cleanup_stdio+0x3c>)
 800620a:	4299      	cmp	r1, r3
 800620c:	d004      	beq.n	8006218 <cleanup_stdio+0x30>
 800620e:	4620      	mov	r0, r4
 8006210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006214:	f002 bdec 	b.w	8008df0 <_fflush_r>
 8006218:	bd10      	pop	{r4, pc}
 800621a:	bf00      	nop
 800621c:	200003a8 	.word	0x200003a8
 8006220:	20000410 	.word	0x20000410
 8006224:	20000478 	.word	0x20000478

08006228 <global_stdio_init.part.0>:
 8006228:	b510      	push	{r4, lr}
 800622a:	4b0b      	ldr	r3, [pc, #44]	; (8006258 <global_stdio_init.part.0+0x30>)
 800622c:	4c0b      	ldr	r4, [pc, #44]	; (800625c <global_stdio_init.part.0+0x34>)
 800622e:	4a0c      	ldr	r2, [pc, #48]	; (8006260 <global_stdio_init.part.0+0x38>)
 8006230:	601a      	str	r2, [r3, #0]
 8006232:	4620      	mov	r0, r4
 8006234:	2200      	movs	r2, #0
 8006236:	2104      	movs	r1, #4
 8006238:	f7ff ffa6 	bl	8006188 <std>
 800623c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006240:	2201      	movs	r2, #1
 8006242:	2109      	movs	r1, #9
 8006244:	f7ff ffa0 	bl	8006188 <std>
 8006248:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800624c:	2202      	movs	r2, #2
 800624e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006252:	2112      	movs	r1, #18
 8006254:	f7ff bf98 	b.w	8006188 <std>
 8006258:	200004e0 	.word	0x200004e0
 800625c:	200003a8 	.word	0x200003a8
 8006260:	080061d1 	.word	0x080061d1

08006264 <__sfp_lock_acquire>:
 8006264:	4801      	ldr	r0, [pc, #4]	; (800626c <__sfp_lock_acquire+0x8>)
 8006266:	f000 b91f 	b.w	80064a8 <__retarget_lock_acquire_recursive>
 800626a:	bf00      	nop
 800626c:	200004e9 	.word	0x200004e9

08006270 <__sfp_lock_release>:
 8006270:	4801      	ldr	r0, [pc, #4]	; (8006278 <__sfp_lock_release+0x8>)
 8006272:	f000 b91a 	b.w	80064aa <__retarget_lock_release_recursive>
 8006276:	bf00      	nop
 8006278:	200004e9 	.word	0x200004e9

0800627c <__sinit>:
 800627c:	b510      	push	{r4, lr}
 800627e:	4604      	mov	r4, r0
 8006280:	f7ff fff0 	bl	8006264 <__sfp_lock_acquire>
 8006284:	6a23      	ldr	r3, [r4, #32]
 8006286:	b11b      	cbz	r3, 8006290 <__sinit+0x14>
 8006288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800628c:	f7ff bff0 	b.w	8006270 <__sfp_lock_release>
 8006290:	4b04      	ldr	r3, [pc, #16]	; (80062a4 <__sinit+0x28>)
 8006292:	6223      	str	r3, [r4, #32]
 8006294:	4b04      	ldr	r3, [pc, #16]	; (80062a8 <__sinit+0x2c>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1f5      	bne.n	8006288 <__sinit+0xc>
 800629c:	f7ff ffc4 	bl	8006228 <global_stdio_init.part.0>
 80062a0:	e7f2      	b.n	8006288 <__sinit+0xc>
 80062a2:	bf00      	nop
 80062a4:	080061e9 	.word	0x080061e9
 80062a8:	200004e0 	.word	0x200004e0

080062ac <_fwalk_sglue>:
 80062ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062b0:	4607      	mov	r7, r0
 80062b2:	4688      	mov	r8, r1
 80062b4:	4614      	mov	r4, r2
 80062b6:	2600      	movs	r6, #0
 80062b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062bc:	f1b9 0901 	subs.w	r9, r9, #1
 80062c0:	d505      	bpl.n	80062ce <_fwalk_sglue+0x22>
 80062c2:	6824      	ldr	r4, [r4, #0]
 80062c4:	2c00      	cmp	r4, #0
 80062c6:	d1f7      	bne.n	80062b8 <_fwalk_sglue+0xc>
 80062c8:	4630      	mov	r0, r6
 80062ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062ce:	89ab      	ldrh	r3, [r5, #12]
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d907      	bls.n	80062e4 <_fwalk_sglue+0x38>
 80062d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062d8:	3301      	adds	r3, #1
 80062da:	d003      	beq.n	80062e4 <_fwalk_sglue+0x38>
 80062dc:	4629      	mov	r1, r5
 80062de:	4638      	mov	r0, r7
 80062e0:	47c0      	blx	r8
 80062e2:	4306      	orrs	r6, r0
 80062e4:	3568      	adds	r5, #104	; 0x68
 80062e6:	e7e9      	b.n	80062bc <_fwalk_sglue+0x10>

080062e8 <siprintf>:
 80062e8:	b40e      	push	{r1, r2, r3}
 80062ea:	b500      	push	{lr}
 80062ec:	b09c      	sub	sp, #112	; 0x70
 80062ee:	ab1d      	add	r3, sp, #116	; 0x74
 80062f0:	9002      	str	r0, [sp, #8]
 80062f2:	9006      	str	r0, [sp, #24]
 80062f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80062f8:	4809      	ldr	r0, [pc, #36]	; (8006320 <siprintf+0x38>)
 80062fa:	9107      	str	r1, [sp, #28]
 80062fc:	9104      	str	r1, [sp, #16]
 80062fe:	4909      	ldr	r1, [pc, #36]	; (8006324 <siprintf+0x3c>)
 8006300:	f853 2b04 	ldr.w	r2, [r3], #4
 8006304:	9105      	str	r1, [sp, #20]
 8006306:	6800      	ldr	r0, [r0, #0]
 8006308:	9301      	str	r3, [sp, #4]
 800630a:	a902      	add	r1, sp, #8
 800630c:	f002 fbec 	bl	8008ae8 <_svfiprintf_r>
 8006310:	9b02      	ldr	r3, [sp, #8]
 8006312:	2200      	movs	r2, #0
 8006314:	701a      	strb	r2, [r3, #0]
 8006316:	b01c      	add	sp, #112	; 0x70
 8006318:	f85d eb04 	ldr.w	lr, [sp], #4
 800631c:	b003      	add	sp, #12
 800631e:	4770      	bx	lr
 8006320:	20000064 	.word	0x20000064
 8006324:	ffff0208 	.word	0xffff0208

08006328 <__sread>:
 8006328:	b510      	push	{r4, lr}
 800632a:	460c      	mov	r4, r1
 800632c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006330:	f000 f86c 	bl	800640c <_read_r>
 8006334:	2800      	cmp	r0, #0
 8006336:	bfab      	itete	ge
 8006338:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800633a:	89a3      	ldrhlt	r3, [r4, #12]
 800633c:	181b      	addge	r3, r3, r0
 800633e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006342:	bfac      	ite	ge
 8006344:	6563      	strge	r3, [r4, #84]	; 0x54
 8006346:	81a3      	strhlt	r3, [r4, #12]
 8006348:	bd10      	pop	{r4, pc}

0800634a <__swrite>:
 800634a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800634e:	461f      	mov	r7, r3
 8006350:	898b      	ldrh	r3, [r1, #12]
 8006352:	05db      	lsls	r3, r3, #23
 8006354:	4605      	mov	r5, r0
 8006356:	460c      	mov	r4, r1
 8006358:	4616      	mov	r6, r2
 800635a:	d505      	bpl.n	8006368 <__swrite+0x1e>
 800635c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006360:	2302      	movs	r3, #2
 8006362:	2200      	movs	r2, #0
 8006364:	f000 f840 	bl	80063e8 <_lseek_r>
 8006368:	89a3      	ldrh	r3, [r4, #12]
 800636a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800636e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006372:	81a3      	strh	r3, [r4, #12]
 8006374:	4632      	mov	r2, r6
 8006376:	463b      	mov	r3, r7
 8006378:	4628      	mov	r0, r5
 800637a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800637e:	f000 b857 	b.w	8006430 <_write_r>

08006382 <__sseek>:
 8006382:	b510      	push	{r4, lr}
 8006384:	460c      	mov	r4, r1
 8006386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800638a:	f000 f82d 	bl	80063e8 <_lseek_r>
 800638e:	1c43      	adds	r3, r0, #1
 8006390:	89a3      	ldrh	r3, [r4, #12]
 8006392:	bf15      	itete	ne
 8006394:	6560      	strne	r0, [r4, #84]	; 0x54
 8006396:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800639a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800639e:	81a3      	strheq	r3, [r4, #12]
 80063a0:	bf18      	it	ne
 80063a2:	81a3      	strhne	r3, [r4, #12]
 80063a4:	bd10      	pop	{r4, pc}

080063a6 <__sclose>:
 80063a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063aa:	f000 b80d 	b.w	80063c8 <_close_r>

080063ae <memset>:
 80063ae:	4402      	add	r2, r0
 80063b0:	4603      	mov	r3, r0
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d100      	bne.n	80063b8 <memset+0xa>
 80063b6:	4770      	bx	lr
 80063b8:	f803 1b01 	strb.w	r1, [r3], #1
 80063bc:	e7f9      	b.n	80063b2 <memset+0x4>
	...

080063c0 <_localeconv_r>:
 80063c0:	4800      	ldr	r0, [pc, #0]	; (80063c4 <_localeconv_r+0x4>)
 80063c2:	4770      	bx	lr
 80063c4:	20000158 	.word	0x20000158

080063c8 <_close_r>:
 80063c8:	b538      	push	{r3, r4, r5, lr}
 80063ca:	4d06      	ldr	r5, [pc, #24]	; (80063e4 <_close_r+0x1c>)
 80063cc:	2300      	movs	r3, #0
 80063ce:	4604      	mov	r4, r0
 80063d0:	4608      	mov	r0, r1
 80063d2:	602b      	str	r3, [r5, #0]
 80063d4:	f7fb fac7 	bl	8001966 <_close>
 80063d8:	1c43      	adds	r3, r0, #1
 80063da:	d102      	bne.n	80063e2 <_close_r+0x1a>
 80063dc:	682b      	ldr	r3, [r5, #0]
 80063de:	b103      	cbz	r3, 80063e2 <_close_r+0x1a>
 80063e0:	6023      	str	r3, [r4, #0]
 80063e2:	bd38      	pop	{r3, r4, r5, pc}
 80063e4:	200004e4 	.word	0x200004e4

080063e8 <_lseek_r>:
 80063e8:	b538      	push	{r3, r4, r5, lr}
 80063ea:	4d07      	ldr	r5, [pc, #28]	; (8006408 <_lseek_r+0x20>)
 80063ec:	4604      	mov	r4, r0
 80063ee:	4608      	mov	r0, r1
 80063f0:	4611      	mov	r1, r2
 80063f2:	2200      	movs	r2, #0
 80063f4:	602a      	str	r2, [r5, #0]
 80063f6:	461a      	mov	r2, r3
 80063f8:	f7fb fadc 	bl	80019b4 <_lseek>
 80063fc:	1c43      	adds	r3, r0, #1
 80063fe:	d102      	bne.n	8006406 <_lseek_r+0x1e>
 8006400:	682b      	ldr	r3, [r5, #0]
 8006402:	b103      	cbz	r3, 8006406 <_lseek_r+0x1e>
 8006404:	6023      	str	r3, [r4, #0]
 8006406:	bd38      	pop	{r3, r4, r5, pc}
 8006408:	200004e4 	.word	0x200004e4

0800640c <_read_r>:
 800640c:	b538      	push	{r3, r4, r5, lr}
 800640e:	4d07      	ldr	r5, [pc, #28]	; (800642c <_read_r+0x20>)
 8006410:	4604      	mov	r4, r0
 8006412:	4608      	mov	r0, r1
 8006414:	4611      	mov	r1, r2
 8006416:	2200      	movs	r2, #0
 8006418:	602a      	str	r2, [r5, #0]
 800641a:	461a      	mov	r2, r3
 800641c:	f7fb fa6a 	bl	80018f4 <_read>
 8006420:	1c43      	adds	r3, r0, #1
 8006422:	d102      	bne.n	800642a <_read_r+0x1e>
 8006424:	682b      	ldr	r3, [r5, #0]
 8006426:	b103      	cbz	r3, 800642a <_read_r+0x1e>
 8006428:	6023      	str	r3, [r4, #0]
 800642a:	bd38      	pop	{r3, r4, r5, pc}
 800642c:	200004e4 	.word	0x200004e4

08006430 <_write_r>:
 8006430:	b538      	push	{r3, r4, r5, lr}
 8006432:	4d07      	ldr	r5, [pc, #28]	; (8006450 <_write_r+0x20>)
 8006434:	4604      	mov	r4, r0
 8006436:	4608      	mov	r0, r1
 8006438:	4611      	mov	r1, r2
 800643a:	2200      	movs	r2, #0
 800643c:	602a      	str	r2, [r5, #0]
 800643e:	461a      	mov	r2, r3
 8006440:	f7fb fa75 	bl	800192e <_write>
 8006444:	1c43      	adds	r3, r0, #1
 8006446:	d102      	bne.n	800644e <_write_r+0x1e>
 8006448:	682b      	ldr	r3, [r5, #0]
 800644a:	b103      	cbz	r3, 800644e <_write_r+0x1e>
 800644c:	6023      	str	r3, [r4, #0]
 800644e:	bd38      	pop	{r3, r4, r5, pc}
 8006450:	200004e4 	.word	0x200004e4

08006454 <__errno>:
 8006454:	4b01      	ldr	r3, [pc, #4]	; (800645c <__errno+0x8>)
 8006456:	6818      	ldr	r0, [r3, #0]
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	20000064 	.word	0x20000064

08006460 <__libc_init_array>:
 8006460:	b570      	push	{r4, r5, r6, lr}
 8006462:	4d0d      	ldr	r5, [pc, #52]	; (8006498 <__libc_init_array+0x38>)
 8006464:	4c0d      	ldr	r4, [pc, #52]	; (800649c <__libc_init_array+0x3c>)
 8006466:	1b64      	subs	r4, r4, r5
 8006468:	10a4      	asrs	r4, r4, #2
 800646a:	2600      	movs	r6, #0
 800646c:	42a6      	cmp	r6, r4
 800646e:	d109      	bne.n	8006484 <__libc_init_array+0x24>
 8006470:	4d0b      	ldr	r5, [pc, #44]	; (80064a0 <__libc_init_array+0x40>)
 8006472:	4c0c      	ldr	r4, [pc, #48]	; (80064a4 <__libc_init_array+0x44>)
 8006474:	f003 fbd4 	bl	8009c20 <_init>
 8006478:	1b64      	subs	r4, r4, r5
 800647a:	10a4      	asrs	r4, r4, #2
 800647c:	2600      	movs	r6, #0
 800647e:	42a6      	cmp	r6, r4
 8006480:	d105      	bne.n	800648e <__libc_init_array+0x2e>
 8006482:	bd70      	pop	{r4, r5, r6, pc}
 8006484:	f855 3b04 	ldr.w	r3, [r5], #4
 8006488:	4798      	blx	r3
 800648a:	3601      	adds	r6, #1
 800648c:	e7ee      	b.n	800646c <__libc_init_array+0xc>
 800648e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006492:	4798      	blx	r3
 8006494:	3601      	adds	r6, #1
 8006496:	e7f2      	b.n	800647e <__libc_init_array+0x1e>
 8006498:	0800a080 	.word	0x0800a080
 800649c:	0800a080 	.word	0x0800a080
 80064a0:	0800a080 	.word	0x0800a080
 80064a4:	0800a084 	.word	0x0800a084

080064a8 <__retarget_lock_acquire_recursive>:
 80064a8:	4770      	bx	lr

080064aa <__retarget_lock_release_recursive>:
 80064aa:	4770      	bx	lr

080064ac <nanf>:
 80064ac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80064b4 <nanf+0x8>
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	7fc00000 	.word	0x7fc00000

080064b8 <quorem>:
 80064b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064bc:	6903      	ldr	r3, [r0, #16]
 80064be:	690c      	ldr	r4, [r1, #16]
 80064c0:	42a3      	cmp	r3, r4
 80064c2:	4607      	mov	r7, r0
 80064c4:	db7e      	blt.n	80065c4 <quorem+0x10c>
 80064c6:	3c01      	subs	r4, #1
 80064c8:	f101 0814 	add.w	r8, r1, #20
 80064cc:	f100 0514 	add.w	r5, r0, #20
 80064d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064d4:	9301      	str	r3, [sp, #4]
 80064d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80064da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064de:	3301      	adds	r3, #1
 80064e0:	429a      	cmp	r2, r3
 80064e2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80064e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80064ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80064ee:	d331      	bcc.n	8006554 <quorem+0x9c>
 80064f0:	f04f 0e00 	mov.w	lr, #0
 80064f4:	4640      	mov	r0, r8
 80064f6:	46ac      	mov	ip, r5
 80064f8:	46f2      	mov	sl, lr
 80064fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80064fe:	b293      	uxth	r3, r2
 8006500:	fb06 e303 	mla	r3, r6, r3, lr
 8006504:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006508:	0c1a      	lsrs	r2, r3, #16
 800650a:	b29b      	uxth	r3, r3
 800650c:	ebaa 0303 	sub.w	r3, sl, r3
 8006510:	f8dc a000 	ldr.w	sl, [ip]
 8006514:	fa13 f38a 	uxtah	r3, r3, sl
 8006518:	fb06 220e 	mla	r2, r6, lr, r2
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	9b00      	ldr	r3, [sp, #0]
 8006520:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006524:	b292      	uxth	r2, r2
 8006526:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800652a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800652e:	f8bd 3000 	ldrh.w	r3, [sp]
 8006532:	4581      	cmp	r9, r0
 8006534:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006538:	f84c 3b04 	str.w	r3, [ip], #4
 800653c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006540:	d2db      	bcs.n	80064fa <quorem+0x42>
 8006542:	f855 300b 	ldr.w	r3, [r5, fp]
 8006546:	b92b      	cbnz	r3, 8006554 <quorem+0x9c>
 8006548:	9b01      	ldr	r3, [sp, #4]
 800654a:	3b04      	subs	r3, #4
 800654c:	429d      	cmp	r5, r3
 800654e:	461a      	mov	r2, r3
 8006550:	d32c      	bcc.n	80065ac <quorem+0xf4>
 8006552:	613c      	str	r4, [r7, #16]
 8006554:	4638      	mov	r0, r7
 8006556:	f001 f9ef 	bl	8007938 <__mcmp>
 800655a:	2800      	cmp	r0, #0
 800655c:	db22      	blt.n	80065a4 <quorem+0xec>
 800655e:	3601      	adds	r6, #1
 8006560:	4629      	mov	r1, r5
 8006562:	2000      	movs	r0, #0
 8006564:	f858 2b04 	ldr.w	r2, [r8], #4
 8006568:	f8d1 c000 	ldr.w	ip, [r1]
 800656c:	b293      	uxth	r3, r2
 800656e:	1ac3      	subs	r3, r0, r3
 8006570:	0c12      	lsrs	r2, r2, #16
 8006572:	fa13 f38c 	uxtah	r3, r3, ip
 8006576:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800657a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800657e:	b29b      	uxth	r3, r3
 8006580:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006584:	45c1      	cmp	r9, r8
 8006586:	f841 3b04 	str.w	r3, [r1], #4
 800658a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800658e:	d2e9      	bcs.n	8006564 <quorem+0xac>
 8006590:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006594:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006598:	b922      	cbnz	r2, 80065a4 <quorem+0xec>
 800659a:	3b04      	subs	r3, #4
 800659c:	429d      	cmp	r5, r3
 800659e:	461a      	mov	r2, r3
 80065a0:	d30a      	bcc.n	80065b8 <quorem+0x100>
 80065a2:	613c      	str	r4, [r7, #16]
 80065a4:	4630      	mov	r0, r6
 80065a6:	b003      	add	sp, #12
 80065a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ac:	6812      	ldr	r2, [r2, #0]
 80065ae:	3b04      	subs	r3, #4
 80065b0:	2a00      	cmp	r2, #0
 80065b2:	d1ce      	bne.n	8006552 <quorem+0x9a>
 80065b4:	3c01      	subs	r4, #1
 80065b6:	e7c9      	b.n	800654c <quorem+0x94>
 80065b8:	6812      	ldr	r2, [r2, #0]
 80065ba:	3b04      	subs	r3, #4
 80065bc:	2a00      	cmp	r2, #0
 80065be:	d1f0      	bne.n	80065a2 <quorem+0xea>
 80065c0:	3c01      	subs	r4, #1
 80065c2:	e7eb      	b.n	800659c <quorem+0xe4>
 80065c4:	2000      	movs	r0, #0
 80065c6:	e7ee      	b.n	80065a6 <quorem+0xee>

080065c8 <_dtoa_r>:
 80065c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065cc:	ed2d 8b04 	vpush	{d8-d9}
 80065d0:	69c5      	ldr	r5, [r0, #28]
 80065d2:	b093      	sub	sp, #76	; 0x4c
 80065d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80065d8:	ec57 6b10 	vmov	r6, r7, d0
 80065dc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80065e0:	9107      	str	r1, [sp, #28]
 80065e2:	4604      	mov	r4, r0
 80065e4:	920a      	str	r2, [sp, #40]	; 0x28
 80065e6:	930d      	str	r3, [sp, #52]	; 0x34
 80065e8:	b975      	cbnz	r5, 8006608 <_dtoa_r+0x40>
 80065ea:	2010      	movs	r0, #16
 80065ec:	f000 fe2a 	bl	8007244 <malloc>
 80065f0:	4602      	mov	r2, r0
 80065f2:	61e0      	str	r0, [r4, #28]
 80065f4:	b920      	cbnz	r0, 8006600 <_dtoa_r+0x38>
 80065f6:	4bae      	ldr	r3, [pc, #696]	; (80068b0 <_dtoa_r+0x2e8>)
 80065f8:	21ef      	movs	r1, #239	; 0xef
 80065fa:	48ae      	ldr	r0, [pc, #696]	; (80068b4 <_dtoa_r+0x2ec>)
 80065fc:	f002 fc74 	bl	8008ee8 <__assert_func>
 8006600:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006604:	6005      	str	r5, [r0, #0]
 8006606:	60c5      	str	r5, [r0, #12]
 8006608:	69e3      	ldr	r3, [r4, #28]
 800660a:	6819      	ldr	r1, [r3, #0]
 800660c:	b151      	cbz	r1, 8006624 <_dtoa_r+0x5c>
 800660e:	685a      	ldr	r2, [r3, #4]
 8006610:	604a      	str	r2, [r1, #4]
 8006612:	2301      	movs	r3, #1
 8006614:	4093      	lsls	r3, r2
 8006616:	608b      	str	r3, [r1, #8]
 8006618:	4620      	mov	r0, r4
 800661a:	f000 ff07 	bl	800742c <_Bfree>
 800661e:	69e3      	ldr	r3, [r4, #28]
 8006620:	2200      	movs	r2, #0
 8006622:	601a      	str	r2, [r3, #0]
 8006624:	1e3b      	subs	r3, r7, #0
 8006626:	bfbb      	ittet	lt
 8006628:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800662c:	9303      	strlt	r3, [sp, #12]
 800662e:	2300      	movge	r3, #0
 8006630:	2201      	movlt	r2, #1
 8006632:	bfac      	ite	ge
 8006634:	f8c8 3000 	strge.w	r3, [r8]
 8006638:	f8c8 2000 	strlt.w	r2, [r8]
 800663c:	4b9e      	ldr	r3, [pc, #632]	; (80068b8 <_dtoa_r+0x2f0>)
 800663e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006642:	ea33 0308 	bics.w	r3, r3, r8
 8006646:	d11b      	bne.n	8006680 <_dtoa_r+0xb8>
 8006648:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800664a:	f242 730f 	movw	r3, #9999	; 0x270f
 800664e:	6013      	str	r3, [r2, #0]
 8006650:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006654:	4333      	orrs	r3, r6
 8006656:	f000 8593 	beq.w	8007180 <_dtoa_r+0xbb8>
 800665a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800665c:	b963      	cbnz	r3, 8006678 <_dtoa_r+0xb0>
 800665e:	4b97      	ldr	r3, [pc, #604]	; (80068bc <_dtoa_r+0x2f4>)
 8006660:	e027      	b.n	80066b2 <_dtoa_r+0xea>
 8006662:	4b97      	ldr	r3, [pc, #604]	; (80068c0 <_dtoa_r+0x2f8>)
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	3308      	adds	r3, #8
 8006668:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800666a:	6013      	str	r3, [r2, #0]
 800666c:	9800      	ldr	r0, [sp, #0]
 800666e:	b013      	add	sp, #76	; 0x4c
 8006670:	ecbd 8b04 	vpop	{d8-d9}
 8006674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006678:	4b90      	ldr	r3, [pc, #576]	; (80068bc <_dtoa_r+0x2f4>)
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	3303      	adds	r3, #3
 800667e:	e7f3      	b.n	8006668 <_dtoa_r+0xa0>
 8006680:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006684:	2200      	movs	r2, #0
 8006686:	ec51 0b17 	vmov	r0, r1, d7
 800668a:	eeb0 8a47 	vmov.f32	s16, s14
 800668e:	eef0 8a67 	vmov.f32	s17, s15
 8006692:	2300      	movs	r3, #0
 8006694:	f7fa fa20 	bl	8000ad8 <__aeabi_dcmpeq>
 8006698:	4681      	mov	r9, r0
 800669a:	b160      	cbz	r0, 80066b6 <_dtoa_r+0xee>
 800669c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800669e:	2301      	movs	r3, #1
 80066a0:	6013      	str	r3, [r2, #0]
 80066a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f000 8568 	beq.w	800717a <_dtoa_r+0xbb2>
 80066aa:	4b86      	ldr	r3, [pc, #536]	; (80068c4 <_dtoa_r+0x2fc>)
 80066ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066ae:	6013      	str	r3, [r2, #0]
 80066b0:	3b01      	subs	r3, #1
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	e7da      	b.n	800666c <_dtoa_r+0xa4>
 80066b6:	aa10      	add	r2, sp, #64	; 0x40
 80066b8:	a911      	add	r1, sp, #68	; 0x44
 80066ba:	4620      	mov	r0, r4
 80066bc:	eeb0 0a48 	vmov.f32	s0, s16
 80066c0:	eef0 0a68 	vmov.f32	s1, s17
 80066c4:	f001 fa4e 	bl	8007b64 <__d2b>
 80066c8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80066cc:	4682      	mov	sl, r0
 80066ce:	2d00      	cmp	r5, #0
 80066d0:	d07f      	beq.n	80067d2 <_dtoa_r+0x20a>
 80066d2:	ee18 3a90 	vmov	r3, s17
 80066d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066da:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80066de:	ec51 0b18 	vmov	r0, r1, d8
 80066e2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80066e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80066ea:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80066ee:	4619      	mov	r1, r3
 80066f0:	2200      	movs	r2, #0
 80066f2:	4b75      	ldr	r3, [pc, #468]	; (80068c8 <_dtoa_r+0x300>)
 80066f4:	f7f9 fdd0 	bl	8000298 <__aeabi_dsub>
 80066f8:	a367      	add	r3, pc, #412	; (adr r3, 8006898 <_dtoa_r+0x2d0>)
 80066fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fe:	f7f9 ff83 	bl	8000608 <__aeabi_dmul>
 8006702:	a367      	add	r3, pc, #412	; (adr r3, 80068a0 <_dtoa_r+0x2d8>)
 8006704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006708:	f7f9 fdc8 	bl	800029c <__adddf3>
 800670c:	4606      	mov	r6, r0
 800670e:	4628      	mov	r0, r5
 8006710:	460f      	mov	r7, r1
 8006712:	f7f9 ff0f 	bl	8000534 <__aeabi_i2d>
 8006716:	a364      	add	r3, pc, #400	; (adr r3, 80068a8 <_dtoa_r+0x2e0>)
 8006718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671c:	f7f9 ff74 	bl	8000608 <__aeabi_dmul>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4630      	mov	r0, r6
 8006726:	4639      	mov	r1, r7
 8006728:	f7f9 fdb8 	bl	800029c <__adddf3>
 800672c:	4606      	mov	r6, r0
 800672e:	460f      	mov	r7, r1
 8006730:	f7fa fa1a 	bl	8000b68 <__aeabi_d2iz>
 8006734:	2200      	movs	r2, #0
 8006736:	4683      	mov	fp, r0
 8006738:	2300      	movs	r3, #0
 800673a:	4630      	mov	r0, r6
 800673c:	4639      	mov	r1, r7
 800673e:	f7fa f9d5 	bl	8000aec <__aeabi_dcmplt>
 8006742:	b148      	cbz	r0, 8006758 <_dtoa_r+0x190>
 8006744:	4658      	mov	r0, fp
 8006746:	f7f9 fef5 	bl	8000534 <__aeabi_i2d>
 800674a:	4632      	mov	r2, r6
 800674c:	463b      	mov	r3, r7
 800674e:	f7fa f9c3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006752:	b908      	cbnz	r0, 8006758 <_dtoa_r+0x190>
 8006754:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006758:	f1bb 0f16 	cmp.w	fp, #22
 800675c:	d857      	bhi.n	800680e <_dtoa_r+0x246>
 800675e:	4b5b      	ldr	r3, [pc, #364]	; (80068cc <_dtoa_r+0x304>)
 8006760:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006768:	ec51 0b18 	vmov	r0, r1, d8
 800676c:	f7fa f9be 	bl	8000aec <__aeabi_dcmplt>
 8006770:	2800      	cmp	r0, #0
 8006772:	d04e      	beq.n	8006812 <_dtoa_r+0x24a>
 8006774:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006778:	2300      	movs	r3, #0
 800677a:	930c      	str	r3, [sp, #48]	; 0x30
 800677c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800677e:	1b5b      	subs	r3, r3, r5
 8006780:	1e5a      	subs	r2, r3, #1
 8006782:	bf45      	ittet	mi
 8006784:	f1c3 0301 	rsbmi	r3, r3, #1
 8006788:	9305      	strmi	r3, [sp, #20]
 800678a:	2300      	movpl	r3, #0
 800678c:	2300      	movmi	r3, #0
 800678e:	9206      	str	r2, [sp, #24]
 8006790:	bf54      	ite	pl
 8006792:	9305      	strpl	r3, [sp, #20]
 8006794:	9306      	strmi	r3, [sp, #24]
 8006796:	f1bb 0f00 	cmp.w	fp, #0
 800679a:	db3c      	blt.n	8006816 <_dtoa_r+0x24e>
 800679c:	9b06      	ldr	r3, [sp, #24]
 800679e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80067a2:	445b      	add	r3, fp
 80067a4:	9306      	str	r3, [sp, #24]
 80067a6:	2300      	movs	r3, #0
 80067a8:	9308      	str	r3, [sp, #32]
 80067aa:	9b07      	ldr	r3, [sp, #28]
 80067ac:	2b09      	cmp	r3, #9
 80067ae:	d868      	bhi.n	8006882 <_dtoa_r+0x2ba>
 80067b0:	2b05      	cmp	r3, #5
 80067b2:	bfc4      	itt	gt
 80067b4:	3b04      	subgt	r3, #4
 80067b6:	9307      	strgt	r3, [sp, #28]
 80067b8:	9b07      	ldr	r3, [sp, #28]
 80067ba:	f1a3 0302 	sub.w	r3, r3, #2
 80067be:	bfcc      	ite	gt
 80067c0:	2500      	movgt	r5, #0
 80067c2:	2501      	movle	r5, #1
 80067c4:	2b03      	cmp	r3, #3
 80067c6:	f200 8085 	bhi.w	80068d4 <_dtoa_r+0x30c>
 80067ca:	e8df f003 	tbb	[pc, r3]
 80067ce:	3b2e      	.short	0x3b2e
 80067d0:	5839      	.short	0x5839
 80067d2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80067d6:	441d      	add	r5, r3
 80067d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80067dc:	2b20      	cmp	r3, #32
 80067de:	bfc1      	itttt	gt
 80067e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80067e4:	fa08 f803 	lslgt.w	r8, r8, r3
 80067e8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80067ec:	fa26 f303 	lsrgt.w	r3, r6, r3
 80067f0:	bfd6      	itet	le
 80067f2:	f1c3 0320 	rsble	r3, r3, #32
 80067f6:	ea48 0003 	orrgt.w	r0, r8, r3
 80067fa:	fa06 f003 	lslle.w	r0, r6, r3
 80067fe:	f7f9 fe89 	bl	8000514 <__aeabi_ui2d>
 8006802:	2201      	movs	r2, #1
 8006804:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006808:	3d01      	subs	r5, #1
 800680a:	920e      	str	r2, [sp, #56]	; 0x38
 800680c:	e76f      	b.n	80066ee <_dtoa_r+0x126>
 800680e:	2301      	movs	r3, #1
 8006810:	e7b3      	b.n	800677a <_dtoa_r+0x1b2>
 8006812:	900c      	str	r0, [sp, #48]	; 0x30
 8006814:	e7b2      	b.n	800677c <_dtoa_r+0x1b4>
 8006816:	9b05      	ldr	r3, [sp, #20]
 8006818:	eba3 030b 	sub.w	r3, r3, fp
 800681c:	9305      	str	r3, [sp, #20]
 800681e:	f1cb 0300 	rsb	r3, fp, #0
 8006822:	9308      	str	r3, [sp, #32]
 8006824:	2300      	movs	r3, #0
 8006826:	930b      	str	r3, [sp, #44]	; 0x2c
 8006828:	e7bf      	b.n	80067aa <_dtoa_r+0x1e2>
 800682a:	2300      	movs	r3, #0
 800682c:	9309      	str	r3, [sp, #36]	; 0x24
 800682e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006830:	2b00      	cmp	r3, #0
 8006832:	dc52      	bgt.n	80068da <_dtoa_r+0x312>
 8006834:	2301      	movs	r3, #1
 8006836:	9301      	str	r3, [sp, #4]
 8006838:	9304      	str	r3, [sp, #16]
 800683a:	461a      	mov	r2, r3
 800683c:	920a      	str	r2, [sp, #40]	; 0x28
 800683e:	e00b      	b.n	8006858 <_dtoa_r+0x290>
 8006840:	2301      	movs	r3, #1
 8006842:	e7f3      	b.n	800682c <_dtoa_r+0x264>
 8006844:	2300      	movs	r3, #0
 8006846:	9309      	str	r3, [sp, #36]	; 0x24
 8006848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800684a:	445b      	add	r3, fp
 800684c:	9301      	str	r3, [sp, #4]
 800684e:	3301      	adds	r3, #1
 8006850:	2b01      	cmp	r3, #1
 8006852:	9304      	str	r3, [sp, #16]
 8006854:	bfb8      	it	lt
 8006856:	2301      	movlt	r3, #1
 8006858:	69e0      	ldr	r0, [r4, #28]
 800685a:	2100      	movs	r1, #0
 800685c:	2204      	movs	r2, #4
 800685e:	f102 0614 	add.w	r6, r2, #20
 8006862:	429e      	cmp	r6, r3
 8006864:	d93d      	bls.n	80068e2 <_dtoa_r+0x31a>
 8006866:	6041      	str	r1, [r0, #4]
 8006868:	4620      	mov	r0, r4
 800686a:	f000 fd9f 	bl	80073ac <_Balloc>
 800686e:	9000      	str	r0, [sp, #0]
 8006870:	2800      	cmp	r0, #0
 8006872:	d139      	bne.n	80068e8 <_dtoa_r+0x320>
 8006874:	4b16      	ldr	r3, [pc, #88]	; (80068d0 <_dtoa_r+0x308>)
 8006876:	4602      	mov	r2, r0
 8006878:	f240 11af 	movw	r1, #431	; 0x1af
 800687c:	e6bd      	b.n	80065fa <_dtoa_r+0x32>
 800687e:	2301      	movs	r3, #1
 8006880:	e7e1      	b.n	8006846 <_dtoa_r+0x27e>
 8006882:	2501      	movs	r5, #1
 8006884:	2300      	movs	r3, #0
 8006886:	9307      	str	r3, [sp, #28]
 8006888:	9509      	str	r5, [sp, #36]	; 0x24
 800688a:	f04f 33ff 	mov.w	r3, #4294967295
 800688e:	9301      	str	r3, [sp, #4]
 8006890:	9304      	str	r3, [sp, #16]
 8006892:	2200      	movs	r2, #0
 8006894:	2312      	movs	r3, #18
 8006896:	e7d1      	b.n	800683c <_dtoa_r+0x274>
 8006898:	636f4361 	.word	0x636f4361
 800689c:	3fd287a7 	.word	0x3fd287a7
 80068a0:	8b60c8b3 	.word	0x8b60c8b3
 80068a4:	3fc68a28 	.word	0x3fc68a28
 80068a8:	509f79fb 	.word	0x509f79fb
 80068ac:	3fd34413 	.word	0x3fd34413
 80068b0:	08009c96 	.word	0x08009c96
 80068b4:	08009cad 	.word	0x08009cad
 80068b8:	7ff00000 	.word	0x7ff00000
 80068bc:	08009c92 	.word	0x08009c92
 80068c0:	08009c89 	.word	0x08009c89
 80068c4:	08009c61 	.word	0x08009c61
 80068c8:	3ff80000 	.word	0x3ff80000
 80068cc:	08009d98 	.word	0x08009d98
 80068d0:	08009d05 	.word	0x08009d05
 80068d4:	2301      	movs	r3, #1
 80068d6:	9309      	str	r3, [sp, #36]	; 0x24
 80068d8:	e7d7      	b.n	800688a <_dtoa_r+0x2c2>
 80068da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068dc:	9301      	str	r3, [sp, #4]
 80068de:	9304      	str	r3, [sp, #16]
 80068e0:	e7ba      	b.n	8006858 <_dtoa_r+0x290>
 80068e2:	3101      	adds	r1, #1
 80068e4:	0052      	lsls	r2, r2, #1
 80068e6:	e7ba      	b.n	800685e <_dtoa_r+0x296>
 80068e8:	69e3      	ldr	r3, [r4, #28]
 80068ea:	9a00      	ldr	r2, [sp, #0]
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	9b04      	ldr	r3, [sp, #16]
 80068f0:	2b0e      	cmp	r3, #14
 80068f2:	f200 80a8 	bhi.w	8006a46 <_dtoa_r+0x47e>
 80068f6:	2d00      	cmp	r5, #0
 80068f8:	f000 80a5 	beq.w	8006a46 <_dtoa_r+0x47e>
 80068fc:	f1bb 0f00 	cmp.w	fp, #0
 8006900:	dd38      	ble.n	8006974 <_dtoa_r+0x3ac>
 8006902:	4bc0      	ldr	r3, [pc, #768]	; (8006c04 <_dtoa_r+0x63c>)
 8006904:	f00b 020f 	and.w	r2, fp, #15
 8006908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800690c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006910:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006914:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006918:	d019      	beq.n	800694e <_dtoa_r+0x386>
 800691a:	4bbb      	ldr	r3, [pc, #748]	; (8006c08 <_dtoa_r+0x640>)
 800691c:	ec51 0b18 	vmov	r0, r1, d8
 8006920:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006924:	f7f9 ff9a 	bl	800085c <__aeabi_ddiv>
 8006928:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800692c:	f008 080f 	and.w	r8, r8, #15
 8006930:	2503      	movs	r5, #3
 8006932:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006c08 <_dtoa_r+0x640>
 8006936:	f1b8 0f00 	cmp.w	r8, #0
 800693a:	d10a      	bne.n	8006952 <_dtoa_r+0x38a>
 800693c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006940:	4632      	mov	r2, r6
 8006942:	463b      	mov	r3, r7
 8006944:	f7f9 ff8a 	bl	800085c <__aeabi_ddiv>
 8006948:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800694c:	e02b      	b.n	80069a6 <_dtoa_r+0x3de>
 800694e:	2502      	movs	r5, #2
 8006950:	e7ef      	b.n	8006932 <_dtoa_r+0x36a>
 8006952:	f018 0f01 	tst.w	r8, #1
 8006956:	d008      	beq.n	800696a <_dtoa_r+0x3a2>
 8006958:	4630      	mov	r0, r6
 800695a:	4639      	mov	r1, r7
 800695c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006960:	f7f9 fe52 	bl	8000608 <__aeabi_dmul>
 8006964:	3501      	adds	r5, #1
 8006966:	4606      	mov	r6, r0
 8006968:	460f      	mov	r7, r1
 800696a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800696e:	f109 0908 	add.w	r9, r9, #8
 8006972:	e7e0      	b.n	8006936 <_dtoa_r+0x36e>
 8006974:	f000 809f 	beq.w	8006ab6 <_dtoa_r+0x4ee>
 8006978:	f1cb 0600 	rsb	r6, fp, #0
 800697c:	4ba1      	ldr	r3, [pc, #644]	; (8006c04 <_dtoa_r+0x63c>)
 800697e:	4fa2      	ldr	r7, [pc, #648]	; (8006c08 <_dtoa_r+0x640>)
 8006980:	f006 020f 	and.w	r2, r6, #15
 8006984:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698c:	ec51 0b18 	vmov	r0, r1, d8
 8006990:	f7f9 fe3a 	bl	8000608 <__aeabi_dmul>
 8006994:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006998:	1136      	asrs	r6, r6, #4
 800699a:	2300      	movs	r3, #0
 800699c:	2502      	movs	r5, #2
 800699e:	2e00      	cmp	r6, #0
 80069a0:	d17e      	bne.n	8006aa0 <_dtoa_r+0x4d8>
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1d0      	bne.n	8006948 <_dtoa_r+0x380>
 80069a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069a8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f000 8084 	beq.w	8006aba <_dtoa_r+0x4f2>
 80069b2:	4b96      	ldr	r3, [pc, #600]	; (8006c0c <_dtoa_r+0x644>)
 80069b4:	2200      	movs	r2, #0
 80069b6:	4640      	mov	r0, r8
 80069b8:	4649      	mov	r1, r9
 80069ba:	f7fa f897 	bl	8000aec <__aeabi_dcmplt>
 80069be:	2800      	cmp	r0, #0
 80069c0:	d07b      	beq.n	8006aba <_dtoa_r+0x4f2>
 80069c2:	9b04      	ldr	r3, [sp, #16]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d078      	beq.n	8006aba <_dtoa_r+0x4f2>
 80069c8:	9b01      	ldr	r3, [sp, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	dd39      	ble.n	8006a42 <_dtoa_r+0x47a>
 80069ce:	4b90      	ldr	r3, [pc, #576]	; (8006c10 <_dtoa_r+0x648>)
 80069d0:	2200      	movs	r2, #0
 80069d2:	4640      	mov	r0, r8
 80069d4:	4649      	mov	r1, r9
 80069d6:	f7f9 fe17 	bl	8000608 <__aeabi_dmul>
 80069da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069de:	9e01      	ldr	r6, [sp, #4]
 80069e0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80069e4:	3501      	adds	r5, #1
 80069e6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80069ea:	4628      	mov	r0, r5
 80069ec:	f7f9 fda2 	bl	8000534 <__aeabi_i2d>
 80069f0:	4642      	mov	r2, r8
 80069f2:	464b      	mov	r3, r9
 80069f4:	f7f9 fe08 	bl	8000608 <__aeabi_dmul>
 80069f8:	4b86      	ldr	r3, [pc, #536]	; (8006c14 <_dtoa_r+0x64c>)
 80069fa:	2200      	movs	r2, #0
 80069fc:	f7f9 fc4e 	bl	800029c <__adddf3>
 8006a00:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a08:	9303      	str	r3, [sp, #12]
 8006a0a:	2e00      	cmp	r6, #0
 8006a0c:	d158      	bne.n	8006ac0 <_dtoa_r+0x4f8>
 8006a0e:	4b82      	ldr	r3, [pc, #520]	; (8006c18 <_dtoa_r+0x650>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	4640      	mov	r0, r8
 8006a14:	4649      	mov	r1, r9
 8006a16:	f7f9 fc3f 	bl	8000298 <__aeabi_dsub>
 8006a1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a1e:	4680      	mov	r8, r0
 8006a20:	4689      	mov	r9, r1
 8006a22:	f7fa f881 	bl	8000b28 <__aeabi_dcmpgt>
 8006a26:	2800      	cmp	r0, #0
 8006a28:	f040 8296 	bne.w	8006f58 <_dtoa_r+0x990>
 8006a2c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006a30:	4640      	mov	r0, r8
 8006a32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a36:	4649      	mov	r1, r9
 8006a38:	f7fa f858 	bl	8000aec <__aeabi_dcmplt>
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	f040 8289 	bne.w	8006f54 <_dtoa_r+0x98c>
 8006a42:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006a46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f2c0 814e 	blt.w	8006cea <_dtoa_r+0x722>
 8006a4e:	f1bb 0f0e 	cmp.w	fp, #14
 8006a52:	f300 814a 	bgt.w	8006cea <_dtoa_r+0x722>
 8006a56:	4b6b      	ldr	r3, [pc, #428]	; (8006c04 <_dtoa_r+0x63c>)
 8006a58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f280 80dc 	bge.w	8006c20 <_dtoa_r+0x658>
 8006a68:	9b04      	ldr	r3, [sp, #16]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f300 80d8 	bgt.w	8006c20 <_dtoa_r+0x658>
 8006a70:	f040 826f 	bne.w	8006f52 <_dtoa_r+0x98a>
 8006a74:	4b68      	ldr	r3, [pc, #416]	; (8006c18 <_dtoa_r+0x650>)
 8006a76:	2200      	movs	r2, #0
 8006a78:	4640      	mov	r0, r8
 8006a7a:	4649      	mov	r1, r9
 8006a7c:	f7f9 fdc4 	bl	8000608 <__aeabi_dmul>
 8006a80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a84:	f7fa f846 	bl	8000b14 <__aeabi_dcmpge>
 8006a88:	9e04      	ldr	r6, [sp, #16]
 8006a8a:	4637      	mov	r7, r6
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	f040 8245 	bne.w	8006f1c <_dtoa_r+0x954>
 8006a92:	9d00      	ldr	r5, [sp, #0]
 8006a94:	2331      	movs	r3, #49	; 0x31
 8006a96:	f805 3b01 	strb.w	r3, [r5], #1
 8006a9a:	f10b 0b01 	add.w	fp, fp, #1
 8006a9e:	e241      	b.n	8006f24 <_dtoa_r+0x95c>
 8006aa0:	07f2      	lsls	r2, r6, #31
 8006aa2:	d505      	bpl.n	8006ab0 <_dtoa_r+0x4e8>
 8006aa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006aa8:	f7f9 fdae 	bl	8000608 <__aeabi_dmul>
 8006aac:	3501      	adds	r5, #1
 8006aae:	2301      	movs	r3, #1
 8006ab0:	1076      	asrs	r6, r6, #1
 8006ab2:	3708      	adds	r7, #8
 8006ab4:	e773      	b.n	800699e <_dtoa_r+0x3d6>
 8006ab6:	2502      	movs	r5, #2
 8006ab8:	e775      	b.n	80069a6 <_dtoa_r+0x3de>
 8006aba:	9e04      	ldr	r6, [sp, #16]
 8006abc:	465f      	mov	r7, fp
 8006abe:	e792      	b.n	80069e6 <_dtoa_r+0x41e>
 8006ac0:	9900      	ldr	r1, [sp, #0]
 8006ac2:	4b50      	ldr	r3, [pc, #320]	; (8006c04 <_dtoa_r+0x63c>)
 8006ac4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ac8:	4431      	add	r1, r6
 8006aca:	9102      	str	r1, [sp, #8]
 8006acc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ace:	eeb0 9a47 	vmov.f32	s18, s14
 8006ad2:	eef0 9a67 	vmov.f32	s19, s15
 8006ad6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006ada:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ade:	2900      	cmp	r1, #0
 8006ae0:	d044      	beq.n	8006b6c <_dtoa_r+0x5a4>
 8006ae2:	494e      	ldr	r1, [pc, #312]	; (8006c1c <_dtoa_r+0x654>)
 8006ae4:	2000      	movs	r0, #0
 8006ae6:	f7f9 feb9 	bl	800085c <__aeabi_ddiv>
 8006aea:	ec53 2b19 	vmov	r2, r3, d9
 8006aee:	f7f9 fbd3 	bl	8000298 <__aeabi_dsub>
 8006af2:	9d00      	ldr	r5, [sp, #0]
 8006af4:	ec41 0b19 	vmov	d9, r0, r1
 8006af8:	4649      	mov	r1, r9
 8006afa:	4640      	mov	r0, r8
 8006afc:	f7fa f834 	bl	8000b68 <__aeabi_d2iz>
 8006b00:	4606      	mov	r6, r0
 8006b02:	f7f9 fd17 	bl	8000534 <__aeabi_i2d>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	f7f9 fbc3 	bl	8000298 <__aeabi_dsub>
 8006b12:	3630      	adds	r6, #48	; 0x30
 8006b14:	f805 6b01 	strb.w	r6, [r5], #1
 8006b18:	ec53 2b19 	vmov	r2, r3, d9
 8006b1c:	4680      	mov	r8, r0
 8006b1e:	4689      	mov	r9, r1
 8006b20:	f7f9 ffe4 	bl	8000aec <__aeabi_dcmplt>
 8006b24:	2800      	cmp	r0, #0
 8006b26:	d164      	bne.n	8006bf2 <_dtoa_r+0x62a>
 8006b28:	4642      	mov	r2, r8
 8006b2a:	464b      	mov	r3, r9
 8006b2c:	4937      	ldr	r1, [pc, #220]	; (8006c0c <_dtoa_r+0x644>)
 8006b2e:	2000      	movs	r0, #0
 8006b30:	f7f9 fbb2 	bl	8000298 <__aeabi_dsub>
 8006b34:	ec53 2b19 	vmov	r2, r3, d9
 8006b38:	f7f9 ffd8 	bl	8000aec <__aeabi_dcmplt>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	f040 80b6 	bne.w	8006cae <_dtoa_r+0x6e6>
 8006b42:	9b02      	ldr	r3, [sp, #8]
 8006b44:	429d      	cmp	r5, r3
 8006b46:	f43f af7c 	beq.w	8006a42 <_dtoa_r+0x47a>
 8006b4a:	4b31      	ldr	r3, [pc, #196]	; (8006c10 <_dtoa_r+0x648>)
 8006b4c:	ec51 0b19 	vmov	r0, r1, d9
 8006b50:	2200      	movs	r2, #0
 8006b52:	f7f9 fd59 	bl	8000608 <__aeabi_dmul>
 8006b56:	4b2e      	ldr	r3, [pc, #184]	; (8006c10 <_dtoa_r+0x648>)
 8006b58:	ec41 0b19 	vmov	d9, r0, r1
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	4640      	mov	r0, r8
 8006b60:	4649      	mov	r1, r9
 8006b62:	f7f9 fd51 	bl	8000608 <__aeabi_dmul>
 8006b66:	4680      	mov	r8, r0
 8006b68:	4689      	mov	r9, r1
 8006b6a:	e7c5      	b.n	8006af8 <_dtoa_r+0x530>
 8006b6c:	ec51 0b17 	vmov	r0, r1, d7
 8006b70:	f7f9 fd4a 	bl	8000608 <__aeabi_dmul>
 8006b74:	9b02      	ldr	r3, [sp, #8]
 8006b76:	9d00      	ldr	r5, [sp, #0]
 8006b78:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b7a:	ec41 0b19 	vmov	d9, r0, r1
 8006b7e:	4649      	mov	r1, r9
 8006b80:	4640      	mov	r0, r8
 8006b82:	f7f9 fff1 	bl	8000b68 <__aeabi_d2iz>
 8006b86:	4606      	mov	r6, r0
 8006b88:	f7f9 fcd4 	bl	8000534 <__aeabi_i2d>
 8006b8c:	3630      	adds	r6, #48	; 0x30
 8006b8e:	4602      	mov	r2, r0
 8006b90:	460b      	mov	r3, r1
 8006b92:	4640      	mov	r0, r8
 8006b94:	4649      	mov	r1, r9
 8006b96:	f7f9 fb7f 	bl	8000298 <__aeabi_dsub>
 8006b9a:	f805 6b01 	strb.w	r6, [r5], #1
 8006b9e:	9b02      	ldr	r3, [sp, #8]
 8006ba0:	429d      	cmp	r5, r3
 8006ba2:	4680      	mov	r8, r0
 8006ba4:	4689      	mov	r9, r1
 8006ba6:	f04f 0200 	mov.w	r2, #0
 8006baa:	d124      	bne.n	8006bf6 <_dtoa_r+0x62e>
 8006bac:	4b1b      	ldr	r3, [pc, #108]	; (8006c1c <_dtoa_r+0x654>)
 8006bae:	ec51 0b19 	vmov	r0, r1, d9
 8006bb2:	f7f9 fb73 	bl	800029c <__adddf3>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	460b      	mov	r3, r1
 8006bba:	4640      	mov	r0, r8
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	f7f9 ffb3 	bl	8000b28 <__aeabi_dcmpgt>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d173      	bne.n	8006cae <_dtoa_r+0x6e6>
 8006bc6:	ec53 2b19 	vmov	r2, r3, d9
 8006bca:	4914      	ldr	r1, [pc, #80]	; (8006c1c <_dtoa_r+0x654>)
 8006bcc:	2000      	movs	r0, #0
 8006bce:	f7f9 fb63 	bl	8000298 <__aeabi_dsub>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	4640      	mov	r0, r8
 8006bd8:	4649      	mov	r1, r9
 8006bda:	f7f9 ff87 	bl	8000aec <__aeabi_dcmplt>
 8006bde:	2800      	cmp	r0, #0
 8006be0:	f43f af2f 	beq.w	8006a42 <_dtoa_r+0x47a>
 8006be4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006be6:	1e6b      	subs	r3, r5, #1
 8006be8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006bea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006bee:	2b30      	cmp	r3, #48	; 0x30
 8006bf0:	d0f8      	beq.n	8006be4 <_dtoa_r+0x61c>
 8006bf2:	46bb      	mov	fp, r7
 8006bf4:	e04a      	b.n	8006c8c <_dtoa_r+0x6c4>
 8006bf6:	4b06      	ldr	r3, [pc, #24]	; (8006c10 <_dtoa_r+0x648>)
 8006bf8:	f7f9 fd06 	bl	8000608 <__aeabi_dmul>
 8006bfc:	4680      	mov	r8, r0
 8006bfe:	4689      	mov	r9, r1
 8006c00:	e7bd      	b.n	8006b7e <_dtoa_r+0x5b6>
 8006c02:	bf00      	nop
 8006c04:	08009d98 	.word	0x08009d98
 8006c08:	08009d70 	.word	0x08009d70
 8006c0c:	3ff00000 	.word	0x3ff00000
 8006c10:	40240000 	.word	0x40240000
 8006c14:	401c0000 	.word	0x401c0000
 8006c18:	40140000 	.word	0x40140000
 8006c1c:	3fe00000 	.word	0x3fe00000
 8006c20:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c24:	9d00      	ldr	r5, [sp, #0]
 8006c26:	4642      	mov	r2, r8
 8006c28:	464b      	mov	r3, r9
 8006c2a:	4630      	mov	r0, r6
 8006c2c:	4639      	mov	r1, r7
 8006c2e:	f7f9 fe15 	bl	800085c <__aeabi_ddiv>
 8006c32:	f7f9 ff99 	bl	8000b68 <__aeabi_d2iz>
 8006c36:	9001      	str	r0, [sp, #4]
 8006c38:	f7f9 fc7c 	bl	8000534 <__aeabi_i2d>
 8006c3c:	4642      	mov	r2, r8
 8006c3e:	464b      	mov	r3, r9
 8006c40:	f7f9 fce2 	bl	8000608 <__aeabi_dmul>
 8006c44:	4602      	mov	r2, r0
 8006c46:	460b      	mov	r3, r1
 8006c48:	4630      	mov	r0, r6
 8006c4a:	4639      	mov	r1, r7
 8006c4c:	f7f9 fb24 	bl	8000298 <__aeabi_dsub>
 8006c50:	9e01      	ldr	r6, [sp, #4]
 8006c52:	9f04      	ldr	r7, [sp, #16]
 8006c54:	3630      	adds	r6, #48	; 0x30
 8006c56:	f805 6b01 	strb.w	r6, [r5], #1
 8006c5a:	9e00      	ldr	r6, [sp, #0]
 8006c5c:	1bae      	subs	r6, r5, r6
 8006c5e:	42b7      	cmp	r7, r6
 8006c60:	4602      	mov	r2, r0
 8006c62:	460b      	mov	r3, r1
 8006c64:	d134      	bne.n	8006cd0 <_dtoa_r+0x708>
 8006c66:	f7f9 fb19 	bl	800029c <__adddf3>
 8006c6a:	4642      	mov	r2, r8
 8006c6c:	464b      	mov	r3, r9
 8006c6e:	4606      	mov	r6, r0
 8006c70:	460f      	mov	r7, r1
 8006c72:	f7f9 ff59 	bl	8000b28 <__aeabi_dcmpgt>
 8006c76:	b9c8      	cbnz	r0, 8006cac <_dtoa_r+0x6e4>
 8006c78:	4642      	mov	r2, r8
 8006c7a:	464b      	mov	r3, r9
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	4639      	mov	r1, r7
 8006c80:	f7f9 ff2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c84:	b110      	cbz	r0, 8006c8c <_dtoa_r+0x6c4>
 8006c86:	9b01      	ldr	r3, [sp, #4]
 8006c88:	07db      	lsls	r3, r3, #31
 8006c8a:	d40f      	bmi.n	8006cac <_dtoa_r+0x6e4>
 8006c8c:	4651      	mov	r1, sl
 8006c8e:	4620      	mov	r0, r4
 8006c90:	f000 fbcc 	bl	800742c <_Bfree>
 8006c94:	2300      	movs	r3, #0
 8006c96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c98:	702b      	strb	r3, [r5, #0]
 8006c9a:	f10b 0301 	add.w	r3, fp, #1
 8006c9e:	6013      	str	r3, [r2, #0]
 8006ca0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f43f ace2 	beq.w	800666c <_dtoa_r+0xa4>
 8006ca8:	601d      	str	r5, [r3, #0]
 8006caa:	e4df      	b.n	800666c <_dtoa_r+0xa4>
 8006cac:	465f      	mov	r7, fp
 8006cae:	462b      	mov	r3, r5
 8006cb0:	461d      	mov	r5, r3
 8006cb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cb6:	2a39      	cmp	r2, #57	; 0x39
 8006cb8:	d106      	bne.n	8006cc8 <_dtoa_r+0x700>
 8006cba:	9a00      	ldr	r2, [sp, #0]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d1f7      	bne.n	8006cb0 <_dtoa_r+0x6e8>
 8006cc0:	9900      	ldr	r1, [sp, #0]
 8006cc2:	2230      	movs	r2, #48	; 0x30
 8006cc4:	3701      	adds	r7, #1
 8006cc6:	700a      	strb	r2, [r1, #0]
 8006cc8:	781a      	ldrb	r2, [r3, #0]
 8006cca:	3201      	adds	r2, #1
 8006ccc:	701a      	strb	r2, [r3, #0]
 8006cce:	e790      	b.n	8006bf2 <_dtoa_r+0x62a>
 8006cd0:	4ba3      	ldr	r3, [pc, #652]	; (8006f60 <_dtoa_r+0x998>)
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f7f9 fc98 	bl	8000608 <__aeabi_dmul>
 8006cd8:	2200      	movs	r2, #0
 8006cda:	2300      	movs	r3, #0
 8006cdc:	4606      	mov	r6, r0
 8006cde:	460f      	mov	r7, r1
 8006ce0:	f7f9 fefa 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	d09e      	beq.n	8006c26 <_dtoa_r+0x65e>
 8006ce8:	e7d0      	b.n	8006c8c <_dtoa_r+0x6c4>
 8006cea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cec:	2a00      	cmp	r2, #0
 8006cee:	f000 80ca 	beq.w	8006e86 <_dtoa_r+0x8be>
 8006cf2:	9a07      	ldr	r2, [sp, #28]
 8006cf4:	2a01      	cmp	r2, #1
 8006cf6:	f300 80ad 	bgt.w	8006e54 <_dtoa_r+0x88c>
 8006cfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cfc:	2a00      	cmp	r2, #0
 8006cfe:	f000 80a5 	beq.w	8006e4c <_dtoa_r+0x884>
 8006d02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d06:	9e08      	ldr	r6, [sp, #32]
 8006d08:	9d05      	ldr	r5, [sp, #20]
 8006d0a:	9a05      	ldr	r2, [sp, #20]
 8006d0c:	441a      	add	r2, r3
 8006d0e:	9205      	str	r2, [sp, #20]
 8006d10:	9a06      	ldr	r2, [sp, #24]
 8006d12:	2101      	movs	r1, #1
 8006d14:	441a      	add	r2, r3
 8006d16:	4620      	mov	r0, r4
 8006d18:	9206      	str	r2, [sp, #24]
 8006d1a:	f000 fc87 	bl	800762c <__i2b>
 8006d1e:	4607      	mov	r7, r0
 8006d20:	b165      	cbz	r5, 8006d3c <_dtoa_r+0x774>
 8006d22:	9b06      	ldr	r3, [sp, #24]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	dd09      	ble.n	8006d3c <_dtoa_r+0x774>
 8006d28:	42ab      	cmp	r3, r5
 8006d2a:	9a05      	ldr	r2, [sp, #20]
 8006d2c:	bfa8      	it	ge
 8006d2e:	462b      	movge	r3, r5
 8006d30:	1ad2      	subs	r2, r2, r3
 8006d32:	9205      	str	r2, [sp, #20]
 8006d34:	9a06      	ldr	r2, [sp, #24]
 8006d36:	1aed      	subs	r5, r5, r3
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	9306      	str	r3, [sp, #24]
 8006d3c:	9b08      	ldr	r3, [sp, #32]
 8006d3e:	b1f3      	cbz	r3, 8006d7e <_dtoa_r+0x7b6>
 8006d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 80a3 	beq.w	8006e8e <_dtoa_r+0x8c6>
 8006d48:	2e00      	cmp	r6, #0
 8006d4a:	dd10      	ble.n	8006d6e <_dtoa_r+0x7a6>
 8006d4c:	4639      	mov	r1, r7
 8006d4e:	4632      	mov	r2, r6
 8006d50:	4620      	mov	r0, r4
 8006d52:	f000 fd2b 	bl	80077ac <__pow5mult>
 8006d56:	4652      	mov	r2, sl
 8006d58:	4601      	mov	r1, r0
 8006d5a:	4607      	mov	r7, r0
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	f000 fc7b 	bl	8007658 <__multiply>
 8006d62:	4651      	mov	r1, sl
 8006d64:	4680      	mov	r8, r0
 8006d66:	4620      	mov	r0, r4
 8006d68:	f000 fb60 	bl	800742c <_Bfree>
 8006d6c:	46c2      	mov	sl, r8
 8006d6e:	9b08      	ldr	r3, [sp, #32]
 8006d70:	1b9a      	subs	r2, r3, r6
 8006d72:	d004      	beq.n	8006d7e <_dtoa_r+0x7b6>
 8006d74:	4651      	mov	r1, sl
 8006d76:	4620      	mov	r0, r4
 8006d78:	f000 fd18 	bl	80077ac <__pow5mult>
 8006d7c:	4682      	mov	sl, r0
 8006d7e:	2101      	movs	r1, #1
 8006d80:	4620      	mov	r0, r4
 8006d82:	f000 fc53 	bl	800762c <__i2b>
 8006d86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	4606      	mov	r6, r0
 8006d8c:	f340 8081 	ble.w	8006e92 <_dtoa_r+0x8ca>
 8006d90:	461a      	mov	r2, r3
 8006d92:	4601      	mov	r1, r0
 8006d94:	4620      	mov	r0, r4
 8006d96:	f000 fd09 	bl	80077ac <__pow5mult>
 8006d9a:	9b07      	ldr	r3, [sp, #28]
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	4606      	mov	r6, r0
 8006da0:	dd7a      	ble.n	8006e98 <_dtoa_r+0x8d0>
 8006da2:	f04f 0800 	mov.w	r8, #0
 8006da6:	6933      	ldr	r3, [r6, #16]
 8006da8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006dac:	6918      	ldr	r0, [r3, #16]
 8006dae:	f000 fbef 	bl	8007590 <__hi0bits>
 8006db2:	f1c0 0020 	rsb	r0, r0, #32
 8006db6:	9b06      	ldr	r3, [sp, #24]
 8006db8:	4418      	add	r0, r3
 8006dba:	f010 001f 	ands.w	r0, r0, #31
 8006dbe:	f000 8094 	beq.w	8006eea <_dtoa_r+0x922>
 8006dc2:	f1c0 0320 	rsb	r3, r0, #32
 8006dc6:	2b04      	cmp	r3, #4
 8006dc8:	f340 8085 	ble.w	8006ed6 <_dtoa_r+0x90e>
 8006dcc:	9b05      	ldr	r3, [sp, #20]
 8006dce:	f1c0 001c 	rsb	r0, r0, #28
 8006dd2:	4403      	add	r3, r0
 8006dd4:	9305      	str	r3, [sp, #20]
 8006dd6:	9b06      	ldr	r3, [sp, #24]
 8006dd8:	4403      	add	r3, r0
 8006dda:	4405      	add	r5, r0
 8006ddc:	9306      	str	r3, [sp, #24]
 8006dde:	9b05      	ldr	r3, [sp, #20]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	dd05      	ble.n	8006df0 <_dtoa_r+0x828>
 8006de4:	4651      	mov	r1, sl
 8006de6:	461a      	mov	r2, r3
 8006de8:	4620      	mov	r0, r4
 8006dea:	f000 fd39 	bl	8007860 <__lshift>
 8006dee:	4682      	mov	sl, r0
 8006df0:	9b06      	ldr	r3, [sp, #24]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	dd05      	ble.n	8006e02 <_dtoa_r+0x83a>
 8006df6:	4631      	mov	r1, r6
 8006df8:	461a      	mov	r2, r3
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f000 fd30 	bl	8007860 <__lshift>
 8006e00:	4606      	mov	r6, r0
 8006e02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d072      	beq.n	8006eee <_dtoa_r+0x926>
 8006e08:	4631      	mov	r1, r6
 8006e0a:	4650      	mov	r0, sl
 8006e0c:	f000 fd94 	bl	8007938 <__mcmp>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	da6c      	bge.n	8006eee <_dtoa_r+0x926>
 8006e14:	2300      	movs	r3, #0
 8006e16:	4651      	mov	r1, sl
 8006e18:	220a      	movs	r2, #10
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f000 fb28 	bl	8007470 <__multadd>
 8006e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e22:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e26:	4682      	mov	sl, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f000 81b0 	beq.w	800718e <_dtoa_r+0xbc6>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	4639      	mov	r1, r7
 8006e32:	220a      	movs	r2, #10
 8006e34:	4620      	mov	r0, r4
 8006e36:	f000 fb1b 	bl	8007470 <__multadd>
 8006e3a:	9b01      	ldr	r3, [sp, #4]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	4607      	mov	r7, r0
 8006e40:	f300 8096 	bgt.w	8006f70 <_dtoa_r+0x9a8>
 8006e44:	9b07      	ldr	r3, [sp, #28]
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	dc59      	bgt.n	8006efe <_dtoa_r+0x936>
 8006e4a:	e091      	b.n	8006f70 <_dtoa_r+0x9a8>
 8006e4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e52:	e758      	b.n	8006d06 <_dtoa_r+0x73e>
 8006e54:	9b04      	ldr	r3, [sp, #16]
 8006e56:	1e5e      	subs	r6, r3, #1
 8006e58:	9b08      	ldr	r3, [sp, #32]
 8006e5a:	42b3      	cmp	r3, r6
 8006e5c:	bfbf      	itttt	lt
 8006e5e:	9b08      	ldrlt	r3, [sp, #32]
 8006e60:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006e62:	9608      	strlt	r6, [sp, #32]
 8006e64:	1af3      	sublt	r3, r6, r3
 8006e66:	bfb4      	ite	lt
 8006e68:	18d2      	addlt	r2, r2, r3
 8006e6a:	1b9e      	subge	r6, r3, r6
 8006e6c:	9b04      	ldr	r3, [sp, #16]
 8006e6e:	bfbc      	itt	lt
 8006e70:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006e72:	2600      	movlt	r6, #0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	bfb7      	itett	lt
 8006e78:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006e7c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006e80:	1a9d      	sublt	r5, r3, r2
 8006e82:	2300      	movlt	r3, #0
 8006e84:	e741      	b.n	8006d0a <_dtoa_r+0x742>
 8006e86:	9e08      	ldr	r6, [sp, #32]
 8006e88:	9d05      	ldr	r5, [sp, #20]
 8006e8a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006e8c:	e748      	b.n	8006d20 <_dtoa_r+0x758>
 8006e8e:	9a08      	ldr	r2, [sp, #32]
 8006e90:	e770      	b.n	8006d74 <_dtoa_r+0x7ac>
 8006e92:	9b07      	ldr	r3, [sp, #28]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	dc19      	bgt.n	8006ecc <_dtoa_r+0x904>
 8006e98:	9b02      	ldr	r3, [sp, #8]
 8006e9a:	b9bb      	cbnz	r3, 8006ecc <_dtoa_r+0x904>
 8006e9c:	9b03      	ldr	r3, [sp, #12]
 8006e9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ea2:	b99b      	cbnz	r3, 8006ecc <_dtoa_r+0x904>
 8006ea4:	9b03      	ldr	r3, [sp, #12]
 8006ea6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006eaa:	0d1b      	lsrs	r3, r3, #20
 8006eac:	051b      	lsls	r3, r3, #20
 8006eae:	b183      	cbz	r3, 8006ed2 <_dtoa_r+0x90a>
 8006eb0:	9b05      	ldr	r3, [sp, #20]
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	9305      	str	r3, [sp, #20]
 8006eb6:	9b06      	ldr	r3, [sp, #24]
 8006eb8:	3301      	adds	r3, #1
 8006eba:	9306      	str	r3, [sp, #24]
 8006ebc:	f04f 0801 	mov.w	r8, #1
 8006ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f47f af6f 	bne.w	8006da6 <_dtoa_r+0x7de>
 8006ec8:	2001      	movs	r0, #1
 8006eca:	e774      	b.n	8006db6 <_dtoa_r+0x7ee>
 8006ecc:	f04f 0800 	mov.w	r8, #0
 8006ed0:	e7f6      	b.n	8006ec0 <_dtoa_r+0x8f8>
 8006ed2:	4698      	mov	r8, r3
 8006ed4:	e7f4      	b.n	8006ec0 <_dtoa_r+0x8f8>
 8006ed6:	d082      	beq.n	8006dde <_dtoa_r+0x816>
 8006ed8:	9a05      	ldr	r2, [sp, #20]
 8006eda:	331c      	adds	r3, #28
 8006edc:	441a      	add	r2, r3
 8006ede:	9205      	str	r2, [sp, #20]
 8006ee0:	9a06      	ldr	r2, [sp, #24]
 8006ee2:	441a      	add	r2, r3
 8006ee4:	441d      	add	r5, r3
 8006ee6:	9206      	str	r2, [sp, #24]
 8006ee8:	e779      	b.n	8006dde <_dtoa_r+0x816>
 8006eea:	4603      	mov	r3, r0
 8006eec:	e7f4      	b.n	8006ed8 <_dtoa_r+0x910>
 8006eee:	9b04      	ldr	r3, [sp, #16]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	dc37      	bgt.n	8006f64 <_dtoa_r+0x99c>
 8006ef4:	9b07      	ldr	r3, [sp, #28]
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	dd34      	ble.n	8006f64 <_dtoa_r+0x99c>
 8006efa:	9b04      	ldr	r3, [sp, #16]
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	9b01      	ldr	r3, [sp, #4]
 8006f00:	b963      	cbnz	r3, 8006f1c <_dtoa_r+0x954>
 8006f02:	4631      	mov	r1, r6
 8006f04:	2205      	movs	r2, #5
 8006f06:	4620      	mov	r0, r4
 8006f08:	f000 fab2 	bl	8007470 <__multadd>
 8006f0c:	4601      	mov	r1, r0
 8006f0e:	4606      	mov	r6, r0
 8006f10:	4650      	mov	r0, sl
 8006f12:	f000 fd11 	bl	8007938 <__mcmp>
 8006f16:	2800      	cmp	r0, #0
 8006f18:	f73f adbb 	bgt.w	8006a92 <_dtoa_r+0x4ca>
 8006f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f1e:	9d00      	ldr	r5, [sp, #0]
 8006f20:	ea6f 0b03 	mvn.w	fp, r3
 8006f24:	f04f 0800 	mov.w	r8, #0
 8006f28:	4631      	mov	r1, r6
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	f000 fa7e 	bl	800742c <_Bfree>
 8006f30:	2f00      	cmp	r7, #0
 8006f32:	f43f aeab 	beq.w	8006c8c <_dtoa_r+0x6c4>
 8006f36:	f1b8 0f00 	cmp.w	r8, #0
 8006f3a:	d005      	beq.n	8006f48 <_dtoa_r+0x980>
 8006f3c:	45b8      	cmp	r8, r7
 8006f3e:	d003      	beq.n	8006f48 <_dtoa_r+0x980>
 8006f40:	4641      	mov	r1, r8
 8006f42:	4620      	mov	r0, r4
 8006f44:	f000 fa72 	bl	800742c <_Bfree>
 8006f48:	4639      	mov	r1, r7
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	f000 fa6e 	bl	800742c <_Bfree>
 8006f50:	e69c      	b.n	8006c8c <_dtoa_r+0x6c4>
 8006f52:	2600      	movs	r6, #0
 8006f54:	4637      	mov	r7, r6
 8006f56:	e7e1      	b.n	8006f1c <_dtoa_r+0x954>
 8006f58:	46bb      	mov	fp, r7
 8006f5a:	4637      	mov	r7, r6
 8006f5c:	e599      	b.n	8006a92 <_dtoa_r+0x4ca>
 8006f5e:	bf00      	nop
 8006f60:	40240000 	.word	0x40240000
 8006f64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	f000 80c8 	beq.w	80070fc <_dtoa_r+0xb34>
 8006f6c:	9b04      	ldr	r3, [sp, #16]
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	2d00      	cmp	r5, #0
 8006f72:	dd05      	ble.n	8006f80 <_dtoa_r+0x9b8>
 8006f74:	4639      	mov	r1, r7
 8006f76:	462a      	mov	r2, r5
 8006f78:	4620      	mov	r0, r4
 8006f7a:	f000 fc71 	bl	8007860 <__lshift>
 8006f7e:	4607      	mov	r7, r0
 8006f80:	f1b8 0f00 	cmp.w	r8, #0
 8006f84:	d05b      	beq.n	800703e <_dtoa_r+0xa76>
 8006f86:	6879      	ldr	r1, [r7, #4]
 8006f88:	4620      	mov	r0, r4
 8006f8a:	f000 fa0f 	bl	80073ac <_Balloc>
 8006f8e:	4605      	mov	r5, r0
 8006f90:	b928      	cbnz	r0, 8006f9e <_dtoa_r+0x9d6>
 8006f92:	4b83      	ldr	r3, [pc, #524]	; (80071a0 <_dtoa_r+0xbd8>)
 8006f94:	4602      	mov	r2, r0
 8006f96:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006f9a:	f7ff bb2e 	b.w	80065fa <_dtoa_r+0x32>
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	3202      	adds	r2, #2
 8006fa2:	0092      	lsls	r2, r2, #2
 8006fa4:	f107 010c 	add.w	r1, r7, #12
 8006fa8:	300c      	adds	r0, #12
 8006faa:	f001 ff85 	bl	8008eb8 <memcpy>
 8006fae:	2201      	movs	r2, #1
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	f000 fc54 	bl	8007860 <__lshift>
 8006fb8:	9b00      	ldr	r3, [sp, #0]
 8006fba:	3301      	adds	r3, #1
 8006fbc:	9304      	str	r3, [sp, #16]
 8006fbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fc2:	4413      	add	r3, r2
 8006fc4:	9308      	str	r3, [sp, #32]
 8006fc6:	9b02      	ldr	r3, [sp, #8]
 8006fc8:	f003 0301 	and.w	r3, r3, #1
 8006fcc:	46b8      	mov	r8, r7
 8006fce:	9306      	str	r3, [sp, #24]
 8006fd0:	4607      	mov	r7, r0
 8006fd2:	9b04      	ldr	r3, [sp, #16]
 8006fd4:	4631      	mov	r1, r6
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	4650      	mov	r0, sl
 8006fda:	9301      	str	r3, [sp, #4]
 8006fdc:	f7ff fa6c 	bl	80064b8 <quorem>
 8006fe0:	4641      	mov	r1, r8
 8006fe2:	9002      	str	r0, [sp, #8]
 8006fe4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006fe8:	4650      	mov	r0, sl
 8006fea:	f000 fca5 	bl	8007938 <__mcmp>
 8006fee:	463a      	mov	r2, r7
 8006ff0:	9005      	str	r0, [sp, #20]
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f000 fcbb 	bl	8007970 <__mdiff>
 8006ffa:	68c2      	ldr	r2, [r0, #12]
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	bb02      	cbnz	r2, 8007042 <_dtoa_r+0xa7a>
 8007000:	4601      	mov	r1, r0
 8007002:	4650      	mov	r0, sl
 8007004:	f000 fc98 	bl	8007938 <__mcmp>
 8007008:	4602      	mov	r2, r0
 800700a:	4629      	mov	r1, r5
 800700c:	4620      	mov	r0, r4
 800700e:	9209      	str	r2, [sp, #36]	; 0x24
 8007010:	f000 fa0c 	bl	800742c <_Bfree>
 8007014:	9b07      	ldr	r3, [sp, #28]
 8007016:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007018:	9d04      	ldr	r5, [sp, #16]
 800701a:	ea43 0102 	orr.w	r1, r3, r2
 800701e:	9b06      	ldr	r3, [sp, #24]
 8007020:	4319      	orrs	r1, r3
 8007022:	d110      	bne.n	8007046 <_dtoa_r+0xa7e>
 8007024:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007028:	d029      	beq.n	800707e <_dtoa_r+0xab6>
 800702a:	9b05      	ldr	r3, [sp, #20]
 800702c:	2b00      	cmp	r3, #0
 800702e:	dd02      	ble.n	8007036 <_dtoa_r+0xa6e>
 8007030:	9b02      	ldr	r3, [sp, #8]
 8007032:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007036:	9b01      	ldr	r3, [sp, #4]
 8007038:	f883 9000 	strb.w	r9, [r3]
 800703c:	e774      	b.n	8006f28 <_dtoa_r+0x960>
 800703e:	4638      	mov	r0, r7
 8007040:	e7ba      	b.n	8006fb8 <_dtoa_r+0x9f0>
 8007042:	2201      	movs	r2, #1
 8007044:	e7e1      	b.n	800700a <_dtoa_r+0xa42>
 8007046:	9b05      	ldr	r3, [sp, #20]
 8007048:	2b00      	cmp	r3, #0
 800704a:	db04      	blt.n	8007056 <_dtoa_r+0xa8e>
 800704c:	9907      	ldr	r1, [sp, #28]
 800704e:	430b      	orrs	r3, r1
 8007050:	9906      	ldr	r1, [sp, #24]
 8007052:	430b      	orrs	r3, r1
 8007054:	d120      	bne.n	8007098 <_dtoa_r+0xad0>
 8007056:	2a00      	cmp	r2, #0
 8007058:	dded      	ble.n	8007036 <_dtoa_r+0xa6e>
 800705a:	4651      	mov	r1, sl
 800705c:	2201      	movs	r2, #1
 800705e:	4620      	mov	r0, r4
 8007060:	f000 fbfe 	bl	8007860 <__lshift>
 8007064:	4631      	mov	r1, r6
 8007066:	4682      	mov	sl, r0
 8007068:	f000 fc66 	bl	8007938 <__mcmp>
 800706c:	2800      	cmp	r0, #0
 800706e:	dc03      	bgt.n	8007078 <_dtoa_r+0xab0>
 8007070:	d1e1      	bne.n	8007036 <_dtoa_r+0xa6e>
 8007072:	f019 0f01 	tst.w	r9, #1
 8007076:	d0de      	beq.n	8007036 <_dtoa_r+0xa6e>
 8007078:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800707c:	d1d8      	bne.n	8007030 <_dtoa_r+0xa68>
 800707e:	9a01      	ldr	r2, [sp, #4]
 8007080:	2339      	movs	r3, #57	; 0x39
 8007082:	7013      	strb	r3, [r2, #0]
 8007084:	462b      	mov	r3, r5
 8007086:	461d      	mov	r5, r3
 8007088:	3b01      	subs	r3, #1
 800708a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800708e:	2a39      	cmp	r2, #57	; 0x39
 8007090:	d06c      	beq.n	800716c <_dtoa_r+0xba4>
 8007092:	3201      	adds	r2, #1
 8007094:	701a      	strb	r2, [r3, #0]
 8007096:	e747      	b.n	8006f28 <_dtoa_r+0x960>
 8007098:	2a00      	cmp	r2, #0
 800709a:	dd07      	ble.n	80070ac <_dtoa_r+0xae4>
 800709c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070a0:	d0ed      	beq.n	800707e <_dtoa_r+0xab6>
 80070a2:	9a01      	ldr	r2, [sp, #4]
 80070a4:	f109 0301 	add.w	r3, r9, #1
 80070a8:	7013      	strb	r3, [r2, #0]
 80070aa:	e73d      	b.n	8006f28 <_dtoa_r+0x960>
 80070ac:	9b04      	ldr	r3, [sp, #16]
 80070ae:	9a08      	ldr	r2, [sp, #32]
 80070b0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d043      	beq.n	8007140 <_dtoa_r+0xb78>
 80070b8:	4651      	mov	r1, sl
 80070ba:	2300      	movs	r3, #0
 80070bc:	220a      	movs	r2, #10
 80070be:	4620      	mov	r0, r4
 80070c0:	f000 f9d6 	bl	8007470 <__multadd>
 80070c4:	45b8      	cmp	r8, r7
 80070c6:	4682      	mov	sl, r0
 80070c8:	f04f 0300 	mov.w	r3, #0
 80070cc:	f04f 020a 	mov.w	r2, #10
 80070d0:	4641      	mov	r1, r8
 80070d2:	4620      	mov	r0, r4
 80070d4:	d107      	bne.n	80070e6 <_dtoa_r+0xb1e>
 80070d6:	f000 f9cb 	bl	8007470 <__multadd>
 80070da:	4680      	mov	r8, r0
 80070dc:	4607      	mov	r7, r0
 80070de:	9b04      	ldr	r3, [sp, #16]
 80070e0:	3301      	adds	r3, #1
 80070e2:	9304      	str	r3, [sp, #16]
 80070e4:	e775      	b.n	8006fd2 <_dtoa_r+0xa0a>
 80070e6:	f000 f9c3 	bl	8007470 <__multadd>
 80070ea:	4639      	mov	r1, r7
 80070ec:	4680      	mov	r8, r0
 80070ee:	2300      	movs	r3, #0
 80070f0:	220a      	movs	r2, #10
 80070f2:	4620      	mov	r0, r4
 80070f4:	f000 f9bc 	bl	8007470 <__multadd>
 80070f8:	4607      	mov	r7, r0
 80070fa:	e7f0      	b.n	80070de <_dtoa_r+0xb16>
 80070fc:	9b04      	ldr	r3, [sp, #16]
 80070fe:	9301      	str	r3, [sp, #4]
 8007100:	9d00      	ldr	r5, [sp, #0]
 8007102:	4631      	mov	r1, r6
 8007104:	4650      	mov	r0, sl
 8007106:	f7ff f9d7 	bl	80064b8 <quorem>
 800710a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800710e:	9b00      	ldr	r3, [sp, #0]
 8007110:	f805 9b01 	strb.w	r9, [r5], #1
 8007114:	1aea      	subs	r2, r5, r3
 8007116:	9b01      	ldr	r3, [sp, #4]
 8007118:	4293      	cmp	r3, r2
 800711a:	dd07      	ble.n	800712c <_dtoa_r+0xb64>
 800711c:	4651      	mov	r1, sl
 800711e:	2300      	movs	r3, #0
 8007120:	220a      	movs	r2, #10
 8007122:	4620      	mov	r0, r4
 8007124:	f000 f9a4 	bl	8007470 <__multadd>
 8007128:	4682      	mov	sl, r0
 800712a:	e7ea      	b.n	8007102 <_dtoa_r+0xb3a>
 800712c:	9b01      	ldr	r3, [sp, #4]
 800712e:	2b00      	cmp	r3, #0
 8007130:	bfc8      	it	gt
 8007132:	461d      	movgt	r5, r3
 8007134:	9b00      	ldr	r3, [sp, #0]
 8007136:	bfd8      	it	le
 8007138:	2501      	movle	r5, #1
 800713a:	441d      	add	r5, r3
 800713c:	f04f 0800 	mov.w	r8, #0
 8007140:	4651      	mov	r1, sl
 8007142:	2201      	movs	r2, #1
 8007144:	4620      	mov	r0, r4
 8007146:	f000 fb8b 	bl	8007860 <__lshift>
 800714a:	4631      	mov	r1, r6
 800714c:	4682      	mov	sl, r0
 800714e:	f000 fbf3 	bl	8007938 <__mcmp>
 8007152:	2800      	cmp	r0, #0
 8007154:	dc96      	bgt.n	8007084 <_dtoa_r+0xabc>
 8007156:	d102      	bne.n	800715e <_dtoa_r+0xb96>
 8007158:	f019 0f01 	tst.w	r9, #1
 800715c:	d192      	bne.n	8007084 <_dtoa_r+0xabc>
 800715e:	462b      	mov	r3, r5
 8007160:	461d      	mov	r5, r3
 8007162:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007166:	2a30      	cmp	r2, #48	; 0x30
 8007168:	d0fa      	beq.n	8007160 <_dtoa_r+0xb98>
 800716a:	e6dd      	b.n	8006f28 <_dtoa_r+0x960>
 800716c:	9a00      	ldr	r2, [sp, #0]
 800716e:	429a      	cmp	r2, r3
 8007170:	d189      	bne.n	8007086 <_dtoa_r+0xabe>
 8007172:	f10b 0b01 	add.w	fp, fp, #1
 8007176:	2331      	movs	r3, #49	; 0x31
 8007178:	e796      	b.n	80070a8 <_dtoa_r+0xae0>
 800717a:	4b0a      	ldr	r3, [pc, #40]	; (80071a4 <_dtoa_r+0xbdc>)
 800717c:	f7ff ba99 	b.w	80066b2 <_dtoa_r+0xea>
 8007180:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007182:	2b00      	cmp	r3, #0
 8007184:	f47f aa6d 	bne.w	8006662 <_dtoa_r+0x9a>
 8007188:	4b07      	ldr	r3, [pc, #28]	; (80071a8 <_dtoa_r+0xbe0>)
 800718a:	f7ff ba92 	b.w	80066b2 <_dtoa_r+0xea>
 800718e:	9b01      	ldr	r3, [sp, #4]
 8007190:	2b00      	cmp	r3, #0
 8007192:	dcb5      	bgt.n	8007100 <_dtoa_r+0xb38>
 8007194:	9b07      	ldr	r3, [sp, #28]
 8007196:	2b02      	cmp	r3, #2
 8007198:	f73f aeb1 	bgt.w	8006efe <_dtoa_r+0x936>
 800719c:	e7b0      	b.n	8007100 <_dtoa_r+0xb38>
 800719e:	bf00      	nop
 80071a0:	08009d05 	.word	0x08009d05
 80071a4:	08009c60 	.word	0x08009c60
 80071a8:	08009c89 	.word	0x08009c89

080071ac <_free_r>:
 80071ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071ae:	2900      	cmp	r1, #0
 80071b0:	d044      	beq.n	800723c <_free_r+0x90>
 80071b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071b6:	9001      	str	r0, [sp, #4]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	f1a1 0404 	sub.w	r4, r1, #4
 80071be:	bfb8      	it	lt
 80071c0:	18e4      	addlt	r4, r4, r3
 80071c2:	f000 f8e7 	bl	8007394 <__malloc_lock>
 80071c6:	4a1e      	ldr	r2, [pc, #120]	; (8007240 <_free_r+0x94>)
 80071c8:	9801      	ldr	r0, [sp, #4]
 80071ca:	6813      	ldr	r3, [r2, #0]
 80071cc:	b933      	cbnz	r3, 80071dc <_free_r+0x30>
 80071ce:	6063      	str	r3, [r4, #4]
 80071d0:	6014      	str	r4, [r2, #0]
 80071d2:	b003      	add	sp, #12
 80071d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071d8:	f000 b8e2 	b.w	80073a0 <__malloc_unlock>
 80071dc:	42a3      	cmp	r3, r4
 80071de:	d908      	bls.n	80071f2 <_free_r+0x46>
 80071e0:	6825      	ldr	r5, [r4, #0]
 80071e2:	1961      	adds	r1, r4, r5
 80071e4:	428b      	cmp	r3, r1
 80071e6:	bf01      	itttt	eq
 80071e8:	6819      	ldreq	r1, [r3, #0]
 80071ea:	685b      	ldreq	r3, [r3, #4]
 80071ec:	1949      	addeq	r1, r1, r5
 80071ee:	6021      	streq	r1, [r4, #0]
 80071f0:	e7ed      	b.n	80071ce <_free_r+0x22>
 80071f2:	461a      	mov	r2, r3
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	b10b      	cbz	r3, 80071fc <_free_r+0x50>
 80071f8:	42a3      	cmp	r3, r4
 80071fa:	d9fa      	bls.n	80071f2 <_free_r+0x46>
 80071fc:	6811      	ldr	r1, [r2, #0]
 80071fe:	1855      	adds	r5, r2, r1
 8007200:	42a5      	cmp	r5, r4
 8007202:	d10b      	bne.n	800721c <_free_r+0x70>
 8007204:	6824      	ldr	r4, [r4, #0]
 8007206:	4421      	add	r1, r4
 8007208:	1854      	adds	r4, r2, r1
 800720a:	42a3      	cmp	r3, r4
 800720c:	6011      	str	r1, [r2, #0]
 800720e:	d1e0      	bne.n	80071d2 <_free_r+0x26>
 8007210:	681c      	ldr	r4, [r3, #0]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	6053      	str	r3, [r2, #4]
 8007216:	440c      	add	r4, r1
 8007218:	6014      	str	r4, [r2, #0]
 800721a:	e7da      	b.n	80071d2 <_free_r+0x26>
 800721c:	d902      	bls.n	8007224 <_free_r+0x78>
 800721e:	230c      	movs	r3, #12
 8007220:	6003      	str	r3, [r0, #0]
 8007222:	e7d6      	b.n	80071d2 <_free_r+0x26>
 8007224:	6825      	ldr	r5, [r4, #0]
 8007226:	1961      	adds	r1, r4, r5
 8007228:	428b      	cmp	r3, r1
 800722a:	bf04      	itt	eq
 800722c:	6819      	ldreq	r1, [r3, #0]
 800722e:	685b      	ldreq	r3, [r3, #4]
 8007230:	6063      	str	r3, [r4, #4]
 8007232:	bf04      	itt	eq
 8007234:	1949      	addeq	r1, r1, r5
 8007236:	6021      	streq	r1, [r4, #0]
 8007238:	6054      	str	r4, [r2, #4]
 800723a:	e7ca      	b.n	80071d2 <_free_r+0x26>
 800723c:	b003      	add	sp, #12
 800723e:	bd30      	pop	{r4, r5, pc}
 8007240:	200004ec 	.word	0x200004ec

08007244 <malloc>:
 8007244:	4b02      	ldr	r3, [pc, #8]	; (8007250 <malloc+0xc>)
 8007246:	4601      	mov	r1, r0
 8007248:	6818      	ldr	r0, [r3, #0]
 800724a:	f000 b823 	b.w	8007294 <_malloc_r>
 800724e:	bf00      	nop
 8007250:	20000064 	.word	0x20000064

08007254 <sbrk_aligned>:
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	4e0e      	ldr	r6, [pc, #56]	; (8007290 <sbrk_aligned+0x3c>)
 8007258:	460c      	mov	r4, r1
 800725a:	6831      	ldr	r1, [r6, #0]
 800725c:	4605      	mov	r5, r0
 800725e:	b911      	cbnz	r1, 8007266 <sbrk_aligned+0x12>
 8007260:	f001 fe1a 	bl	8008e98 <_sbrk_r>
 8007264:	6030      	str	r0, [r6, #0]
 8007266:	4621      	mov	r1, r4
 8007268:	4628      	mov	r0, r5
 800726a:	f001 fe15 	bl	8008e98 <_sbrk_r>
 800726e:	1c43      	adds	r3, r0, #1
 8007270:	d00a      	beq.n	8007288 <sbrk_aligned+0x34>
 8007272:	1cc4      	adds	r4, r0, #3
 8007274:	f024 0403 	bic.w	r4, r4, #3
 8007278:	42a0      	cmp	r0, r4
 800727a:	d007      	beq.n	800728c <sbrk_aligned+0x38>
 800727c:	1a21      	subs	r1, r4, r0
 800727e:	4628      	mov	r0, r5
 8007280:	f001 fe0a 	bl	8008e98 <_sbrk_r>
 8007284:	3001      	adds	r0, #1
 8007286:	d101      	bne.n	800728c <sbrk_aligned+0x38>
 8007288:	f04f 34ff 	mov.w	r4, #4294967295
 800728c:	4620      	mov	r0, r4
 800728e:	bd70      	pop	{r4, r5, r6, pc}
 8007290:	200004f0 	.word	0x200004f0

08007294 <_malloc_r>:
 8007294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007298:	1ccd      	adds	r5, r1, #3
 800729a:	f025 0503 	bic.w	r5, r5, #3
 800729e:	3508      	adds	r5, #8
 80072a0:	2d0c      	cmp	r5, #12
 80072a2:	bf38      	it	cc
 80072a4:	250c      	movcc	r5, #12
 80072a6:	2d00      	cmp	r5, #0
 80072a8:	4607      	mov	r7, r0
 80072aa:	db01      	blt.n	80072b0 <_malloc_r+0x1c>
 80072ac:	42a9      	cmp	r1, r5
 80072ae:	d905      	bls.n	80072bc <_malloc_r+0x28>
 80072b0:	230c      	movs	r3, #12
 80072b2:	603b      	str	r3, [r7, #0]
 80072b4:	2600      	movs	r6, #0
 80072b6:	4630      	mov	r0, r6
 80072b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072bc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007390 <_malloc_r+0xfc>
 80072c0:	f000 f868 	bl	8007394 <__malloc_lock>
 80072c4:	f8d8 3000 	ldr.w	r3, [r8]
 80072c8:	461c      	mov	r4, r3
 80072ca:	bb5c      	cbnz	r4, 8007324 <_malloc_r+0x90>
 80072cc:	4629      	mov	r1, r5
 80072ce:	4638      	mov	r0, r7
 80072d0:	f7ff ffc0 	bl	8007254 <sbrk_aligned>
 80072d4:	1c43      	adds	r3, r0, #1
 80072d6:	4604      	mov	r4, r0
 80072d8:	d155      	bne.n	8007386 <_malloc_r+0xf2>
 80072da:	f8d8 4000 	ldr.w	r4, [r8]
 80072de:	4626      	mov	r6, r4
 80072e0:	2e00      	cmp	r6, #0
 80072e2:	d145      	bne.n	8007370 <_malloc_r+0xdc>
 80072e4:	2c00      	cmp	r4, #0
 80072e6:	d048      	beq.n	800737a <_malloc_r+0xe6>
 80072e8:	6823      	ldr	r3, [r4, #0]
 80072ea:	4631      	mov	r1, r6
 80072ec:	4638      	mov	r0, r7
 80072ee:	eb04 0903 	add.w	r9, r4, r3
 80072f2:	f001 fdd1 	bl	8008e98 <_sbrk_r>
 80072f6:	4581      	cmp	r9, r0
 80072f8:	d13f      	bne.n	800737a <_malloc_r+0xe6>
 80072fa:	6821      	ldr	r1, [r4, #0]
 80072fc:	1a6d      	subs	r5, r5, r1
 80072fe:	4629      	mov	r1, r5
 8007300:	4638      	mov	r0, r7
 8007302:	f7ff ffa7 	bl	8007254 <sbrk_aligned>
 8007306:	3001      	adds	r0, #1
 8007308:	d037      	beq.n	800737a <_malloc_r+0xe6>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	442b      	add	r3, r5
 800730e:	6023      	str	r3, [r4, #0]
 8007310:	f8d8 3000 	ldr.w	r3, [r8]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d038      	beq.n	800738a <_malloc_r+0xf6>
 8007318:	685a      	ldr	r2, [r3, #4]
 800731a:	42a2      	cmp	r2, r4
 800731c:	d12b      	bne.n	8007376 <_malloc_r+0xe2>
 800731e:	2200      	movs	r2, #0
 8007320:	605a      	str	r2, [r3, #4]
 8007322:	e00f      	b.n	8007344 <_malloc_r+0xb0>
 8007324:	6822      	ldr	r2, [r4, #0]
 8007326:	1b52      	subs	r2, r2, r5
 8007328:	d41f      	bmi.n	800736a <_malloc_r+0xd6>
 800732a:	2a0b      	cmp	r2, #11
 800732c:	d917      	bls.n	800735e <_malloc_r+0xca>
 800732e:	1961      	adds	r1, r4, r5
 8007330:	42a3      	cmp	r3, r4
 8007332:	6025      	str	r5, [r4, #0]
 8007334:	bf18      	it	ne
 8007336:	6059      	strne	r1, [r3, #4]
 8007338:	6863      	ldr	r3, [r4, #4]
 800733a:	bf08      	it	eq
 800733c:	f8c8 1000 	streq.w	r1, [r8]
 8007340:	5162      	str	r2, [r4, r5]
 8007342:	604b      	str	r3, [r1, #4]
 8007344:	4638      	mov	r0, r7
 8007346:	f104 060b 	add.w	r6, r4, #11
 800734a:	f000 f829 	bl	80073a0 <__malloc_unlock>
 800734e:	f026 0607 	bic.w	r6, r6, #7
 8007352:	1d23      	adds	r3, r4, #4
 8007354:	1af2      	subs	r2, r6, r3
 8007356:	d0ae      	beq.n	80072b6 <_malloc_r+0x22>
 8007358:	1b9b      	subs	r3, r3, r6
 800735a:	50a3      	str	r3, [r4, r2]
 800735c:	e7ab      	b.n	80072b6 <_malloc_r+0x22>
 800735e:	42a3      	cmp	r3, r4
 8007360:	6862      	ldr	r2, [r4, #4]
 8007362:	d1dd      	bne.n	8007320 <_malloc_r+0x8c>
 8007364:	f8c8 2000 	str.w	r2, [r8]
 8007368:	e7ec      	b.n	8007344 <_malloc_r+0xb0>
 800736a:	4623      	mov	r3, r4
 800736c:	6864      	ldr	r4, [r4, #4]
 800736e:	e7ac      	b.n	80072ca <_malloc_r+0x36>
 8007370:	4634      	mov	r4, r6
 8007372:	6876      	ldr	r6, [r6, #4]
 8007374:	e7b4      	b.n	80072e0 <_malloc_r+0x4c>
 8007376:	4613      	mov	r3, r2
 8007378:	e7cc      	b.n	8007314 <_malloc_r+0x80>
 800737a:	230c      	movs	r3, #12
 800737c:	603b      	str	r3, [r7, #0]
 800737e:	4638      	mov	r0, r7
 8007380:	f000 f80e 	bl	80073a0 <__malloc_unlock>
 8007384:	e797      	b.n	80072b6 <_malloc_r+0x22>
 8007386:	6025      	str	r5, [r4, #0]
 8007388:	e7dc      	b.n	8007344 <_malloc_r+0xb0>
 800738a:	605b      	str	r3, [r3, #4]
 800738c:	deff      	udf	#255	; 0xff
 800738e:	bf00      	nop
 8007390:	200004ec 	.word	0x200004ec

08007394 <__malloc_lock>:
 8007394:	4801      	ldr	r0, [pc, #4]	; (800739c <__malloc_lock+0x8>)
 8007396:	f7ff b887 	b.w	80064a8 <__retarget_lock_acquire_recursive>
 800739a:	bf00      	nop
 800739c:	200004e8 	.word	0x200004e8

080073a0 <__malloc_unlock>:
 80073a0:	4801      	ldr	r0, [pc, #4]	; (80073a8 <__malloc_unlock+0x8>)
 80073a2:	f7ff b882 	b.w	80064aa <__retarget_lock_release_recursive>
 80073a6:	bf00      	nop
 80073a8:	200004e8 	.word	0x200004e8

080073ac <_Balloc>:
 80073ac:	b570      	push	{r4, r5, r6, lr}
 80073ae:	69c6      	ldr	r6, [r0, #28]
 80073b0:	4604      	mov	r4, r0
 80073b2:	460d      	mov	r5, r1
 80073b4:	b976      	cbnz	r6, 80073d4 <_Balloc+0x28>
 80073b6:	2010      	movs	r0, #16
 80073b8:	f7ff ff44 	bl	8007244 <malloc>
 80073bc:	4602      	mov	r2, r0
 80073be:	61e0      	str	r0, [r4, #28]
 80073c0:	b920      	cbnz	r0, 80073cc <_Balloc+0x20>
 80073c2:	4b18      	ldr	r3, [pc, #96]	; (8007424 <_Balloc+0x78>)
 80073c4:	4818      	ldr	r0, [pc, #96]	; (8007428 <_Balloc+0x7c>)
 80073c6:	216b      	movs	r1, #107	; 0x6b
 80073c8:	f001 fd8e 	bl	8008ee8 <__assert_func>
 80073cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073d0:	6006      	str	r6, [r0, #0]
 80073d2:	60c6      	str	r6, [r0, #12]
 80073d4:	69e6      	ldr	r6, [r4, #28]
 80073d6:	68f3      	ldr	r3, [r6, #12]
 80073d8:	b183      	cbz	r3, 80073fc <_Balloc+0x50>
 80073da:	69e3      	ldr	r3, [r4, #28]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80073e2:	b9b8      	cbnz	r0, 8007414 <_Balloc+0x68>
 80073e4:	2101      	movs	r1, #1
 80073e6:	fa01 f605 	lsl.w	r6, r1, r5
 80073ea:	1d72      	adds	r2, r6, #5
 80073ec:	0092      	lsls	r2, r2, #2
 80073ee:	4620      	mov	r0, r4
 80073f0:	f001 fd98 	bl	8008f24 <_calloc_r>
 80073f4:	b160      	cbz	r0, 8007410 <_Balloc+0x64>
 80073f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80073fa:	e00e      	b.n	800741a <_Balloc+0x6e>
 80073fc:	2221      	movs	r2, #33	; 0x21
 80073fe:	2104      	movs	r1, #4
 8007400:	4620      	mov	r0, r4
 8007402:	f001 fd8f 	bl	8008f24 <_calloc_r>
 8007406:	69e3      	ldr	r3, [r4, #28]
 8007408:	60f0      	str	r0, [r6, #12]
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1e4      	bne.n	80073da <_Balloc+0x2e>
 8007410:	2000      	movs	r0, #0
 8007412:	bd70      	pop	{r4, r5, r6, pc}
 8007414:	6802      	ldr	r2, [r0, #0]
 8007416:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800741a:	2300      	movs	r3, #0
 800741c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007420:	e7f7      	b.n	8007412 <_Balloc+0x66>
 8007422:	bf00      	nop
 8007424:	08009c96 	.word	0x08009c96
 8007428:	08009d16 	.word	0x08009d16

0800742c <_Bfree>:
 800742c:	b570      	push	{r4, r5, r6, lr}
 800742e:	69c6      	ldr	r6, [r0, #28]
 8007430:	4605      	mov	r5, r0
 8007432:	460c      	mov	r4, r1
 8007434:	b976      	cbnz	r6, 8007454 <_Bfree+0x28>
 8007436:	2010      	movs	r0, #16
 8007438:	f7ff ff04 	bl	8007244 <malloc>
 800743c:	4602      	mov	r2, r0
 800743e:	61e8      	str	r0, [r5, #28]
 8007440:	b920      	cbnz	r0, 800744c <_Bfree+0x20>
 8007442:	4b09      	ldr	r3, [pc, #36]	; (8007468 <_Bfree+0x3c>)
 8007444:	4809      	ldr	r0, [pc, #36]	; (800746c <_Bfree+0x40>)
 8007446:	218f      	movs	r1, #143	; 0x8f
 8007448:	f001 fd4e 	bl	8008ee8 <__assert_func>
 800744c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007450:	6006      	str	r6, [r0, #0]
 8007452:	60c6      	str	r6, [r0, #12]
 8007454:	b13c      	cbz	r4, 8007466 <_Bfree+0x3a>
 8007456:	69eb      	ldr	r3, [r5, #28]
 8007458:	6862      	ldr	r2, [r4, #4]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007460:	6021      	str	r1, [r4, #0]
 8007462:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007466:	bd70      	pop	{r4, r5, r6, pc}
 8007468:	08009c96 	.word	0x08009c96
 800746c:	08009d16 	.word	0x08009d16

08007470 <__multadd>:
 8007470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007474:	690d      	ldr	r5, [r1, #16]
 8007476:	4607      	mov	r7, r0
 8007478:	460c      	mov	r4, r1
 800747a:	461e      	mov	r6, r3
 800747c:	f101 0c14 	add.w	ip, r1, #20
 8007480:	2000      	movs	r0, #0
 8007482:	f8dc 3000 	ldr.w	r3, [ip]
 8007486:	b299      	uxth	r1, r3
 8007488:	fb02 6101 	mla	r1, r2, r1, r6
 800748c:	0c1e      	lsrs	r6, r3, #16
 800748e:	0c0b      	lsrs	r3, r1, #16
 8007490:	fb02 3306 	mla	r3, r2, r6, r3
 8007494:	b289      	uxth	r1, r1
 8007496:	3001      	adds	r0, #1
 8007498:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800749c:	4285      	cmp	r5, r0
 800749e:	f84c 1b04 	str.w	r1, [ip], #4
 80074a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074a6:	dcec      	bgt.n	8007482 <__multadd+0x12>
 80074a8:	b30e      	cbz	r6, 80074ee <__multadd+0x7e>
 80074aa:	68a3      	ldr	r3, [r4, #8]
 80074ac:	42ab      	cmp	r3, r5
 80074ae:	dc19      	bgt.n	80074e4 <__multadd+0x74>
 80074b0:	6861      	ldr	r1, [r4, #4]
 80074b2:	4638      	mov	r0, r7
 80074b4:	3101      	adds	r1, #1
 80074b6:	f7ff ff79 	bl	80073ac <_Balloc>
 80074ba:	4680      	mov	r8, r0
 80074bc:	b928      	cbnz	r0, 80074ca <__multadd+0x5a>
 80074be:	4602      	mov	r2, r0
 80074c0:	4b0c      	ldr	r3, [pc, #48]	; (80074f4 <__multadd+0x84>)
 80074c2:	480d      	ldr	r0, [pc, #52]	; (80074f8 <__multadd+0x88>)
 80074c4:	21ba      	movs	r1, #186	; 0xba
 80074c6:	f001 fd0f 	bl	8008ee8 <__assert_func>
 80074ca:	6922      	ldr	r2, [r4, #16]
 80074cc:	3202      	adds	r2, #2
 80074ce:	f104 010c 	add.w	r1, r4, #12
 80074d2:	0092      	lsls	r2, r2, #2
 80074d4:	300c      	adds	r0, #12
 80074d6:	f001 fcef 	bl	8008eb8 <memcpy>
 80074da:	4621      	mov	r1, r4
 80074dc:	4638      	mov	r0, r7
 80074de:	f7ff ffa5 	bl	800742c <_Bfree>
 80074e2:	4644      	mov	r4, r8
 80074e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80074e8:	3501      	adds	r5, #1
 80074ea:	615e      	str	r6, [r3, #20]
 80074ec:	6125      	str	r5, [r4, #16]
 80074ee:	4620      	mov	r0, r4
 80074f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074f4:	08009d05 	.word	0x08009d05
 80074f8:	08009d16 	.word	0x08009d16

080074fc <__s2b>:
 80074fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007500:	460c      	mov	r4, r1
 8007502:	4615      	mov	r5, r2
 8007504:	461f      	mov	r7, r3
 8007506:	2209      	movs	r2, #9
 8007508:	3308      	adds	r3, #8
 800750a:	4606      	mov	r6, r0
 800750c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007510:	2100      	movs	r1, #0
 8007512:	2201      	movs	r2, #1
 8007514:	429a      	cmp	r2, r3
 8007516:	db09      	blt.n	800752c <__s2b+0x30>
 8007518:	4630      	mov	r0, r6
 800751a:	f7ff ff47 	bl	80073ac <_Balloc>
 800751e:	b940      	cbnz	r0, 8007532 <__s2b+0x36>
 8007520:	4602      	mov	r2, r0
 8007522:	4b19      	ldr	r3, [pc, #100]	; (8007588 <__s2b+0x8c>)
 8007524:	4819      	ldr	r0, [pc, #100]	; (800758c <__s2b+0x90>)
 8007526:	21d3      	movs	r1, #211	; 0xd3
 8007528:	f001 fcde 	bl	8008ee8 <__assert_func>
 800752c:	0052      	lsls	r2, r2, #1
 800752e:	3101      	adds	r1, #1
 8007530:	e7f0      	b.n	8007514 <__s2b+0x18>
 8007532:	9b08      	ldr	r3, [sp, #32]
 8007534:	6143      	str	r3, [r0, #20]
 8007536:	2d09      	cmp	r5, #9
 8007538:	f04f 0301 	mov.w	r3, #1
 800753c:	6103      	str	r3, [r0, #16]
 800753e:	dd16      	ble.n	800756e <__s2b+0x72>
 8007540:	f104 0909 	add.w	r9, r4, #9
 8007544:	46c8      	mov	r8, r9
 8007546:	442c      	add	r4, r5
 8007548:	f818 3b01 	ldrb.w	r3, [r8], #1
 800754c:	4601      	mov	r1, r0
 800754e:	3b30      	subs	r3, #48	; 0x30
 8007550:	220a      	movs	r2, #10
 8007552:	4630      	mov	r0, r6
 8007554:	f7ff ff8c 	bl	8007470 <__multadd>
 8007558:	45a0      	cmp	r8, r4
 800755a:	d1f5      	bne.n	8007548 <__s2b+0x4c>
 800755c:	f1a5 0408 	sub.w	r4, r5, #8
 8007560:	444c      	add	r4, r9
 8007562:	1b2d      	subs	r5, r5, r4
 8007564:	1963      	adds	r3, r4, r5
 8007566:	42bb      	cmp	r3, r7
 8007568:	db04      	blt.n	8007574 <__s2b+0x78>
 800756a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800756e:	340a      	adds	r4, #10
 8007570:	2509      	movs	r5, #9
 8007572:	e7f6      	b.n	8007562 <__s2b+0x66>
 8007574:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007578:	4601      	mov	r1, r0
 800757a:	3b30      	subs	r3, #48	; 0x30
 800757c:	220a      	movs	r2, #10
 800757e:	4630      	mov	r0, r6
 8007580:	f7ff ff76 	bl	8007470 <__multadd>
 8007584:	e7ee      	b.n	8007564 <__s2b+0x68>
 8007586:	bf00      	nop
 8007588:	08009d05 	.word	0x08009d05
 800758c:	08009d16 	.word	0x08009d16

08007590 <__hi0bits>:
 8007590:	0c03      	lsrs	r3, r0, #16
 8007592:	041b      	lsls	r3, r3, #16
 8007594:	b9d3      	cbnz	r3, 80075cc <__hi0bits+0x3c>
 8007596:	0400      	lsls	r0, r0, #16
 8007598:	2310      	movs	r3, #16
 800759a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800759e:	bf04      	itt	eq
 80075a0:	0200      	lsleq	r0, r0, #8
 80075a2:	3308      	addeq	r3, #8
 80075a4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80075a8:	bf04      	itt	eq
 80075aa:	0100      	lsleq	r0, r0, #4
 80075ac:	3304      	addeq	r3, #4
 80075ae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80075b2:	bf04      	itt	eq
 80075b4:	0080      	lsleq	r0, r0, #2
 80075b6:	3302      	addeq	r3, #2
 80075b8:	2800      	cmp	r0, #0
 80075ba:	db05      	blt.n	80075c8 <__hi0bits+0x38>
 80075bc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80075c0:	f103 0301 	add.w	r3, r3, #1
 80075c4:	bf08      	it	eq
 80075c6:	2320      	moveq	r3, #32
 80075c8:	4618      	mov	r0, r3
 80075ca:	4770      	bx	lr
 80075cc:	2300      	movs	r3, #0
 80075ce:	e7e4      	b.n	800759a <__hi0bits+0xa>

080075d0 <__lo0bits>:
 80075d0:	6803      	ldr	r3, [r0, #0]
 80075d2:	f013 0207 	ands.w	r2, r3, #7
 80075d6:	d00c      	beq.n	80075f2 <__lo0bits+0x22>
 80075d8:	07d9      	lsls	r1, r3, #31
 80075da:	d422      	bmi.n	8007622 <__lo0bits+0x52>
 80075dc:	079a      	lsls	r2, r3, #30
 80075de:	bf49      	itett	mi
 80075e0:	085b      	lsrmi	r3, r3, #1
 80075e2:	089b      	lsrpl	r3, r3, #2
 80075e4:	6003      	strmi	r3, [r0, #0]
 80075e6:	2201      	movmi	r2, #1
 80075e8:	bf5c      	itt	pl
 80075ea:	6003      	strpl	r3, [r0, #0]
 80075ec:	2202      	movpl	r2, #2
 80075ee:	4610      	mov	r0, r2
 80075f0:	4770      	bx	lr
 80075f2:	b299      	uxth	r1, r3
 80075f4:	b909      	cbnz	r1, 80075fa <__lo0bits+0x2a>
 80075f6:	0c1b      	lsrs	r3, r3, #16
 80075f8:	2210      	movs	r2, #16
 80075fa:	b2d9      	uxtb	r1, r3
 80075fc:	b909      	cbnz	r1, 8007602 <__lo0bits+0x32>
 80075fe:	3208      	adds	r2, #8
 8007600:	0a1b      	lsrs	r3, r3, #8
 8007602:	0719      	lsls	r1, r3, #28
 8007604:	bf04      	itt	eq
 8007606:	091b      	lsreq	r3, r3, #4
 8007608:	3204      	addeq	r2, #4
 800760a:	0799      	lsls	r1, r3, #30
 800760c:	bf04      	itt	eq
 800760e:	089b      	lsreq	r3, r3, #2
 8007610:	3202      	addeq	r2, #2
 8007612:	07d9      	lsls	r1, r3, #31
 8007614:	d403      	bmi.n	800761e <__lo0bits+0x4e>
 8007616:	085b      	lsrs	r3, r3, #1
 8007618:	f102 0201 	add.w	r2, r2, #1
 800761c:	d003      	beq.n	8007626 <__lo0bits+0x56>
 800761e:	6003      	str	r3, [r0, #0]
 8007620:	e7e5      	b.n	80075ee <__lo0bits+0x1e>
 8007622:	2200      	movs	r2, #0
 8007624:	e7e3      	b.n	80075ee <__lo0bits+0x1e>
 8007626:	2220      	movs	r2, #32
 8007628:	e7e1      	b.n	80075ee <__lo0bits+0x1e>
	...

0800762c <__i2b>:
 800762c:	b510      	push	{r4, lr}
 800762e:	460c      	mov	r4, r1
 8007630:	2101      	movs	r1, #1
 8007632:	f7ff febb 	bl	80073ac <_Balloc>
 8007636:	4602      	mov	r2, r0
 8007638:	b928      	cbnz	r0, 8007646 <__i2b+0x1a>
 800763a:	4b05      	ldr	r3, [pc, #20]	; (8007650 <__i2b+0x24>)
 800763c:	4805      	ldr	r0, [pc, #20]	; (8007654 <__i2b+0x28>)
 800763e:	f240 1145 	movw	r1, #325	; 0x145
 8007642:	f001 fc51 	bl	8008ee8 <__assert_func>
 8007646:	2301      	movs	r3, #1
 8007648:	6144      	str	r4, [r0, #20]
 800764a:	6103      	str	r3, [r0, #16]
 800764c:	bd10      	pop	{r4, pc}
 800764e:	bf00      	nop
 8007650:	08009d05 	.word	0x08009d05
 8007654:	08009d16 	.word	0x08009d16

08007658 <__multiply>:
 8007658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800765c:	4691      	mov	r9, r2
 800765e:	690a      	ldr	r2, [r1, #16]
 8007660:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007664:	429a      	cmp	r2, r3
 8007666:	bfb8      	it	lt
 8007668:	460b      	movlt	r3, r1
 800766a:	460c      	mov	r4, r1
 800766c:	bfbc      	itt	lt
 800766e:	464c      	movlt	r4, r9
 8007670:	4699      	movlt	r9, r3
 8007672:	6927      	ldr	r7, [r4, #16]
 8007674:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007678:	68a3      	ldr	r3, [r4, #8]
 800767a:	6861      	ldr	r1, [r4, #4]
 800767c:	eb07 060a 	add.w	r6, r7, sl
 8007680:	42b3      	cmp	r3, r6
 8007682:	b085      	sub	sp, #20
 8007684:	bfb8      	it	lt
 8007686:	3101      	addlt	r1, #1
 8007688:	f7ff fe90 	bl	80073ac <_Balloc>
 800768c:	b930      	cbnz	r0, 800769c <__multiply+0x44>
 800768e:	4602      	mov	r2, r0
 8007690:	4b44      	ldr	r3, [pc, #272]	; (80077a4 <__multiply+0x14c>)
 8007692:	4845      	ldr	r0, [pc, #276]	; (80077a8 <__multiply+0x150>)
 8007694:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007698:	f001 fc26 	bl	8008ee8 <__assert_func>
 800769c:	f100 0514 	add.w	r5, r0, #20
 80076a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80076a4:	462b      	mov	r3, r5
 80076a6:	2200      	movs	r2, #0
 80076a8:	4543      	cmp	r3, r8
 80076aa:	d321      	bcc.n	80076f0 <__multiply+0x98>
 80076ac:	f104 0314 	add.w	r3, r4, #20
 80076b0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80076b4:	f109 0314 	add.w	r3, r9, #20
 80076b8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80076bc:	9202      	str	r2, [sp, #8]
 80076be:	1b3a      	subs	r2, r7, r4
 80076c0:	3a15      	subs	r2, #21
 80076c2:	f022 0203 	bic.w	r2, r2, #3
 80076c6:	3204      	adds	r2, #4
 80076c8:	f104 0115 	add.w	r1, r4, #21
 80076cc:	428f      	cmp	r7, r1
 80076ce:	bf38      	it	cc
 80076d0:	2204      	movcc	r2, #4
 80076d2:	9201      	str	r2, [sp, #4]
 80076d4:	9a02      	ldr	r2, [sp, #8]
 80076d6:	9303      	str	r3, [sp, #12]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d80c      	bhi.n	80076f6 <__multiply+0x9e>
 80076dc:	2e00      	cmp	r6, #0
 80076de:	dd03      	ble.n	80076e8 <__multiply+0x90>
 80076e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d05b      	beq.n	80077a0 <__multiply+0x148>
 80076e8:	6106      	str	r6, [r0, #16]
 80076ea:	b005      	add	sp, #20
 80076ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f0:	f843 2b04 	str.w	r2, [r3], #4
 80076f4:	e7d8      	b.n	80076a8 <__multiply+0x50>
 80076f6:	f8b3 a000 	ldrh.w	sl, [r3]
 80076fa:	f1ba 0f00 	cmp.w	sl, #0
 80076fe:	d024      	beq.n	800774a <__multiply+0xf2>
 8007700:	f104 0e14 	add.w	lr, r4, #20
 8007704:	46a9      	mov	r9, r5
 8007706:	f04f 0c00 	mov.w	ip, #0
 800770a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800770e:	f8d9 1000 	ldr.w	r1, [r9]
 8007712:	fa1f fb82 	uxth.w	fp, r2
 8007716:	b289      	uxth	r1, r1
 8007718:	fb0a 110b 	mla	r1, sl, fp, r1
 800771c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007720:	f8d9 2000 	ldr.w	r2, [r9]
 8007724:	4461      	add	r1, ip
 8007726:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800772a:	fb0a c20b 	mla	r2, sl, fp, ip
 800772e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007732:	b289      	uxth	r1, r1
 8007734:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007738:	4577      	cmp	r7, lr
 800773a:	f849 1b04 	str.w	r1, [r9], #4
 800773e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007742:	d8e2      	bhi.n	800770a <__multiply+0xb2>
 8007744:	9a01      	ldr	r2, [sp, #4]
 8007746:	f845 c002 	str.w	ip, [r5, r2]
 800774a:	9a03      	ldr	r2, [sp, #12]
 800774c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007750:	3304      	adds	r3, #4
 8007752:	f1b9 0f00 	cmp.w	r9, #0
 8007756:	d021      	beq.n	800779c <__multiply+0x144>
 8007758:	6829      	ldr	r1, [r5, #0]
 800775a:	f104 0c14 	add.w	ip, r4, #20
 800775e:	46ae      	mov	lr, r5
 8007760:	f04f 0a00 	mov.w	sl, #0
 8007764:	f8bc b000 	ldrh.w	fp, [ip]
 8007768:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800776c:	fb09 220b 	mla	r2, r9, fp, r2
 8007770:	4452      	add	r2, sl
 8007772:	b289      	uxth	r1, r1
 8007774:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007778:	f84e 1b04 	str.w	r1, [lr], #4
 800777c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007780:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007784:	f8be 1000 	ldrh.w	r1, [lr]
 8007788:	fb09 110a 	mla	r1, r9, sl, r1
 800778c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007790:	4567      	cmp	r7, ip
 8007792:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007796:	d8e5      	bhi.n	8007764 <__multiply+0x10c>
 8007798:	9a01      	ldr	r2, [sp, #4]
 800779a:	50a9      	str	r1, [r5, r2]
 800779c:	3504      	adds	r5, #4
 800779e:	e799      	b.n	80076d4 <__multiply+0x7c>
 80077a0:	3e01      	subs	r6, #1
 80077a2:	e79b      	b.n	80076dc <__multiply+0x84>
 80077a4:	08009d05 	.word	0x08009d05
 80077a8:	08009d16 	.word	0x08009d16

080077ac <__pow5mult>:
 80077ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077b0:	4615      	mov	r5, r2
 80077b2:	f012 0203 	ands.w	r2, r2, #3
 80077b6:	4606      	mov	r6, r0
 80077b8:	460f      	mov	r7, r1
 80077ba:	d007      	beq.n	80077cc <__pow5mult+0x20>
 80077bc:	4c25      	ldr	r4, [pc, #148]	; (8007854 <__pow5mult+0xa8>)
 80077be:	3a01      	subs	r2, #1
 80077c0:	2300      	movs	r3, #0
 80077c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077c6:	f7ff fe53 	bl	8007470 <__multadd>
 80077ca:	4607      	mov	r7, r0
 80077cc:	10ad      	asrs	r5, r5, #2
 80077ce:	d03d      	beq.n	800784c <__pow5mult+0xa0>
 80077d0:	69f4      	ldr	r4, [r6, #28]
 80077d2:	b97c      	cbnz	r4, 80077f4 <__pow5mult+0x48>
 80077d4:	2010      	movs	r0, #16
 80077d6:	f7ff fd35 	bl	8007244 <malloc>
 80077da:	4602      	mov	r2, r0
 80077dc:	61f0      	str	r0, [r6, #28]
 80077de:	b928      	cbnz	r0, 80077ec <__pow5mult+0x40>
 80077e0:	4b1d      	ldr	r3, [pc, #116]	; (8007858 <__pow5mult+0xac>)
 80077e2:	481e      	ldr	r0, [pc, #120]	; (800785c <__pow5mult+0xb0>)
 80077e4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80077e8:	f001 fb7e 	bl	8008ee8 <__assert_func>
 80077ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077f0:	6004      	str	r4, [r0, #0]
 80077f2:	60c4      	str	r4, [r0, #12]
 80077f4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80077f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80077fc:	b94c      	cbnz	r4, 8007812 <__pow5mult+0x66>
 80077fe:	f240 2171 	movw	r1, #625	; 0x271
 8007802:	4630      	mov	r0, r6
 8007804:	f7ff ff12 	bl	800762c <__i2b>
 8007808:	2300      	movs	r3, #0
 800780a:	f8c8 0008 	str.w	r0, [r8, #8]
 800780e:	4604      	mov	r4, r0
 8007810:	6003      	str	r3, [r0, #0]
 8007812:	f04f 0900 	mov.w	r9, #0
 8007816:	07eb      	lsls	r3, r5, #31
 8007818:	d50a      	bpl.n	8007830 <__pow5mult+0x84>
 800781a:	4639      	mov	r1, r7
 800781c:	4622      	mov	r2, r4
 800781e:	4630      	mov	r0, r6
 8007820:	f7ff ff1a 	bl	8007658 <__multiply>
 8007824:	4639      	mov	r1, r7
 8007826:	4680      	mov	r8, r0
 8007828:	4630      	mov	r0, r6
 800782a:	f7ff fdff 	bl	800742c <_Bfree>
 800782e:	4647      	mov	r7, r8
 8007830:	106d      	asrs	r5, r5, #1
 8007832:	d00b      	beq.n	800784c <__pow5mult+0xa0>
 8007834:	6820      	ldr	r0, [r4, #0]
 8007836:	b938      	cbnz	r0, 8007848 <__pow5mult+0x9c>
 8007838:	4622      	mov	r2, r4
 800783a:	4621      	mov	r1, r4
 800783c:	4630      	mov	r0, r6
 800783e:	f7ff ff0b 	bl	8007658 <__multiply>
 8007842:	6020      	str	r0, [r4, #0]
 8007844:	f8c0 9000 	str.w	r9, [r0]
 8007848:	4604      	mov	r4, r0
 800784a:	e7e4      	b.n	8007816 <__pow5mult+0x6a>
 800784c:	4638      	mov	r0, r7
 800784e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007852:	bf00      	nop
 8007854:	08009e60 	.word	0x08009e60
 8007858:	08009c96 	.word	0x08009c96
 800785c:	08009d16 	.word	0x08009d16

08007860 <__lshift>:
 8007860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007864:	460c      	mov	r4, r1
 8007866:	6849      	ldr	r1, [r1, #4]
 8007868:	6923      	ldr	r3, [r4, #16]
 800786a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800786e:	68a3      	ldr	r3, [r4, #8]
 8007870:	4607      	mov	r7, r0
 8007872:	4691      	mov	r9, r2
 8007874:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007878:	f108 0601 	add.w	r6, r8, #1
 800787c:	42b3      	cmp	r3, r6
 800787e:	db0b      	blt.n	8007898 <__lshift+0x38>
 8007880:	4638      	mov	r0, r7
 8007882:	f7ff fd93 	bl	80073ac <_Balloc>
 8007886:	4605      	mov	r5, r0
 8007888:	b948      	cbnz	r0, 800789e <__lshift+0x3e>
 800788a:	4602      	mov	r2, r0
 800788c:	4b28      	ldr	r3, [pc, #160]	; (8007930 <__lshift+0xd0>)
 800788e:	4829      	ldr	r0, [pc, #164]	; (8007934 <__lshift+0xd4>)
 8007890:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007894:	f001 fb28 	bl	8008ee8 <__assert_func>
 8007898:	3101      	adds	r1, #1
 800789a:	005b      	lsls	r3, r3, #1
 800789c:	e7ee      	b.n	800787c <__lshift+0x1c>
 800789e:	2300      	movs	r3, #0
 80078a0:	f100 0114 	add.w	r1, r0, #20
 80078a4:	f100 0210 	add.w	r2, r0, #16
 80078a8:	4618      	mov	r0, r3
 80078aa:	4553      	cmp	r3, sl
 80078ac:	db33      	blt.n	8007916 <__lshift+0xb6>
 80078ae:	6920      	ldr	r0, [r4, #16]
 80078b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80078b4:	f104 0314 	add.w	r3, r4, #20
 80078b8:	f019 091f 	ands.w	r9, r9, #31
 80078bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80078c4:	d02b      	beq.n	800791e <__lshift+0xbe>
 80078c6:	f1c9 0e20 	rsb	lr, r9, #32
 80078ca:	468a      	mov	sl, r1
 80078cc:	2200      	movs	r2, #0
 80078ce:	6818      	ldr	r0, [r3, #0]
 80078d0:	fa00 f009 	lsl.w	r0, r0, r9
 80078d4:	4310      	orrs	r0, r2
 80078d6:	f84a 0b04 	str.w	r0, [sl], #4
 80078da:	f853 2b04 	ldr.w	r2, [r3], #4
 80078de:	459c      	cmp	ip, r3
 80078e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80078e4:	d8f3      	bhi.n	80078ce <__lshift+0x6e>
 80078e6:	ebac 0304 	sub.w	r3, ip, r4
 80078ea:	3b15      	subs	r3, #21
 80078ec:	f023 0303 	bic.w	r3, r3, #3
 80078f0:	3304      	adds	r3, #4
 80078f2:	f104 0015 	add.w	r0, r4, #21
 80078f6:	4584      	cmp	ip, r0
 80078f8:	bf38      	it	cc
 80078fa:	2304      	movcc	r3, #4
 80078fc:	50ca      	str	r2, [r1, r3]
 80078fe:	b10a      	cbz	r2, 8007904 <__lshift+0xa4>
 8007900:	f108 0602 	add.w	r6, r8, #2
 8007904:	3e01      	subs	r6, #1
 8007906:	4638      	mov	r0, r7
 8007908:	612e      	str	r6, [r5, #16]
 800790a:	4621      	mov	r1, r4
 800790c:	f7ff fd8e 	bl	800742c <_Bfree>
 8007910:	4628      	mov	r0, r5
 8007912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007916:	f842 0f04 	str.w	r0, [r2, #4]!
 800791a:	3301      	adds	r3, #1
 800791c:	e7c5      	b.n	80078aa <__lshift+0x4a>
 800791e:	3904      	subs	r1, #4
 8007920:	f853 2b04 	ldr.w	r2, [r3], #4
 8007924:	f841 2f04 	str.w	r2, [r1, #4]!
 8007928:	459c      	cmp	ip, r3
 800792a:	d8f9      	bhi.n	8007920 <__lshift+0xc0>
 800792c:	e7ea      	b.n	8007904 <__lshift+0xa4>
 800792e:	bf00      	nop
 8007930:	08009d05 	.word	0x08009d05
 8007934:	08009d16 	.word	0x08009d16

08007938 <__mcmp>:
 8007938:	b530      	push	{r4, r5, lr}
 800793a:	6902      	ldr	r2, [r0, #16]
 800793c:	690c      	ldr	r4, [r1, #16]
 800793e:	1b12      	subs	r2, r2, r4
 8007940:	d10e      	bne.n	8007960 <__mcmp+0x28>
 8007942:	f100 0314 	add.w	r3, r0, #20
 8007946:	3114      	adds	r1, #20
 8007948:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800794c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007950:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007954:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007958:	42a5      	cmp	r5, r4
 800795a:	d003      	beq.n	8007964 <__mcmp+0x2c>
 800795c:	d305      	bcc.n	800796a <__mcmp+0x32>
 800795e:	2201      	movs	r2, #1
 8007960:	4610      	mov	r0, r2
 8007962:	bd30      	pop	{r4, r5, pc}
 8007964:	4283      	cmp	r3, r0
 8007966:	d3f3      	bcc.n	8007950 <__mcmp+0x18>
 8007968:	e7fa      	b.n	8007960 <__mcmp+0x28>
 800796a:	f04f 32ff 	mov.w	r2, #4294967295
 800796e:	e7f7      	b.n	8007960 <__mcmp+0x28>

08007970 <__mdiff>:
 8007970:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007974:	460c      	mov	r4, r1
 8007976:	4606      	mov	r6, r0
 8007978:	4611      	mov	r1, r2
 800797a:	4620      	mov	r0, r4
 800797c:	4690      	mov	r8, r2
 800797e:	f7ff ffdb 	bl	8007938 <__mcmp>
 8007982:	1e05      	subs	r5, r0, #0
 8007984:	d110      	bne.n	80079a8 <__mdiff+0x38>
 8007986:	4629      	mov	r1, r5
 8007988:	4630      	mov	r0, r6
 800798a:	f7ff fd0f 	bl	80073ac <_Balloc>
 800798e:	b930      	cbnz	r0, 800799e <__mdiff+0x2e>
 8007990:	4b3a      	ldr	r3, [pc, #232]	; (8007a7c <__mdiff+0x10c>)
 8007992:	4602      	mov	r2, r0
 8007994:	f240 2137 	movw	r1, #567	; 0x237
 8007998:	4839      	ldr	r0, [pc, #228]	; (8007a80 <__mdiff+0x110>)
 800799a:	f001 faa5 	bl	8008ee8 <__assert_func>
 800799e:	2301      	movs	r3, #1
 80079a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80079a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a8:	bfa4      	itt	ge
 80079aa:	4643      	movge	r3, r8
 80079ac:	46a0      	movge	r8, r4
 80079ae:	4630      	mov	r0, r6
 80079b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80079b4:	bfa6      	itte	ge
 80079b6:	461c      	movge	r4, r3
 80079b8:	2500      	movge	r5, #0
 80079ba:	2501      	movlt	r5, #1
 80079bc:	f7ff fcf6 	bl	80073ac <_Balloc>
 80079c0:	b920      	cbnz	r0, 80079cc <__mdiff+0x5c>
 80079c2:	4b2e      	ldr	r3, [pc, #184]	; (8007a7c <__mdiff+0x10c>)
 80079c4:	4602      	mov	r2, r0
 80079c6:	f240 2145 	movw	r1, #581	; 0x245
 80079ca:	e7e5      	b.n	8007998 <__mdiff+0x28>
 80079cc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80079d0:	6926      	ldr	r6, [r4, #16]
 80079d2:	60c5      	str	r5, [r0, #12]
 80079d4:	f104 0914 	add.w	r9, r4, #20
 80079d8:	f108 0514 	add.w	r5, r8, #20
 80079dc:	f100 0e14 	add.w	lr, r0, #20
 80079e0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80079e4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80079e8:	f108 0210 	add.w	r2, r8, #16
 80079ec:	46f2      	mov	sl, lr
 80079ee:	2100      	movs	r1, #0
 80079f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80079f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80079f8:	fa11 f88b 	uxtah	r8, r1, fp
 80079fc:	b299      	uxth	r1, r3
 80079fe:	0c1b      	lsrs	r3, r3, #16
 8007a00:	eba8 0801 	sub.w	r8, r8, r1
 8007a04:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007a08:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007a0c:	fa1f f888 	uxth.w	r8, r8
 8007a10:	1419      	asrs	r1, r3, #16
 8007a12:	454e      	cmp	r6, r9
 8007a14:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007a18:	f84a 3b04 	str.w	r3, [sl], #4
 8007a1c:	d8e8      	bhi.n	80079f0 <__mdiff+0x80>
 8007a1e:	1b33      	subs	r3, r6, r4
 8007a20:	3b15      	subs	r3, #21
 8007a22:	f023 0303 	bic.w	r3, r3, #3
 8007a26:	3304      	adds	r3, #4
 8007a28:	3415      	adds	r4, #21
 8007a2a:	42a6      	cmp	r6, r4
 8007a2c:	bf38      	it	cc
 8007a2e:	2304      	movcc	r3, #4
 8007a30:	441d      	add	r5, r3
 8007a32:	4473      	add	r3, lr
 8007a34:	469e      	mov	lr, r3
 8007a36:	462e      	mov	r6, r5
 8007a38:	4566      	cmp	r6, ip
 8007a3a:	d30e      	bcc.n	8007a5a <__mdiff+0xea>
 8007a3c:	f10c 0203 	add.w	r2, ip, #3
 8007a40:	1b52      	subs	r2, r2, r5
 8007a42:	f022 0203 	bic.w	r2, r2, #3
 8007a46:	3d03      	subs	r5, #3
 8007a48:	45ac      	cmp	ip, r5
 8007a4a:	bf38      	it	cc
 8007a4c:	2200      	movcc	r2, #0
 8007a4e:	4413      	add	r3, r2
 8007a50:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007a54:	b17a      	cbz	r2, 8007a76 <__mdiff+0x106>
 8007a56:	6107      	str	r7, [r0, #16]
 8007a58:	e7a4      	b.n	80079a4 <__mdiff+0x34>
 8007a5a:	f856 8b04 	ldr.w	r8, [r6], #4
 8007a5e:	fa11 f288 	uxtah	r2, r1, r8
 8007a62:	1414      	asrs	r4, r2, #16
 8007a64:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007a68:	b292      	uxth	r2, r2
 8007a6a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007a6e:	f84e 2b04 	str.w	r2, [lr], #4
 8007a72:	1421      	asrs	r1, r4, #16
 8007a74:	e7e0      	b.n	8007a38 <__mdiff+0xc8>
 8007a76:	3f01      	subs	r7, #1
 8007a78:	e7ea      	b.n	8007a50 <__mdiff+0xe0>
 8007a7a:	bf00      	nop
 8007a7c:	08009d05 	.word	0x08009d05
 8007a80:	08009d16 	.word	0x08009d16

08007a84 <__ulp>:
 8007a84:	b082      	sub	sp, #8
 8007a86:	ed8d 0b00 	vstr	d0, [sp]
 8007a8a:	9a01      	ldr	r2, [sp, #4]
 8007a8c:	4b0f      	ldr	r3, [pc, #60]	; (8007acc <__ulp+0x48>)
 8007a8e:	4013      	ands	r3, r2
 8007a90:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	dc08      	bgt.n	8007aaa <__ulp+0x26>
 8007a98:	425b      	negs	r3, r3
 8007a9a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007a9e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007aa2:	da04      	bge.n	8007aae <__ulp+0x2a>
 8007aa4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007aa8:	4113      	asrs	r3, r2
 8007aaa:	2200      	movs	r2, #0
 8007aac:	e008      	b.n	8007ac0 <__ulp+0x3c>
 8007aae:	f1a2 0314 	sub.w	r3, r2, #20
 8007ab2:	2b1e      	cmp	r3, #30
 8007ab4:	bfda      	itte	le
 8007ab6:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007aba:	40da      	lsrle	r2, r3
 8007abc:	2201      	movgt	r2, #1
 8007abe:	2300      	movs	r3, #0
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	4610      	mov	r0, r2
 8007ac4:	ec41 0b10 	vmov	d0, r0, r1
 8007ac8:	b002      	add	sp, #8
 8007aca:	4770      	bx	lr
 8007acc:	7ff00000 	.word	0x7ff00000

08007ad0 <__b2d>:
 8007ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ad4:	6906      	ldr	r6, [r0, #16]
 8007ad6:	f100 0814 	add.w	r8, r0, #20
 8007ada:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007ade:	1f37      	subs	r7, r6, #4
 8007ae0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007ae4:	4610      	mov	r0, r2
 8007ae6:	f7ff fd53 	bl	8007590 <__hi0bits>
 8007aea:	f1c0 0320 	rsb	r3, r0, #32
 8007aee:	280a      	cmp	r0, #10
 8007af0:	600b      	str	r3, [r1, #0]
 8007af2:	491b      	ldr	r1, [pc, #108]	; (8007b60 <__b2d+0x90>)
 8007af4:	dc15      	bgt.n	8007b22 <__b2d+0x52>
 8007af6:	f1c0 0c0b 	rsb	ip, r0, #11
 8007afa:	fa22 f30c 	lsr.w	r3, r2, ip
 8007afe:	45b8      	cmp	r8, r7
 8007b00:	ea43 0501 	orr.w	r5, r3, r1
 8007b04:	bf34      	ite	cc
 8007b06:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007b0a:	2300      	movcs	r3, #0
 8007b0c:	3015      	adds	r0, #21
 8007b0e:	fa02 f000 	lsl.w	r0, r2, r0
 8007b12:	fa23 f30c 	lsr.w	r3, r3, ip
 8007b16:	4303      	orrs	r3, r0
 8007b18:	461c      	mov	r4, r3
 8007b1a:	ec45 4b10 	vmov	d0, r4, r5
 8007b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b22:	45b8      	cmp	r8, r7
 8007b24:	bf3a      	itte	cc
 8007b26:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007b2a:	f1a6 0708 	subcc.w	r7, r6, #8
 8007b2e:	2300      	movcs	r3, #0
 8007b30:	380b      	subs	r0, #11
 8007b32:	d012      	beq.n	8007b5a <__b2d+0x8a>
 8007b34:	f1c0 0120 	rsb	r1, r0, #32
 8007b38:	fa23 f401 	lsr.w	r4, r3, r1
 8007b3c:	4082      	lsls	r2, r0
 8007b3e:	4322      	orrs	r2, r4
 8007b40:	4547      	cmp	r7, r8
 8007b42:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8007b46:	bf8c      	ite	hi
 8007b48:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007b4c:	2200      	movls	r2, #0
 8007b4e:	4083      	lsls	r3, r0
 8007b50:	40ca      	lsrs	r2, r1
 8007b52:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007b56:	4313      	orrs	r3, r2
 8007b58:	e7de      	b.n	8007b18 <__b2d+0x48>
 8007b5a:	ea42 0501 	orr.w	r5, r2, r1
 8007b5e:	e7db      	b.n	8007b18 <__b2d+0x48>
 8007b60:	3ff00000 	.word	0x3ff00000

08007b64 <__d2b>:
 8007b64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b68:	460f      	mov	r7, r1
 8007b6a:	2101      	movs	r1, #1
 8007b6c:	ec59 8b10 	vmov	r8, r9, d0
 8007b70:	4616      	mov	r6, r2
 8007b72:	f7ff fc1b 	bl	80073ac <_Balloc>
 8007b76:	4604      	mov	r4, r0
 8007b78:	b930      	cbnz	r0, 8007b88 <__d2b+0x24>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	4b24      	ldr	r3, [pc, #144]	; (8007c10 <__d2b+0xac>)
 8007b7e:	4825      	ldr	r0, [pc, #148]	; (8007c14 <__d2b+0xb0>)
 8007b80:	f240 310f 	movw	r1, #783	; 0x30f
 8007b84:	f001 f9b0 	bl	8008ee8 <__assert_func>
 8007b88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007b8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b90:	bb2d      	cbnz	r5, 8007bde <__d2b+0x7a>
 8007b92:	9301      	str	r3, [sp, #4]
 8007b94:	f1b8 0300 	subs.w	r3, r8, #0
 8007b98:	d026      	beq.n	8007be8 <__d2b+0x84>
 8007b9a:	4668      	mov	r0, sp
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	f7ff fd17 	bl	80075d0 <__lo0bits>
 8007ba2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007ba6:	b1e8      	cbz	r0, 8007be4 <__d2b+0x80>
 8007ba8:	f1c0 0320 	rsb	r3, r0, #32
 8007bac:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	40c2      	lsrs	r2, r0
 8007bb4:	6163      	str	r3, [r4, #20]
 8007bb6:	9201      	str	r2, [sp, #4]
 8007bb8:	9b01      	ldr	r3, [sp, #4]
 8007bba:	61a3      	str	r3, [r4, #24]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	bf14      	ite	ne
 8007bc0:	2202      	movne	r2, #2
 8007bc2:	2201      	moveq	r2, #1
 8007bc4:	6122      	str	r2, [r4, #16]
 8007bc6:	b1bd      	cbz	r5, 8007bf8 <__d2b+0x94>
 8007bc8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007bcc:	4405      	add	r5, r0
 8007bce:	603d      	str	r5, [r7, #0]
 8007bd0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007bd4:	6030      	str	r0, [r6, #0]
 8007bd6:	4620      	mov	r0, r4
 8007bd8:	b003      	add	sp, #12
 8007bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007be2:	e7d6      	b.n	8007b92 <__d2b+0x2e>
 8007be4:	6161      	str	r1, [r4, #20]
 8007be6:	e7e7      	b.n	8007bb8 <__d2b+0x54>
 8007be8:	a801      	add	r0, sp, #4
 8007bea:	f7ff fcf1 	bl	80075d0 <__lo0bits>
 8007bee:	9b01      	ldr	r3, [sp, #4]
 8007bf0:	6163      	str	r3, [r4, #20]
 8007bf2:	3020      	adds	r0, #32
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	e7e5      	b.n	8007bc4 <__d2b+0x60>
 8007bf8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007bfc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c00:	6038      	str	r0, [r7, #0]
 8007c02:	6918      	ldr	r0, [r3, #16]
 8007c04:	f7ff fcc4 	bl	8007590 <__hi0bits>
 8007c08:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c0c:	e7e2      	b.n	8007bd4 <__d2b+0x70>
 8007c0e:	bf00      	nop
 8007c10:	08009d05 	.word	0x08009d05
 8007c14:	08009d16 	.word	0x08009d16

08007c18 <__ratio>:
 8007c18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	4688      	mov	r8, r1
 8007c1e:	4669      	mov	r1, sp
 8007c20:	4681      	mov	r9, r0
 8007c22:	f7ff ff55 	bl	8007ad0 <__b2d>
 8007c26:	a901      	add	r1, sp, #4
 8007c28:	4640      	mov	r0, r8
 8007c2a:	ec55 4b10 	vmov	r4, r5, d0
 8007c2e:	f7ff ff4f 	bl	8007ad0 <__b2d>
 8007c32:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c36:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007c3a:	eba3 0c02 	sub.w	ip, r3, r2
 8007c3e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007c42:	1a9b      	subs	r3, r3, r2
 8007c44:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007c48:	ec51 0b10 	vmov	r0, r1, d0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	bfd6      	itet	le
 8007c50:	460a      	movle	r2, r1
 8007c52:	462a      	movgt	r2, r5
 8007c54:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007c58:	468b      	mov	fp, r1
 8007c5a:	462f      	mov	r7, r5
 8007c5c:	bfd4      	ite	le
 8007c5e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007c62:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007c66:	4620      	mov	r0, r4
 8007c68:	ee10 2a10 	vmov	r2, s0
 8007c6c:	465b      	mov	r3, fp
 8007c6e:	4639      	mov	r1, r7
 8007c70:	f7f8 fdf4 	bl	800085c <__aeabi_ddiv>
 8007c74:	ec41 0b10 	vmov	d0, r0, r1
 8007c78:	b003      	add	sp, #12
 8007c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007c7e <__copybits>:
 8007c7e:	3901      	subs	r1, #1
 8007c80:	b570      	push	{r4, r5, r6, lr}
 8007c82:	1149      	asrs	r1, r1, #5
 8007c84:	6914      	ldr	r4, [r2, #16]
 8007c86:	3101      	adds	r1, #1
 8007c88:	f102 0314 	add.w	r3, r2, #20
 8007c8c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007c90:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007c94:	1f05      	subs	r5, r0, #4
 8007c96:	42a3      	cmp	r3, r4
 8007c98:	d30c      	bcc.n	8007cb4 <__copybits+0x36>
 8007c9a:	1aa3      	subs	r3, r4, r2
 8007c9c:	3b11      	subs	r3, #17
 8007c9e:	f023 0303 	bic.w	r3, r3, #3
 8007ca2:	3211      	adds	r2, #17
 8007ca4:	42a2      	cmp	r2, r4
 8007ca6:	bf88      	it	hi
 8007ca8:	2300      	movhi	r3, #0
 8007caa:	4418      	add	r0, r3
 8007cac:	2300      	movs	r3, #0
 8007cae:	4288      	cmp	r0, r1
 8007cb0:	d305      	bcc.n	8007cbe <__copybits+0x40>
 8007cb2:	bd70      	pop	{r4, r5, r6, pc}
 8007cb4:	f853 6b04 	ldr.w	r6, [r3], #4
 8007cb8:	f845 6f04 	str.w	r6, [r5, #4]!
 8007cbc:	e7eb      	b.n	8007c96 <__copybits+0x18>
 8007cbe:	f840 3b04 	str.w	r3, [r0], #4
 8007cc2:	e7f4      	b.n	8007cae <__copybits+0x30>

08007cc4 <__any_on>:
 8007cc4:	f100 0214 	add.w	r2, r0, #20
 8007cc8:	6900      	ldr	r0, [r0, #16]
 8007cca:	114b      	asrs	r3, r1, #5
 8007ccc:	4298      	cmp	r0, r3
 8007cce:	b510      	push	{r4, lr}
 8007cd0:	db11      	blt.n	8007cf6 <__any_on+0x32>
 8007cd2:	dd0a      	ble.n	8007cea <__any_on+0x26>
 8007cd4:	f011 011f 	ands.w	r1, r1, #31
 8007cd8:	d007      	beq.n	8007cea <__any_on+0x26>
 8007cda:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007cde:	fa24 f001 	lsr.w	r0, r4, r1
 8007ce2:	fa00 f101 	lsl.w	r1, r0, r1
 8007ce6:	428c      	cmp	r4, r1
 8007ce8:	d10b      	bne.n	8007d02 <__any_on+0x3e>
 8007cea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d803      	bhi.n	8007cfa <__any_on+0x36>
 8007cf2:	2000      	movs	r0, #0
 8007cf4:	bd10      	pop	{r4, pc}
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	e7f7      	b.n	8007cea <__any_on+0x26>
 8007cfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007cfe:	2900      	cmp	r1, #0
 8007d00:	d0f5      	beq.n	8007cee <__any_on+0x2a>
 8007d02:	2001      	movs	r0, #1
 8007d04:	e7f6      	b.n	8007cf4 <__any_on+0x30>

08007d06 <sulp>:
 8007d06:	b570      	push	{r4, r5, r6, lr}
 8007d08:	4604      	mov	r4, r0
 8007d0a:	460d      	mov	r5, r1
 8007d0c:	ec45 4b10 	vmov	d0, r4, r5
 8007d10:	4616      	mov	r6, r2
 8007d12:	f7ff feb7 	bl	8007a84 <__ulp>
 8007d16:	ec51 0b10 	vmov	r0, r1, d0
 8007d1a:	b17e      	cbz	r6, 8007d3c <sulp+0x36>
 8007d1c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007d20:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	dd09      	ble.n	8007d3c <sulp+0x36>
 8007d28:	051b      	lsls	r3, r3, #20
 8007d2a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007d2e:	2400      	movs	r4, #0
 8007d30:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007d34:	4622      	mov	r2, r4
 8007d36:	462b      	mov	r3, r5
 8007d38:	f7f8 fc66 	bl	8000608 <__aeabi_dmul>
 8007d3c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007d40 <_strtod_l>:
 8007d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d44:	ed2d 8b02 	vpush	{d8}
 8007d48:	b09b      	sub	sp, #108	; 0x6c
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	9213      	str	r2, [sp, #76]	; 0x4c
 8007d4e:	2200      	movs	r2, #0
 8007d50:	9216      	str	r2, [sp, #88]	; 0x58
 8007d52:	460d      	mov	r5, r1
 8007d54:	f04f 0800 	mov.w	r8, #0
 8007d58:	f04f 0900 	mov.w	r9, #0
 8007d5c:	460a      	mov	r2, r1
 8007d5e:	9215      	str	r2, [sp, #84]	; 0x54
 8007d60:	7811      	ldrb	r1, [r2, #0]
 8007d62:	292b      	cmp	r1, #43	; 0x2b
 8007d64:	d04c      	beq.n	8007e00 <_strtod_l+0xc0>
 8007d66:	d83a      	bhi.n	8007dde <_strtod_l+0x9e>
 8007d68:	290d      	cmp	r1, #13
 8007d6a:	d834      	bhi.n	8007dd6 <_strtod_l+0x96>
 8007d6c:	2908      	cmp	r1, #8
 8007d6e:	d834      	bhi.n	8007dda <_strtod_l+0x9a>
 8007d70:	2900      	cmp	r1, #0
 8007d72:	d03d      	beq.n	8007df0 <_strtod_l+0xb0>
 8007d74:	2200      	movs	r2, #0
 8007d76:	920a      	str	r2, [sp, #40]	; 0x28
 8007d78:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8007d7a:	7832      	ldrb	r2, [r6, #0]
 8007d7c:	2a30      	cmp	r2, #48	; 0x30
 8007d7e:	f040 80b4 	bne.w	8007eea <_strtod_l+0x1aa>
 8007d82:	7872      	ldrb	r2, [r6, #1]
 8007d84:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007d88:	2a58      	cmp	r2, #88	; 0x58
 8007d8a:	d170      	bne.n	8007e6e <_strtod_l+0x12e>
 8007d8c:	9302      	str	r3, [sp, #8]
 8007d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d90:	9301      	str	r3, [sp, #4]
 8007d92:	ab16      	add	r3, sp, #88	; 0x58
 8007d94:	9300      	str	r3, [sp, #0]
 8007d96:	4a8e      	ldr	r2, [pc, #568]	; (8007fd0 <_strtod_l+0x290>)
 8007d98:	ab17      	add	r3, sp, #92	; 0x5c
 8007d9a:	a915      	add	r1, sp, #84	; 0x54
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	f001 f93f 	bl	8009020 <__gethex>
 8007da2:	f010 070f 	ands.w	r7, r0, #15
 8007da6:	4605      	mov	r5, r0
 8007da8:	d005      	beq.n	8007db6 <_strtod_l+0x76>
 8007daa:	2f06      	cmp	r7, #6
 8007dac:	d12a      	bne.n	8007e04 <_strtod_l+0xc4>
 8007dae:	3601      	adds	r6, #1
 8007db0:	2300      	movs	r3, #0
 8007db2:	9615      	str	r6, [sp, #84]	; 0x54
 8007db4:	930a      	str	r3, [sp, #40]	; 0x28
 8007db6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f040 857f 	bne.w	80088bc <_strtod_l+0xb7c>
 8007dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dc0:	b1db      	cbz	r3, 8007dfa <_strtod_l+0xba>
 8007dc2:	4642      	mov	r2, r8
 8007dc4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007dc8:	ec43 2b10 	vmov	d0, r2, r3
 8007dcc:	b01b      	add	sp, #108	; 0x6c
 8007dce:	ecbd 8b02 	vpop	{d8}
 8007dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dd6:	2920      	cmp	r1, #32
 8007dd8:	d1cc      	bne.n	8007d74 <_strtod_l+0x34>
 8007dda:	3201      	adds	r2, #1
 8007ddc:	e7bf      	b.n	8007d5e <_strtod_l+0x1e>
 8007dde:	292d      	cmp	r1, #45	; 0x2d
 8007de0:	d1c8      	bne.n	8007d74 <_strtod_l+0x34>
 8007de2:	2101      	movs	r1, #1
 8007de4:	910a      	str	r1, [sp, #40]	; 0x28
 8007de6:	1c51      	adds	r1, r2, #1
 8007de8:	9115      	str	r1, [sp, #84]	; 0x54
 8007dea:	7852      	ldrb	r2, [r2, #1]
 8007dec:	2a00      	cmp	r2, #0
 8007dee:	d1c3      	bne.n	8007d78 <_strtod_l+0x38>
 8007df0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007df2:	9515      	str	r5, [sp, #84]	; 0x54
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f040 855f 	bne.w	80088b8 <_strtod_l+0xb78>
 8007dfa:	4642      	mov	r2, r8
 8007dfc:	464b      	mov	r3, r9
 8007dfe:	e7e3      	b.n	8007dc8 <_strtod_l+0x88>
 8007e00:	2100      	movs	r1, #0
 8007e02:	e7ef      	b.n	8007de4 <_strtod_l+0xa4>
 8007e04:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007e06:	b13a      	cbz	r2, 8007e18 <_strtod_l+0xd8>
 8007e08:	2135      	movs	r1, #53	; 0x35
 8007e0a:	a818      	add	r0, sp, #96	; 0x60
 8007e0c:	f7ff ff37 	bl	8007c7e <__copybits>
 8007e10:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e12:	4620      	mov	r0, r4
 8007e14:	f7ff fb0a 	bl	800742c <_Bfree>
 8007e18:	3f01      	subs	r7, #1
 8007e1a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e1c:	2f04      	cmp	r7, #4
 8007e1e:	d806      	bhi.n	8007e2e <_strtod_l+0xee>
 8007e20:	e8df f007 	tbb	[pc, r7]
 8007e24:	201d0314 	.word	0x201d0314
 8007e28:	14          	.byte	0x14
 8007e29:	00          	.byte	0x00
 8007e2a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8007e2e:	05e9      	lsls	r1, r5, #23
 8007e30:	bf48      	it	mi
 8007e32:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007e36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e3a:	0d1b      	lsrs	r3, r3, #20
 8007e3c:	051b      	lsls	r3, r3, #20
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1b9      	bne.n	8007db6 <_strtod_l+0x76>
 8007e42:	f7fe fb07 	bl	8006454 <__errno>
 8007e46:	2322      	movs	r3, #34	; 0x22
 8007e48:	6003      	str	r3, [r0, #0]
 8007e4a:	e7b4      	b.n	8007db6 <_strtod_l+0x76>
 8007e4c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007e50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007e54:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007e58:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007e5c:	e7e7      	b.n	8007e2e <_strtod_l+0xee>
 8007e5e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007fd8 <_strtod_l+0x298>
 8007e62:	e7e4      	b.n	8007e2e <_strtod_l+0xee>
 8007e64:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007e68:	f04f 38ff 	mov.w	r8, #4294967295
 8007e6c:	e7df      	b.n	8007e2e <_strtod_l+0xee>
 8007e6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e70:	1c5a      	adds	r2, r3, #1
 8007e72:	9215      	str	r2, [sp, #84]	; 0x54
 8007e74:	785b      	ldrb	r3, [r3, #1]
 8007e76:	2b30      	cmp	r3, #48	; 0x30
 8007e78:	d0f9      	beq.n	8007e6e <_strtod_l+0x12e>
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d09b      	beq.n	8007db6 <_strtod_l+0x76>
 8007e7e:	2301      	movs	r3, #1
 8007e80:	f04f 0a00 	mov.w	sl, #0
 8007e84:	9304      	str	r3, [sp, #16]
 8007e86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e88:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e8a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007e8e:	46d3      	mov	fp, sl
 8007e90:	220a      	movs	r2, #10
 8007e92:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007e94:	7806      	ldrb	r6, [r0, #0]
 8007e96:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007e9a:	b2d9      	uxtb	r1, r3
 8007e9c:	2909      	cmp	r1, #9
 8007e9e:	d926      	bls.n	8007eee <_strtod_l+0x1ae>
 8007ea0:	494c      	ldr	r1, [pc, #304]	; (8007fd4 <_strtod_l+0x294>)
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f000 ffe6 	bl	8008e74 <strncmp>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	d030      	beq.n	8007f0e <_strtod_l+0x1ce>
 8007eac:	2000      	movs	r0, #0
 8007eae:	4632      	mov	r2, r6
 8007eb0:	9005      	str	r0, [sp, #20]
 8007eb2:	465e      	mov	r6, fp
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2a65      	cmp	r2, #101	; 0x65
 8007eb8:	d001      	beq.n	8007ebe <_strtod_l+0x17e>
 8007eba:	2a45      	cmp	r2, #69	; 0x45
 8007ebc:	d113      	bne.n	8007ee6 <_strtod_l+0x1a6>
 8007ebe:	b91e      	cbnz	r6, 8007ec8 <_strtod_l+0x188>
 8007ec0:	9a04      	ldr	r2, [sp, #16]
 8007ec2:	4302      	orrs	r2, r0
 8007ec4:	d094      	beq.n	8007df0 <_strtod_l+0xb0>
 8007ec6:	2600      	movs	r6, #0
 8007ec8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007eca:	1c6a      	adds	r2, r5, #1
 8007ecc:	9215      	str	r2, [sp, #84]	; 0x54
 8007ece:	786a      	ldrb	r2, [r5, #1]
 8007ed0:	2a2b      	cmp	r2, #43	; 0x2b
 8007ed2:	d074      	beq.n	8007fbe <_strtod_l+0x27e>
 8007ed4:	2a2d      	cmp	r2, #45	; 0x2d
 8007ed6:	d078      	beq.n	8007fca <_strtod_l+0x28a>
 8007ed8:	f04f 0c00 	mov.w	ip, #0
 8007edc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007ee0:	2909      	cmp	r1, #9
 8007ee2:	d97f      	bls.n	8007fe4 <_strtod_l+0x2a4>
 8007ee4:	9515      	str	r5, [sp, #84]	; 0x54
 8007ee6:	2700      	movs	r7, #0
 8007ee8:	e09e      	b.n	8008028 <_strtod_l+0x2e8>
 8007eea:	2300      	movs	r3, #0
 8007eec:	e7c8      	b.n	8007e80 <_strtod_l+0x140>
 8007eee:	f1bb 0f08 	cmp.w	fp, #8
 8007ef2:	bfd8      	it	le
 8007ef4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007ef6:	f100 0001 	add.w	r0, r0, #1
 8007efa:	bfda      	itte	le
 8007efc:	fb02 3301 	mlale	r3, r2, r1, r3
 8007f00:	9309      	strle	r3, [sp, #36]	; 0x24
 8007f02:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007f06:	f10b 0b01 	add.w	fp, fp, #1
 8007f0a:	9015      	str	r0, [sp, #84]	; 0x54
 8007f0c:	e7c1      	b.n	8007e92 <_strtod_l+0x152>
 8007f0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f10:	1c5a      	adds	r2, r3, #1
 8007f12:	9215      	str	r2, [sp, #84]	; 0x54
 8007f14:	785a      	ldrb	r2, [r3, #1]
 8007f16:	f1bb 0f00 	cmp.w	fp, #0
 8007f1a:	d037      	beq.n	8007f8c <_strtod_l+0x24c>
 8007f1c:	9005      	str	r0, [sp, #20]
 8007f1e:	465e      	mov	r6, fp
 8007f20:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007f24:	2b09      	cmp	r3, #9
 8007f26:	d912      	bls.n	8007f4e <_strtod_l+0x20e>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e7c4      	b.n	8007eb6 <_strtod_l+0x176>
 8007f2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f2e:	1c5a      	adds	r2, r3, #1
 8007f30:	9215      	str	r2, [sp, #84]	; 0x54
 8007f32:	785a      	ldrb	r2, [r3, #1]
 8007f34:	3001      	adds	r0, #1
 8007f36:	2a30      	cmp	r2, #48	; 0x30
 8007f38:	d0f8      	beq.n	8007f2c <_strtod_l+0x1ec>
 8007f3a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007f3e:	2b08      	cmp	r3, #8
 8007f40:	f200 84c1 	bhi.w	80088c6 <_strtod_l+0xb86>
 8007f44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f46:	9005      	str	r0, [sp, #20]
 8007f48:	2000      	movs	r0, #0
 8007f4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f4c:	4606      	mov	r6, r0
 8007f4e:	3a30      	subs	r2, #48	; 0x30
 8007f50:	f100 0301 	add.w	r3, r0, #1
 8007f54:	d014      	beq.n	8007f80 <_strtod_l+0x240>
 8007f56:	9905      	ldr	r1, [sp, #20]
 8007f58:	4419      	add	r1, r3
 8007f5a:	9105      	str	r1, [sp, #20]
 8007f5c:	4633      	mov	r3, r6
 8007f5e:	eb00 0c06 	add.w	ip, r0, r6
 8007f62:	210a      	movs	r1, #10
 8007f64:	4563      	cmp	r3, ip
 8007f66:	d113      	bne.n	8007f90 <_strtod_l+0x250>
 8007f68:	1833      	adds	r3, r6, r0
 8007f6a:	2b08      	cmp	r3, #8
 8007f6c:	f106 0601 	add.w	r6, r6, #1
 8007f70:	4406      	add	r6, r0
 8007f72:	dc1a      	bgt.n	8007faa <_strtod_l+0x26a>
 8007f74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f76:	230a      	movs	r3, #10
 8007f78:	fb03 2301 	mla	r3, r3, r1, r2
 8007f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007f7e:	2300      	movs	r3, #0
 8007f80:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007f82:	1c51      	adds	r1, r2, #1
 8007f84:	9115      	str	r1, [sp, #84]	; 0x54
 8007f86:	7852      	ldrb	r2, [r2, #1]
 8007f88:	4618      	mov	r0, r3
 8007f8a:	e7c9      	b.n	8007f20 <_strtod_l+0x1e0>
 8007f8c:	4658      	mov	r0, fp
 8007f8e:	e7d2      	b.n	8007f36 <_strtod_l+0x1f6>
 8007f90:	2b08      	cmp	r3, #8
 8007f92:	f103 0301 	add.w	r3, r3, #1
 8007f96:	dc03      	bgt.n	8007fa0 <_strtod_l+0x260>
 8007f98:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007f9a:	434f      	muls	r7, r1
 8007f9c:	9709      	str	r7, [sp, #36]	; 0x24
 8007f9e:	e7e1      	b.n	8007f64 <_strtod_l+0x224>
 8007fa0:	2b10      	cmp	r3, #16
 8007fa2:	bfd8      	it	le
 8007fa4:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007fa8:	e7dc      	b.n	8007f64 <_strtod_l+0x224>
 8007faa:	2e10      	cmp	r6, #16
 8007fac:	bfdc      	itt	le
 8007fae:	230a      	movle	r3, #10
 8007fb0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007fb4:	e7e3      	b.n	8007f7e <_strtod_l+0x23e>
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	9305      	str	r3, [sp, #20]
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e780      	b.n	8007ec0 <_strtod_l+0x180>
 8007fbe:	f04f 0c00 	mov.w	ip, #0
 8007fc2:	1caa      	adds	r2, r5, #2
 8007fc4:	9215      	str	r2, [sp, #84]	; 0x54
 8007fc6:	78aa      	ldrb	r2, [r5, #2]
 8007fc8:	e788      	b.n	8007edc <_strtod_l+0x19c>
 8007fca:	f04f 0c01 	mov.w	ip, #1
 8007fce:	e7f8      	b.n	8007fc2 <_strtod_l+0x282>
 8007fd0:	08009e70 	.word	0x08009e70
 8007fd4:	08009e6c 	.word	0x08009e6c
 8007fd8:	7ff00000 	.word	0x7ff00000
 8007fdc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007fde:	1c51      	adds	r1, r2, #1
 8007fe0:	9115      	str	r1, [sp, #84]	; 0x54
 8007fe2:	7852      	ldrb	r2, [r2, #1]
 8007fe4:	2a30      	cmp	r2, #48	; 0x30
 8007fe6:	d0f9      	beq.n	8007fdc <_strtod_l+0x29c>
 8007fe8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007fec:	2908      	cmp	r1, #8
 8007fee:	f63f af7a 	bhi.w	8007ee6 <_strtod_l+0x1a6>
 8007ff2:	3a30      	subs	r2, #48	; 0x30
 8007ff4:	9208      	str	r2, [sp, #32]
 8007ff6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007ff8:	920c      	str	r2, [sp, #48]	; 0x30
 8007ffa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007ffc:	1c57      	adds	r7, r2, #1
 8007ffe:	9715      	str	r7, [sp, #84]	; 0x54
 8008000:	7852      	ldrb	r2, [r2, #1]
 8008002:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008006:	f1be 0f09 	cmp.w	lr, #9
 800800a:	d938      	bls.n	800807e <_strtod_l+0x33e>
 800800c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800800e:	1a7f      	subs	r7, r7, r1
 8008010:	2f08      	cmp	r7, #8
 8008012:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008016:	dc03      	bgt.n	8008020 <_strtod_l+0x2e0>
 8008018:	9908      	ldr	r1, [sp, #32]
 800801a:	428f      	cmp	r7, r1
 800801c:	bfa8      	it	ge
 800801e:	460f      	movge	r7, r1
 8008020:	f1bc 0f00 	cmp.w	ip, #0
 8008024:	d000      	beq.n	8008028 <_strtod_l+0x2e8>
 8008026:	427f      	negs	r7, r7
 8008028:	2e00      	cmp	r6, #0
 800802a:	d14f      	bne.n	80080cc <_strtod_l+0x38c>
 800802c:	9904      	ldr	r1, [sp, #16]
 800802e:	4301      	orrs	r1, r0
 8008030:	f47f aec1 	bne.w	8007db6 <_strtod_l+0x76>
 8008034:	2b00      	cmp	r3, #0
 8008036:	f47f aedb 	bne.w	8007df0 <_strtod_l+0xb0>
 800803a:	2a69      	cmp	r2, #105	; 0x69
 800803c:	d029      	beq.n	8008092 <_strtod_l+0x352>
 800803e:	dc26      	bgt.n	800808e <_strtod_l+0x34e>
 8008040:	2a49      	cmp	r2, #73	; 0x49
 8008042:	d026      	beq.n	8008092 <_strtod_l+0x352>
 8008044:	2a4e      	cmp	r2, #78	; 0x4e
 8008046:	f47f aed3 	bne.w	8007df0 <_strtod_l+0xb0>
 800804a:	499b      	ldr	r1, [pc, #620]	; (80082b8 <_strtod_l+0x578>)
 800804c:	a815      	add	r0, sp, #84	; 0x54
 800804e:	f001 fa27 	bl	80094a0 <__match>
 8008052:	2800      	cmp	r0, #0
 8008054:	f43f aecc 	beq.w	8007df0 <_strtod_l+0xb0>
 8008058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	2b28      	cmp	r3, #40	; 0x28
 800805e:	d12f      	bne.n	80080c0 <_strtod_l+0x380>
 8008060:	4996      	ldr	r1, [pc, #600]	; (80082bc <_strtod_l+0x57c>)
 8008062:	aa18      	add	r2, sp, #96	; 0x60
 8008064:	a815      	add	r0, sp, #84	; 0x54
 8008066:	f001 fa2f 	bl	80094c8 <__hexnan>
 800806a:	2805      	cmp	r0, #5
 800806c:	d128      	bne.n	80080c0 <_strtod_l+0x380>
 800806e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008070:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008074:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008078:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800807c:	e69b      	b.n	8007db6 <_strtod_l+0x76>
 800807e:	9f08      	ldr	r7, [sp, #32]
 8008080:	210a      	movs	r1, #10
 8008082:	fb01 2107 	mla	r1, r1, r7, r2
 8008086:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800808a:	9208      	str	r2, [sp, #32]
 800808c:	e7b5      	b.n	8007ffa <_strtod_l+0x2ba>
 800808e:	2a6e      	cmp	r2, #110	; 0x6e
 8008090:	e7d9      	b.n	8008046 <_strtod_l+0x306>
 8008092:	498b      	ldr	r1, [pc, #556]	; (80082c0 <_strtod_l+0x580>)
 8008094:	a815      	add	r0, sp, #84	; 0x54
 8008096:	f001 fa03 	bl	80094a0 <__match>
 800809a:	2800      	cmp	r0, #0
 800809c:	f43f aea8 	beq.w	8007df0 <_strtod_l+0xb0>
 80080a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080a2:	4988      	ldr	r1, [pc, #544]	; (80082c4 <_strtod_l+0x584>)
 80080a4:	3b01      	subs	r3, #1
 80080a6:	a815      	add	r0, sp, #84	; 0x54
 80080a8:	9315      	str	r3, [sp, #84]	; 0x54
 80080aa:	f001 f9f9 	bl	80094a0 <__match>
 80080ae:	b910      	cbnz	r0, 80080b6 <_strtod_l+0x376>
 80080b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080b2:	3301      	adds	r3, #1
 80080b4:	9315      	str	r3, [sp, #84]	; 0x54
 80080b6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80082d4 <_strtod_l+0x594>
 80080ba:	f04f 0800 	mov.w	r8, #0
 80080be:	e67a      	b.n	8007db6 <_strtod_l+0x76>
 80080c0:	4881      	ldr	r0, [pc, #516]	; (80082c8 <_strtod_l+0x588>)
 80080c2:	f000 ff09 	bl	8008ed8 <nan>
 80080c6:	ec59 8b10 	vmov	r8, r9, d0
 80080ca:	e674      	b.n	8007db6 <_strtod_l+0x76>
 80080cc:	9b05      	ldr	r3, [sp, #20]
 80080ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080d0:	1afb      	subs	r3, r7, r3
 80080d2:	f1bb 0f00 	cmp.w	fp, #0
 80080d6:	bf08      	it	eq
 80080d8:	46b3      	moveq	fp, r6
 80080da:	2e10      	cmp	r6, #16
 80080dc:	9308      	str	r3, [sp, #32]
 80080de:	4635      	mov	r5, r6
 80080e0:	bfa8      	it	ge
 80080e2:	2510      	movge	r5, #16
 80080e4:	f7f8 fa16 	bl	8000514 <__aeabi_ui2d>
 80080e8:	2e09      	cmp	r6, #9
 80080ea:	4680      	mov	r8, r0
 80080ec:	4689      	mov	r9, r1
 80080ee:	dd13      	ble.n	8008118 <_strtod_l+0x3d8>
 80080f0:	4b76      	ldr	r3, [pc, #472]	; (80082cc <_strtod_l+0x58c>)
 80080f2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80080f6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80080fa:	f7f8 fa85 	bl	8000608 <__aeabi_dmul>
 80080fe:	4680      	mov	r8, r0
 8008100:	4650      	mov	r0, sl
 8008102:	4689      	mov	r9, r1
 8008104:	f7f8 fa06 	bl	8000514 <__aeabi_ui2d>
 8008108:	4602      	mov	r2, r0
 800810a:	460b      	mov	r3, r1
 800810c:	4640      	mov	r0, r8
 800810e:	4649      	mov	r1, r9
 8008110:	f7f8 f8c4 	bl	800029c <__adddf3>
 8008114:	4680      	mov	r8, r0
 8008116:	4689      	mov	r9, r1
 8008118:	2e0f      	cmp	r6, #15
 800811a:	dc38      	bgt.n	800818e <_strtod_l+0x44e>
 800811c:	9b08      	ldr	r3, [sp, #32]
 800811e:	2b00      	cmp	r3, #0
 8008120:	f43f ae49 	beq.w	8007db6 <_strtod_l+0x76>
 8008124:	dd24      	ble.n	8008170 <_strtod_l+0x430>
 8008126:	2b16      	cmp	r3, #22
 8008128:	dc0b      	bgt.n	8008142 <_strtod_l+0x402>
 800812a:	4968      	ldr	r1, [pc, #416]	; (80082cc <_strtod_l+0x58c>)
 800812c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008130:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008134:	4642      	mov	r2, r8
 8008136:	464b      	mov	r3, r9
 8008138:	f7f8 fa66 	bl	8000608 <__aeabi_dmul>
 800813c:	4680      	mov	r8, r0
 800813e:	4689      	mov	r9, r1
 8008140:	e639      	b.n	8007db6 <_strtod_l+0x76>
 8008142:	9a08      	ldr	r2, [sp, #32]
 8008144:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008148:	4293      	cmp	r3, r2
 800814a:	db20      	blt.n	800818e <_strtod_l+0x44e>
 800814c:	4c5f      	ldr	r4, [pc, #380]	; (80082cc <_strtod_l+0x58c>)
 800814e:	f1c6 060f 	rsb	r6, r6, #15
 8008152:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008156:	4642      	mov	r2, r8
 8008158:	464b      	mov	r3, r9
 800815a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800815e:	f7f8 fa53 	bl	8000608 <__aeabi_dmul>
 8008162:	9b08      	ldr	r3, [sp, #32]
 8008164:	1b9e      	subs	r6, r3, r6
 8008166:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800816a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800816e:	e7e3      	b.n	8008138 <_strtod_l+0x3f8>
 8008170:	9b08      	ldr	r3, [sp, #32]
 8008172:	3316      	adds	r3, #22
 8008174:	db0b      	blt.n	800818e <_strtod_l+0x44e>
 8008176:	9b05      	ldr	r3, [sp, #20]
 8008178:	1bdf      	subs	r7, r3, r7
 800817a:	4b54      	ldr	r3, [pc, #336]	; (80082cc <_strtod_l+0x58c>)
 800817c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008180:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008184:	4640      	mov	r0, r8
 8008186:	4649      	mov	r1, r9
 8008188:	f7f8 fb68 	bl	800085c <__aeabi_ddiv>
 800818c:	e7d6      	b.n	800813c <_strtod_l+0x3fc>
 800818e:	9b08      	ldr	r3, [sp, #32]
 8008190:	1b75      	subs	r5, r6, r5
 8008192:	441d      	add	r5, r3
 8008194:	2d00      	cmp	r5, #0
 8008196:	dd70      	ble.n	800827a <_strtod_l+0x53a>
 8008198:	f015 030f 	ands.w	r3, r5, #15
 800819c:	d00a      	beq.n	80081b4 <_strtod_l+0x474>
 800819e:	494b      	ldr	r1, [pc, #300]	; (80082cc <_strtod_l+0x58c>)
 80081a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80081a4:	4642      	mov	r2, r8
 80081a6:	464b      	mov	r3, r9
 80081a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081ac:	f7f8 fa2c 	bl	8000608 <__aeabi_dmul>
 80081b0:	4680      	mov	r8, r0
 80081b2:	4689      	mov	r9, r1
 80081b4:	f035 050f 	bics.w	r5, r5, #15
 80081b8:	d04d      	beq.n	8008256 <_strtod_l+0x516>
 80081ba:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80081be:	dd22      	ble.n	8008206 <_strtod_l+0x4c6>
 80081c0:	2500      	movs	r5, #0
 80081c2:	46ab      	mov	fp, r5
 80081c4:	9509      	str	r5, [sp, #36]	; 0x24
 80081c6:	9505      	str	r5, [sp, #20]
 80081c8:	2322      	movs	r3, #34	; 0x22
 80081ca:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80082d4 <_strtod_l+0x594>
 80081ce:	6023      	str	r3, [r4, #0]
 80081d0:	f04f 0800 	mov.w	r8, #0
 80081d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f43f aded 	beq.w	8007db6 <_strtod_l+0x76>
 80081dc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80081de:	4620      	mov	r0, r4
 80081e0:	f7ff f924 	bl	800742c <_Bfree>
 80081e4:	9905      	ldr	r1, [sp, #20]
 80081e6:	4620      	mov	r0, r4
 80081e8:	f7ff f920 	bl	800742c <_Bfree>
 80081ec:	4659      	mov	r1, fp
 80081ee:	4620      	mov	r0, r4
 80081f0:	f7ff f91c 	bl	800742c <_Bfree>
 80081f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081f6:	4620      	mov	r0, r4
 80081f8:	f7ff f918 	bl	800742c <_Bfree>
 80081fc:	4629      	mov	r1, r5
 80081fe:	4620      	mov	r0, r4
 8008200:	f7ff f914 	bl	800742c <_Bfree>
 8008204:	e5d7      	b.n	8007db6 <_strtod_l+0x76>
 8008206:	4b32      	ldr	r3, [pc, #200]	; (80082d0 <_strtod_l+0x590>)
 8008208:	9304      	str	r3, [sp, #16]
 800820a:	2300      	movs	r3, #0
 800820c:	112d      	asrs	r5, r5, #4
 800820e:	4640      	mov	r0, r8
 8008210:	4649      	mov	r1, r9
 8008212:	469a      	mov	sl, r3
 8008214:	2d01      	cmp	r5, #1
 8008216:	dc21      	bgt.n	800825c <_strtod_l+0x51c>
 8008218:	b10b      	cbz	r3, 800821e <_strtod_l+0x4de>
 800821a:	4680      	mov	r8, r0
 800821c:	4689      	mov	r9, r1
 800821e:	492c      	ldr	r1, [pc, #176]	; (80082d0 <_strtod_l+0x590>)
 8008220:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008224:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008228:	4642      	mov	r2, r8
 800822a:	464b      	mov	r3, r9
 800822c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008230:	f7f8 f9ea 	bl	8000608 <__aeabi_dmul>
 8008234:	4b27      	ldr	r3, [pc, #156]	; (80082d4 <_strtod_l+0x594>)
 8008236:	460a      	mov	r2, r1
 8008238:	400b      	ands	r3, r1
 800823a:	4927      	ldr	r1, [pc, #156]	; (80082d8 <_strtod_l+0x598>)
 800823c:	428b      	cmp	r3, r1
 800823e:	4680      	mov	r8, r0
 8008240:	d8be      	bhi.n	80081c0 <_strtod_l+0x480>
 8008242:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008246:	428b      	cmp	r3, r1
 8008248:	bf86      	itte	hi
 800824a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80082dc <_strtod_l+0x59c>
 800824e:	f04f 38ff 	movhi.w	r8, #4294967295
 8008252:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008256:	2300      	movs	r3, #0
 8008258:	9304      	str	r3, [sp, #16]
 800825a:	e07b      	b.n	8008354 <_strtod_l+0x614>
 800825c:	07ea      	lsls	r2, r5, #31
 800825e:	d505      	bpl.n	800826c <_strtod_l+0x52c>
 8008260:	9b04      	ldr	r3, [sp, #16]
 8008262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008266:	f7f8 f9cf 	bl	8000608 <__aeabi_dmul>
 800826a:	2301      	movs	r3, #1
 800826c:	9a04      	ldr	r2, [sp, #16]
 800826e:	3208      	adds	r2, #8
 8008270:	f10a 0a01 	add.w	sl, sl, #1
 8008274:	106d      	asrs	r5, r5, #1
 8008276:	9204      	str	r2, [sp, #16]
 8008278:	e7cc      	b.n	8008214 <_strtod_l+0x4d4>
 800827a:	d0ec      	beq.n	8008256 <_strtod_l+0x516>
 800827c:	426d      	negs	r5, r5
 800827e:	f015 020f 	ands.w	r2, r5, #15
 8008282:	d00a      	beq.n	800829a <_strtod_l+0x55a>
 8008284:	4b11      	ldr	r3, [pc, #68]	; (80082cc <_strtod_l+0x58c>)
 8008286:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800828a:	4640      	mov	r0, r8
 800828c:	4649      	mov	r1, r9
 800828e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008292:	f7f8 fae3 	bl	800085c <__aeabi_ddiv>
 8008296:	4680      	mov	r8, r0
 8008298:	4689      	mov	r9, r1
 800829a:	112d      	asrs	r5, r5, #4
 800829c:	d0db      	beq.n	8008256 <_strtod_l+0x516>
 800829e:	2d1f      	cmp	r5, #31
 80082a0:	dd1e      	ble.n	80082e0 <_strtod_l+0x5a0>
 80082a2:	2500      	movs	r5, #0
 80082a4:	46ab      	mov	fp, r5
 80082a6:	9509      	str	r5, [sp, #36]	; 0x24
 80082a8:	9505      	str	r5, [sp, #20]
 80082aa:	2322      	movs	r3, #34	; 0x22
 80082ac:	f04f 0800 	mov.w	r8, #0
 80082b0:	f04f 0900 	mov.w	r9, #0
 80082b4:	6023      	str	r3, [r4, #0]
 80082b6:	e78d      	b.n	80081d4 <_strtod_l+0x494>
 80082b8:	08009c5d 	.word	0x08009c5d
 80082bc:	08009e84 	.word	0x08009e84
 80082c0:	08009c55 	.word	0x08009c55
 80082c4:	08009c8c 	.word	0x08009c8c
 80082c8:	0800a015 	.word	0x0800a015
 80082cc:	08009d98 	.word	0x08009d98
 80082d0:	08009d70 	.word	0x08009d70
 80082d4:	7ff00000 	.word	0x7ff00000
 80082d8:	7ca00000 	.word	0x7ca00000
 80082dc:	7fefffff 	.word	0x7fefffff
 80082e0:	f015 0310 	ands.w	r3, r5, #16
 80082e4:	bf18      	it	ne
 80082e6:	236a      	movne	r3, #106	; 0x6a
 80082e8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800868c <_strtod_l+0x94c>
 80082ec:	9304      	str	r3, [sp, #16]
 80082ee:	4640      	mov	r0, r8
 80082f0:	4649      	mov	r1, r9
 80082f2:	2300      	movs	r3, #0
 80082f4:	07ea      	lsls	r2, r5, #31
 80082f6:	d504      	bpl.n	8008302 <_strtod_l+0x5c2>
 80082f8:	e9da 2300 	ldrd	r2, r3, [sl]
 80082fc:	f7f8 f984 	bl	8000608 <__aeabi_dmul>
 8008300:	2301      	movs	r3, #1
 8008302:	106d      	asrs	r5, r5, #1
 8008304:	f10a 0a08 	add.w	sl, sl, #8
 8008308:	d1f4      	bne.n	80082f4 <_strtod_l+0x5b4>
 800830a:	b10b      	cbz	r3, 8008310 <_strtod_l+0x5d0>
 800830c:	4680      	mov	r8, r0
 800830e:	4689      	mov	r9, r1
 8008310:	9b04      	ldr	r3, [sp, #16]
 8008312:	b1bb      	cbz	r3, 8008344 <_strtod_l+0x604>
 8008314:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008318:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800831c:	2b00      	cmp	r3, #0
 800831e:	4649      	mov	r1, r9
 8008320:	dd10      	ble.n	8008344 <_strtod_l+0x604>
 8008322:	2b1f      	cmp	r3, #31
 8008324:	f340 811e 	ble.w	8008564 <_strtod_l+0x824>
 8008328:	2b34      	cmp	r3, #52	; 0x34
 800832a:	bfde      	ittt	le
 800832c:	f04f 33ff 	movle.w	r3, #4294967295
 8008330:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008334:	4093      	lslle	r3, r2
 8008336:	f04f 0800 	mov.w	r8, #0
 800833a:	bfcc      	ite	gt
 800833c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008340:	ea03 0901 	andle.w	r9, r3, r1
 8008344:	2200      	movs	r2, #0
 8008346:	2300      	movs	r3, #0
 8008348:	4640      	mov	r0, r8
 800834a:	4649      	mov	r1, r9
 800834c:	f7f8 fbc4 	bl	8000ad8 <__aeabi_dcmpeq>
 8008350:	2800      	cmp	r0, #0
 8008352:	d1a6      	bne.n	80082a2 <_strtod_l+0x562>
 8008354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008356:	9300      	str	r3, [sp, #0]
 8008358:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800835a:	4633      	mov	r3, r6
 800835c:	465a      	mov	r2, fp
 800835e:	4620      	mov	r0, r4
 8008360:	f7ff f8cc 	bl	80074fc <__s2b>
 8008364:	9009      	str	r0, [sp, #36]	; 0x24
 8008366:	2800      	cmp	r0, #0
 8008368:	f43f af2a 	beq.w	80081c0 <_strtod_l+0x480>
 800836c:	9a08      	ldr	r2, [sp, #32]
 800836e:	9b05      	ldr	r3, [sp, #20]
 8008370:	2a00      	cmp	r2, #0
 8008372:	eba3 0307 	sub.w	r3, r3, r7
 8008376:	bfa8      	it	ge
 8008378:	2300      	movge	r3, #0
 800837a:	930c      	str	r3, [sp, #48]	; 0x30
 800837c:	2500      	movs	r5, #0
 800837e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008382:	9312      	str	r3, [sp, #72]	; 0x48
 8008384:	46ab      	mov	fp, r5
 8008386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008388:	4620      	mov	r0, r4
 800838a:	6859      	ldr	r1, [r3, #4]
 800838c:	f7ff f80e 	bl	80073ac <_Balloc>
 8008390:	9005      	str	r0, [sp, #20]
 8008392:	2800      	cmp	r0, #0
 8008394:	f43f af18 	beq.w	80081c8 <_strtod_l+0x488>
 8008398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800839a:	691a      	ldr	r2, [r3, #16]
 800839c:	3202      	adds	r2, #2
 800839e:	f103 010c 	add.w	r1, r3, #12
 80083a2:	0092      	lsls	r2, r2, #2
 80083a4:	300c      	adds	r0, #12
 80083a6:	f000 fd87 	bl	8008eb8 <memcpy>
 80083aa:	ec49 8b10 	vmov	d0, r8, r9
 80083ae:	aa18      	add	r2, sp, #96	; 0x60
 80083b0:	a917      	add	r1, sp, #92	; 0x5c
 80083b2:	4620      	mov	r0, r4
 80083b4:	f7ff fbd6 	bl	8007b64 <__d2b>
 80083b8:	ec49 8b18 	vmov	d8, r8, r9
 80083bc:	9016      	str	r0, [sp, #88]	; 0x58
 80083be:	2800      	cmp	r0, #0
 80083c0:	f43f af02 	beq.w	80081c8 <_strtod_l+0x488>
 80083c4:	2101      	movs	r1, #1
 80083c6:	4620      	mov	r0, r4
 80083c8:	f7ff f930 	bl	800762c <__i2b>
 80083cc:	4683      	mov	fp, r0
 80083ce:	2800      	cmp	r0, #0
 80083d0:	f43f aefa 	beq.w	80081c8 <_strtod_l+0x488>
 80083d4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80083d6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80083d8:	2e00      	cmp	r6, #0
 80083da:	bfab      	itete	ge
 80083dc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80083de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80083e0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80083e2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80083e6:	bfac      	ite	ge
 80083e8:	eb06 0a03 	addge.w	sl, r6, r3
 80083ec:	1b9f      	sublt	r7, r3, r6
 80083ee:	9b04      	ldr	r3, [sp, #16]
 80083f0:	1af6      	subs	r6, r6, r3
 80083f2:	4416      	add	r6, r2
 80083f4:	4ba0      	ldr	r3, [pc, #640]	; (8008678 <_strtod_l+0x938>)
 80083f6:	3e01      	subs	r6, #1
 80083f8:	429e      	cmp	r6, r3
 80083fa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80083fe:	f280 80c4 	bge.w	800858a <_strtod_l+0x84a>
 8008402:	1b9b      	subs	r3, r3, r6
 8008404:	2b1f      	cmp	r3, #31
 8008406:	eba2 0203 	sub.w	r2, r2, r3
 800840a:	f04f 0101 	mov.w	r1, #1
 800840e:	f300 80b0 	bgt.w	8008572 <_strtod_l+0x832>
 8008412:	fa01 f303 	lsl.w	r3, r1, r3
 8008416:	930e      	str	r3, [sp, #56]	; 0x38
 8008418:	2300      	movs	r3, #0
 800841a:	930d      	str	r3, [sp, #52]	; 0x34
 800841c:	eb0a 0602 	add.w	r6, sl, r2
 8008420:	9b04      	ldr	r3, [sp, #16]
 8008422:	45b2      	cmp	sl, r6
 8008424:	4417      	add	r7, r2
 8008426:	441f      	add	r7, r3
 8008428:	4653      	mov	r3, sl
 800842a:	bfa8      	it	ge
 800842c:	4633      	movge	r3, r6
 800842e:	42bb      	cmp	r3, r7
 8008430:	bfa8      	it	ge
 8008432:	463b      	movge	r3, r7
 8008434:	2b00      	cmp	r3, #0
 8008436:	bfc2      	ittt	gt
 8008438:	1af6      	subgt	r6, r6, r3
 800843a:	1aff      	subgt	r7, r7, r3
 800843c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008440:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008442:	2b00      	cmp	r3, #0
 8008444:	dd17      	ble.n	8008476 <_strtod_l+0x736>
 8008446:	4659      	mov	r1, fp
 8008448:	461a      	mov	r2, r3
 800844a:	4620      	mov	r0, r4
 800844c:	f7ff f9ae 	bl	80077ac <__pow5mult>
 8008450:	4683      	mov	fp, r0
 8008452:	2800      	cmp	r0, #0
 8008454:	f43f aeb8 	beq.w	80081c8 <_strtod_l+0x488>
 8008458:	4601      	mov	r1, r0
 800845a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800845c:	4620      	mov	r0, r4
 800845e:	f7ff f8fb 	bl	8007658 <__multiply>
 8008462:	900b      	str	r0, [sp, #44]	; 0x2c
 8008464:	2800      	cmp	r0, #0
 8008466:	f43f aeaf 	beq.w	80081c8 <_strtod_l+0x488>
 800846a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800846c:	4620      	mov	r0, r4
 800846e:	f7fe ffdd 	bl	800742c <_Bfree>
 8008472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008474:	9316      	str	r3, [sp, #88]	; 0x58
 8008476:	2e00      	cmp	r6, #0
 8008478:	f300 808c 	bgt.w	8008594 <_strtod_l+0x854>
 800847c:	9b08      	ldr	r3, [sp, #32]
 800847e:	2b00      	cmp	r3, #0
 8008480:	dd08      	ble.n	8008494 <_strtod_l+0x754>
 8008482:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008484:	9905      	ldr	r1, [sp, #20]
 8008486:	4620      	mov	r0, r4
 8008488:	f7ff f990 	bl	80077ac <__pow5mult>
 800848c:	9005      	str	r0, [sp, #20]
 800848e:	2800      	cmp	r0, #0
 8008490:	f43f ae9a 	beq.w	80081c8 <_strtod_l+0x488>
 8008494:	2f00      	cmp	r7, #0
 8008496:	dd08      	ble.n	80084aa <_strtod_l+0x76a>
 8008498:	9905      	ldr	r1, [sp, #20]
 800849a:	463a      	mov	r2, r7
 800849c:	4620      	mov	r0, r4
 800849e:	f7ff f9df 	bl	8007860 <__lshift>
 80084a2:	9005      	str	r0, [sp, #20]
 80084a4:	2800      	cmp	r0, #0
 80084a6:	f43f ae8f 	beq.w	80081c8 <_strtod_l+0x488>
 80084aa:	f1ba 0f00 	cmp.w	sl, #0
 80084ae:	dd08      	ble.n	80084c2 <_strtod_l+0x782>
 80084b0:	4659      	mov	r1, fp
 80084b2:	4652      	mov	r2, sl
 80084b4:	4620      	mov	r0, r4
 80084b6:	f7ff f9d3 	bl	8007860 <__lshift>
 80084ba:	4683      	mov	fp, r0
 80084bc:	2800      	cmp	r0, #0
 80084be:	f43f ae83 	beq.w	80081c8 <_strtod_l+0x488>
 80084c2:	9a05      	ldr	r2, [sp, #20]
 80084c4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80084c6:	4620      	mov	r0, r4
 80084c8:	f7ff fa52 	bl	8007970 <__mdiff>
 80084cc:	4605      	mov	r5, r0
 80084ce:	2800      	cmp	r0, #0
 80084d0:	f43f ae7a 	beq.w	80081c8 <_strtod_l+0x488>
 80084d4:	68c3      	ldr	r3, [r0, #12]
 80084d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d8:	2300      	movs	r3, #0
 80084da:	60c3      	str	r3, [r0, #12]
 80084dc:	4659      	mov	r1, fp
 80084de:	f7ff fa2b 	bl	8007938 <__mcmp>
 80084e2:	2800      	cmp	r0, #0
 80084e4:	da60      	bge.n	80085a8 <_strtod_l+0x868>
 80084e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084e8:	ea53 0308 	orrs.w	r3, r3, r8
 80084ec:	f040 8084 	bne.w	80085f8 <_strtod_l+0x8b8>
 80084f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d17f      	bne.n	80085f8 <_strtod_l+0x8b8>
 80084f8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80084fc:	0d1b      	lsrs	r3, r3, #20
 80084fe:	051b      	lsls	r3, r3, #20
 8008500:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008504:	d978      	bls.n	80085f8 <_strtod_l+0x8b8>
 8008506:	696b      	ldr	r3, [r5, #20]
 8008508:	b913      	cbnz	r3, 8008510 <_strtod_l+0x7d0>
 800850a:	692b      	ldr	r3, [r5, #16]
 800850c:	2b01      	cmp	r3, #1
 800850e:	dd73      	ble.n	80085f8 <_strtod_l+0x8b8>
 8008510:	4629      	mov	r1, r5
 8008512:	2201      	movs	r2, #1
 8008514:	4620      	mov	r0, r4
 8008516:	f7ff f9a3 	bl	8007860 <__lshift>
 800851a:	4659      	mov	r1, fp
 800851c:	4605      	mov	r5, r0
 800851e:	f7ff fa0b 	bl	8007938 <__mcmp>
 8008522:	2800      	cmp	r0, #0
 8008524:	dd68      	ble.n	80085f8 <_strtod_l+0x8b8>
 8008526:	9904      	ldr	r1, [sp, #16]
 8008528:	4a54      	ldr	r2, [pc, #336]	; (800867c <_strtod_l+0x93c>)
 800852a:	464b      	mov	r3, r9
 800852c:	2900      	cmp	r1, #0
 800852e:	f000 8084 	beq.w	800863a <_strtod_l+0x8fa>
 8008532:	ea02 0109 	and.w	r1, r2, r9
 8008536:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800853a:	dc7e      	bgt.n	800863a <_strtod_l+0x8fa>
 800853c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008540:	f77f aeb3 	ble.w	80082aa <_strtod_l+0x56a>
 8008544:	4b4e      	ldr	r3, [pc, #312]	; (8008680 <_strtod_l+0x940>)
 8008546:	4640      	mov	r0, r8
 8008548:	4649      	mov	r1, r9
 800854a:	2200      	movs	r2, #0
 800854c:	f7f8 f85c 	bl	8000608 <__aeabi_dmul>
 8008550:	4b4a      	ldr	r3, [pc, #296]	; (800867c <_strtod_l+0x93c>)
 8008552:	400b      	ands	r3, r1
 8008554:	4680      	mov	r8, r0
 8008556:	4689      	mov	r9, r1
 8008558:	2b00      	cmp	r3, #0
 800855a:	f47f ae3f 	bne.w	80081dc <_strtod_l+0x49c>
 800855e:	2322      	movs	r3, #34	; 0x22
 8008560:	6023      	str	r3, [r4, #0]
 8008562:	e63b      	b.n	80081dc <_strtod_l+0x49c>
 8008564:	f04f 32ff 	mov.w	r2, #4294967295
 8008568:	fa02 f303 	lsl.w	r3, r2, r3
 800856c:	ea03 0808 	and.w	r8, r3, r8
 8008570:	e6e8      	b.n	8008344 <_strtod_l+0x604>
 8008572:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008576:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800857a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800857e:	36e2      	adds	r6, #226	; 0xe2
 8008580:	fa01 f306 	lsl.w	r3, r1, r6
 8008584:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008588:	e748      	b.n	800841c <_strtod_l+0x6dc>
 800858a:	2100      	movs	r1, #0
 800858c:	2301      	movs	r3, #1
 800858e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8008592:	e743      	b.n	800841c <_strtod_l+0x6dc>
 8008594:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008596:	4632      	mov	r2, r6
 8008598:	4620      	mov	r0, r4
 800859a:	f7ff f961 	bl	8007860 <__lshift>
 800859e:	9016      	str	r0, [sp, #88]	; 0x58
 80085a0:	2800      	cmp	r0, #0
 80085a2:	f47f af6b 	bne.w	800847c <_strtod_l+0x73c>
 80085a6:	e60f      	b.n	80081c8 <_strtod_l+0x488>
 80085a8:	46ca      	mov	sl, r9
 80085aa:	d171      	bne.n	8008690 <_strtod_l+0x950>
 80085ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80085ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085b2:	b352      	cbz	r2, 800860a <_strtod_l+0x8ca>
 80085b4:	4a33      	ldr	r2, [pc, #204]	; (8008684 <_strtod_l+0x944>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d12a      	bne.n	8008610 <_strtod_l+0x8d0>
 80085ba:	9b04      	ldr	r3, [sp, #16]
 80085bc:	4641      	mov	r1, r8
 80085be:	b1fb      	cbz	r3, 8008600 <_strtod_l+0x8c0>
 80085c0:	4b2e      	ldr	r3, [pc, #184]	; (800867c <_strtod_l+0x93c>)
 80085c2:	ea09 0303 	and.w	r3, r9, r3
 80085c6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	d81a      	bhi.n	8008606 <_strtod_l+0x8c6>
 80085d0:	0d1b      	lsrs	r3, r3, #20
 80085d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80085d6:	fa02 f303 	lsl.w	r3, r2, r3
 80085da:	4299      	cmp	r1, r3
 80085dc:	d118      	bne.n	8008610 <_strtod_l+0x8d0>
 80085de:	4b2a      	ldr	r3, [pc, #168]	; (8008688 <_strtod_l+0x948>)
 80085e0:	459a      	cmp	sl, r3
 80085e2:	d102      	bne.n	80085ea <_strtod_l+0x8aa>
 80085e4:	3101      	adds	r1, #1
 80085e6:	f43f adef 	beq.w	80081c8 <_strtod_l+0x488>
 80085ea:	4b24      	ldr	r3, [pc, #144]	; (800867c <_strtod_l+0x93c>)
 80085ec:	ea0a 0303 	and.w	r3, sl, r3
 80085f0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80085f4:	f04f 0800 	mov.w	r8, #0
 80085f8:	9b04      	ldr	r3, [sp, #16]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1a2      	bne.n	8008544 <_strtod_l+0x804>
 80085fe:	e5ed      	b.n	80081dc <_strtod_l+0x49c>
 8008600:	f04f 33ff 	mov.w	r3, #4294967295
 8008604:	e7e9      	b.n	80085da <_strtod_l+0x89a>
 8008606:	4613      	mov	r3, r2
 8008608:	e7e7      	b.n	80085da <_strtod_l+0x89a>
 800860a:	ea53 0308 	orrs.w	r3, r3, r8
 800860e:	d08a      	beq.n	8008526 <_strtod_l+0x7e6>
 8008610:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008612:	b1e3      	cbz	r3, 800864e <_strtod_l+0x90e>
 8008614:	ea13 0f0a 	tst.w	r3, sl
 8008618:	d0ee      	beq.n	80085f8 <_strtod_l+0x8b8>
 800861a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800861c:	9a04      	ldr	r2, [sp, #16]
 800861e:	4640      	mov	r0, r8
 8008620:	4649      	mov	r1, r9
 8008622:	b1c3      	cbz	r3, 8008656 <_strtod_l+0x916>
 8008624:	f7ff fb6f 	bl	8007d06 <sulp>
 8008628:	4602      	mov	r2, r0
 800862a:	460b      	mov	r3, r1
 800862c:	ec51 0b18 	vmov	r0, r1, d8
 8008630:	f7f7 fe34 	bl	800029c <__adddf3>
 8008634:	4680      	mov	r8, r0
 8008636:	4689      	mov	r9, r1
 8008638:	e7de      	b.n	80085f8 <_strtod_l+0x8b8>
 800863a:	4013      	ands	r3, r2
 800863c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008640:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008644:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008648:	f04f 38ff 	mov.w	r8, #4294967295
 800864c:	e7d4      	b.n	80085f8 <_strtod_l+0x8b8>
 800864e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008650:	ea13 0f08 	tst.w	r3, r8
 8008654:	e7e0      	b.n	8008618 <_strtod_l+0x8d8>
 8008656:	f7ff fb56 	bl	8007d06 <sulp>
 800865a:	4602      	mov	r2, r0
 800865c:	460b      	mov	r3, r1
 800865e:	ec51 0b18 	vmov	r0, r1, d8
 8008662:	f7f7 fe19 	bl	8000298 <__aeabi_dsub>
 8008666:	2200      	movs	r2, #0
 8008668:	2300      	movs	r3, #0
 800866a:	4680      	mov	r8, r0
 800866c:	4689      	mov	r9, r1
 800866e:	f7f8 fa33 	bl	8000ad8 <__aeabi_dcmpeq>
 8008672:	2800      	cmp	r0, #0
 8008674:	d0c0      	beq.n	80085f8 <_strtod_l+0x8b8>
 8008676:	e618      	b.n	80082aa <_strtod_l+0x56a>
 8008678:	fffffc02 	.word	0xfffffc02
 800867c:	7ff00000 	.word	0x7ff00000
 8008680:	39500000 	.word	0x39500000
 8008684:	000fffff 	.word	0x000fffff
 8008688:	7fefffff 	.word	0x7fefffff
 800868c:	08009e98 	.word	0x08009e98
 8008690:	4659      	mov	r1, fp
 8008692:	4628      	mov	r0, r5
 8008694:	f7ff fac0 	bl	8007c18 <__ratio>
 8008698:	ec57 6b10 	vmov	r6, r7, d0
 800869c:	ee10 0a10 	vmov	r0, s0
 80086a0:	2200      	movs	r2, #0
 80086a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80086a6:	4639      	mov	r1, r7
 80086a8:	f7f8 fa2a 	bl	8000b00 <__aeabi_dcmple>
 80086ac:	2800      	cmp	r0, #0
 80086ae:	d071      	beq.n	8008794 <_strtod_l+0xa54>
 80086b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d17c      	bne.n	80087b0 <_strtod_l+0xa70>
 80086b6:	f1b8 0f00 	cmp.w	r8, #0
 80086ba:	d15a      	bne.n	8008772 <_strtod_l+0xa32>
 80086bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d15d      	bne.n	8008780 <_strtod_l+0xa40>
 80086c4:	4b90      	ldr	r3, [pc, #576]	; (8008908 <_strtod_l+0xbc8>)
 80086c6:	2200      	movs	r2, #0
 80086c8:	4630      	mov	r0, r6
 80086ca:	4639      	mov	r1, r7
 80086cc:	f7f8 fa0e 	bl	8000aec <__aeabi_dcmplt>
 80086d0:	2800      	cmp	r0, #0
 80086d2:	d15c      	bne.n	800878e <_strtod_l+0xa4e>
 80086d4:	4630      	mov	r0, r6
 80086d6:	4639      	mov	r1, r7
 80086d8:	4b8c      	ldr	r3, [pc, #560]	; (800890c <_strtod_l+0xbcc>)
 80086da:	2200      	movs	r2, #0
 80086dc:	f7f7 ff94 	bl	8000608 <__aeabi_dmul>
 80086e0:	4606      	mov	r6, r0
 80086e2:	460f      	mov	r7, r1
 80086e4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80086e8:	9606      	str	r6, [sp, #24]
 80086ea:	9307      	str	r3, [sp, #28]
 80086ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80086f4:	4b86      	ldr	r3, [pc, #536]	; (8008910 <_strtod_l+0xbd0>)
 80086f6:	ea0a 0303 	and.w	r3, sl, r3
 80086fa:	930d      	str	r3, [sp, #52]	; 0x34
 80086fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086fe:	4b85      	ldr	r3, [pc, #532]	; (8008914 <_strtod_l+0xbd4>)
 8008700:	429a      	cmp	r2, r3
 8008702:	f040 8090 	bne.w	8008826 <_strtod_l+0xae6>
 8008706:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800870a:	ec49 8b10 	vmov	d0, r8, r9
 800870e:	f7ff f9b9 	bl	8007a84 <__ulp>
 8008712:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008716:	ec51 0b10 	vmov	r0, r1, d0
 800871a:	f7f7 ff75 	bl	8000608 <__aeabi_dmul>
 800871e:	4642      	mov	r2, r8
 8008720:	464b      	mov	r3, r9
 8008722:	f7f7 fdbb 	bl	800029c <__adddf3>
 8008726:	460b      	mov	r3, r1
 8008728:	4979      	ldr	r1, [pc, #484]	; (8008910 <_strtod_l+0xbd0>)
 800872a:	4a7b      	ldr	r2, [pc, #492]	; (8008918 <_strtod_l+0xbd8>)
 800872c:	4019      	ands	r1, r3
 800872e:	4291      	cmp	r1, r2
 8008730:	4680      	mov	r8, r0
 8008732:	d944      	bls.n	80087be <_strtod_l+0xa7e>
 8008734:	ee18 2a90 	vmov	r2, s17
 8008738:	4b78      	ldr	r3, [pc, #480]	; (800891c <_strtod_l+0xbdc>)
 800873a:	429a      	cmp	r2, r3
 800873c:	d104      	bne.n	8008748 <_strtod_l+0xa08>
 800873e:	ee18 3a10 	vmov	r3, s16
 8008742:	3301      	adds	r3, #1
 8008744:	f43f ad40 	beq.w	80081c8 <_strtod_l+0x488>
 8008748:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800891c <_strtod_l+0xbdc>
 800874c:	f04f 38ff 	mov.w	r8, #4294967295
 8008750:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008752:	4620      	mov	r0, r4
 8008754:	f7fe fe6a 	bl	800742c <_Bfree>
 8008758:	9905      	ldr	r1, [sp, #20]
 800875a:	4620      	mov	r0, r4
 800875c:	f7fe fe66 	bl	800742c <_Bfree>
 8008760:	4659      	mov	r1, fp
 8008762:	4620      	mov	r0, r4
 8008764:	f7fe fe62 	bl	800742c <_Bfree>
 8008768:	4629      	mov	r1, r5
 800876a:	4620      	mov	r0, r4
 800876c:	f7fe fe5e 	bl	800742c <_Bfree>
 8008770:	e609      	b.n	8008386 <_strtod_l+0x646>
 8008772:	f1b8 0f01 	cmp.w	r8, #1
 8008776:	d103      	bne.n	8008780 <_strtod_l+0xa40>
 8008778:	f1b9 0f00 	cmp.w	r9, #0
 800877c:	f43f ad95 	beq.w	80082aa <_strtod_l+0x56a>
 8008780:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80088d8 <_strtod_l+0xb98>
 8008784:	4f60      	ldr	r7, [pc, #384]	; (8008908 <_strtod_l+0xbc8>)
 8008786:	ed8d 7b06 	vstr	d7, [sp, #24]
 800878a:	2600      	movs	r6, #0
 800878c:	e7ae      	b.n	80086ec <_strtod_l+0x9ac>
 800878e:	4f5f      	ldr	r7, [pc, #380]	; (800890c <_strtod_l+0xbcc>)
 8008790:	2600      	movs	r6, #0
 8008792:	e7a7      	b.n	80086e4 <_strtod_l+0x9a4>
 8008794:	4b5d      	ldr	r3, [pc, #372]	; (800890c <_strtod_l+0xbcc>)
 8008796:	4630      	mov	r0, r6
 8008798:	4639      	mov	r1, r7
 800879a:	2200      	movs	r2, #0
 800879c:	f7f7 ff34 	bl	8000608 <__aeabi_dmul>
 80087a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087a2:	4606      	mov	r6, r0
 80087a4:	460f      	mov	r7, r1
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d09c      	beq.n	80086e4 <_strtod_l+0x9a4>
 80087aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80087ae:	e79d      	b.n	80086ec <_strtod_l+0x9ac>
 80087b0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80088e0 <_strtod_l+0xba0>
 80087b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087b8:	ec57 6b17 	vmov	r6, r7, d7
 80087bc:	e796      	b.n	80086ec <_strtod_l+0x9ac>
 80087be:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80087c2:	9b04      	ldr	r3, [sp, #16]
 80087c4:	46ca      	mov	sl, r9
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1c2      	bne.n	8008750 <_strtod_l+0xa10>
 80087ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80087ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087d0:	0d1b      	lsrs	r3, r3, #20
 80087d2:	051b      	lsls	r3, r3, #20
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d1bb      	bne.n	8008750 <_strtod_l+0xa10>
 80087d8:	4630      	mov	r0, r6
 80087da:	4639      	mov	r1, r7
 80087dc:	f7f8 fa74 	bl	8000cc8 <__aeabi_d2lz>
 80087e0:	f7f7 fee4 	bl	80005ac <__aeabi_l2d>
 80087e4:	4602      	mov	r2, r0
 80087e6:	460b      	mov	r3, r1
 80087e8:	4630      	mov	r0, r6
 80087ea:	4639      	mov	r1, r7
 80087ec:	f7f7 fd54 	bl	8000298 <__aeabi_dsub>
 80087f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087f6:	ea43 0308 	orr.w	r3, r3, r8
 80087fa:	4313      	orrs	r3, r2
 80087fc:	4606      	mov	r6, r0
 80087fe:	460f      	mov	r7, r1
 8008800:	d054      	beq.n	80088ac <_strtod_l+0xb6c>
 8008802:	a339      	add	r3, pc, #228	; (adr r3, 80088e8 <_strtod_l+0xba8>)
 8008804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008808:	f7f8 f970 	bl	8000aec <__aeabi_dcmplt>
 800880c:	2800      	cmp	r0, #0
 800880e:	f47f ace5 	bne.w	80081dc <_strtod_l+0x49c>
 8008812:	a337      	add	r3, pc, #220	; (adr r3, 80088f0 <_strtod_l+0xbb0>)
 8008814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008818:	4630      	mov	r0, r6
 800881a:	4639      	mov	r1, r7
 800881c:	f7f8 f984 	bl	8000b28 <__aeabi_dcmpgt>
 8008820:	2800      	cmp	r0, #0
 8008822:	d095      	beq.n	8008750 <_strtod_l+0xa10>
 8008824:	e4da      	b.n	80081dc <_strtod_l+0x49c>
 8008826:	9b04      	ldr	r3, [sp, #16]
 8008828:	b333      	cbz	r3, 8008878 <_strtod_l+0xb38>
 800882a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800882c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008830:	d822      	bhi.n	8008878 <_strtod_l+0xb38>
 8008832:	a331      	add	r3, pc, #196	; (adr r3, 80088f8 <_strtod_l+0xbb8>)
 8008834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008838:	4630      	mov	r0, r6
 800883a:	4639      	mov	r1, r7
 800883c:	f7f8 f960 	bl	8000b00 <__aeabi_dcmple>
 8008840:	b1a0      	cbz	r0, 800886c <_strtod_l+0xb2c>
 8008842:	4639      	mov	r1, r7
 8008844:	4630      	mov	r0, r6
 8008846:	f7f8 f9b7 	bl	8000bb8 <__aeabi_d2uiz>
 800884a:	2801      	cmp	r0, #1
 800884c:	bf38      	it	cc
 800884e:	2001      	movcc	r0, #1
 8008850:	f7f7 fe60 	bl	8000514 <__aeabi_ui2d>
 8008854:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008856:	4606      	mov	r6, r0
 8008858:	460f      	mov	r7, r1
 800885a:	bb23      	cbnz	r3, 80088a6 <_strtod_l+0xb66>
 800885c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008860:	9010      	str	r0, [sp, #64]	; 0x40
 8008862:	9311      	str	r3, [sp, #68]	; 0x44
 8008864:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008868:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800886c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800886e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008870:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008874:	1a9b      	subs	r3, r3, r2
 8008876:	930f      	str	r3, [sp, #60]	; 0x3c
 8008878:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800887c:	eeb0 0a48 	vmov.f32	s0, s16
 8008880:	eef0 0a68 	vmov.f32	s1, s17
 8008884:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008888:	f7ff f8fc 	bl	8007a84 <__ulp>
 800888c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008890:	ec53 2b10 	vmov	r2, r3, d0
 8008894:	f7f7 feb8 	bl	8000608 <__aeabi_dmul>
 8008898:	ec53 2b18 	vmov	r2, r3, d8
 800889c:	f7f7 fcfe 	bl	800029c <__adddf3>
 80088a0:	4680      	mov	r8, r0
 80088a2:	4689      	mov	r9, r1
 80088a4:	e78d      	b.n	80087c2 <_strtod_l+0xa82>
 80088a6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80088aa:	e7db      	b.n	8008864 <_strtod_l+0xb24>
 80088ac:	a314      	add	r3, pc, #80	; (adr r3, 8008900 <_strtod_l+0xbc0>)
 80088ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b2:	f7f8 f91b 	bl	8000aec <__aeabi_dcmplt>
 80088b6:	e7b3      	b.n	8008820 <_strtod_l+0xae0>
 80088b8:	2300      	movs	r3, #0
 80088ba:	930a      	str	r3, [sp, #40]	; 0x28
 80088bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80088c0:	6013      	str	r3, [r2, #0]
 80088c2:	f7ff ba7c 	b.w	8007dbe <_strtod_l+0x7e>
 80088c6:	2a65      	cmp	r2, #101	; 0x65
 80088c8:	f43f ab75 	beq.w	8007fb6 <_strtod_l+0x276>
 80088cc:	2a45      	cmp	r2, #69	; 0x45
 80088ce:	f43f ab72 	beq.w	8007fb6 <_strtod_l+0x276>
 80088d2:	2301      	movs	r3, #1
 80088d4:	f7ff bbaa 	b.w	800802c <_strtod_l+0x2ec>
 80088d8:	00000000 	.word	0x00000000
 80088dc:	bff00000 	.word	0xbff00000
 80088e0:	00000000 	.word	0x00000000
 80088e4:	3ff00000 	.word	0x3ff00000
 80088e8:	94a03595 	.word	0x94a03595
 80088ec:	3fdfffff 	.word	0x3fdfffff
 80088f0:	35afe535 	.word	0x35afe535
 80088f4:	3fe00000 	.word	0x3fe00000
 80088f8:	ffc00000 	.word	0xffc00000
 80088fc:	41dfffff 	.word	0x41dfffff
 8008900:	94a03595 	.word	0x94a03595
 8008904:	3fcfffff 	.word	0x3fcfffff
 8008908:	3ff00000 	.word	0x3ff00000
 800890c:	3fe00000 	.word	0x3fe00000
 8008910:	7ff00000 	.word	0x7ff00000
 8008914:	7fe00000 	.word	0x7fe00000
 8008918:	7c9fffff 	.word	0x7c9fffff
 800891c:	7fefffff 	.word	0x7fefffff

08008920 <_strtod_r>:
 8008920:	4b01      	ldr	r3, [pc, #4]	; (8008928 <_strtod_r+0x8>)
 8008922:	f7ff ba0d 	b.w	8007d40 <_strtod_l>
 8008926:	bf00      	nop
 8008928:	20000068 	.word	0x20000068

0800892c <_strtol_l.constprop.0>:
 800892c:	2b01      	cmp	r3, #1
 800892e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008932:	d001      	beq.n	8008938 <_strtol_l.constprop.0+0xc>
 8008934:	2b24      	cmp	r3, #36	; 0x24
 8008936:	d906      	bls.n	8008946 <_strtol_l.constprop.0+0x1a>
 8008938:	f7fd fd8c 	bl	8006454 <__errno>
 800893c:	2316      	movs	r3, #22
 800893e:	6003      	str	r3, [r0, #0]
 8008940:	2000      	movs	r0, #0
 8008942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008946:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008a2c <_strtol_l.constprop.0+0x100>
 800894a:	460d      	mov	r5, r1
 800894c:	462e      	mov	r6, r5
 800894e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008952:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8008956:	f017 0708 	ands.w	r7, r7, #8
 800895a:	d1f7      	bne.n	800894c <_strtol_l.constprop.0+0x20>
 800895c:	2c2d      	cmp	r4, #45	; 0x2d
 800895e:	d132      	bne.n	80089c6 <_strtol_l.constprop.0+0x9a>
 8008960:	782c      	ldrb	r4, [r5, #0]
 8008962:	2701      	movs	r7, #1
 8008964:	1cb5      	adds	r5, r6, #2
 8008966:	2b00      	cmp	r3, #0
 8008968:	d05b      	beq.n	8008a22 <_strtol_l.constprop.0+0xf6>
 800896a:	2b10      	cmp	r3, #16
 800896c:	d109      	bne.n	8008982 <_strtol_l.constprop.0+0x56>
 800896e:	2c30      	cmp	r4, #48	; 0x30
 8008970:	d107      	bne.n	8008982 <_strtol_l.constprop.0+0x56>
 8008972:	782c      	ldrb	r4, [r5, #0]
 8008974:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008978:	2c58      	cmp	r4, #88	; 0x58
 800897a:	d14d      	bne.n	8008a18 <_strtol_l.constprop.0+0xec>
 800897c:	786c      	ldrb	r4, [r5, #1]
 800897e:	2310      	movs	r3, #16
 8008980:	3502      	adds	r5, #2
 8008982:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008986:	f108 38ff 	add.w	r8, r8, #4294967295
 800898a:	f04f 0e00 	mov.w	lr, #0
 800898e:	fbb8 f9f3 	udiv	r9, r8, r3
 8008992:	4676      	mov	r6, lr
 8008994:	fb03 8a19 	mls	sl, r3, r9, r8
 8008998:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800899c:	f1bc 0f09 	cmp.w	ip, #9
 80089a0:	d816      	bhi.n	80089d0 <_strtol_l.constprop.0+0xa4>
 80089a2:	4664      	mov	r4, ip
 80089a4:	42a3      	cmp	r3, r4
 80089a6:	dd24      	ble.n	80089f2 <_strtol_l.constprop.0+0xc6>
 80089a8:	f1be 3fff 	cmp.w	lr, #4294967295
 80089ac:	d008      	beq.n	80089c0 <_strtol_l.constprop.0+0x94>
 80089ae:	45b1      	cmp	r9, r6
 80089b0:	d31c      	bcc.n	80089ec <_strtol_l.constprop.0+0xc0>
 80089b2:	d101      	bne.n	80089b8 <_strtol_l.constprop.0+0x8c>
 80089b4:	45a2      	cmp	sl, r4
 80089b6:	db19      	blt.n	80089ec <_strtol_l.constprop.0+0xc0>
 80089b8:	fb06 4603 	mla	r6, r6, r3, r4
 80089bc:	f04f 0e01 	mov.w	lr, #1
 80089c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089c4:	e7e8      	b.n	8008998 <_strtol_l.constprop.0+0x6c>
 80089c6:	2c2b      	cmp	r4, #43	; 0x2b
 80089c8:	bf04      	itt	eq
 80089ca:	782c      	ldrbeq	r4, [r5, #0]
 80089cc:	1cb5      	addeq	r5, r6, #2
 80089ce:	e7ca      	b.n	8008966 <_strtol_l.constprop.0+0x3a>
 80089d0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80089d4:	f1bc 0f19 	cmp.w	ip, #25
 80089d8:	d801      	bhi.n	80089de <_strtol_l.constprop.0+0xb2>
 80089da:	3c37      	subs	r4, #55	; 0x37
 80089dc:	e7e2      	b.n	80089a4 <_strtol_l.constprop.0+0x78>
 80089de:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80089e2:	f1bc 0f19 	cmp.w	ip, #25
 80089e6:	d804      	bhi.n	80089f2 <_strtol_l.constprop.0+0xc6>
 80089e8:	3c57      	subs	r4, #87	; 0x57
 80089ea:	e7db      	b.n	80089a4 <_strtol_l.constprop.0+0x78>
 80089ec:	f04f 3eff 	mov.w	lr, #4294967295
 80089f0:	e7e6      	b.n	80089c0 <_strtol_l.constprop.0+0x94>
 80089f2:	f1be 3fff 	cmp.w	lr, #4294967295
 80089f6:	d105      	bne.n	8008a04 <_strtol_l.constprop.0+0xd8>
 80089f8:	2322      	movs	r3, #34	; 0x22
 80089fa:	6003      	str	r3, [r0, #0]
 80089fc:	4646      	mov	r6, r8
 80089fe:	b942      	cbnz	r2, 8008a12 <_strtol_l.constprop.0+0xe6>
 8008a00:	4630      	mov	r0, r6
 8008a02:	e79e      	b.n	8008942 <_strtol_l.constprop.0+0x16>
 8008a04:	b107      	cbz	r7, 8008a08 <_strtol_l.constprop.0+0xdc>
 8008a06:	4276      	negs	r6, r6
 8008a08:	2a00      	cmp	r2, #0
 8008a0a:	d0f9      	beq.n	8008a00 <_strtol_l.constprop.0+0xd4>
 8008a0c:	f1be 0f00 	cmp.w	lr, #0
 8008a10:	d000      	beq.n	8008a14 <_strtol_l.constprop.0+0xe8>
 8008a12:	1e69      	subs	r1, r5, #1
 8008a14:	6011      	str	r1, [r2, #0]
 8008a16:	e7f3      	b.n	8008a00 <_strtol_l.constprop.0+0xd4>
 8008a18:	2430      	movs	r4, #48	; 0x30
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d1b1      	bne.n	8008982 <_strtol_l.constprop.0+0x56>
 8008a1e:	2308      	movs	r3, #8
 8008a20:	e7af      	b.n	8008982 <_strtol_l.constprop.0+0x56>
 8008a22:	2c30      	cmp	r4, #48	; 0x30
 8008a24:	d0a5      	beq.n	8008972 <_strtol_l.constprop.0+0x46>
 8008a26:	230a      	movs	r3, #10
 8008a28:	e7ab      	b.n	8008982 <_strtol_l.constprop.0+0x56>
 8008a2a:	bf00      	nop
 8008a2c:	08009ec1 	.word	0x08009ec1

08008a30 <_strtol_r>:
 8008a30:	f7ff bf7c 	b.w	800892c <_strtol_l.constprop.0>

08008a34 <__ssputs_r>:
 8008a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a38:	688e      	ldr	r6, [r1, #8]
 8008a3a:	461f      	mov	r7, r3
 8008a3c:	42be      	cmp	r6, r7
 8008a3e:	680b      	ldr	r3, [r1, #0]
 8008a40:	4682      	mov	sl, r0
 8008a42:	460c      	mov	r4, r1
 8008a44:	4690      	mov	r8, r2
 8008a46:	d82c      	bhi.n	8008aa2 <__ssputs_r+0x6e>
 8008a48:	898a      	ldrh	r2, [r1, #12]
 8008a4a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a4e:	d026      	beq.n	8008a9e <__ssputs_r+0x6a>
 8008a50:	6965      	ldr	r5, [r4, #20]
 8008a52:	6909      	ldr	r1, [r1, #16]
 8008a54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a58:	eba3 0901 	sub.w	r9, r3, r1
 8008a5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a60:	1c7b      	adds	r3, r7, #1
 8008a62:	444b      	add	r3, r9
 8008a64:	106d      	asrs	r5, r5, #1
 8008a66:	429d      	cmp	r5, r3
 8008a68:	bf38      	it	cc
 8008a6a:	461d      	movcc	r5, r3
 8008a6c:	0553      	lsls	r3, r2, #21
 8008a6e:	d527      	bpl.n	8008ac0 <__ssputs_r+0x8c>
 8008a70:	4629      	mov	r1, r5
 8008a72:	f7fe fc0f 	bl	8007294 <_malloc_r>
 8008a76:	4606      	mov	r6, r0
 8008a78:	b360      	cbz	r0, 8008ad4 <__ssputs_r+0xa0>
 8008a7a:	6921      	ldr	r1, [r4, #16]
 8008a7c:	464a      	mov	r2, r9
 8008a7e:	f000 fa1b 	bl	8008eb8 <memcpy>
 8008a82:	89a3      	ldrh	r3, [r4, #12]
 8008a84:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a8c:	81a3      	strh	r3, [r4, #12]
 8008a8e:	6126      	str	r6, [r4, #16]
 8008a90:	6165      	str	r5, [r4, #20]
 8008a92:	444e      	add	r6, r9
 8008a94:	eba5 0509 	sub.w	r5, r5, r9
 8008a98:	6026      	str	r6, [r4, #0]
 8008a9a:	60a5      	str	r5, [r4, #8]
 8008a9c:	463e      	mov	r6, r7
 8008a9e:	42be      	cmp	r6, r7
 8008aa0:	d900      	bls.n	8008aa4 <__ssputs_r+0x70>
 8008aa2:	463e      	mov	r6, r7
 8008aa4:	6820      	ldr	r0, [r4, #0]
 8008aa6:	4632      	mov	r2, r6
 8008aa8:	4641      	mov	r1, r8
 8008aaa:	f000 f9c9 	bl	8008e40 <memmove>
 8008aae:	68a3      	ldr	r3, [r4, #8]
 8008ab0:	1b9b      	subs	r3, r3, r6
 8008ab2:	60a3      	str	r3, [r4, #8]
 8008ab4:	6823      	ldr	r3, [r4, #0]
 8008ab6:	4433      	add	r3, r6
 8008ab8:	6023      	str	r3, [r4, #0]
 8008aba:	2000      	movs	r0, #0
 8008abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac0:	462a      	mov	r2, r5
 8008ac2:	f000 fdae 	bl	8009622 <_realloc_r>
 8008ac6:	4606      	mov	r6, r0
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	d1e0      	bne.n	8008a8e <__ssputs_r+0x5a>
 8008acc:	6921      	ldr	r1, [r4, #16]
 8008ace:	4650      	mov	r0, sl
 8008ad0:	f7fe fb6c 	bl	80071ac <_free_r>
 8008ad4:	230c      	movs	r3, #12
 8008ad6:	f8ca 3000 	str.w	r3, [sl]
 8008ada:	89a3      	ldrh	r3, [r4, #12]
 8008adc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ae0:	81a3      	strh	r3, [r4, #12]
 8008ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae6:	e7e9      	b.n	8008abc <__ssputs_r+0x88>

08008ae8 <_svfiprintf_r>:
 8008ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aec:	4698      	mov	r8, r3
 8008aee:	898b      	ldrh	r3, [r1, #12]
 8008af0:	061b      	lsls	r3, r3, #24
 8008af2:	b09d      	sub	sp, #116	; 0x74
 8008af4:	4607      	mov	r7, r0
 8008af6:	460d      	mov	r5, r1
 8008af8:	4614      	mov	r4, r2
 8008afa:	d50e      	bpl.n	8008b1a <_svfiprintf_r+0x32>
 8008afc:	690b      	ldr	r3, [r1, #16]
 8008afe:	b963      	cbnz	r3, 8008b1a <_svfiprintf_r+0x32>
 8008b00:	2140      	movs	r1, #64	; 0x40
 8008b02:	f7fe fbc7 	bl	8007294 <_malloc_r>
 8008b06:	6028      	str	r0, [r5, #0]
 8008b08:	6128      	str	r0, [r5, #16]
 8008b0a:	b920      	cbnz	r0, 8008b16 <_svfiprintf_r+0x2e>
 8008b0c:	230c      	movs	r3, #12
 8008b0e:	603b      	str	r3, [r7, #0]
 8008b10:	f04f 30ff 	mov.w	r0, #4294967295
 8008b14:	e0d0      	b.n	8008cb8 <_svfiprintf_r+0x1d0>
 8008b16:	2340      	movs	r3, #64	; 0x40
 8008b18:	616b      	str	r3, [r5, #20]
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b1e:	2320      	movs	r3, #32
 8008b20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b24:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b28:	2330      	movs	r3, #48	; 0x30
 8008b2a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008cd0 <_svfiprintf_r+0x1e8>
 8008b2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b32:	f04f 0901 	mov.w	r9, #1
 8008b36:	4623      	mov	r3, r4
 8008b38:	469a      	mov	sl, r3
 8008b3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b3e:	b10a      	cbz	r2, 8008b44 <_svfiprintf_r+0x5c>
 8008b40:	2a25      	cmp	r2, #37	; 0x25
 8008b42:	d1f9      	bne.n	8008b38 <_svfiprintf_r+0x50>
 8008b44:	ebba 0b04 	subs.w	fp, sl, r4
 8008b48:	d00b      	beq.n	8008b62 <_svfiprintf_r+0x7a>
 8008b4a:	465b      	mov	r3, fp
 8008b4c:	4622      	mov	r2, r4
 8008b4e:	4629      	mov	r1, r5
 8008b50:	4638      	mov	r0, r7
 8008b52:	f7ff ff6f 	bl	8008a34 <__ssputs_r>
 8008b56:	3001      	adds	r0, #1
 8008b58:	f000 80a9 	beq.w	8008cae <_svfiprintf_r+0x1c6>
 8008b5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b5e:	445a      	add	r2, fp
 8008b60:	9209      	str	r2, [sp, #36]	; 0x24
 8008b62:	f89a 3000 	ldrb.w	r3, [sl]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f000 80a1 	beq.w	8008cae <_svfiprintf_r+0x1c6>
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b76:	f10a 0a01 	add.w	sl, sl, #1
 8008b7a:	9304      	str	r3, [sp, #16]
 8008b7c:	9307      	str	r3, [sp, #28]
 8008b7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b82:	931a      	str	r3, [sp, #104]	; 0x68
 8008b84:	4654      	mov	r4, sl
 8008b86:	2205      	movs	r2, #5
 8008b88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b8c:	4850      	ldr	r0, [pc, #320]	; (8008cd0 <_svfiprintf_r+0x1e8>)
 8008b8e:	f7f7 fb27 	bl	80001e0 <memchr>
 8008b92:	9a04      	ldr	r2, [sp, #16]
 8008b94:	b9d8      	cbnz	r0, 8008bce <_svfiprintf_r+0xe6>
 8008b96:	06d0      	lsls	r0, r2, #27
 8008b98:	bf44      	itt	mi
 8008b9a:	2320      	movmi	r3, #32
 8008b9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ba0:	0711      	lsls	r1, r2, #28
 8008ba2:	bf44      	itt	mi
 8008ba4:	232b      	movmi	r3, #43	; 0x2b
 8008ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008baa:	f89a 3000 	ldrb.w	r3, [sl]
 8008bae:	2b2a      	cmp	r3, #42	; 0x2a
 8008bb0:	d015      	beq.n	8008bde <_svfiprintf_r+0xf6>
 8008bb2:	9a07      	ldr	r2, [sp, #28]
 8008bb4:	4654      	mov	r4, sl
 8008bb6:	2000      	movs	r0, #0
 8008bb8:	f04f 0c0a 	mov.w	ip, #10
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bc2:	3b30      	subs	r3, #48	; 0x30
 8008bc4:	2b09      	cmp	r3, #9
 8008bc6:	d94d      	bls.n	8008c64 <_svfiprintf_r+0x17c>
 8008bc8:	b1b0      	cbz	r0, 8008bf8 <_svfiprintf_r+0x110>
 8008bca:	9207      	str	r2, [sp, #28]
 8008bcc:	e014      	b.n	8008bf8 <_svfiprintf_r+0x110>
 8008bce:	eba0 0308 	sub.w	r3, r0, r8
 8008bd2:	fa09 f303 	lsl.w	r3, r9, r3
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	9304      	str	r3, [sp, #16]
 8008bda:	46a2      	mov	sl, r4
 8008bdc:	e7d2      	b.n	8008b84 <_svfiprintf_r+0x9c>
 8008bde:	9b03      	ldr	r3, [sp, #12]
 8008be0:	1d19      	adds	r1, r3, #4
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	9103      	str	r1, [sp, #12]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	bfbb      	ittet	lt
 8008bea:	425b      	neglt	r3, r3
 8008bec:	f042 0202 	orrlt.w	r2, r2, #2
 8008bf0:	9307      	strge	r3, [sp, #28]
 8008bf2:	9307      	strlt	r3, [sp, #28]
 8008bf4:	bfb8      	it	lt
 8008bf6:	9204      	strlt	r2, [sp, #16]
 8008bf8:	7823      	ldrb	r3, [r4, #0]
 8008bfa:	2b2e      	cmp	r3, #46	; 0x2e
 8008bfc:	d10c      	bne.n	8008c18 <_svfiprintf_r+0x130>
 8008bfe:	7863      	ldrb	r3, [r4, #1]
 8008c00:	2b2a      	cmp	r3, #42	; 0x2a
 8008c02:	d134      	bne.n	8008c6e <_svfiprintf_r+0x186>
 8008c04:	9b03      	ldr	r3, [sp, #12]
 8008c06:	1d1a      	adds	r2, r3, #4
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	9203      	str	r2, [sp, #12]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	bfb8      	it	lt
 8008c10:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c14:	3402      	adds	r4, #2
 8008c16:	9305      	str	r3, [sp, #20]
 8008c18:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008ce0 <_svfiprintf_r+0x1f8>
 8008c1c:	7821      	ldrb	r1, [r4, #0]
 8008c1e:	2203      	movs	r2, #3
 8008c20:	4650      	mov	r0, sl
 8008c22:	f7f7 fadd 	bl	80001e0 <memchr>
 8008c26:	b138      	cbz	r0, 8008c38 <_svfiprintf_r+0x150>
 8008c28:	9b04      	ldr	r3, [sp, #16]
 8008c2a:	eba0 000a 	sub.w	r0, r0, sl
 8008c2e:	2240      	movs	r2, #64	; 0x40
 8008c30:	4082      	lsls	r2, r0
 8008c32:	4313      	orrs	r3, r2
 8008c34:	3401      	adds	r4, #1
 8008c36:	9304      	str	r3, [sp, #16]
 8008c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c3c:	4825      	ldr	r0, [pc, #148]	; (8008cd4 <_svfiprintf_r+0x1ec>)
 8008c3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c42:	2206      	movs	r2, #6
 8008c44:	f7f7 facc 	bl	80001e0 <memchr>
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	d038      	beq.n	8008cbe <_svfiprintf_r+0x1d6>
 8008c4c:	4b22      	ldr	r3, [pc, #136]	; (8008cd8 <_svfiprintf_r+0x1f0>)
 8008c4e:	bb1b      	cbnz	r3, 8008c98 <_svfiprintf_r+0x1b0>
 8008c50:	9b03      	ldr	r3, [sp, #12]
 8008c52:	3307      	adds	r3, #7
 8008c54:	f023 0307 	bic.w	r3, r3, #7
 8008c58:	3308      	adds	r3, #8
 8008c5a:	9303      	str	r3, [sp, #12]
 8008c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c5e:	4433      	add	r3, r6
 8008c60:	9309      	str	r3, [sp, #36]	; 0x24
 8008c62:	e768      	b.n	8008b36 <_svfiprintf_r+0x4e>
 8008c64:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c68:	460c      	mov	r4, r1
 8008c6a:	2001      	movs	r0, #1
 8008c6c:	e7a6      	b.n	8008bbc <_svfiprintf_r+0xd4>
 8008c6e:	2300      	movs	r3, #0
 8008c70:	3401      	adds	r4, #1
 8008c72:	9305      	str	r3, [sp, #20]
 8008c74:	4619      	mov	r1, r3
 8008c76:	f04f 0c0a 	mov.w	ip, #10
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c80:	3a30      	subs	r2, #48	; 0x30
 8008c82:	2a09      	cmp	r2, #9
 8008c84:	d903      	bls.n	8008c8e <_svfiprintf_r+0x1a6>
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d0c6      	beq.n	8008c18 <_svfiprintf_r+0x130>
 8008c8a:	9105      	str	r1, [sp, #20]
 8008c8c:	e7c4      	b.n	8008c18 <_svfiprintf_r+0x130>
 8008c8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c92:	4604      	mov	r4, r0
 8008c94:	2301      	movs	r3, #1
 8008c96:	e7f0      	b.n	8008c7a <_svfiprintf_r+0x192>
 8008c98:	ab03      	add	r3, sp, #12
 8008c9a:	9300      	str	r3, [sp, #0]
 8008c9c:	462a      	mov	r2, r5
 8008c9e:	4b0f      	ldr	r3, [pc, #60]	; (8008cdc <_svfiprintf_r+0x1f4>)
 8008ca0:	a904      	add	r1, sp, #16
 8008ca2:	4638      	mov	r0, r7
 8008ca4:	f7fc fc9a 	bl	80055dc <_printf_float>
 8008ca8:	1c42      	adds	r2, r0, #1
 8008caa:	4606      	mov	r6, r0
 8008cac:	d1d6      	bne.n	8008c5c <_svfiprintf_r+0x174>
 8008cae:	89ab      	ldrh	r3, [r5, #12]
 8008cb0:	065b      	lsls	r3, r3, #25
 8008cb2:	f53f af2d 	bmi.w	8008b10 <_svfiprintf_r+0x28>
 8008cb6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cb8:	b01d      	add	sp, #116	; 0x74
 8008cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cbe:	ab03      	add	r3, sp, #12
 8008cc0:	9300      	str	r3, [sp, #0]
 8008cc2:	462a      	mov	r2, r5
 8008cc4:	4b05      	ldr	r3, [pc, #20]	; (8008cdc <_svfiprintf_r+0x1f4>)
 8008cc6:	a904      	add	r1, sp, #16
 8008cc8:	4638      	mov	r0, r7
 8008cca:	f7fc ff2b 	bl	8005b24 <_printf_i>
 8008cce:	e7eb      	b.n	8008ca8 <_svfiprintf_r+0x1c0>
 8008cd0:	08009fc1 	.word	0x08009fc1
 8008cd4:	08009fcb 	.word	0x08009fcb
 8008cd8:	080055dd 	.word	0x080055dd
 8008cdc:	08008a35 	.word	0x08008a35
 8008ce0:	08009fc7 	.word	0x08009fc7

08008ce4 <__sflush_r>:
 8008ce4:	898a      	ldrh	r2, [r1, #12]
 8008ce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cea:	4605      	mov	r5, r0
 8008cec:	0710      	lsls	r0, r2, #28
 8008cee:	460c      	mov	r4, r1
 8008cf0:	d458      	bmi.n	8008da4 <__sflush_r+0xc0>
 8008cf2:	684b      	ldr	r3, [r1, #4]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	dc05      	bgt.n	8008d04 <__sflush_r+0x20>
 8008cf8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	dc02      	bgt.n	8008d04 <__sflush_r+0x20>
 8008cfe:	2000      	movs	r0, #0
 8008d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d06:	2e00      	cmp	r6, #0
 8008d08:	d0f9      	beq.n	8008cfe <__sflush_r+0x1a>
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d10:	682f      	ldr	r7, [r5, #0]
 8008d12:	6a21      	ldr	r1, [r4, #32]
 8008d14:	602b      	str	r3, [r5, #0]
 8008d16:	d032      	beq.n	8008d7e <__sflush_r+0x9a>
 8008d18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d1a:	89a3      	ldrh	r3, [r4, #12]
 8008d1c:	075a      	lsls	r2, r3, #29
 8008d1e:	d505      	bpl.n	8008d2c <__sflush_r+0x48>
 8008d20:	6863      	ldr	r3, [r4, #4]
 8008d22:	1ac0      	subs	r0, r0, r3
 8008d24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d26:	b10b      	cbz	r3, 8008d2c <__sflush_r+0x48>
 8008d28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d2a:	1ac0      	subs	r0, r0, r3
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	4602      	mov	r2, r0
 8008d30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d32:	6a21      	ldr	r1, [r4, #32]
 8008d34:	4628      	mov	r0, r5
 8008d36:	47b0      	blx	r6
 8008d38:	1c43      	adds	r3, r0, #1
 8008d3a:	89a3      	ldrh	r3, [r4, #12]
 8008d3c:	d106      	bne.n	8008d4c <__sflush_r+0x68>
 8008d3e:	6829      	ldr	r1, [r5, #0]
 8008d40:	291d      	cmp	r1, #29
 8008d42:	d82b      	bhi.n	8008d9c <__sflush_r+0xb8>
 8008d44:	4a29      	ldr	r2, [pc, #164]	; (8008dec <__sflush_r+0x108>)
 8008d46:	410a      	asrs	r2, r1
 8008d48:	07d6      	lsls	r6, r2, #31
 8008d4a:	d427      	bmi.n	8008d9c <__sflush_r+0xb8>
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	6062      	str	r2, [r4, #4]
 8008d50:	04d9      	lsls	r1, r3, #19
 8008d52:	6922      	ldr	r2, [r4, #16]
 8008d54:	6022      	str	r2, [r4, #0]
 8008d56:	d504      	bpl.n	8008d62 <__sflush_r+0x7e>
 8008d58:	1c42      	adds	r2, r0, #1
 8008d5a:	d101      	bne.n	8008d60 <__sflush_r+0x7c>
 8008d5c:	682b      	ldr	r3, [r5, #0]
 8008d5e:	b903      	cbnz	r3, 8008d62 <__sflush_r+0x7e>
 8008d60:	6560      	str	r0, [r4, #84]	; 0x54
 8008d62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d64:	602f      	str	r7, [r5, #0]
 8008d66:	2900      	cmp	r1, #0
 8008d68:	d0c9      	beq.n	8008cfe <__sflush_r+0x1a>
 8008d6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d6e:	4299      	cmp	r1, r3
 8008d70:	d002      	beq.n	8008d78 <__sflush_r+0x94>
 8008d72:	4628      	mov	r0, r5
 8008d74:	f7fe fa1a 	bl	80071ac <_free_r>
 8008d78:	2000      	movs	r0, #0
 8008d7a:	6360      	str	r0, [r4, #52]	; 0x34
 8008d7c:	e7c0      	b.n	8008d00 <__sflush_r+0x1c>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	4628      	mov	r0, r5
 8008d82:	47b0      	blx	r6
 8008d84:	1c41      	adds	r1, r0, #1
 8008d86:	d1c8      	bne.n	8008d1a <__sflush_r+0x36>
 8008d88:	682b      	ldr	r3, [r5, #0]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d0c5      	beq.n	8008d1a <__sflush_r+0x36>
 8008d8e:	2b1d      	cmp	r3, #29
 8008d90:	d001      	beq.n	8008d96 <__sflush_r+0xb2>
 8008d92:	2b16      	cmp	r3, #22
 8008d94:	d101      	bne.n	8008d9a <__sflush_r+0xb6>
 8008d96:	602f      	str	r7, [r5, #0]
 8008d98:	e7b1      	b.n	8008cfe <__sflush_r+0x1a>
 8008d9a:	89a3      	ldrh	r3, [r4, #12]
 8008d9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008da0:	81a3      	strh	r3, [r4, #12]
 8008da2:	e7ad      	b.n	8008d00 <__sflush_r+0x1c>
 8008da4:	690f      	ldr	r7, [r1, #16]
 8008da6:	2f00      	cmp	r7, #0
 8008da8:	d0a9      	beq.n	8008cfe <__sflush_r+0x1a>
 8008daa:	0793      	lsls	r3, r2, #30
 8008dac:	680e      	ldr	r6, [r1, #0]
 8008dae:	bf08      	it	eq
 8008db0:	694b      	ldreq	r3, [r1, #20]
 8008db2:	600f      	str	r7, [r1, #0]
 8008db4:	bf18      	it	ne
 8008db6:	2300      	movne	r3, #0
 8008db8:	eba6 0807 	sub.w	r8, r6, r7
 8008dbc:	608b      	str	r3, [r1, #8]
 8008dbe:	f1b8 0f00 	cmp.w	r8, #0
 8008dc2:	dd9c      	ble.n	8008cfe <__sflush_r+0x1a>
 8008dc4:	6a21      	ldr	r1, [r4, #32]
 8008dc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008dc8:	4643      	mov	r3, r8
 8008dca:	463a      	mov	r2, r7
 8008dcc:	4628      	mov	r0, r5
 8008dce:	47b0      	blx	r6
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	dc06      	bgt.n	8008de2 <__sflush_r+0xfe>
 8008dd4:	89a3      	ldrh	r3, [r4, #12]
 8008dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dda:	81a3      	strh	r3, [r4, #12]
 8008ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8008de0:	e78e      	b.n	8008d00 <__sflush_r+0x1c>
 8008de2:	4407      	add	r7, r0
 8008de4:	eba8 0800 	sub.w	r8, r8, r0
 8008de8:	e7e9      	b.n	8008dbe <__sflush_r+0xda>
 8008dea:	bf00      	nop
 8008dec:	dfbffffe 	.word	0xdfbffffe

08008df0 <_fflush_r>:
 8008df0:	b538      	push	{r3, r4, r5, lr}
 8008df2:	690b      	ldr	r3, [r1, #16]
 8008df4:	4605      	mov	r5, r0
 8008df6:	460c      	mov	r4, r1
 8008df8:	b913      	cbnz	r3, 8008e00 <_fflush_r+0x10>
 8008dfa:	2500      	movs	r5, #0
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	bd38      	pop	{r3, r4, r5, pc}
 8008e00:	b118      	cbz	r0, 8008e0a <_fflush_r+0x1a>
 8008e02:	6a03      	ldr	r3, [r0, #32]
 8008e04:	b90b      	cbnz	r3, 8008e0a <_fflush_r+0x1a>
 8008e06:	f7fd fa39 	bl	800627c <__sinit>
 8008e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d0f3      	beq.n	8008dfa <_fflush_r+0xa>
 8008e12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e14:	07d0      	lsls	r0, r2, #31
 8008e16:	d404      	bmi.n	8008e22 <_fflush_r+0x32>
 8008e18:	0599      	lsls	r1, r3, #22
 8008e1a:	d402      	bmi.n	8008e22 <_fflush_r+0x32>
 8008e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e1e:	f7fd fb43 	bl	80064a8 <__retarget_lock_acquire_recursive>
 8008e22:	4628      	mov	r0, r5
 8008e24:	4621      	mov	r1, r4
 8008e26:	f7ff ff5d 	bl	8008ce4 <__sflush_r>
 8008e2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e2c:	07da      	lsls	r2, r3, #31
 8008e2e:	4605      	mov	r5, r0
 8008e30:	d4e4      	bmi.n	8008dfc <_fflush_r+0xc>
 8008e32:	89a3      	ldrh	r3, [r4, #12]
 8008e34:	059b      	lsls	r3, r3, #22
 8008e36:	d4e1      	bmi.n	8008dfc <_fflush_r+0xc>
 8008e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e3a:	f7fd fb36 	bl	80064aa <__retarget_lock_release_recursive>
 8008e3e:	e7dd      	b.n	8008dfc <_fflush_r+0xc>

08008e40 <memmove>:
 8008e40:	4288      	cmp	r0, r1
 8008e42:	b510      	push	{r4, lr}
 8008e44:	eb01 0402 	add.w	r4, r1, r2
 8008e48:	d902      	bls.n	8008e50 <memmove+0x10>
 8008e4a:	4284      	cmp	r4, r0
 8008e4c:	4623      	mov	r3, r4
 8008e4e:	d807      	bhi.n	8008e60 <memmove+0x20>
 8008e50:	1e43      	subs	r3, r0, #1
 8008e52:	42a1      	cmp	r1, r4
 8008e54:	d008      	beq.n	8008e68 <memmove+0x28>
 8008e56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e5e:	e7f8      	b.n	8008e52 <memmove+0x12>
 8008e60:	4402      	add	r2, r0
 8008e62:	4601      	mov	r1, r0
 8008e64:	428a      	cmp	r2, r1
 8008e66:	d100      	bne.n	8008e6a <memmove+0x2a>
 8008e68:	bd10      	pop	{r4, pc}
 8008e6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e72:	e7f7      	b.n	8008e64 <memmove+0x24>

08008e74 <strncmp>:
 8008e74:	b510      	push	{r4, lr}
 8008e76:	b16a      	cbz	r2, 8008e94 <strncmp+0x20>
 8008e78:	3901      	subs	r1, #1
 8008e7a:	1884      	adds	r4, r0, r2
 8008e7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e80:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d103      	bne.n	8008e90 <strncmp+0x1c>
 8008e88:	42a0      	cmp	r0, r4
 8008e8a:	d001      	beq.n	8008e90 <strncmp+0x1c>
 8008e8c:	2a00      	cmp	r2, #0
 8008e8e:	d1f5      	bne.n	8008e7c <strncmp+0x8>
 8008e90:	1ad0      	subs	r0, r2, r3
 8008e92:	bd10      	pop	{r4, pc}
 8008e94:	4610      	mov	r0, r2
 8008e96:	e7fc      	b.n	8008e92 <strncmp+0x1e>

08008e98 <_sbrk_r>:
 8008e98:	b538      	push	{r3, r4, r5, lr}
 8008e9a:	4d06      	ldr	r5, [pc, #24]	; (8008eb4 <_sbrk_r+0x1c>)
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	4604      	mov	r4, r0
 8008ea0:	4608      	mov	r0, r1
 8008ea2:	602b      	str	r3, [r5, #0]
 8008ea4:	f7f8 fd94 	bl	80019d0 <_sbrk>
 8008ea8:	1c43      	adds	r3, r0, #1
 8008eaa:	d102      	bne.n	8008eb2 <_sbrk_r+0x1a>
 8008eac:	682b      	ldr	r3, [r5, #0]
 8008eae:	b103      	cbz	r3, 8008eb2 <_sbrk_r+0x1a>
 8008eb0:	6023      	str	r3, [r4, #0]
 8008eb2:	bd38      	pop	{r3, r4, r5, pc}
 8008eb4:	200004e4 	.word	0x200004e4

08008eb8 <memcpy>:
 8008eb8:	440a      	add	r2, r1
 8008eba:	4291      	cmp	r1, r2
 8008ebc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ec0:	d100      	bne.n	8008ec4 <memcpy+0xc>
 8008ec2:	4770      	bx	lr
 8008ec4:	b510      	push	{r4, lr}
 8008ec6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ece:	4291      	cmp	r1, r2
 8008ed0:	d1f9      	bne.n	8008ec6 <memcpy+0xe>
 8008ed2:	bd10      	pop	{r4, pc}
 8008ed4:	0000      	movs	r0, r0
	...

08008ed8 <nan>:
 8008ed8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008ee0 <nan+0x8>
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	00000000 	.word	0x00000000
 8008ee4:	7ff80000 	.word	0x7ff80000

08008ee8 <__assert_func>:
 8008ee8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008eea:	4614      	mov	r4, r2
 8008eec:	461a      	mov	r2, r3
 8008eee:	4b09      	ldr	r3, [pc, #36]	; (8008f14 <__assert_func+0x2c>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4605      	mov	r5, r0
 8008ef4:	68d8      	ldr	r0, [r3, #12]
 8008ef6:	b14c      	cbz	r4, 8008f0c <__assert_func+0x24>
 8008ef8:	4b07      	ldr	r3, [pc, #28]	; (8008f18 <__assert_func+0x30>)
 8008efa:	9100      	str	r1, [sp, #0]
 8008efc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008f00:	4906      	ldr	r1, [pc, #24]	; (8008f1c <__assert_func+0x34>)
 8008f02:	462b      	mov	r3, r5
 8008f04:	f000 fbca 	bl	800969c <fiprintf>
 8008f08:	f000 fbda 	bl	80096c0 <abort>
 8008f0c:	4b04      	ldr	r3, [pc, #16]	; (8008f20 <__assert_func+0x38>)
 8008f0e:	461c      	mov	r4, r3
 8008f10:	e7f3      	b.n	8008efa <__assert_func+0x12>
 8008f12:	bf00      	nop
 8008f14:	20000064 	.word	0x20000064
 8008f18:	08009fda 	.word	0x08009fda
 8008f1c:	08009fe7 	.word	0x08009fe7
 8008f20:	0800a015 	.word	0x0800a015

08008f24 <_calloc_r>:
 8008f24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f26:	fba1 2402 	umull	r2, r4, r1, r2
 8008f2a:	b94c      	cbnz	r4, 8008f40 <_calloc_r+0x1c>
 8008f2c:	4611      	mov	r1, r2
 8008f2e:	9201      	str	r2, [sp, #4]
 8008f30:	f7fe f9b0 	bl	8007294 <_malloc_r>
 8008f34:	9a01      	ldr	r2, [sp, #4]
 8008f36:	4605      	mov	r5, r0
 8008f38:	b930      	cbnz	r0, 8008f48 <_calloc_r+0x24>
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	b003      	add	sp, #12
 8008f3e:	bd30      	pop	{r4, r5, pc}
 8008f40:	220c      	movs	r2, #12
 8008f42:	6002      	str	r2, [r0, #0]
 8008f44:	2500      	movs	r5, #0
 8008f46:	e7f8      	b.n	8008f3a <_calloc_r+0x16>
 8008f48:	4621      	mov	r1, r4
 8008f4a:	f7fd fa30 	bl	80063ae <memset>
 8008f4e:	e7f4      	b.n	8008f3a <_calloc_r+0x16>

08008f50 <rshift>:
 8008f50:	6903      	ldr	r3, [r0, #16]
 8008f52:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008f56:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f5a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008f5e:	f100 0414 	add.w	r4, r0, #20
 8008f62:	dd45      	ble.n	8008ff0 <rshift+0xa0>
 8008f64:	f011 011f 	ands.w	r1, r1, #31
 8008f68:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008f6c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008f70:	d10c      	bne.n	8008f8c <rshift+0x3c>
 8008f72:	f100 0710 	add.w	r7, r0, #16
 8008f76:	4629      	mov	r1, r5
 8008f78:	42b1      	cmp	r1, r6
 8008f7a:	d334      	bcc.n	8008fe6 <rshift+0x96>
 8008f7c:	1a9b      	subs	r3, r3, r2
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	1eea      	subs	r2, r5, #3
 8008f82:	4296      	cmp	r6, r2
 8008f84:	bf38      	it	cc
 8008f86:	2300      	movcc	r3, #0
 8008f88:	4423      	add	r3, r4
 8008f8a:	e015      	b.n	8008fb8 <rshift+0x68>
 8008f8c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008f90:	f1c1 0820 	rsb	r8, r1, #32
 8008f94:	40cf      	lsrs	r7, r1
 8008f96:	f105 0e04 	add.w	lr, r5, #4
 8008f9a:	46a1      	mov	r9, r4
 8008f9c:	4576      	cmp	r6, lr
 8008f9e:	46f4      	mov	ip, lr
 8008fa0:	d815      	bhi.n	8008fce <rshift+0x7e>
 8008fa2:	1a9a      	subs	r2, r3, r2
 8008fa4:	0092      	lsls	r2, r2, #2
 8008fa6:	3a04      	subs	r2, #4
 8008fa8:	3501      	adds	r5, #1
 8008faa:	42ae      	cmp	r6, r5
 8008fac:	bf38      	it	cc
 8008fae:	2200      	movcc	r2, #0
 8008fb0:	18a3      	adds	r3, r4, r2
 8008fb2:	50a7      	str	r7, [r4, r2]
 8008fb4:	b107      	cbz	r7, 8008fb8 <rshift+0x68>
 8008fb6:	3304      	adds	r3, #4
 8008fb8:	1b1a      	subs	r2, r3, r4
 8008fba:	42a3      	cmp	r3, r4
 8008fbc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008fc0:	bf08      	it	eq
 8008fc2:	2300      	moveq	r3, #0
 8008fc4:	6102      	str	r2, [r0, #16]
 8008fc6:	bf08      	it	eq
 8008fc8:	6143      	streq	r3, [r0, #20]
 8008fca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fce:	f8dc c000 	ldr.w	ip, [ip]
 8008fd2:	fa0c fc08 	lsl.w	ip, ip, r8
 8008fd6:	ea4c 0707 	orr.w	r7, ip, r7
 8008fda:	f849 7b04 	str.w	r7, [r9], #4
 8008fde:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008fe2:	40cf      	lsrs	r7, r1
 8008fe4:	e7da      	b.n	8008f9c <rshift+0x4c>
 8008fe6:	f851 cb04 	ldr.w	ip, [r1], #4
 8008fea:	f847 cf04 	str.w	ip, [r7, #4]!
 8008fee:	e7c3      	b.n	8008f78 <rshift+0x28>
 8008ff0:	4623      	mov	r3, r4
 8008ff2:	e7e1      	b.n	8008fb8 <rshift+0x68>

08008ff4 <__hexdig_fun>:
 8008ff4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008ff8:	2b09      	cmp	r3, #9
 8008ffa:	d802      	bhi.n	8009002 <__hexdig_fun+0xe>
 8008ffc:	3820      	subs	r0, #32
 8008ffe:	b2c0      	uxtb	r0, r0
 8009000:	4770      	bx	lr
 8009002:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009006:	2b05      	cmp	r3, #5
 8009008:	d801      	bhi.n	800900e <__hexdig_fun+0x1a>
 800900a:	3847      	subs	r0, #71	; 0x47
 800900c:	e7f7      	b.n	8008ffe <__hexdig_fun+0xa>
 800900e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009012:	2b05      	cmp	r3, #5
 8009014:	d801      	bhi.n	800901a <__hexdig_fun+0x26>
 8009016:	3827      	subs	r0, #39	; 0x27
 8009018:	e7f1      	b.n	8008ffe <__hexdig_fun+0xa>
 800901a:	2000      	movs	r0, #0
 800901c:	4770      	bx	lr
	...

08009020 <__gethex>:
 8009020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009024:	4617      	mov	r7, r2
 8009026:	680a      	ldr	r2, [r1, #0]
 8009028:	b085      	sub	sp, #20
 800902a:	f102 0b02 	add.w	fp, r2, #2
 800902e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009032:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009036:	4681      	mov	r9, r0
 8009038:	468a      	mov	sl, r1
 800903a:	9302      	str	r3, [sp, #8]
 800903c:	32fe      	adds	r2, #254	; 0xfe
 800903e:	eb02 030b 	add.w	r3, r2, fp
 8009042:	46d8      	mov	r8, fp
 8009044:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009048:	9301      	str	r3, [sp, #4]
 800904a:	2830      	cmp	r0, #48	; 0x30
 800904c:	d0f7      	beq.n	800903e <__gethex+0x1e>
 800904e:	f7ff ffd1 	bl	8008ff4 <__hexdig_fun>
 8009052:	4604      	mov	r4, r0
 8009054:	2800      	cmp	r0, #0
 8009056:	d138      	bne.n	80090ca <__gethex+0xaa>
 8009058:	49a7      	ldr	r1, [pc, #668]	; (80092f8 <__gethex+0x2d8>)
 800905a:	2201      	movs	r2, #1
 800905c:	4640      	mov	r0, r8
 800905e:	f7ff ff09 	bl	8008e74 <strncmp>
 8009062:	4606      	mov	r6, r0
 8009064:	2800      	cmp	r0, #0
 8009066:	d169      	bne.n	800913c <__gethex+0x11c>
 8009068:	f898 0001 	ldrb.w	r0, [r8, #1]
 800906c:	465d      	mov	r5, fp
 800906e:	f7ff ffc1 	bl	8008ff4 <__hexdig_fun>
 8009072:	2800      	cmp	r0, #0
 8009074:	d064      	beq.n	8009140 <__gethex+0x120>
 8009076:	465a      	mov	r2, fp
 8009078:	7810      	ldrb	r0, [r2, #0]
 800907a:	2830      	cmp	r0, #48	; 0x30
 800907c:	4690      	mov	r8, r2
 800907e:	f102 0201 	add.w	r2, r2, #1
 8009082:	d0f9      	beq.n	8009078 <__gethex+0x58>
 8009084:	f7ff ffb6 	bl	8008ff4 <__hexdig_fun>
 8009088:	2301      	movs	r3, #1
 800908a:	fab0 f480 	clz	r4, r0
 800908e:	0964      	lsrs	r4, r4, #5
 8009090:	465e      	mov	r6, fp
 8009092:	9301      	str	r3, [sp, #4]
 8009094:	4642      	mov	r2, r8
 8009096:	4615      	mov	r5, r2
 8009098:	3201      	adds	r2, #1
 800909a:	7828      	ldrb	r0, [r5, #0]
 800909c:	f7ff ffaa 	bl	8008ff4 <__hexdig_fun>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	d1f8      	bne.n	8009096 <__gethex+0x76>
 80090a4:	4994      	ldr	r1, [pc, #592]	; (80092f8 <__gethex+0x2d8>)
 80090a6:	2201      	movs	r2, #1
 80090a8:	4628      	mov	r0, r5
 80090aa:	f7ff fee3 	bl	8008e74 <strncmp>
 80090ae:	b978      	cbnz	r0, 80090d0 <__gethex+0xb0>
 80090b0:	b946      	cbnz	r6, 80090c4 <__gethex+0xa4>
 80090b2:	1c6e      	adds	r6, r5, #1
 80090b4:	4632      	mov	r2, r6
 80090b6:	4615      	mov	r5, r2
 80090b8:	3201      	adds	r2, #1
 80090ba:	7828      	ldrb	r0, [r5, #0]
 80090bc:	f7ff ff9a 	bl	8008ff4 <__hexdig_fun>
 80090c0:	2800      	cmp	r0, #0
 80090c2:	d1f8      	bne.n	80090b6 <__gethex+0x96>
 80090c4:	1b73      	subs	r3, r6, r5
 80090c6:	009e      	lsls	r6, r3, #2
 80090c8:	e004      	b.n	80090d4 <__gethex+0xb4>
 80090ca:	2400      	movs	r4, #0
 80090cc:	4626      	mov	r6, r4
 80090ce:	e7e1      	b.n	8009094 <__gethex+0x74>
 80090d0:	2e00      	cmp	r6, #0
 80090d2:	d1f7      	bne.n	80090c4 <__gethex+0xa4>
 80090d4:	782b      	ldrb	r3, [r5, #0]
 80090d6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80090da:	2b50      	cmp	r3, #80	; 0x50
 80090dc:	d13d      	bne.n	800915a <__gethex+0x13a>
 80090de:	786b      	ldrb	r3, [r5, #1]
 80090e0:	2b2b      	cmp	r3, #43	; 0x2b
 80090e2:	d02f      	beq.n	8009144 <__gethex+0x124>
 80090e4:	2b2d      	cmp	r3, #45	; 0x2d
 80090e6:	d031      	beq.n	800914c <__gethex+0x12c>
 80090e8:	1c69      	adds	r1, r5, #1
 80090ea:	f04f 0b00 	mov.w	fp, #0
 80090ee:	7808      	ldrb	r0, [r1, #0]
 80090f0:	f7ff ff80 	bl	8008ff4 <__hexdig_fun>
 80090f4:	1e42      	subs	r2, r0, #1
 80090f6:	b2d2      	uxtb	r2, r2
 80090f8:	2a18      	cmp	r2, #24
 80090fa:	d82e      	bhi.n	800915a <__gethex+0x13a>
 80090fc:	f1a0 0210 	sub.w	r2, r0, #16
 8009100:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009104:	f7ff ff76 	bl	8008ff4 <__hexdig_fun>
 8009108:	f100 3cff 	add.w	ip, r0, #4294967295
 800910c:	fa5f fc8c 	uxtb.w	ip, ip
 8009110:	f1bc 0f18 	cmp.w	ip, #24
 8009114:	d91d      	bls.n	8009152 <__gethex+0x132>
 8009116:	f1bb 0f00 	cmp.w	fp, #0
 800911a:	d000      	beq.n	800911e <__gethex+0xfe>
 800911c:	4252      	negs	r2, r2
 800911e:	4416      	add	r6, r2
 8009120:	f8ca 1000 	str.w	r1, [sl]
 8009124:	b1dc      	cbz	r4, 800915e <__gethex+0x13e>
 8009126:	9b01      	ldr	r3, [sp, #4]
 8009128:	2b00      	cmp	r3, #0
 800912a:	bf14      	ite	ne
 800912c:	f04f 0800 	movne.w	r8, #0
 8009130:	f04f 0806 	moveq.w	r8, #6
 8009134:	4640      	mov	r0, r8
 8009136:	b005      	add	sp, #20
 8009138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800913c:	4645      	mov	r5, r8
 800913e:	4626      	mov	r6, r4
 8009140:	2401      	movs	r4, #1
 8009142:	e7c7      	b.n	80090d4 <__gethex+0xb4>
 8009144:	f04f 0b00 	mov.w	fp, #0
 8009148:	1ca9      	adds	r1, r5, #2
 800914a:	e7d0      	b.n	80090ee <__gethex+0xce>
 800914c:	f04f 0b01 	mov.w	fp, #1
 8009150:	e7fa      	b.n	8009148 <__gethex+0x128>
 8009152:	230a      	movs	r3, #10
 8009154:	fb03 0002 	mla	r0, r3, r2, r0
 8009158:	e7d0      	b.n	80090fc <__gethex+0xdc>
 800915a:	4629      	mov	r1, r5
 800915c:	e7e0      	b.n	8009120 <__gethex+0x100>
 800915e:	eba5 0308 	sub.w	r3, r5, r8
 8009162:	3b01      	subs	r3, #1
 8009164:	4621      	mov	r1, r4
 8009166:	2b07      	cmp	r3, #7
 8009168:	dc0a      	bgt.n	8009180 <__gethex+0x160>
 800916a:	4648      	mov	r0, r9
 800916c:	f7fe f91e 	bl	80073ac <_Balloc>
 8009170:	4604      	mov	r4, r0
 8009172:	b940      	cbnz	r0, 8009186 <__gethex+0x166>
 8009174:	4b61      	ldr	r3, [pc, #388]	; (80092fc <__gethex+0x2dc>)
 8009176:	4602      	mov	r2, r0
 8009178:	21e4      	movs	r1, #228	; 0xe4
 800917a:	4861      	ldr	r0, [pc, #388]	; (8009300 <__gethex+0x2e0>)
 800917c:	f7ff feb4 	bl	8008ee8 <__assert_func>
 8009180:	3101      	adds	r1, #1
 8009182:	105b      	asrs	r3, r3, #1
 8009184:	e7ef      	b.n	8009166 <__gethex+0x146>
 8009186:	f100 0a14 	add.w	sl, r0, #20
 800918a:	2300      	movs	r3, #0
 800918c:	495a      	ldr	r1, [pc, #360]	; (80092f8 <__gethex+0x2d8>)
 800918e:	f8cd a004 	str.w	sl, [sp, #4]
 8009192:	469b      	mov	fp, r3
 8009194:	45a8      	cmp	r8, r5
 8009196:	d342      	bcc.n	800921e <__gethex+0x1fe>
 8009198:	9801      	ldr	r0, [sp, #4]
 800919a:	f840 bb04 	str.w	fp, [r0], #4
 800919e:	eba0 000a 	sub.w	r0, r0, sl
 80091a2:	1080      	asrs	r0, r0, #2
 80091a4:	6120      	str	r0, [r4, #16]
 80091a6:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80091aa:	4658      	mov	r0, fp
 80091ac:	f7fe f9f0 	bl	8007590 <__hi0bits>
 80091b0:	683d      	ldr	r5, [r7, #0]
 80091b2:	eba8 0000 	sub.w	r0, r8, r0
 80091b6:	42a8      	cmp	r0, r5
 80091b8:	dd59      	ble.n	800926e <__gethex+0x24e>
 80091ba:	eba0 0805 	sub.w	r8, r0, r5
 80091be:	4641      	mov	r1, r8
 80091c0:	4620      	mov	r0, r4
 80091c2:	f7fe fd7f 	bl	8007cc4 <__any_on>
 80091c6:	4683      	mov	fp, r0
 80091c8:	b1b8      	cbz	r0, 80091fa <__gethex+0x1da>
 80091ca:	f108 33ff 	add.w	r3, r8, #4294967295
 80091ce:	1159      	asrs	r1, r3, #5
 80091d0:	f003 021f 	and.w	r2, r3, #31
 80091d4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80091d8:	f04f 0b01 	mov.w	fp, #1
 80091dc:	fa0b f202 	lsl.w	r2, fp, r2
 80091e0:	420a      	tst	r2, r1
 80091e2:	d00a      	beq.n	80091fa <__gethex+0x1da>
 80091e4:	455b      	cmp	r3, fp
 80091e6:	dd06      	ble.n	80091f6 <__gethex+0x1d6>
 80091e8:	f1a8 0102 	sub.w	r1, r8, #2
 80091ec:	4620      	mov	r0, r4
 80091ee:	f7fe fd69 	bl	8007cc4 <__any_on>
 80091f2:	2800      	cmp	r0, #0
 80091f4:	d138      	bne.n	8009268 <__gethex+0x248>
 80091f6:	f04f 0b02 	mov.w	fp, #2
 80091fa:	4641      	mov	r1, r8
 80091fc:	4620      	mov	r0, r4
 80091fe:	f7ff fea7 	bl	8008f50 <rshift>
 8009202:	4446      	add	r6, r8
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	42b3      	cmp	r3, r6
 8009208:	da41      	bge.n	800928e <__gethex+0x26e>
 800920a:	4621      	mov	r1, r4
 800920c:	4648      	mov	r0, r9
 800920e:	f7fe f90d 	bl	800742c <_Bfree>
 8009212:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009214:	2300      	movs	r3, #0
 8009216:	6013      	str	r3, [r2, #0]
 8009218:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800921c:	e78a      	b.n	8009134 <__gethex+0x114>
 800921e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009222:	2a2e      	cmp	r2, #46	; 0x2e
 8009224:	d014      	beq.n	8009250 <__gethex+0x230>
 8009226:	2b20      	cmp	r3, #32
 8009228:	d106      	bne.n	8009238 <__gethex+0x218>
 800922a:	9b01      	ldr	r3, [sp, #4]
 800922c:	f843 bb04 	str.w	fp, [r3], #4
 8009230:	f04f 0b00 	mov.w	fp, #0
 8009234:	9301      	str	r3, [sp, #4]
 8009236:	465b      	mov	r3, fp
 8009238:	7828      	ldrb	r0, [r5, #0]
 800923a:	9303      	str	r3, [sp, #12]
 800923c:	f7ff feda 	bl	8008ff4 <__hexdig_fun>
 8009240:	9b03      	ldr	r3, [sp, #12]
 8009242:	f000 000f 	and.w	r0, r0, #15
 8009246:	4098      	lsls	r0, r3
 8009248:	ea4b 0b00 	orr.w	fp, fp, r0
 800924c:	3304      	adds	r3, #4
 800924e:	e7a1      	b.n	8009194 <__gethex+0x174>
 8009250:	45a8      	cmp	r8, r5
 8009252:	d8e8      	bhi.n	8009226 <__gethex+0x206>
 8009254:	2201      	movs	r2, #1
 8009256:	4628      	mov	r0, r5
 8009258:	9303      	str	r3, [sp, #12]
 800925a:	f7ff fe0b 	bl	8008e74 <strncmp>
 800925e:	4926      	ldr	r1, [pc, #152]	; (80092f8 <__gethex+0x2d8>)
 8009260:	9b03      	ldr	r3, [sp, #12]
 8009262:	2800      	cmp	r0, #0
 8009264:	d1df      	bne.n	8009226 <__gethex+0x206>
 8009266:	e795      	b.n	8009194 <__gethex+0x174>
 8009268:	f04f 0b03 	mov.w	fp, #3
 800926c:	e7c5      	b.n	80091fa <__gethex+0x1da>
 800926e:	da0b      	bge.n	8009288 <__gethex+0x268>
 8009270:	eba5 0800 	sub.w	r8, r5, r0
 8009274:	4621      	mov	r1, r4
 8009276:	4642      	mov	r2, r8
 8009278:	4648      	mov	r0, r9
 800927a:	f7fe faf1 	bl	8007860 <__lshift>
 800927e:	eba6 0608 	sub.w	r6, r6, r8
 8009282:	4604      	mov	r4, r0
 8009284:	f100 0a14 	add.w	sl, r0, #20
 8009288:	f04f 0b00 	mov.w	fp, #0
 800928c:	e7ba      	b.n	8009204 <__gethex+0x1e4>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	42b3      	cmp	r3, r6
 8009292:	dd73      	ble.n	800937c <__gethex+0x35c>
 8009294:	1b9e      	subs	r6, r3, r6
 8009296:	42b5      	cmp	r5, r6
 8009298:	dc34      	bgt.n	8009304 <__gethex+0x2e4>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2b02      	cmp	r3, #2
 800929e:	d023      	beq.n	80092e8 <__gethex+0x2c8>
 80092a0:	2b03      	cmp	r3, #3
 80092a2:	d025      	beq.n	80092f0 <__gethex+0x2d0>
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d115      	bne.n	80092d4 <__gethex+0x2b4>
 80092a8:	42b5      	cmp	r5, r6
 80092aa:	d113      	bne.n	80092d4 <__gethex+0x2b4>
 80092ac:	2d01      	cmp	r5, #1
 80092ae:	d10b      	bne.n	80092c8 <__gethex+0x2a8>
 80092b0:	9a02      	ldr	r2, [sp, #8]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6013      	str	r3, [r2, #0]
 80092b6:	2301      	movs	r3, #1
 80092b8:	6123      	str	r3, [r4, #16]
 80092ba:	f8ca 3000 	str.w	r3, [sl]
 80092be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092c0:	f04f 0862 	mov.w	r8, #98	; 0x62
 80092c4:	601c      	str	r4, [r3, #0]
 80092c6:	e735      	b.n	8009134 <__gethex+0x114>
 80092c8:	1e69      	subs	r1, r5, #1
 80092ca:	4620      	mov	r0, r4
 80092cc:	f7fe fcfa 	bl	8007cc4 <__any_on>
 80092d0:	2800      	cmp	r0, #0
 80092d2:	d1ed      	bne.n	80092b0 <__gethex+0x290>
 80092d4:	4621      	mov	r1, r4
 80092d6:	4648      	mov	r0, r9
 80092d8:	f7fe f8a8 	bl	800742c <_Bfree>
 80092dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092de:	2300      	movs	r3, #0
 80092e0:	6013      	str	r3, [r2, #0]
 80092e2:	f04f 0850 	mov.w	r8, #80	; 0x50
 80092e6:	e725      	b.n	8009134 <__gethex+0x114>
 80092e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d1f2      	bne.n	80092d4 <__gethex+0x2b4>
 80092ee:	e7df      	b.n	80092b0 <__gethex+0x290>
 80092f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d1dc      	bne.n	80092b0 <__gethex+0x290>
 80092f6:	e7ed      	b.n	80092d4 <__gethex+0x2b4>
 80092f8:	08009e6c 	.word	0x08009e6c
 80092fc:	08009d05 	.word	0x08009d05
 8009300:	0800a016 	.word	0x0800a016
 8009304:	f106 38ff 	add.w	r8, r6, #4294967295
 8009308:	f1bb 0f00 	cmp.w	fp, #0
 800930c:	d133      	bne.n	8009376 <__gethex+0x356>
 800930e:	f1b8 0f00 	cmp.w	r8, #0
 8009312:	d004      	beq.n	800931e <__gethex+0x2fe>
 8009314:	4641      	mov	r1, r8
 8009316:	4620      	mov	r0, r4
 8009318:	f7fe fcd4 	bl	8007cc4 <__any_on>
 800931c:	4683      	mov	fp, r0
 800931e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009322:	2301      	movs	r3, #1
 8009324:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009328:	f008 081f 	and.w	r8, r8, #31
 800932c:	fa03 f308 	lsl.w	r3, r3, r8
 8009330:	4213      	tst	r3, r2
 8009332:	4631      	mov	r1, r6
 8009334:	4620      	mov	r0, r4
 8009336:	bf18      	it	ne
 8009338:	f04b 0b02 	orrne.w	fp, fp, #2
 800933c:	1bad      	subs	r5, r5, r6
 800933e:	f7ff fe07 	bl	8008f50 <rshift>
 8009342:	687e      	ldr	r6, [r7, #4]
 8009344:	f04f 0802 	mov.w	r8, #2
 8009348:	f1bb 0f00 	cmp.w	fp, #0
 800934c:	d04a      	beq.n	80093e4 <__gethex+0x3c4>
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2b02      	cmp	r3, #2
 8009352:	d016      	beq.n	8009382 <__gethex+0x362>
 8009354:	2b03      	cmp	r3, #3
 8009356:	d018      	beq.n	800938a <__gethex+0x36a>
 8009358:	2b01      	cmp	r3, #1
 800935a:	d109      	bne.n	8009370 <__gethex+0x350>
 800935c:	f01b 0f02 	tst.w	fp, #2
 8009360:	d006      	beq.n	8009370 <__gethex+0x350>
 8009362:	f8da 3000 	ldr.w	r3, [sl]
 8009366:	ea4b 0b03 	orr.w	fp, fp, r3
 800936a:	f01b 0f01 	tst.w	fp, #1
 800936e:	d10f      	bne.n	8009390 <__gethex+0x370>
 8009370:	f048 0810 	orr.w	r8, r8, #16
 8009374:	e036      	b.n	80093e4 <__gethex+0x3c4>
 8009376:	f04f 0b01 	mov.w	fp, #1
 800937a:	e7d0      	b.n	800931e <__gethex+0x2fe>
 800937c:	f04f 0801 	mov.w	r8, #1
 8009380:	e7e2      	b.n	8009348 <__gethex+0x328>
 8009382:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009384:	f1c3 0301 	rsb	r3, r3, #1
 8009388:	930f      	str	r3, [sp, #60]	; 0x3c
 800938a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800938c:	2b00      	cmp	r3, #0
 800938e:	d0ef      	beq.n	8009370 <__gethex+0x350>
 8009390:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009394:	f104 0214 	add.w	r2, r4, #20
 8009398:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800939c:	9301      	str	r3, [sp, #4]
 800939e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80093a2:	2300      	movs	r3, #0
 80093a4:	4694      	mov	ip, r2
 80093a6:	f852 1b04 	ldr.w	r1, [r2], #4
 80093aa:	f1b1 3fff 	cmp.w	r1, #4294967295
 80093ae:	d01e      	beq.n	80093ee <__gethex+0x3ce>
 80093b0:	3101      	adds	r1, #1
 80093b2:	f8cc 1000 	str.w	r1, [ip]
 80093b6:	f1b8 0f02 	cmp.w	r8, #2
 80093ba:	f104 0214 	add.w	r2, r4, #20
 80093be:	d13d      	bne.n	800943c <__gethex+0x41c>
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	3b01      	subs	r3, #1
 80093c4:	42ab      	cmp	r3, r5
 80093c6:	d10b      	bne.n	80093e0 <__gethex+0x3c0>
 80093c8:	1169      	asrs	r1, r5, #5
 80093ca:	2301      	movs	r3, #1
 80093cc:	f005 051f 	and.w	r5, r5, #31
 80093d0:	fa03 f505 	lsl.w	r5, r3, r5
 80093d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093d8:	421d      	tst	r5, r3
 80093da:	bf18      	it	ne
 80093dc:	f04f 0801 	movne.w	r8, #1
 80093e0:	f048 0820 	orr.w	r8, r8, #32
 80093e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093e6:	601c      	str	r4, [r3, #0]
 80093e8:	9b02      	ldr	r3, [sp, #8]
 80093ea:	601e      	str	r6, [r3, #0]
 80093ec:	e6a2      	b.n	8009134 <__gethex+0x114>
 80093ee:	4290      	cmp	r0, r2
 80093f0:	f842 3c04 	str.w	r3, [r2, #-4]
 80093f4:	d8d6      	bhi.n	80093a4 <__gethex+0x384>
 80093f6:	68a2      	ldr	r2, [r4, #8]
 80093f8:	4593      	cmp	fp, r2
 80093fa:	db17      	blt.n	800942c <__gethex+0x40c>
 80093fc:	6861      	ldr	r1, [r4, #4]
 80093fe:	4648      	mov	r0, r9
 8009400:	3101      	adds	r1, #1
 8009402:	f7fd ffd3 	bl	80073ac <_Balloc>
 8009406:	4682      	mov	sl, r0
 8009408:	b918      	cbnz	r0, 8009412 <__gethex+0x3f2>
 800940a:	4b1b      	ldr	r3, [pc, #108]	; (8009478 <__gethex+0x458>)
 800940c:	4602      	mov	r2, r0
 800940e:	2184      	movs	r1, #132	; 0x84
 8009410:	e6b3      	b.n	800917a <__gethex+0x15a>
 8009412:	6922      	ldr	r2, [r4, #16]
 8009414:	3202      	adds	r2, #2
 8009416:	f104 010c 	add.w	r1, r4, #12
 800941a:	0092      	lsls	r2, r2, #2
 800941c:	300c      	adds	r0, #12
 800941e:	f7ff fd4b 	bl	8008eb8 <memcpy>
 8009422:	4621      	mov	r1, r4
 8009424:	4648      	mov	r0, r9
 8009426:	f7fe f801 	bl	800742c <_Bfree>
 800942a:	4654      	mov	r4, sl
 800942c:	6922      	ldr	r2, [r4, #16]
 800942e:	1c51      	adds	r1, r2, #1
 8009430:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009434:	6121      	str	r1, [r4, #16]
 8009436:	2101      	movs	r1, #1
 8009438:	6151      	str	r1, [r2, #20]
 800943a:	e7bc      	b.n	80093b6 <__gethex+0x396>
 800943c:	6921      	ldr	r1, [r4, #16]
 800943e:	4559      	cmp	r1, fp
 8009440:	dd0b      	ble.n	800945a <__gethex+0x43a>
 8009442:	2101      	movs	r1, #1
 8009444:	4620      	mov	r0, r4
 8009446:	f7ff fd83 	bl	8008f50 <rshift>
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	3601      	adds	r6, #1
 800944e:	42b3      	cmp	r3, r6
 8009450:	f6ff aedb 	blt.w	800920a <__gethex+0x1ea>
 8009454:	f04f 0801 	mov.w	r8, #1
 8009458:	e7c2      	b.n	80093e0 <__gethex+0x3c0>
 800945a:	f015 051f 	ands.w	r5, r5, #31
 800945e:	d0f9      	beq.n	8009454 <__gethex+0x434>
 8009460:	9b01      	ldr	r3, [sp, #4]
 8009462:	441a      	add	r2, r3
 8009464:	f1c5 0520 	rsb	r5, r5, #32
 8009468:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800946c:	f7fe f890 	bl	8007590 <__hi0bits>
 8009470:	42a8      	cmp	r0, r5
 8009472:	dbe6      	blt.n	8009442 <__gethex+0x422>
 8009474:	e7ee      	b.n	8009454 <__gethex+0x434>
 8009476:	bf00      	nop
 8009478:	08009d05 	.word	0x08009d05

0800947c <L_shift>:
 800947c:	f1c2 0208 	rsb	r2, r2, #8
 8009480:	0092      	lsls	r2, r2, #2
 8009482:	b570      	push	{r4, r5, r6, lr}
 8009484:	f1c2 0620 	rsb	r6, r2, #32
 8009488:	6843      	ldr	r3, [r0, #4]
 800948a:	6804      	ldr	r4, [r0, #0]
 800948c:	fa03 f506 	lsl.w	r5, r3, r6
 8009490:	432c      	orrs	r4, r5
 8009492:	40d3      	lsrs	r3, r2
 8009494:	6004      	str	r4, [r0, #0]
 8009496:	f840 3f04 	str.w	r3, [r0, #4]!
 800949a:	4288      	cmp	r0, r1
 800949c:	d3f4      	bcc.n	8009488 <L_shift+0xc>
 800949e:	bd70      	pop	{r4, r5, r6, pc}

080094a0 <__match>:
 80094a0:	b530      	push	{r4, r5, lr}
 80094a2:	6803      	ldr	r3, [r0, #0]
 80094a4:	3301      	adds	r3, #1
 80094a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094aa:	b914      	cbnz	r4, 80094b2 <__match+0x12>
 80094ac:	6003      	str	r3, [r0, #0]
 80094ae:	2001      	movs	r0, #1
 80094b0:	bd30      	pop	{r4, r5, pc}
 80094b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094b6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80094ba:	2d19      	cmp	r5, #25
 80094bc:	bf98      	it	ls
 80094be:	3220      	addls	r2, #32
 80094c0:	42a2      	cmp	r2, r4
 80094c2:	d0f0      	beq.n	80094a6 <__match+0x6>
 80094c4:	2000      	movs	r0, #0
 80094c6:	e7f3      	b.n	80094b0 <__match+0x10>

080094c8 <__hexnan>:
 80094c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094cc:	680b      	ldr	r3, [r1, #0]
 80094ce:	6801      	ldr	r1, [r0, #0]
 80094d0:	115e      	asrs	r6, r3, #5
 80094d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80094d6:	f013 031f 	ands.w	r3, r3, #31
 80094da:	b087      	sub	sp, #28
 80094dc:	bf18      	it	ne
 80094de:	3604      	addne	r6, #4
 80094e0:	2500      	movs	r5, #0
 80094e2:	1f37      	subs	r7, r6, #4
 80094e4:	4682      	mov	sl, r0
 80094e6:	4690      	mov	r8, r2
 80094e8:	9301      	str	r3, [sp, #4]
 80094ea:	f846 5c04 	str.w	r5, [r6, #-4]
 80094ee:	46b9      	mov	r9, r7
 80094f0:	463c      	mov	r4, r7
 80094f2:	9502      	str	r5, [sp, #8]
 80094f4:	46ab      	mov	fp, r5
 80094f6:	784a      	ldrb	r2, [r1, #1]
 80094f8:	1c4b      	adds	r3, r1, #1
 80094fa:	9303      	str	r3, [sp, #12]
 80094fc:	b342      	cbz	r2, 8009550 <__hexnan+0x88>
 80094fe:	4610      	mov	r0, r2
 8009500:	9105      	str	r1, [sp, #20]
 8009502:	9204      	str	r2, [sp, #16]
 8009504:	f7ff fd76 	bl	8008ff4 <__hexdig_fun>
 8009508:	2800      	cmp	r0, #0
 800950a:	d14f      	bne.n	80095ac <__hexnan+0xe4>
 800950c:	9a04      	ldr	r2, [sp, #16]
 800950e:	9905      	ldr	r1, [sp, #20]
 8009510:	2a20      	cmp	r2, #32
 8009512:	d818      	bhi.n	8009546 <__hexnan+0x7e>
 8009514:	9b02      	ldr	r3, [sp, #8]
 8009516:	459b      	cmp	fp, r3
 8009518:	dd13      	ble.n	8009542 <__hexnan+0x7a>
 800951a:	454c      	cmp	r4, r9
 800951c:	d206      	bcs.n	800952c <__hexnan+0x64>
 800951e:	2d07      	cmp	r5, #7
 8009520:	dc04      	bgt.n	800952c <__hexnan+0x64>
 8009522:	462a      	mov	r2, r5
 8009524:	4649      	mov	r1, r9
 8009526:	4620      	mov	r0, r4
 8009528:	f7ff ffa8 	bl	800947c <L_shift>
 800952c:	4544      	cmp	r4, r8
 800952e:	d950      	bls.n	80095d2 <__hexnan+0x10a>
 8009530:	2300      	movs	r3, #0
 8009532:	f1a4 0904 	sub.w	r9, r4, #4
 8009536:	f844 3c04 	str.w	r3, [r4, #-4]
 800953a:	f8cd b008 	str.w	fp, [sp, #8]
 800953e:	464c      	mov	r4, r9
 8009540:	461d      	mov	r5, r3
 8009542:	9903      	ldr	r1, [sp, #12]
 8009544:	e7d7      	b.n	80094f6 <__hexnan+0x2e>
 8009546:	2a29      	cmp	r2, #41	; 0x29
 8009548:	d155      	bne.n	80095f6 <__hexnan+0x12e>
 800954a:	3102      	adds	r1, #2
 800954c:	f8ca 1000 	str.w	r1, [sl]
 8009550:	f1bb 0f00 	cmp.w	fp, #0
 8009554:	d04f      	beq.n	80095f6 <__hexnan+0x12e>
 8009556:	454c      	cmp	r4, r9
 8009558:	d206      	bcs.n	8009568 <__hexnan+0xa0>
 800955a:	2d07      	cmp	r5, #7
 800955c:	dc04      	bgt.n	8009568 <__hexnan+0xa0>
 800955e:	462a      	mov	r2, r5
 8009560:	4649      	mov	r1, r9
 8009562:	4620      	mov	r0, r4
 8009564:	f7ff ff8a 	bl	800947c <L_shift>
 8009568:	4544      	cmp	r4, r8
 800956a:	d934      	bls.n	80095d6 <__hexnan+0x10e>
 800956c:	f1a8 0204 	sub.w	r2, r8, #4
 8009570:	4623      	mov	r3, r4
 8009572:	f853 1b04 	ldr.w	r1, [r3], #4
 8009576:	f842 1f04 	str.w	r1, [r2, #4]!
 800957a:	429f      	cmp	r7, r3
 800957c:	d2f9      	bcs.n	8009572 <__hexnan+0xaa>
 800957e:	1b3b      	subs	r3, r7, r4
 8009580:	f023 0303 	bic.w	r3, r3, #3
 8009584:	3304      	adds	r3, #4
 8009586:	3e03      	subs	r6, #3
 8009588:	3401      	adds	r4, #1
 800958a:	42a6      	cmp	r6, r4
 800958c:	bf38      	it	cc
 800958e:	2304      	movcc	r3, #4
 8009590:	4443      	add	r3, r8
 8009592:	2200      	movs	r2, #0
 8009594:	f843 2b04 	str.w	r2, [r3], #4
 8009598:	429f      	cmp	r7, r3
 800959a:	d2fb      	bcs.n	8009594 <__hexnan+0xcc>
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	b91b      	cbnz	r3, 80095a8 <__hexnan+0xe0>
 80095a0:	4547      	cmp	r7, r8
 80095a2:	d126      	bne.n	80095f2 <__hexnan+0x12a>
 80095a4:	2301      	movs	r3, #1
 80095a6:	603b      	str	r3, [r7, #0]
 80095a8:	2005      	movs	r0, #5
 80095aa:	e025      	b.n	80095f8 <__hexnan+0x130>
 80095ac:	3501      	adds	r5, #1
 80095ae:	2d08      	cmp	r5, #8
 80095b0:	f10b 0b01 	add.w	fp, fp, #1
 80095b4:	dd06      	ble.n	80095c4 <__hexnan+0xfc>
 80095b6:	4544      	cmp	r4, r8
 80095b8:	d9c3      	bls.n	8009542 <__hexnan+0x7a>
 80095ba:	2300      	movs	r3, #0
 80095bc:	f844 3c04 	str.w	r3, [r4, #-4]
 80095c0:	2501      	movs	r5, #1
 80095c2:	3c04      	subs	r4, #4
 80095c4:	6822      	ldr	r2, [r4, #0]
 80095c6:	f000 000f 	and.w	r0, r0, #15
 80095ca:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80095ce:	6020      	str	r0, [r4, #0]
 80095d0:	e7b7      	b.n	8009542 <__hexnan+0x7a>
 80095d2:	2508      	movs	r5, #8
 80095d4:	e7b5      	b.n	8009542 <__hexnan+0x7a>
 80095d6:	9b01      	ldr	r3, [sp, #4]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d0df      	beq.n	800959c <__hexnan+0xd4>
 80095dc:	f1c3 0320 	rsb	r3, r3, #32
 80095e0:	f04f 32ff 	mov.w	r2, #4294967295
 80095e4:	40da      	lsrs	r2, r3
 80095e6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80095ea:	4013      	ands	r3, r2
 80095ec:	f846 3c04 	str.w	r3, [r6, #-4]
 80095f0:	e7d4      	b.n	800959c <__hexnan+0xd4>
 80095f2:	3f04      	subs	r7, #4
 80095f4:	e7d2      	b.n	800959c <__hexnan+0xd4>
 80095f6:	2004      	movs	r0, #4
 80095f8:	b007      	add	sp, #28
 80095fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080095fe <__ascii_mbtowc>:
 80095fe:	b082      	sub	sp, #8
 8009600:	b901      	cbnz	r1, 8009604 <__ascii_mbtowc+0x6>
 8009602:	a901      	add	r1, sp, #4
 8009604:	b142      	cbz	r2, 8009618 <__ascii_mbtowc+0x1a>
 8009606:	b14b      	cbz	r3, 800961c <__ascii_mbtowc+0x1e>
 8009608:	7813      	ldrb	r3, [r2, #0]
 800960a:	600b      	str	r3, [r1, #0]
 800960c:	7812      	ldrb	r2, [r2, #0]
 800960e:	1e10      	subs	r0, r2, #0
 8009610:	bf18      	it	ne
 8009612:	2001      	movne	r0, #1
 8009614:	b002      	add	sp, #8
 8009616:	4770      	bx	lr
 8009618:	4610      	mov	r0, r2
 800961a:	e7fb      	b.n	8009614 <__ascii_mbtowc+0x16>
 800961c:	f06f 0001 	mvn.w	r0, #1
 8009620:	e7f8      	b.n	8009614 <__ascii_mbtowc+0x16>

08009622 <_realloc_r>:
 8009622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009626:	4680      	mov	r8, r0
 8009628:	4614      	mov	r4, r2
 800962a:	460e      	mov	r6, r1
 800962c:	b921      	cbnz	r1, 8009638 <_realloc_r+0x16>
 800962e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009632:	4611      	mov	r1, r2
 8009634:	f7fd be2e 	b.w	8007294 <_malloc_r>
 8009638:	b92a      	cbnz	r2, 8009646 <_realloc_r+0x24>
 800963a:	f7fd fdb7 	bl	80071ac <_free_r>
 800963e:	4625      	mov	r5, r4
 8009640:	4628      	mov	r0, r5
 8009642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009646:	f000 f842 	bl	80096ce <_malloc_usable_size_r>
 800964a:	4284      	cmp	r4, r0
 800964c:	4607      	mov	r7, r0
 800964e:	d802      	bhi.n	8009656 <_realloc_r+0x34>
 8009650:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009654:	d812      	bhi.n	800967c <_realloc_r+0x5a>
 8009656:	4621      	mov	r1, r4
 8009658:	4640      	mov	r0, r8
 800965a:	f7fd fe1b 	bl	8007294 <_malloc_r>
 800965e:	4605      	mov	r5, r0
 8009660:	2800      	cmp	r0, #0
 8009662:	d0ed      	beq.n	8009640 <_realloc_r+0x1e>
 8009664:	42bc      	cmp	r4, r7
 8009666:	4622      	mov	r2, r4
 8009668:	4631      	mov	r1, r6
 800966a:	bf28      	it	cs
 800966c:	463a      	movcs	r2, r7
 800966e:	f7ff fc23 	bl	8008eb8 <memcpy>
 8009672:	4631      	mov	r1, r6
 8009674:	4640      	mov	r0, r8
 8009676:	f7fd fd99 	bl	80071ac <_free_r>
 800967a:	e7e1      	b.n	8009640 <_realloc_r+0x1e>
 800967c:	4635      	mov	r5, r6
 800967e:	e7df      	b.n	8009640 <_realloc_r+0x1e>

08009680 <__ascii_wctomb>:
 8009680:	b149      	cbz	r1, 8009696 <__ascii_wctomb+0x16>
 8009682:	2aff      	cmp	r2, #255	; 0xff
 8009684:	bf85      	ittet	hi
 8009686:	238a      	movhi	r3, #138	; 0x8a
 8009688:	6003      	strhi	r3, [r0, #0]
 800968a:	700a      	strbls	r2, [r1, #0]
 800968c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009690:	bf98      	it	ls
 8009692:	2001      	movls	r0, #1
 8009694:	4770      	bx	lr
 8009696:	4608      	mov	r0, r1
 8009698:	4770      	bx	lr
	...

0800969c <fiprintf>:
 800969c:	b40e      	push	{r1, r2, r3}
 800969e:	b503      	push	{r0, r1, lr}
 80096a0:	4601      	mov	r1, r0
 80096a2:	ab03      	add	r3, sp, #12
 80096a4:	4805      	ldr	r0, [pc, #20]	; (80096bc <fiprintf+0x20>)
 80096a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80096aa:	6800      	ldr	r0, [r0, #0]
 80096ac:	9301      	str	r3, [sp, #4]
 80096ae:	f000 f83f 	bl	8009730 <_vfiprintf_r>
 80096b2:	b002      	add	sp, #8
 80096b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80096b8:	b003      	add	sp, #12
 80096ba:	4770      	bx	lr
 80096bc:	20000064 	.word	0x20000064

080096c0 <abort>:
 80096c0:	b508      	push	{r3, lr}
 80096c2:	2006      	movs	r0, #6
 80096c4:	f000 fa0c 	bl	8009ae0 <raise>
 80096c8:	2001      	movs	r0, #1
 80096ca:	f7f8 f909 	bl	80018e0 <_exit>

080096ce <_malloc_usable_size_r>:
 80096ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096d2:	1f18      	subs	r0, r3, #4
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	bfbc      	itt	lt
 80096d8:	580b      	ldrlt	r3, [r1, r0]
 80096da:	18c0      	addlt	r0, r0, r3
 80096dc:	4770      	bx	lr

080096de <__sfputc_r>:
 80096de:	6893      	ldr	r3, [r2, #8]
 80096e0:	3b01      	subs	r3, #1
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	b410      	push	{r4}
 80096e6:	6093      	str	r3, [r2, #8]
 80096e8:	da08      	bge.n	80096fc <__sfputc_r+0x1e>
 80096ea:	6994      	ldr	r4, [r2, #24]
 80096ec:	42a3      	cmp	r3, r4
 80096ee:	db01      	blt.n	80096f4 <__sfputc_r+0x16>
 80096f0:	290a      	cmp	r1, #10
 80096f2:	d103      	bne.n	80096fc <__sfputc_r+0x1e>
 80096f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096f8:	f000 b934 	b.w	8009964 <__swbuf_r>
 80096fc:	6813      	ldr	r3, [r2, #0]
 80096fe:	1c58      	adds	r0, r3, #1
 8009700:	6010      	str	r0, [r2, #0]
 8009702:	7019      	strb	r1, [r3, #0]
 8009704:	4608      	mov	r0, r1
 8009706:	f85d 4b04 	ldr.w	r4, [sp], #4
 800970a:	4770      	bx	lr

0800970c <__sfputs_r>:
 800970c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800970e:	4606      	mov	r6, r0
 8009710:	460f      	mov	r7, r1
 8009712:	4614      	mov	r4, r2
 8009714:	18d5      	adds	r5, r2, r3
 8009716:	42ac      	cmp	r4, r5
 8009718:	d101      	bne.n	800971e <__sfputs_r+0x12>
 800971a:	2000      	movs	r0, #0
 800971c:	e007      	b.n	800972e <__sfputs_r+0x22>
 800971e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009722:	463a      	mov	r2, r7
 8009724:	4630      	mov	r0, r6
 8009726:	f7ff ffda 	bl	80096de <__sfputc_r>
 800972a:	1c43      	adds	r3, r0, #1
 800972c:	d1f3      	bne.n	8009716 <__sfputs_r+0xa>
 800972e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009730 <_vfiprintf_r>:
 8009730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009734:	460d      	mov	r5, r1
 8009736:	b09d      	sub	sp, #116	; 0x74
 8009738:	4614      	mov	r4, r2
 800973a:	4698      	mov	r8, r3
 800973c:	4606      	mov	r6, r0
 800973e:	b118      	cbz	r0, 8009748 <_vfiprintf_r+0x18>
 8009740:	6a03      	ldr	r3, [r0, #32]
 8009742:	b90b      	cbnz	r3, 8009748 <_vfiprintf_r+0x18>
 8009744:	f7fc fd9a 	bl	800627c <__sinit>
 8009748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800974a:	07d9      	lsls	r1, r3, #31
 800974c:	d405      	bmi.n	800975a <_vfiprintf_r+0x2a>
 800974e:	89ab      	ldrh	r3, [r5, #12]
 8009750:	059a      	lsls	r2, r3, #22
 8009752:	d402      	bmi.n	800975a <_vfiprintf_r+0x2a>
 8009754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009756:	f7fc fea7 	bl	80064a8 <__retarget_lock_acquire_recursive>
 800975a:	89ab      	ldrh	r3, [r5, #12]
 800975c:	071b      	lsls	r3, r3, #28
 800975e:	d501      	bpl.n	8009764 <_vfiprintf_r+0x34>
 8009760:	692b      	ldr	r3, [r5, #16]
 8009762:	b99b      	cbnz	r3, 800978c <_vfiprintf_r+0x5c>
 8009764:	4629      	mov	r1, r5
 8009766:	4630      	mov	r0, r6
 8009768:	f000 f93a 	bl	80099e0 <__swsetup_r>
 800976c:	b170      	cbz	r0, 800978c <_vfiprintf_r+0x5c>
 800976e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009770:	07dc      	lsls	r4, r3, #31
 8009772:	d504      	bpl.n	800977e <_vfiprintf_r+0x4e>
 8009774:	f04f 30ff 	mov.w	r0, #4294967295
 8009778:	b01d      	add	sp, #116	; 0x74
 800977a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800977e:	89ab      	ldrh	r3, [r5, #12]
 8009780:	0598      	lsls	r0, r3, #22
 8009782:	d4f7      	bmi.n	8009774 <_vfiprintf_r+0x44>
 8009784:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009786:	f7fc fe90 	bl	80064aa <__retarget_lock_release_recursive>
 800978a:	e7f3      	b.n	8009774 <_vfiprintf_r+0x44>
 800978c:	2300      	movs	r3, #0
 800978e:	9309      	str	r3, [sp, #36]	; 0x24
 8009790:	2320      	movs	r3, #32
 8009792:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009796:	f8cd 800c 	str.w	r8, [sp, #12]
 800979a:	2330      	movs	r3, #48	; 0x30
 800979c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009950 <_vfiprintf_r+0x220>
 80097a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097a4:	f04f 0901 	mov.w	r9, #1
 80097a8:	4623      	mov	r3, r4
 80097aa:	469a      	mov	sl, r3
 80097ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097b0:	b10a      	cbz	r2, 80097b6 <_vfiprintf_r+0x86>
 80097b2:	2a25      	cmp	r2, #37	; 0x25
 80097b4:	d1f9      	bne.n	80097aa <_vfiprintf_r+0x7a>
 80097b6:	ebba 0b04 	subs.w	fp, sl, r4
 80097ba:	d00b      	beq.n	80097d4 <_vfiprintf_r+0xa4>
 80097bc:	465b      	mov	r3, fp
 80097be:	4622      	mov	r2, r4
 80097c0:	4629      	mov	r1, r5
 80097c2:	4630      	mov	r0, r6
 80097c4:	f7ff ffa2 	bl	800970c <__sfputs_r>
 80097c8:	3001      	adds	r0, #1
 80097ca:	f000 80a9 	beq.w	8009920 <_vfiprintf_r+0x1f0>
 80097ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097d0:	445a      	add	r2, fp
 80097d2:	9209      	str	r2, [sp, #36]	; 0x24
 80097d4:	f89a 3000 	ldrb.w	r3, [sl]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f000 80a1 	beq.w	8009920 <_vfiprintf_r+0x1f0>
 80097de:	2300      	movs	r3, #0
 80097e0:	f04f 32ff 	mov.w	r2, #4294967295
 80097e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097e8:	f10a 0a01 	add.w	sl, sl, #1
 80097ec:	9304      	str	r3, [sp, #16]
 80097ee:	9307      	str	r3, [sp, #28]
 80097f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80097f4:	931a      	str	r3, [sp, #104]	; 0x68
 80097f6:	4654      	mov	r4, sl
 80097f8:	2205      	movs	r2, #5
 80097fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097fe:	4854      	ldr	r0, [pc, #336]	; (8009950 <_vfiprintf_r+0x220>)
 8009800:	f7f6 fcee 	bl	80001e0 <memchr>
 8009804:	9a04      	ldr	r2, [sp, #16]
 8009806:	b9d8      	cbnz	r0, 8009840 <_vfiprintf_r+0x110>
 8009808:	06d1      	lsls	r1, r2, #27
 800980a:	bf44      	itt	mi
 800980c:	2320      	movmi	r3, #32
 800980e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009812:	0713      	lsls	r3, r2, #28
 8009814:	bf44      	itt	mi
 8009816:	232b      	movmi	r3, #43	; 0x2b
 8009818:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800981c:	f89a 3000 	ldrb.w	r3, [sl]
 8009820:	2b2a      	cmp	r3, #42	; 0x2a
 8009822:	d015      	beq.n	8009850 <_vfiprintf_r+0x120>
 8009824:	9a07      	ldr	r2, [sp, #28]
 8009826:	4654      	mov	r4, sl
 8009828:	2000      	movs	r0, #0
 800982a:	f04f 0c0a 	mov.w	ip, #10
 800982e:	4621      	mov	r1, r4
 8009830:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009834:	3b30      	subs	r3, #48	; 0x30
 8009836:	2b09      	cmp	r3, #9
 8009838:	d94d      	bls.n	80098d6 <_vfiprintf_r+0x1a6>
 800983a:	b1b0      	cbz	r0, 800986a <_vfiprintf_r+0x13a>
 800983c:	9207      	str	r2, [sp, #28]
 800983e:	e014      	b.n	800986a <_vfiprintf_r+0x13a>
 8009840:	eba0 0308 	sub.w	r3, r0, r8
 8009844:	fa09 f303 	lsl.w	r3, r9, r3
 8009848:	4313      	orrs	r3, r2
 800984a:	9304      	str	r3, [sp, #16]
 800984c:	46a2      	mov	sl, r4
 800984e:	e7d2      	b.n	80097f6 <_vfiprintf_r+0xc6>
 8009850:	9b03      	ldr	r3, [sp, #12]
 8009852:	1d19      	adds	r1, r3, #4
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	9103      	str	r1, [sp, #12]
 8009858:	2b00      	cmp	r3, #0
 800985a:	bfbb      	ittet	lt
 800985c:	425b      	neglt	r3, r3
 800985e:	f042 0202 	orrlt.w	r2, r2, #2
 8009862:	9307      	strge	r3, [sp, #28]
 8009864:	9307      	strlt	r3, [sp, #28]
 8009866:	bfb8      	it	lt
 8009868:	9204      	strlt	r2, [sp, #16]
 800986a:	7823      	ldrb	r3, [r4, #0]
 800986c:	2b2e      	cmp	r3, #46	; 0x2e
 800986e:	d10c      	bne.n	800988a <_vfiprintf_r+0x15a>
 8009870:	7863      	ldrb	r3, [r4, #1]
 8009872:	2b2a      	cmp	r3, #42	; 0x2a
 8009874:	d134      	bne.n	80098e0 <_vfiprintf_r+0x1b0>
 8009876:	9b03      	ldr	r3, [sp, #12]
 8009878:	1d1a      	adds	r2, r3, #4
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	9203      	str	r2, [sp, #12]
 800987e:	2b00      	cmp	r3, #0
 8009880:	bfb8      	it	lt
 8009882:	f04f 33ff 	movlt.w	r3, #4294967295
 8009886:	3402      	adds	r4, #2
 8009888:	9305      	str	r3, [sp, #20]
 800988a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009960 <_vfiprintf_r+0x230>
 800988e:	7821      	ldrb	r1, [r4, #0]
 8009890:	2203      	movs	r2, #3
 8009892:	4650      	mov	r0, sl
 8009894:	f7f6 fca4 	bl	80001e0 <memchr>
 8009898:	b138      	cbz	r0, 80098aa <_vfiprintf_r+0x17a>
 800989a:	9b04      	ldr	r3, [sp, #16]
 800989c:	eba0 000a 	sub.w	r0, r0, sl
 80098a0:	2240      	movs	r2, #64	; 0x40
 80098a2:	4082      	lsls	r2, r0
 80098a4:	4313      	orrs	r3, r2
 80098a6:	3401      	adds	r4, #1
 80098a8:	9304      	str	r3, [sp, #16]
 80098aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098ae:	4829      	ldr	r0, [pc, #164]	; (8009954 <_vfiprintf_r+0x224>)
 80098b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098b4:	2206      	movs	r2, #6
 80098b6:	f7f6 fc93 	bl	80001e0 <memchr>
 80098ba:	2800      	cmp	r0, #0
 80098bc:	d03f      	beq.n	800993e <_vfiprintf_r+0x20e>
 80098be:	4b26      	ldr	r3, [pc, #152]	; (8009958 <_vfiprintf_r+0x228>)
 80098c0:	bb1b      	cbnz	r3, 800990a <_vfiprintf_r+0x1da>
 80098c2:	9b03      	ldr	r3, [sp, #12]
 80098c4:	3307      	adds	r3, #7
 80098c6:	f023 0307 	bic.w	r3, r3, #7
 80098ca:	3308      	adds	r3, #8
 80098cc:	9303      	str	r3, [sp, #12]
 80098ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098d0:	443b      	add	r3, r7
 80098d2:	9309      	str	r3, [sp, #36]	; 0x24
 80098d4:	e768      	b.n	80097a8 <_vfiprintf_r+0x78>
 80098d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80098da:	460c      	mov	r4, r1
 80098dc:	2001      	movs	r0, #1
 80098de:	e7a6      	b.n	800982e <_vfiprintf_r+0xfe>
 80098e0:	2300      	movs	r3, #0
 80098e2:	3401      	adds	r4, #1
 80098e4:	9305      	str	r3, [sp, #20]
 80098e6:	4619      	mov	r1, r3
 80098e8:	f04f 0c0a 	mov.w	ip, #10
 80098ec:	4620      	mov	r0, r4
 80098ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098f2:	3a30      	subs	r2, #48	; 0x30
 80098f4:	2a09      	cmp	r2, #9
 80098f6:	d903      	bls.n	8009900 <_vfiprintf_r+0x1d0>
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d0c6      	beq.n	800988a <_vfiprintf_r+0x15a>
 80098fc:	9105      	str	r1, [sp, #20]
 80098fe:	e7c4      	b.n	800988a <_vfiprintf_r+0x15a>
 8009900:	fb0c 2101 	mla	r1, ip, r1, r2
 8009904:	4604      	mov	r4, r0
 8009906:	2301      	movs	r3, #1
 8009908:	e7f0      	b.n	80098ec <_vfiprintf_r+0x1bc>
 800990a:	ab03      	add	r3, sp, #12
 800990c:	9300      	str	r3, [sp, #0]
 800990e:	462a      	mov	r2, r5
 8009910:	4b12      	ldr	r3, [pc, #72]	; (800995c <_vfiprintf_r+0x22c>)
 8009912:	a904      	add	r1, sp, #16
 8009914:	4630      	mov	r0, r6
 8009916:	f7fb fe61 	bl	80055dc <_printf_float>
 800991a:	4607      	mov	r7, r0
 800991c:	1c78      	adds	r0, r7, #1
 800991e:	d1d6      	bne.n	80098ce <_vfiprintf_r+0x19e>
 8009920:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009922:	07d9      	lsls	r1, r3, #31
 8009924:	d405      	bmi.n	8009932 <_vfiprintf_r+0x202>
 8009926:	89ab      	ldrh	r3, [r5, #12]
 8009928:	059a      	lsls	r2, r3, #22
 800992a:	d402      	bmi.n	8009932 <_vfiprintf_r+0x202>
 800992c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800992e:	f7fc fdbc 	bl	80064aa <__retarget_lock_release_recursive>
 8009932:	89ab      	ldrh	r3, [r5, #12]
 8009934:	065b      	lsls	r3, r3, #25
 8009936:	f53f af1d 	bmi.w	8009774 <_vfiprintf_r+0x44>
 800993a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800993c:	e71c      	b.n	8009778 <_vfiprintf_r+0x48>
 800993e:	ab03      	add	r3, sp, #12
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	462a      	mov	r2, r5
 8009944:	4b05      	ldr	r3, [pc, #20]	; (800995c <_vfiprintf_r+0x22c>)
 8009946:	a904      	add	r1, sp, #16
 8009948:	4630      	mov	r0, r6
 800994a:	f7fc f8eb 	bl	8005b24 <_printf_i>
 800994e:	e7e4      	b.n	800991a <_vfiprintf_r+0x1ea>
 8009950:	08009fc1 	.word	0x08009fc1
 8009954:	08009fcb 	.word	0x08009fcb
 8009958:	080055dd 	.word	0x080055dd
 800995c:	0800970d 	.word	0x0800970d
 8009960:	08009fc7 	.word	0x08009fc7

08009964 <__swbuf_r>:
 8009964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009966:	460e      	mov	r6, r1
 8009968:	4614      	mov	r4, r2
 800996a:	4605      	mov	r5, r0
 800996c:	b118      	cbz	r0, 8009976 <__swbuf_r+0x12>
 800996e:	6a03      	ldr	r3, [r0, #32]
 8009970:	b90b      	cbnz	r3, 8009976 <__swbuf_r+0x12>
 8009972:	f7fc fc83 	bl	800627c <__sinit>
 8009976:	69a3      	ldr	r3, [r4, #24]
 8009978:	60a3      	str	r3, [r4, #8]
 800997a:	89a3      	ldrh	r3, [r4, #12]
 800997c:	071a      	lsls	r2, r3, #28
 800997e:	d525      	bpl.n	80099cc <__swbuf_r+0x68>
 8009980:	6923      	ldr	r3, [r4, #16]
 8009982:	b31b      	cbz	r3, 80099cc <__swbuf_r+0x68>
 8009984:	6823      	ldr	r3, [r4, #0]
 8009986:	6922      	ldr	r2, [r4, #16]
 8009988:	1a98      	subs	r0, r3, r2
 800998a:	6963      	ldr	r3, [r4, #20]
 800998c:	b2f6      	uxtb	r6, r6
 800998e:	4283      	cmp	r3, r0
 8009990:	4637      	mov	r7, r6
 8009992:	dc04      	bgt.n	800999e <__swbuf_r+0x3a>
 8009994:	4621      	mov	r1, r4
 8009996:	4628      	mov	r0, r5
 8009998:	f7ff fa2a 	bl	8008df0 <_fflush_r>
 800999c:	b9e0      	cbnz	r0, 80099d8 <__swbuf_r+0x74>
 800999e:	68a3      	ldr	r3, [r4, #8]
 80099a0:	3b01      	subs	r3, #1
 80099a2:	60a3      	str	r3, [r4, #8]
 80099a4:	6823      	ldr	r3, [r4, #0]
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	6022      	str	r2, [r4, #0]
 80099aa:	701e      	strb	r6, [r3, #0]
 80099ac:	6962      	ldr	r2, [r4, #20]
 80099ae:	1c43      	adds	r3, r0, #1
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d004      	beq.n	80099be <__swbuf_r+0x5a>
 80099b4:	89a3      	ldrh	r3, [r4, #12]
 80099b6:	07db      	lsls	r3, r3, #31
 80099b8:	d506      	bpl.n	80099c8 <__swbuf_r+0x64>
 80099ba:	2e0a      	cmp	r6, #10
 80099bc:	d104      	bne.n	80099c8 <__swbuf_r+0x64>
 80099be:	4621      	mov	r1, r4
 80099c0:	4628      	mov	r0, r5
 80099c2:	f7ff fa15 	bl	8008df0 <_fflush_r>
 80099c6:	b938      	cbnz	r0, 80099d8 <__swbuf_r+0x74>
 80099c8:	4638      	mov	r0, r7
 80099ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099cc:	4621      	mov	r1, r4
 80099ce:	4628      	mov	r0, r5
 80099d0:	f000 f806 	bl	80099e0 <__swsetup_r>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	d0d5      	beq.n	8009984 <__swbuf_r+0x20>
 80099d8:	f04f 37ff 	mov.w	r7, #4294967295
 80099dc:	e7f4      	b.n	80099c8 <__swbuf_r+0x64>
	...

080099e0 <__swsetup_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4b2a      	ldr	r3, [pc, #168]	; (8009a8c <__swsetup_r+0xac>)
 80099e4:	4605      	mov	r5, r0
 80099e6:	6818      	ldr	r0, [r3, #0]
 80099e8:	460c      	mov	r4, r1
 80099ea:	b118      	cbz	r0, 80099f4 <__swsetup_r+0x14>
 80099ec:	6a03      	ldr	r3, [r0, #32]
 80099ee:	b90b      	cbnz	r3, 80099f4 <__swsetup_r+0x14>
 80099f0:	f7fc fc44 	bl	800627c <__sinit>
 80099f4:	89a3      	ldrh	r3, [r4, #12]
 80099f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80099fa:	0718      	lsls	r0, r3, #28
 80099fc:	d422      	bmi.n	8009a44 <__swsetup_r+0x64>
 80099fe:	06d9      	lsls	r1, r3, #27
 8009a00:	d407      	bmi.n	8009a12 <__swsetup_r+0x32>
 8009a02:	2309      	movs	r3, #9
 8009a04:	602b      	str	r3, [r5, #0]
 8009a06:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a0a:	81a3      	strh	r3, [r4, #12]
 8009a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a10:	e034      	b.n	8009a7c <__swsetup_r+0x9c>
 8009a12:	0758      	lsls	r0, r3, #29
 8009a14:	d512      	bpl.n	8009a3c <__swsetup_r+0x5c>
 8009a16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a18:	b141      	cbz	r1, 8009a2c <__swsetup_r+0x4c>
 8009a1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a1e:	4299      	cmp	r1, r3
 8009a20:	d002      	beq.n	8009a28 <__swsetup_r+0x48>
 8009a22:	4628      	mov	r0, r5
 8009a24:	f7fd fbc2 	bl	80071ac <_free_r>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	6363      	str	r3, [r4, #52]	; 0x34
 8009a2c:	89a3      	ldrh	r3, [r4, #12]
 8009a2e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a32:	81a3      	strh	r3, [r4, #12]
 8009a34:	2300      	movs	r3, #0
 8009a36:	6063      	str	r3, [r4, #4]
 8009a38:	6923      	ldr	r3, [r4, #16]
 8009a3a:	6023      	str	r3, [r4, #0]
 8009a3c:	89a3      	ldrh	r3, [r4, #12]
 8009a3e:	f043 0308 	orr.w	r3, r3, #8
 8009a42:	81a3      	strh	r3, [r4, #12]
 8009a44:	6923      	ldr	r3, [r4, #16]
 8009a46:	b94b      	cbnz	r3, 8009a5c <__swsetup_r+0x7c>
 8009a48:	89a3      	ldrh	r3, [r4, #12]
 8009a4a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a52:	d003      	beq.n	8009a5c <__swsetup_r+0x7c>
 8009a54:	4621      	mov	r1, r4
 8009a56:	4628      	mov	r0, r5
 8009a58:	f000 f884 	bl	8009b64 <__smakebuf_r>
 8009a5c:	89a0      	ldrh	r0, [r4, #12]
 8009a5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a62:	f010 0301 	ands.w	r3, r0, #1
 8009a66:	d00a      	beq.n	8009a7e <__swsetup_r+0x9e>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	60a3      	str	r3, [r4, #8]
 8009a6c:	6963      	ldr	r3, [r4, #20]
 8009a6e:	425b      	negs	r3, r3
 8009a70:	61a3      	str	r3, [r4, #24]
 8009a72:	6923      	ldr	r3, [r4, #16]
 8009a74:	b943      	cbnz	r3, 8009a88 <__swsetup_r+0xa8>
 8009a76:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a7a:	d1c4      	bne.n	8009a06 <__swsetup_r+0x26>
 8009a7c:	bd38      	pop	{r3, r4, r5, pc}
 8009a7e:	0781      	lsls	r1, r0, #30
 8009a80:	bf58      	it	pl
 8009a82:	6963      	ldrpl	r3, [r4, #20]
 8009a84:	60a3      	str	r3, [r4, #8]
 8009a86:	e7f4      	b.n	8009a72 <__swsetup_r+0x92>
 8009a88:	2000      	movs	r0, #0
 8009a8a:	e7f7      	b.n	8009a7c <__swsetup_r+0x9c>
 8009a8c:	20000064 	.word	0x20000064

08009a90 <_raise_r>:
 8009a90:	291f      	cmp	r1, #31
 8009a92:	b538      	push	{r3, r4, r5, lr}
 8009a94:	4604      	mov	r4, r0
 8009a96:	460d      	mov	r5, r1
 8009a98:	d904      	bls.n	8009aa4 <_raise_r+0x14>
 8009a9a:	2316      	movs	r3, #22
 8009a9c:	6003      	str	r3, [r0, #0]
 8009a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8009aa2:	bd38      	pop	{r3, r4, r5, pc}
 8009aa4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009aa6:	b112      	cbz	r2, 8009aae <_raise_r+0x1e>
 8009aa8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009aac:	b94b      	cbnz	r3, 8009ac2 <_raise_r+0x32>
 8009aae:	4620      	mov	r0, r4
 8009ab0:	f000 f830 	bl	8009b14 <_getpid_r>
 8009ab4:	462a      	mov	r2, r5
 8009ab6:	4601      	mov	r1, r0
 8009ab8:	4620      	mov	r0, r4
 8009aba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009abe:	f000 b817 	b.w	8009af0 <_kill_r>
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d00a      	beq.n	8009adc <_raise_r+0x4c>
 8009ac6:	1c59      	adds	r1, r3, #1
 8009ac8:	d103      	bne.n	8009ad2 <_raise_r+0x42>
 8009aca:	2316      	movs	r3, #22
 8009acc:	6003      	str	r3, [r0, #0]
 8009ace:	2001      	movs	r0, #1
 8009ad0:	e7e7      	b.n	8009aa2 <_raise_r+0x12>
 8009ad2:	2400      	movs	r4, #0
 8009ad4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009ad8:	4628      	mov	r0, r5
 8009ada:	4798      	blx	r3
 8009adc:	2000      	movs	r0, #0
 8009ade:	e7e0      	b.n	8009aa2 <_raise_r+0x12>

08009ae0 <raise>:
 8009ae0:	4b02      	ldr	r3, [pc, #8]	; (8009aec <raise+0xc>)
 8009ae2:	4601      	mov	r1, r0
 8009ae4:	6818      	ldr	r0, [r3, #0]
 8009ae6:	f7ff bfd3 	b.w	8009a90 <_raise_r>
 8009aea:	bf00      	nop
 8009aec:	20000064 	.word	0x20000064

08009af0 <_kill_r>:
 8009af0:	b538      	push	{r3, r4, r5, lr}
 8009af2:	4d07      	ldr	r5, [pc, #28]	; (8009b10 <_kill_r+0x20>)
 8009af4:	2300      	movs	r3, #0
 8009af6:	4604      	mov	r4, r0
 8009af8:	4608      	mov	r0, r1
 8009afa:	4611      	mov	r1, r2
 8009afc:	602b      	str	r3, [r5, #0]
 8009afe:	f7f7 fedf 	bl	80018c0 <_kill>
 8009b02:	1c43      	adds	r3, r0, #1
 8009b04:	d102      	bne.n	8009b0c <_kill_r+0x1c>
 8009b06:	682b      	ldr	r3, [r5, #0]
 8009b08:	b103      	cbz	r3, 8009b0c <_kill_r+0x1c>
 8009b0a:	6023      	str	r3, [r4, #0]
 8009b0c:	bd38      	pop	{r3, r4, r5, pc}
 8009b0e:	bf00      	nop
 8009b10:	200004e4 	.word	0x200004e4

08009b14 <_getpid_r>:
 8009b14:	f7f7 becc 	b.w	80018b0 <_getpid>

08009b18 <__swhatbuf_r>:
 8009b18:	b570      	push	{r4, r5, r6, lr}
 8009b1a:	460c      	mov	r4, r1
 8009b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b20:	2900      	cmp	r1, #0
 8009b22:	b096      	sub	sp, #88	; 0x58
 8009b24:	4615      	mov	r5, r2
 8009b26:	461e      	mov	r6, r3
 8009b28:	da0d      	bge.n	8009b46 <__swhatbuf_r+0x2e>
 8009b2a:	89a3      	ldrh	r3, [r4, #12]
 8009b2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009b30:	f04f 0100 	mov.w	r1, #0
 8009b34:	bf0c      	ite	eq
 8009b36:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009b3a:	2340      	movne	r3, #64	; 0x40
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	6031      	str	r1, [r6, #0]
 8009b40:	602b      	str	r3, [r5, #0]
 8009b42:	b016      	add	sp, #88	; 0x58
 8009b44:	bd70      	pop	{r4, r5, r6, pc}
 8009b46:	466a      	mov	r2, sp
 8009b48:	f000 f848 	bl	8009bdc <_fstat_r>
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	dbec      	blt.n	8009b2a <__swhatbuf_r+0x12>
 8009b50:	9901      	ldr	r1, [sp, #4]
 8009b52:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009b56:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009b5a:	4259      	negs	r1, r3
 8009b5c:	4159      	adcs	r1, r3
 8009b5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b62:	e7eb      	b.n	8009b3c <__swhatbuf_r+0x24>

08009b64 <__smakebuf_r>:
 8009b64:	898b      	ldrh	r3, [r1, #12]
 8009b66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b68:	079d      	lsls	r5, r3, #30
 8009b6a:	4606      	mov	r6, r0
 8009b6c:	460c      	mov	r4, r1
 8009b6e:	d507      	bpl.n	8009b80 <__smakebuf_r+0x1c>
 8009b70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b74:	6023      	str	r3, [r4, #0]
 8009b76:	6123      	str	r3, [r4, #16]
 8009b78:	2301      	movs	r3, #1
 8009b7a:	6163      	str	r3, [r4, #20]
 8009b7c:	b002      	add	sp, #8
 8009b7e:	bd70      	pop	{r4, r5, r6, pc}
 8009b80:	ab01      	add	r3, sp, #4
 8009b82:	466a      	mov	r2, sp
 8009b84:	f7ff ffc8 	bl	8009b18 <__swhatbuf_r>
 8009b88:	9900      	ldr	r1, [sp, #0]
 8009b8a:	4605      	mov	r5, r0
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f7fd fb81 	bl	8007294 <_malloc_r>
 8009b92:	b948      	cbnz	r0, 8009ba8 <__smakebuf_r+0x44>
 8009b94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b98:	059a      	lsls	r2, r3, #22
 8009b9a:	d4ef      	bmi.n	8009b7c <__smakebuf_r+0x18>
 8009b9c:	f023 0303 	bic.w	r3, r3, #3
 8009ba0:	f043 0302 	orr.w	r3, r3, #2
 8009ba4:	81a3      	strh	r3, [r4, #12]
 8009ba6:	e7e3      	b.n	8009b70 <__smakebuf_r+0xc>
 8009ba8:	89a3      	ldrh	r3, [r4, #12]
 8009baa:	6020      	str	r0, [r4, #0]
 8009bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bb0:	81a3      	strh	r3, [r4, #12]
 8009bb2:	9b00      	ldr	r3, [sp, #0]
 8009bb4:	6163      	str	r3, [r4, #20]
 8009bb6:	9b01      	ldr	r3, [sp, #4]
 8009bb8:	6120      	str	r0, [r4, #16]
 8009bba:	b15b      	cbz	r3, 8009bd4 <__smakebuf_r+0x70>
 8009bbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	f000 f81d 	bl	8009c00 <_isatty_r>
 8009bc6:	b128      	cbz	r0, 8009bd4 <__smakebuf_r+0x70>
 8009bc8:	89a3      	ldrh	r3, [r4, #12]
 8009bca:	f023 0303 	bic.w	r3, r3, #3
 8009bce:	f043 0301 	orr.w	r3, r3, #1
 8009bd2:	81a3      	strh	r3, [r4, #12]
 8009bd4:	89a3      	ldrh	r3, [r4, #12]
 8009bd6:	431d      	orrs	r5, r3
 8009bd8:	81a5      	strh	r5, [r4, #12]
 8009bda:	e7cf      	b.n	8009b7c <__smakebuf_r+0x18>

08009bdc <_fstat_r>:
 8009bdc:	b538      	push	{r3, r4, r5, lr}
 8009bde:	4d07      	ldr	r5, [pc, #28]	; (8009bfc <_fstat_r+0x20>)
 8009be0:	2300      	movs	r3, #0
 8009be2:	4604      	mov	r4, r0
 8009be4:	4608      	mov	r0, r1
 8009be6:	4611      	mov	r1, r2
 8009be8:	602b      	str	r3, [r5, #0]
 8009bea:	f7f7 fec8 	bl	800197e <_fstat>
 8009bee:	1c43      	adds	r3, r0, #1
 8009bf0:	d102      	bne.n	8009bf8 <_fstat_r+0x1c>
 8009bf2:	682b      	ldr	r3, [r5, #0]
 8009bf4:	b103      	cbz	r3, 8009bf8 <_fstat_r+0x1c>
 8009bf6:	6023      	str	r3, [r4, #0]
 8009bf8:	bd38      	pop	{r3, r4, r5, pc}
 8009bfa:	bf00      	nop
 8009bfc:	200004e4 	.word	0x200004e4

08009c00 <_isatty_r>:
 8009c00:	b538      	push	{r3, r4, r5, lr}
 8009c02:	4d06      	ldr	r5, [pc, #24]	; (8009c1c <_isatty_r+0x1c>)
 8009c04:	2300      	movs	r3, #0
 8009c06:	4604      	mov	r4, r0
 8009c08:	4608      	mov	r0, r1
 8009c0a:	602b      	str	r3, [r5, #0]
 8009c0c:	f7f7 fec7 	bl	800199e <_isatty>
 8009c10:	1c43      	adds	r3, r0, #1
 8009c12:	d102      	bne.n	8009c1a <_isatty_r+0x1a>
 8009c14:	682b      	ldr	r3, [r5, #0]
 8009c16:	b103      	cbz	r3, 8009c1a <_isatty_r+0x1a>
 8009c18:	6023      	str	r3, [r4, #0]
 8009c1a:	bd38      	pop	{r3, r4, r5, pc}
 8009c1c:	200004e4 	.word	0x200004e4

08009c20 <_init>:
 8009c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c22:	bf00      	nop
 8009c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c26:	bc08      	pop	{r3}
 8009c28:	469e      	mov	lr, r3
 8009c2a:	4770      	bx	lr

08009c2c <_fini>:
 8009c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2e:	bf00      	nop
 8009c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c32:	bc08      	pop	{r3}
 8009c34:	469e      	mov	lr, r3
 8009c36:	4770      	bx	lr
