module SHOW(input wire clk, input [19:0] chargetime, input [19:0] coinnum, output reg [3:0] mux, output reg [3:0] num);
initial mux=4'b0000;
initial num=4'b0000;
always @(posedge clk)
begin
	case(mux)
		4'b1000:
			begin
				mux<=4'b0001;
				num<=chargetime%10;
			end
		4'b0001:
			begin
				mux<=4'b0010;
				num<=chargetime/10;
			end
		4'b0010:
			begin
				mux<=4'b0100;
				num<=coinnum%10;
			end
		4'b0100:
			begin
				mux<=4'b1000;
				num<=coinnum/10;
			end
		default:
			begin
				mux<=4'b0001;
				num<=0;
			end
	endcase;
end
endmodule
		