// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/pinctrl/mt6895-pinfunc.h>

/ {
	model = "MT6895";
	compatible = "mediatek,MT6895";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};

	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			vmalloc=400M swiotlb=noforce \
			firmware_class.path=/vendor/firmware ";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			/* enable-method = "psci"; */
			clock-frequency = <1701000000>;
		};
#if 0
		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0400>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0500>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0600>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
		};

		cpu7: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0700>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
		};
#endif
	};

	cpu-map {

		cluster0 {

			core0 {
				cpu = <&cpu0>;
			};
#if 0
			core1 {
				cpu = <&cpu1>;
			};

			core2 {
				cpu = <&cpu2>;
			};

			core3 {
				cpu = <&cpu3>;
			};

		};

		cluster1 {

			core0 {
				cpu = <&cpu4>;
			};

			core1 {
				cpu = <&cpu5>;
			};

			core2 {
				cpu = <&cpu6>;
			};

		};

		cluster2 {

			core0 {
				cpu = <&cpu7>;
			};
#endif
		};

	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		cqdma: cq_dma@10212000 {
			compatible = "mediatek,cqdma";
			reg = <0 0x10212000 0 0x1000>,
				<0 0x10212100 0 0x1000>,
				<0 0x10212200 0 0x1000>,
				<0 0x10212300 0 0x1000>;
			interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-channels = <4>;
			dma-channel-mask = <63>;
			status = "disabled";
		};

		apdma: dma-controller@11300800 {
			compatible = "mediatek,mt6779-uart-dma";
			reg = <0 0x11300800 0 0x80>,
				  <0 0x11300880 0 0x80>,
				  <0 0x11300900 0 0x80>,
				  <0 0x11300980 0 0x80>;
			interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH 0>,
					 <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH 0>,
					 <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH 0>,
					 <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-requests = <4>;
		};

		apuart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH 0>;
			dmas = <&apdma 0
					&apdma 1>;
			dma-names = "tx", "rx";
		};

		apuart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>;
			dmas = <&apdma 2
					&apdma 3>;
			dma-names = "tx", "rx";
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg_ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		infracfg_ao_mem@10002000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10002000 0 0x1000>;
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg";
			reg = <0 0x10003000 0 0x1000>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		iocfg_rm: iocfg_rm@11c20000 {
			compatible = "mediatek,iocfg_rm";
			reg = <0 0x11c20000 0 0x1000>;
		};

		iocfg_rt: iocfg_rt@11c30000 {
			compatible = "mediatek,iocfg_rt";
			reg = <0 0x11c30000 0 0x1000>;
		};

		iocfg_rmm: iocfg_rmm@11c40000 {
			compatible = "mediatek,iocfg_rmm";
			reg = <0 0x11c40000 0 0x1000>;
		};

		iocfg_bl: iocfg_bl@11d10000 {
			compatible = "mediatek,iocfg_bl";
			reg = <0 0x11d10000 0 0x1000>;
		};

		iocfg_bm: iocfg_bm@11d30000 {
			compatible = "mediatek,iocfg_bm";
			reg = <0 0x11d30000 0 0x1000>;
		};

		iocfg_br: iocfg_br@11d40000 {
			compatible = "mediatek,iocfg_br";
			reg = <0 0x11d40000 0 0x1000>;
		};

		iocfg_brr: iocfg_brr@11d50000 {
			compatible = "mediatek,iocfg_brr";
			reg = <0 0x11d50000 0 0x1000>;
		};

		iocfg_lb: iocfg_lb@11d60000 {
			compatible = "mediatek,iocfg_lb";
			reg = <0 0x11d60000 0 0x1000>;
		};

		iocfg_lm: iocfg_lm@11e10000 {
			compatible = "mediatek,iocfg_lm";
			reg = <0 0x11e10000 0 0x1000>;
		};

		iocfg_rtt: iocfg_rtt@11ea0000 {
			compatible = "mediatek,iocfg_rtt";
			reg = <0 0x11ea0000 0 0x1000>;
		};

		iocfg_tr: iocfg_tr@11eb0000 {
			compatible = "mediatek,iocfg_tr";
			reg = <0 0x11eb0000 0 0x1000>;
		};

		iocfg_tl: iocfg_tl@11f20000 {
			compatible = "mediatek,iocfg_tl";
			reg = <0 0x11f20000 0 0x1000>;
		};

		iocfg_lt: iocfg_lt@11f30000 {
			compatible = "mediatek,iocfg_lt";
			reg = <0 0x11f30000 0 0x1000>;
		};

		pio: pinctrl {
			compatible = "mediatek,mt6895-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11c20000 0 0x1000>,
			      <0 0x11c30000 0 0x1000>,
			      <0 0x11c40000 0 0x1000>,
			      <0 0x11d10000 0 0x1000>,
			      <0 0x11d30000 0 0x1000>,
			      <0 0x11d40000 0 0x1000>,
			      <0 0x11d50000 0 0x1000>,
			      <0 0x11d60000 0 0x1000>,
			      <0 0x11e10000 0 0x1000>,
			      <0 0x11ea0000 0 0x1000>,
			      <0 0x11eb0000 0 0x1000>,
			      <0 0x11f20000 0 0x1000>,
			      <0 0x11f30000 0 0x1000>;
			reg-names = "gpio",
				    "iocfg_rm",
				    "iocfg_rt",
				    "iocfg_rmm",
				    "iocfg_bl",
				    "iocfg_bm",
				    "iocfg_br",
				    "iocfg_brr",
				    "iocfg_lb",
				    "iocfg_lm",
				    "iocfg_rtt",
				    "iocfg_tr",
				    "iocfg_tl",
				    "iocfg_lt";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 227>;
		};

		toprgu@10007000 {
			compatible = "mediatek,toprgu";
			reg = <0 0x10007000 0 0x1000>;
		};

		apxgpt@10008000 {
			compatible = "mediatek,apxgpt";
			reg = <0 0x10008000 0 0x1000>;
		};

		sej@1000a000 {
			compatible = "mediatek,sej";
			reg = <0 0x1000a000 0 0x1000>;
		};

		apirq@1000b000 {
			compatible = "mediatek,apirq";
			reg = <0 0x1000b000 0 0x1000>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		fhctl: fhctl@1000ce00 {
			compatible = "mediatek,mt6895-fhctl";
			reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
			<0 0x1000c000 0 0xe00>, //APMIX base

			<0 0x13fa0100 0 0x030>, //GPU0 EN
			<0 0x13fa0000 0 0x100>, //GPU APMIX
			<0 0x13fa0900 0 0x030>,
			<0 0x13fa0800 0 0x100>,
			<0 0x13fa0d00 0 0x030>,
			<0 0x13fa0c00 0 0x100>;

			map0 {
				domain = "top";
				method = "fhctl-ap";
				armpll_ll {
					fh-id = <0>;
					pll-id = <999>;
				};
				armpll_bl {
					fh-id = <1>;
					pll-id = <999>;
				};
				armpll_b {
					fh-id = <2>;
					pll-id = <999>;
				};
				ccipll {
					fh-id = <3>;
					pll-id = <999>;
				};
				mpll {
					fh-id = <6>;
					pll-id = <999>;
				};
				mmpll {
					fh-id = <7>;
					pll-id = <999>;
				};
				mainpll {
					fh-id = <8>;
					pll-id = <999>;
				};
				msdcpll {
					fh-id = <9>;
					pll-id = <999>;
				};
				adsppll {
					fh-id = <10>;
					pll-id = <999>;
				};
				imgpll {
					fh-id = <11>;
					pll-id = <999>;
				};
				tvdpll {
					fh-id = <12>;
					pll-id = <999>;
				};
			};

			map5 {
				domain = "gpu0";
				method = "fhctl-ap";
				mfgpll {
					fh-id = <0>;
					pll-id = <999>;
				};
			};

			map7 {
				domain = "gpu2";
				method = "fhctl-ap";
				mfgpll2 {
					fh-id = <0>;
					pll-id = <999>;
				};
			};

			map8 {
				domain = "gpu3";
				method = "fhctl-ap";
				mfgscpll {
					fh-id = <0>;
					pll-id = <999>;
				};
			};
		};

		devapc_ao_infra_peri@1000e000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x1000e000 0 0x1000>;
		};

		sleep_reg_md@1000f000 {
			compatible = "mediatek,sleep_reg_md";
			reg = <0 0x1000f000 0 0x1000>;
		};

		watchdog: watchdog@1c007000 {
			compatible = "mediatek,mt6895-wdt",
				      "mediatek,mt6589-wdt",
				      "syscon", "simple-mfd";
			reg = <0 0x1c007000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		systimer: systimer@1c011000 {
			compatible = "mediatek,mt6895-timer",
				      "mediatek,mt6765-timer";
			reg = <0 0x1c011000 0 0x1000>;
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0 0x1c00e000 0 0x1000>;
			interrupts = <GIC_SPI 106 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		apcldmain_ao@10014000 {
			compatible = "mediatek,apcldmain_ao";
			reg = <0 0x10014000 0 0x400>;
		};

		apcldmaout_ao@10014400 {
			compatible = "mediatek,apcldmaout_ao";
			reg = <0 0x10014400 0 0x400>;
		};

		apcldmamisc_ao@10014800 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0 0x10014800 0 0x400>;
		};

		apcldmamisc_ao@10014c00 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0 0x10014c00 0 0x400>;
		};

		devapc_mpu_ao@10015000 {
			compatible = "mediatek,devapc_mpu_ao";
			reg = <0 0x10015000 0 0x1000>;
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0 0x10016000 0 0x1000>;
		};

		modem_temp_share@10018000 {
			compatible = "mediatek,modem_temp_share";
			reg = <0 0x10018000 0 0x1000>;
		};

		devapc_ao_md@10019000 {
			compatible = "mediatek,devapc_ao_md";
			reg = <0 0x10019000 0 0x1000>;
		};

		security_ao@1001a000 {
			compatible = "mediatek,security_ao";
			reg = <0 0x1001a000 0 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		sleep_sram@1001e000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001e000 0 0x4000>;
		};

		sleep_sram@1001f000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001f000 0 0x1000>;
		};

		sleep_sram@10020000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x10020000 0 0x1000>;
		};

		sleep_sram@10021000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x10021000 0 0x1000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		devapc_ao_infra_peri@10024000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10024000 0 0x1000>;
		};

		devapc_ao_infra_peri@10025000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10025000 0 0x1000>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
		};

		mcucfg@10200000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10200000 0 0x1000>;
		};

		mcucfg@10201000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10201000 0 0x1000>;
		};

		mcucfg@10202000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10202000 0 0x1000>;
		};

		mcucfg@10203000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10203000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,devapc";
			reg = <0 0x10207000 0 0x1000>;
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0 0x1020f000 0 0x1000>;
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0 0x10210000 0 0x1000>;
		};

		md2md_md1_ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0 0x10211000 0 0x1000>;
		};

		md2md_md2_ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0 0x10213000 0 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		sub_infra_bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0 0x10216000 0 0x1000>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0 0x10218000 0 0x1000>;
		};

		emi@10219000 {
			compatible = "mediatek,emi";
			reg = <0 0x10219000 0 0x1000>;
		};

		infra_device_mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021a000 0 0x1000>;
		};

		infra_device_mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021b000 0 0x1000>;
		};

		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		infra_device_mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021d000 0 0x1000>;
		};

		infra_device_mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021e000 0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0 0x1021f000 0 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0 0x1021b400 0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021b800 0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021bc00 0 0x400>;
		};

		mdcldmain@1021c000 {
			compatible = "mediatek,mdcldmain";
			reg = <0 0x1021c000 0 0x400>;
		};

		infra_md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0 0x1021d000 0 0x1000>;
		};

		bpi_bsi_slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0 0x1021e000 0 0x1000>;
		};

		bpi_bsi_slv1@1021f000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0 0x1021f000 0 0x1000>;
		};

		bpi_bsi_slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0 0x10225000 0 0x1000>;
		};

		m4u@10220000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10220000 0 0x1000>;
		};

		m4u@10221000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10221000 0 0x1000>;
		};

		m4u@10222000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10222000 0 0x1000>;
		};

		m4u@10223000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10223000 0 0x1000>;
		};

		apdma@10220000 {
			compatible = "mediatek,apdma";
			reg = <0 0x10220000 0 0x4000>;
		};

		i2c0: i2c@11f40000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11f40000 0 0x1000>,
				<0 0x11300080 0 0x80>;
			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c1: i2c@11d00000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11d00000 0 0x1000>,
				<0 0x11300100 0 0x80>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c2: i2c@11d01000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11d01000 0 0x1000>,
				<0 0x11300180 0 0x100>;
			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c3: i2c@11d02000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11d02000 0 0x1000>,
				<0 0x11300280 0 0x80>;
			interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c4: i2c@11d03000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11d03000 0 0x1000>,
				<0 0x11300300 0 0x100>;
			interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c5: i2c@11280000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11280000 0 0x1000>,
				<0 0x11300400 0 0x80>;
			interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c6: i2c@11281000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11281000 0 0x1000>,
				<0 0x11300480 0 0x80>;
			interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c7: i2c@11d04000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11d04000 0 0x1000>,
				<0 0x11300500 0 0x100>;
			interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c8: i2c@11d05000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11d05000 0 0x1000>,
				<0 0x11300600 0 0x100>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c9: i2c@11d06000 {
			compatible = "mediatek,mt6879-i2c";
			reg = <0 0x11d06000 0 0x1000>,
				<0 0x11300700 0 0x100>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH 0>;
			/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
				/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		m4u@10224000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10224000 0 0x1000>;
		};

		infra_device_mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x10225000 0 0x1000>;
		};

		emi_mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0 0x10226000 0 0x1000>;
		};

		gce@10228000 {
			compatible = "mediatek,gce";
			reg = <0 0x10228000 0 0x1000>;
		};

		gce@10229000 {
			compatible = "mediatek,gce";
			reg = <0 0x10229000 0 0x1000>;
		};

		gce@1022a000 {
			compatible = "mediatek,gce";
			reg = <0 0x1022a000 0 0x1000>;
		};

		gce@1022b000 {
			compatible = "mediatek,gce";
			reg = <0 0x1022b000 0 0x1000>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc_ch0_top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0 0x10230000 0 0x2000>;
		};

		dramc_ch0_top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0 0x10232000 0 0x2000>;
		};

		dramc_ch0_top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0 0x10234000 0 0x1000>;
		};

		dramc_ch0_top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0 0x10235000 0 0x1000>;
		};

		dramc_ch0_rsv@10236000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x10236000 0 0x2000>;
		};

		dramc_ch0_rsv@10238000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x10238000 0 0x2000>;
		};

		dramc_ch0_rsv@1023a000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x1023a000 0 0x2000>;
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0 0x1023c000 0 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0 0x1023d000 0 0x1000>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc_ch1_top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc_ch1_top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc_ch1_top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc_ch1_top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc_ch1_rsv@10246000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc_ch1_rsv@10248000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10248000 0 0x2000>;
		};

		dramc_ch1_rsv@1024a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		md_ccif4@1024e000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024e000 0 0x2000>;
		};

		dramc_ch1_top0@10250000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc_ch1_top1@10252000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc_ch1_top2@10254000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc_ch1_top3@10255000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc_ch1_rsv@10256000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc_ch1_rsv@10258000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10258000 0 0x2000>;
		};

		dramc_ch1_rsv@1025a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm_vpu_m0_sub_common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc_ch1_top0@10260000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc_ch1_top1@10262000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc_ch1_top2@10264000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc_ch1_top3@10265000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc_ch1_rsv@10266000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc_ch1_rsv@10268000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10268000 0 0x2000>;
		};

		dramc_ch1_rsv@1026a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg_ao_mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		mm_vpu_m0_sub_common@10309000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x10309000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030a000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030a000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030b000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030b000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030c000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030d000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030d000 0 0x1000>;
		};

		sys_cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10312000 0 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		peri_ptp_therm@10315000 {
			compatible = "mediatek,peri_ptp_therm";
			reg = <0 0x10315000 0 0x1000>;
		};

		peri_ptp_therm@10316000 {
			compatible = "mediatek,peri_ptp_therm";
			reg = <0 0x10316000 0 0x1000>;
		};

		sys_cirq@10350000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10350000 0 0x1000>;
		};

		sys_cirq@10351000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10351000 0 0x1000>;
		};

		sys_cirq@10352000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10352000 0 0x1000>;
		};

		sys_cirq@10354000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10354000 0 0x1000>;
		};

		sys_cirq@10355000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10355000 0 0x1000>;
		};

		sys_cirq@10356000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10356000 0 0x1000>;
		};

		gce@10318000 {
			compatible = "mediatek,gce";
			reg = <0 0x10318000 0 0x1000>;
		};

		gce@10319000 {
			compatible = "mediatek,gce";
			reg = <0 0x10319000 0 0x1000>;
		};

		gce@1031a000 {
			compatible = "mediatek,gce";
			reg = <0 0x1031a000 0 0x1000>;
		};

		gce@1031b000 {
			compatible = "mediatek,gce";
			reg = <0 0x1031b000 0 0x1000>;
		};

		dramc_ch1_rsv@10900000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc_ch1_rsv@10940000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc_ch1_rsv@10a00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc_ch1_rsv@10a40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc_ch1_rsv@10b00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc_ch1_rsv@10b40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc_ch1_rsv@10c00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc_ch1_rsv@10c40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		gic500@0c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0x0c000000 0 0x400000>;
		};

		gic_cpu@0c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0x0c400000 0 0x40000>;
		};

		dfd@0c600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x0c600000 0 0x100000>;
		};

		dbg_cti@0d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0x0d020000 0 0x10000>;
		};

		dbg_etr@0d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0x0d030000 0 0x1000>;
		};

		dbg_dem@0d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0x0d0a0000 0 0x10000>;
		};

		dbg_mdsys1@0d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0x0d100000 0 0x100000>;
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,common-mmc";
			reg = <0 0x11240000 0 0x10000>,
				  <0 0x11e70000 0 0x1000>;
			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>;
			status = "disabled";
		};

		g3d_brisket@13bfee00 {
			compatible = "mediatek,g3d_brisket";
			reg = <0 0x13bfee00 0 0x200>;
		};

		g3d_mpu@13bff000 {
			compatible = "mediatek,g3d_mpu";
			reg = <0 0x13bff000 0 0x1000>;
		};

		g3d_gpueb@13c40000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c40000 0 0x20000>;
		};

		g3d_gpueb@13c60200 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60200 0 0x100>;
		};

		g3d_gpueb@13c60300 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60300 0 0x100>;
		};

		g3d_gpueb@13c60400 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60400 0 0x200>;
		};

		g3d_gpueb@13c60800 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60800 0 0x800>;
		};

		g3d_gpueb@13c62000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c62000 0 0x100>;
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <0>;
		};

		dfd@13d00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13d00000 0 0x100000>;
		};

		dfd@13e00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13e00000 0 0x100000>;
		};

		g3d_config@13f90000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13f90000 0 0x10000>;
		};

		g3d_config@13fa0000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0000 0 0x400>;
		};

		g3d_config@13fa0400 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0400 0 0x400>;
		};

		g3d_config@13fa0800 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0800 0 0x400>;
		};

		g3d_config@13fa0c00 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0c00 0 0x400>;
		};

		g3d_config@13fb6000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb6000 0 0x1000>;
		};

		g3d_config@13fb7000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb7000 0 0x1000>;
		};

		g3d_config@13fb9c00 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb9c00 0 0x100>;
		};

		g3d_config@13fbb000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbb000 0 0x1000>;
		};

		g3d_dvfs@13fbc000 {
			compatible = "mediatek,g3d_dvfs";
			reg = <0 0x13fbc000 0 0x1000>;
		};

		g3d_config@13fbd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbd000 0 0x1000>;
		};

		g3d_config@13fbf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbf000 0 0x1000>;
		};

		g3d_config@13fca000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fca000 0 0x1000>;
		};

		g3d_config@13fcb000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcb000 0 0x1000>;
		};

		g3d_config@13fcc000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcc000 0 0x1000>;
		};

		g3d_config@13fcd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcd000 0 0x1000>;
		};

		g3d_config@13fce000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fce000 0 0x1000>;
		};

		g3d_config@13fcf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcf000 0 0x1000>;
		};

		g3d_config@13fd9000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fd9000 0 0x1000>;
		};

		g3d_config@13fda000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fda000 0 0x1000>;
		};

		g3d_config@13fdd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fdd000 0 0x1000>;
		};

		g3d_config@13fde000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fde000 0 0x1000>;
		};

		g3d_config@13fdf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fdf000 0 0x1000>;
		};

		mminfra_config@1e800000 {
			compatible = "mediatek,mminfra_config";
			reg = <0 0x1e800000 0 0x1000>;
		};

		mm_smi_common@1e801000 {
			compatible = "mediatek,mm_smi_common";
			reg = <0 0x1e801000 0 0x1000>;
		};

		mm_iommu@1e802000 {
			compatible = "mediatek,mm_iommu";
			reg = <0 0x1e802000 0 0x1000>;
		};

		mm_iommu_bank1@1e803000 {
			compatible = "mediatek,mm_iommu_bank1";
			reg = <0 0x1e803000 0 0x1000>;
		};

		mm_iommu_bank2@1e804000 {
			compatible = "mediatek,mm_iommu_bank2";
			reg = <0 0x1e804000 0 0x1000>;
		};

		mm_iommu_bank3@1e805000 {
			compatible = "mediatek,mm_iommu_bank3";
			reg = <0 0x1e805000 0 0x1000>;
		};

		mm_iommu_bank4@1e806000 {
			compatible = "mediatek,mm_iommu_bank4";
			reg = <0 0x1e806000 0 0x1000>;
		};

		mm_m0_rsi@1e807000 {
			compatible = "mediatek,mm_m0_rsi";
			reg = <0 0x1e807000 0 0x1000>;
		};

		mm_m1_rsi@1e808000 {
			compatible = "mediatek,mm_m1_rsi";
			reg = <0 0x1e808000 0 0x1000>;
		};

		mm_smi_2x1_sub_common_u0@1e809000 {
			compatible = "mediatek,mm_smi_2x1_sub_common_u0";
			reg = <0 0x1e809000 0 0x1000>;
		};

		mm_smi_2x1_sub_common_u1@1e80a000 {
			compatible = "mediatek,mm_smi_2x1_sub_common_u1";
			reg = <0 0x1e80a000 0 0x1000>;
		};

		mmsram_common@1e80b000 {
			compatible = "mediatek,mmsram_common";
			reg = <0 0x1e80b000 0 0x1000>;
		};

		mmsram_2x1_sub_common_u2@1e80c000 {
			compatible = "mediatek,mmsram_2x1_sub_common_u2";
			reg = <0 0x1e80c000 0 0x1000>;
		};

		mmsram_2x1_sub_common_u3@1e80d000 {
			compatible = "mediatek,mmsram_2x1_sub_common_u3";
			reg = <0 0x1e80d000 0 0x1000>;
		};

		mmsram_2x1_sub_common_u4@1e80e000 {
			compatible = "mediatek,mmsram_2x1_sub_common_u4";
			reg = <0 0x1e80e000 0 0x1000>;
		};

		mdp_smi_common@1e80f000 {
			compatible = "mediatek,mdp_smi_common";
			reg = <0 0x1e80f000 0 0x1000>;
		};

		mdp_iommu@1e810000 {
			compatible = "mediatek,mdp_iommu";
			reg = <0 0x1e810000 0 0x1000>;
		};

		mdp_iommu_bank1@1e811000 {
			compatible = "mediatek,mdp_iommu_bank1";
			reg = <0 0x1e811000 0 0x1000>;
		};

		mdp_iommu_bank2@1e812000 {
			compatible = "mediatek,mdp_iommu_bank2";
			reg = <0 0x1e812000 0 0x1000>;
		};

		mdp_iommu_bank3@1e813000 {
			compatible = "mediatek,mdp_iommu_bank3";
			reg = <0 0x1e813000 0 0x1000>;
		};

		mdp_iommu_bank4@1e814000 {
			compatible = "mediatek,mdp_iommu_bank4";
			reg = <0 0x1e814000 0 0x1000>;
		};

		mdp_rsi0@1e815000 {
			compatible = "mediatek,mdp_rsi0";
			reg = <0 0x1e815000 0 0x1000>;
		};

		mdp_rsi1@1e816000 {
			compatible = "mediatek,mdp_rsi1";
			reg = <0 0x1e816000 0 0x1000>;
		};

		mdp_sub_comm0@1e817000 {
			compatible = "mediatek,mdp_sub_comm0";
			reg = <0 0x1e817000 0 0x1000>;
		};

		mdp_sub_comm1@1e818000 {
			compatible = "mediatek,mdp_sub_comm1";
			reg = <0 0x1e818000 0 0x1000>;
		};

		mminfra_devapc_ao@1e820000 {
			compatible = "mediatek,mminfra_devapc_ao";
			reg = <0 0x1e820000 0 0x4000>;
		};

		mminfra_bcrm_ao@1e824000 {
			compatible = "mediatek,mminfra_bcrm_ao";
			reg = <0 0x1e824000 0 0x1000>;
		};

		mminfra_debug_ctl@1e825000 {
			compatible = "mediatek,mminfra_debug_ctl";
			reg = <0 0x1e825000 0 0x1000>;
		};

		mminfra_devapc_pdn@1e826000 {
			compatible = "mediatek,mminfra_devapc_pdn";
			reg = <0 0x1e826000 0 0x1000>;
		};

		mminfra_bcrm_pdn@1e827000 {
			compatible = "mediatek,mminfra_bcrm_pdn";
			reg = <0 0x1e827000 0 0x1000>;
		};

		ufs_ao_config_clk: syscon@112b8000 {
			compatible = "mediatek,mt6895-ufs_ao_config", "syscon";
			reg = <0 0x112b8000 0 0x1000>;
			#clock-cells = <1>;
		};

		ufs_pdn_cfg_clk: syscon@112bc000 {
			compatible = "mediatek,mt6895-ufs_pdn_cfg", "syscon";
			reg = <0 0x112bc000 0 0x1000>;
			#clock-cells = <1>;
		};

		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2300>;
			interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH 0>;
	#if 0
			clocks = <&infracfg_ao_clk CLK_IFRAO_UFS>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_TICK>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_AXI>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_MP_SAP_BCLK>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_TICK>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_MBIST>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_SYSCLK>,
				   <&infracfg_ao_clk CLK_IFRAO_AES>;
			clock-names = "ufs", "ufs_tick", "ufs_axi", "ufs_mp",
				"unipro_tick", "unipro_mbist", "unipro_sys",
				"crypt_infra";

			freq-table-hz = <0 0>, <0 0>, <0 0>, <0 0>, <0 0>,
					<0 0>, <0 0>, <0 0>;

			vcc-supply = <&mt6359p_vemc_reg>;

			resets = <&infracfg_rst 2>, <&infracfg_rst 3>,
				 <&infracfg_rst 4>;
			reset-names = "hci_rst", "unipro_rst", "crypto_rst";
	#endif

			bootmode = <&chosen>;

			mediatek,ufs-disable-ah8;
			mediatek,ufs-qos;
		};

		gce@1e980000 {
			compatible = "mediatek,gce";
			reg = <0 0x1e980000 0 0x1000>;
		};

		gce@1e981000 {
			compatible = "mediatek,gce";
			reg = <0 0x1e981000 0 0x1000>;
		};

		gce@1e982000 {
			compatible = "mediatek,gce";
			reg = <0 0x1e982000 0 0x1000>;
		};

		gce@1e983000 {
			compatible = "mediatek,gce";
			reg = <0 0x1e983000 0 0x1000>;
		};

		mdp_gce@1e990000 {
			compatible = "mediatek,mdp_gce";
			reg = <0 0x1e990000 0 0x1000>;
		};

		mdp_gce@1e991000 {
			compatible = "mediatek,mdp_gce";
			reg = <0 0x1e991000 0 0x1000>;
		};

		mdp_gce@1e992000 {
			compatible = "mediatek,mdp_gce";
			reg = <0 0x1e992000 0 0x1000>;
		};

		mdp_gce@1e993000 {
			compatible = "mediatek,mdp_gce";
			reg = <0 0x1e993000 0 0x1000>;
		};

		mmsys_config@14000000 {
			compatible = "mediatek,mmsys_config";
			reg = <0 0x14000000 0 0x1000>;
		};

		disp_mutex0@14001000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14001000 0 0x1000>;
		};

		disp_ovl0@14002000 {
			compatible = "mediatek,disp_ovl0";
			reg = <0 0x14002000 0 0x1000>;
		};

		disp_ovl0_2l@14003000 {
			compatible = "mediatek,disp_ovl0_2l";
			reg = <0 0x14003000 0 0x1000>;
		};

		disp_ovl1_2l@14004000 {
			compatible = "mediatek,disp_ovl1_2l";
			reg = <0 0x14004000 0 0x1000>;
		};

		disp_rsz0@14005000 {
			compatible = "mediatek,disp_rsz0";
			reg = <0 0x14005000 0 0x1000>;
		};

		disp_rdma0@14006000 {
			compatible = "mediatek,disp_rdma0";
			reg = <0 0x14006000 0 0x1000>;
		};

		disp_tdshp0@14007000 {
			compatible = "mediatek,disp_tdshp0";
			reg = <0 0x14007000 0 0x1000>;
		};

		disp_c3d0@14008000 {
			compatible = "mediatek,disp_c3d0";
			reg = <0 0x14008000 0 0x1000>;
		};

		disp_color0@14009000 {
			compatible = "mediatek,disp_color0";
			reg = <0 0x14009000 0 0x1000>;
		};

		disp_ccorr0@1400a000 {
			compatible = "mediatek,disp_ccorr0";
			reg = <0 0x1400a000 0 0x1000>;
		};

		disp_ccorr1@1400b000 {
			compatible = "mediatek,disp_ccorr1";
			reg = <0 0x1400b000 0 0x1000>;
		};

		disp_mdp_aal0@1400c000 {
			compatible = "mediatek,disp_mdp_aal0";
			reg = <0 0x1400c000 0 0x1000>;
		};

		disp_aal0@1400d000 {
			compatible = "mediatek,disp_aal0";
			reg = <0 0x1400d000 0 0x1000>;
			mtk_aal_support = <1>;
			mtk_dre30_support = <0>;
		};

		disp_gamma0@1400e000 {
			compatible = "mediatek,disp_gamma0";
			reg = <0 0x1400e000 0 0x1000>;
		};

		disp_postmask0@1400f000 {
			compatible = "mediatek,disp_postmask0";
			reg = <0 0x1400f000 0 0x1000>;
		};

		disp_dither0@14010000 {
			compatible = "mediatek,disp_dither0";
			reg = <0 0x14010000 0 0x1000>;
		};

		disp_chist0@14011000 {
			compatible = "mediatek,disp_chist0";
			reg = <0 0x14011000 0 0x1000>;
		};

		disp_chist1@14012000 {
			compatible = "mediatek,disp_chist1";
			reg = <0 0x14012000 0 0x1000>;
		};

		disp_cm0@14013000 {
			compatible = "mediatek,disp_cm0";
			reg = <0 0x14013000 0 0x1000>;
		};

		disp_spr0@14014000 {
			compatible = "mediatek,disp_spr0";
			reg = <0 0x14014000 0 0x1000>;
		};

		disp_dsc_wrap0@14015000 {
			compatible = "mediatek,disp_dsc_wrap0";
			reg = <0 0x14015000 0 0x1000>;
		};

		disp_merge0@14016000 {
			compatible = "mediatek,disp_merge0";
			reg = <0 0x14016000 0 0x1000>;
		};

		disp_dsi0@14017000 {
			compatible = "mediatek,disp_dsi0";
			reg = <0 0x14017000 0 0x1000>;
		};

		disp_wdma0@14018000 {
			compatible = "mediatek,disp_wdma0";
			reg = <0 0x14018000 0 0x1000>;
		};

		disp_ufbc_wdma0@14019000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0 0x14019000 0 0x1000>;
		};

		disp_ovl0_2l_nwcg@1401a000 {
			compatible = "mediatek,disp_ovl0_2l_nwcg";
			reg = <0 0x1401a000 0 0x1000>;
		};

		disp_ovl1_2l_nwcg@1401b000 {
			compatible = "mediatek,disp_ovl1_2l_nwcg";
			reg = <0 0x1401b000 0 0x1000>;
		};

		disp_rdma1@1401c000 {
			compatible = "mediatek,disp_rdma1";
			reg = <0 0x1401c000 0 0x1000>;
		};

		reserved@1401d000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1401d000 0 0x1000>;
		};

		reserved@1401e000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1401e000 0 0x1000>;
		};

		disp_wdma1@1401f000 {
			compatible = "mediatek,disp_wdma1";
			reg = <0 0x1401f000 0 0x1000>;
		};

		inlinerot0@14020000 {
			compatible = "mediatek,inlinerot0";
			reg = <0 0x14020000 0 0x1000>;
		};

		smi_larb0@14021000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x14021000 0 0x1000>;
		};

		smi_larb1@14022000 {
			compatible = "mediatek,smi_larb1";
			reg = <0 0x14022000 0 0x1000>;
		};

		smi_sub_comm0@14023000 {
			compatible = "mediatek,smi_sub_comm0";
			reg = <0 0x14023000 0 0x1000>;
		};

		i2c@14024000 {
			compatible = "mediatek,i2c";
			reg = <0 0x14024000 0 0x1000>;
		};

		reserved@14025000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14025000 0 0x1000>;
		};

		reserved@14026000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14026000 0 0x1000>;
		};

		reserved@14027000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14027000 0 0x1000>;
		};

		reserved@14028000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14028000 0 0x1000>;
		};

		reserved@14029000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14029000 0 0x1000>;
		};

		reserved@1402a000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1402a000 0 0x1000>;
		};

		reserved@1402b000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1402b000 0 0xda000>;
		};

		reserved@14100000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14100000 0 0x100000>;
		};

		mmsys_config@14400000 {
			compatible = "mediatek,mmsys_config";
			reg = <0 0x14400000 0 0x1000>;
		};

		disp_mutex0@14401000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x14401000 0 0x1000>;
		};

		disp_ovl0@14402000 {
			compatible = "mediatek,disp_ovl0";
			reg = <0 0x14402000 0 0x1000>;
		};

		disp_ovl0_2l@14403000 {
			compatible = "mediatek,disp_ovl0_2l";
			reg = <0 0x14403000 0 0x1000>;
		};

		disp_ovl1_2l@14404000 {
			compatible = "mediatek,disp_ovl1_2l";
			reg = <0 0x14404000 0 0x1000>;
		};

		disp_rsz0@14405000 {
			compatible = "mediatek,disp_rsz0";
			reg = <0 0x14405000 0 0x1000>;
		};

		disp_rdma0@14406000 {
			compatible = "mediatek,disp_rdma0";
			reg = <0 0x14406000 0 0x1000>;
		};

		disp_tdshp0@14407000 {
			compatible = "mediatek,disp_tdshp0";
			reg = <0 0x14407000 0 0x1000>;
		};

		disp_c3d0@14408000 {
			compatible = "mediatek,disp_c3d0";
			reg = <0 0x14408000 0 0x1000>;
		};

		disp_color0@14409000 {
			compatible = "mediatek,disp_color0";
			reg = <0 0x14409000 0 0x1000>;
		};

		disp_ccorr0@1440a000 {
			compatible = "mediatek,disp_ccorr0";
			reg = <0 0x1440a000 0 0x1000>;
		};

		disp_ccorr1@1440b000 {
			compatible = "mediatek,disp_ccorr1";
			reg = <0 0x1440b000 0 0x1000>;
		};

		disp_mdp_aal0@1440c000 {
			compatible = "mediatek,disp_mdp_aal0";
			reg = <0 0x1440c000 0 0x1000>;
		};

		disp_aal0@1440d000 {
			compatible = "mediatek,disp_aal0";
			reg = <0 0x1440d000 0 0x1000>;
			mtk_aal_support = <1>;
			mtk_dre30_support = <0>;
		};

		disp_gamma0@1440e000 {
			compatible = "mediatek,disp_gamma0";
			reg = <0 0x1440e000 0 0x1000>;
		};

		disp_postmask0@1440f000 {
			compatible = "mediatek,disp_postmask0";
			reg = <0 0x1440f000 0 0x1000>;
		};

		disp_dither0@14410000 {
			compatible = "mediatek,disp_dither0";
			reg = <0 0x14410000 0 0x1000>;
		};

		disp_chist0@14411000 {
			compatible = "mediatek,disp_chist0";
			reg = <0 0x14411000 0 0x1000>;
		};

		disp_chist1@14412000 {
			compatible = "mediatek,disp_chist1";
			reg = <0 0x14412000 0 0x1000>;
		};

		disp_cm0@14413000 {
			compatible = "mediatek,disp_cm0";
			reg = <0 0x14413000 0 0x1000>;
		};

		disp_spr0@14414000 {
			compatible = "mediatek,disp_spr0";
			reg = <0 0x14414000 0 0x1000>;
		};

		disp_dsc_wrap0@14415000 {
			compatible = "mediatek,disp_dsc_wrap0";
			reg = <0 0x14415000 0 0x1000>;
		};

		disp_merge0@14416000 {
			compatible = "mediatek,disp_merge0";
			reg = <0 0x14416000 0 0x1000>;
		};

		disp_dsi0@14417000 {
			compatible = "mediatek,disp_dsi0";
			reg = <0 0x14417000 0 0x1000>;
		};

		disp_wdma0@14418000 {
			compatible = "mediatek,disp_wdma0";
			reg = <0 0x14418000 0 0x1000>;
		};

		disp_ufbc_wdma0@14419000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0 0x14419000 0 0x1000>;
		};

		disp_ovl0_2l_nwcg@1441a000 {
			compatible = "mediatek,disp_ovl0_2l_nwcg";
			reg = <0 0x1441a000 0 0x1000>;
		};

		disp_ovl1_2l_nwcg@1441b000 {
			compatible = "mediatek,disp_ovl1_2l_nwcg";
			reg = <0 0x1441b000 0 0x1000>;
		};

		disp_rdma1@1441c000 {
			compatible = "mediatek,disp_rdma1";
			reg = <0 0x1441c000 0 0x1000>;
		};

		disp_dp_intf0@1441d000 {
			compatible = "mediatek,disp_dp_intf0";
			reg = <0 0x1441d000 0 0x1000>;
		};

		reserved@1441e000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1441e000 0 0x1000>;
		};

		disp_wdma1@1441f000 {
			compatible = "mediatek,disp_wdma1";
			reg = <0 0x1441f000 0 0x1000>;
		};

		inlinerot0@14420000 {
			compatible = "mediatek,inlinerot0";
			reg = <0 0x14420000 0 0x1000>;
		};

		smi_larb0@14421000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x14421000 0 0x1000>;
		};

		smi_larb1@14422000 {
			compatible = "mediatek,smi_larb1";
			reg = <0 0x14422000 0 0x1000>;
		};

		smi_sub_comm0@14423000 {
			compatible = "mediatek,smi_sub_comm0";
			reg = <0 0x14423000 0 0x1000>;
		};

		i2c@14424000 {
			compatible = "mediatek,i2c";
			reg = <0 0x14424000 0 0x1000>;
		};

		reserved@14425000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14425000 0 0x1000>;
		};

		reserved@14426000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14426000 0 0x1000>;
		};

		reserved@14427000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14427000 0 0x1000>;
		};

		reserved@14428000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14428000 0 0x1000>;
		};

		reserved@14429000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14429000 0 0x1000>;
		};

		reserved@1442a000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1442a000 0 0x1000>;
		};

		reserved@1442b000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1442b000 0 0xda000>;
		};

		reserved@14500000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14500000 0 0x300000>;
		};

		dp_tx@14800000 {
			compatible = "mediatek,dp_tx";
			reg = <0 0x14800000 0 0x800000>;
		};

		hcp: hcp@0 {
			compatible = "mediatek,hcp";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
#if 0
			iommus = <&mdp_iommu M4U_PORT_L15_IMG2_VIP1_D1>;
#endif
		};

		imgsys_fw@15000000 {
			compatible = "mediatek,imgsys";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
			      <0 0x15020000 0 0x10000>,	/* 1 IMGSYS_TRAW */
			      <0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
			      <0 0x15640000 0 0x10000>,	/* 3 IMGSYS_XTRAW */
			      <0 0x15100000 0 0x10000>,	/* 4 IMGSYS_DIP */
			      <0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
			      <0 0x15210000 0 0x10000>,	/* 5 IMGSYS_PQDIP_A */
			      <0 0x15510000 0 0x10000>,	/* 6 IMGSYS_PQDIP_B */
			      <0 0x15200000 0 0x10000>,	/* 7 IMGSYS_WPE_EIS */
			      <0 0x15500000 0 0x10000>,	/* 8 IMGSYS_WPE_TNR */
			      <0 0x15600000 0 0x10000>,	/* 9 IMGSYS_WPE_LITE */
			      <0 0x15220000 0 0x00100>,	/* 10 IMGSYS_WPE1_DIP1 */
			      <0 0x15320000 0 0x10000>,	/* 11 IMGSYS_ME */
			      <0 0x15005000 0 0x01500>,	/* 12 IMGSYS_ADL_A */
			      <0 0x15007000 0 0x01500>,	/* 13 IMGSYS_ADL_B */
			      <0 0x15520000 0 0x00100>,	/* 14 IMGSYS_WPE2_DIP1 */
			      <0 0x15620000 0 0x00100>,	/* 15 IMGSYS_WPE3_DIP1 */
			      <0 0x15110000 0 0x00100>,	/* 16 IMGSYS_DIP_TOP */
			      <0 0x15130000 0 0x00100>;	/* 17 IMGSYS_DIP_TOP_NR */
			mediatek,hcp = <&hcp>;
#if 0
			mediatek,larbs = <&smi_larb9>,
					 <&smi_larb10>,
					 <&smi_larb11>,
					 <&smi_larb15>,
					 <&smi_larb22>,
					 <&smi_larb23>,
					 <&smi_larb18>,
					 <&smi_larb12>;
			iommus = <&disp_iommu M4U_PORT_L9_IMG1_IMGI_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_IMGBI_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_IMGCI_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_SMTI_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_TNCSTI_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_TNCSTI_T4_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_TIMGO_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T2_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_IMGI_T1_B>,
				 <&disp_iommu M4U_PORT_L9_IMG1_IMGBI_T1_B>,
				 <&disp_iommu M4U_PORT_L9_IMG1_IMGCI_T1_B>,
				 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T5_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_SMTI_T4_B>,
				 <&disp_iommu M4U_PORT_L9_IMG1_TNCSO_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_SMTO_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_TNCSTO_T1_A>,
				 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T2_B>,
				 <&disp_iommu M4U_PORT_L9_IMG1_YUVO_T5_B>,
				 <&disp_iommu M4U_PORT_L9_IMG1_SMTO_T4_B>,
				 <&disp_iommu M4U_PORT_L10_IMG2_IMGI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_IMGBI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_IMGCI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_IMGDI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_DEPI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_DMGI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_SMTI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_RECI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_RECI_D1_N>,
				 <&disp_iommu M4U_PORT_L10_IMG2_TNRWI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_TNRCI_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_TNRCI_D1_N>,
				 <&disp_iommu M4U_PORT_L10_IMG2_IMG4O_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_IMG4BO_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_SMTI_D8>,
				 <&disp_iommu M4U_PORT_L10_IMG2_SMTO_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_TNRMO_D1>,
				 <&disp_iommu M4U_PORT_L10_IMG2_TNRMO_D1_N>,
				 <&disp_iommu M4U_PORT_L10_IMG2_SMTO_D8>,
				 <&disp_iommu M4U_PORT_L10_IMG2_DBGO_D1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WPE_RDMA0>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WPE_RDMA1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WPE_RDMA_4P0>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WPE_RDMA_4P1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WPE_CQ0>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WPE_CQ1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_PIMGI_P1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_PIMGBI_P1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_PIMGCI_P1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_IMGI_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_IMGBI_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_IMGCI_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_SMTI_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_SMTI_T4_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_SMTI_T6_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_YUVO_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_YUVBO_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_YUVCO_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WPE_WDMA0>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WPE_WDMA_4P0>,
				 <&disp_iommu M4U_PORT_L11_IMG2_WROT_P1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_TCCSO_P1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_TCCSI_P1>,
				 <&disp_iommu M4U_PORT_L11_IMG2_TIMGO_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_YUVO_T2_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_YUVO_T5_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_SMTO_T1_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_SMTO_T4_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_SMTO_T6_C>,
				 <&disp_iommu M4U_PORT_L11_IMG2_DBGO_T1_C>;
			mboxes = <&gce_m 0 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 1 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 2 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 3 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 4 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 5 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 16 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 17 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 18 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 19 3000 CMDQ_THR_PRIO_1>;
			traw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
			traw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
			traw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
			traw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
			traw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
			traw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
			traw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6>;
			traw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7>;
			traw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8>;
			traw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9>;
			ltraw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
			ltraw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
			ltraw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
			ltraw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
			ltraw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
			ltraw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
			ltraw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6>;
			ltraw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7>;
			ltraw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8>;
			ltraw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9>;
			xtraw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_0>;
			xtraw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_1>;
			xtraw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_2>;
			xtraw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_3>;
			xtraw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_4>;
			xtraw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_5>;
			xtraw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_6>;
			xtraw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_7>;
			xtraw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_8>;
			xtraw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_9>;
			dip_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
			dip_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
			dip_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
			dip_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
			dip_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
			dip_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
			dip_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6>;
			dip_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7>;
			dip_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8>;
			dip_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9>;
			pqa_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
			pqa_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
			pqa_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
			pqa_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
			pqa_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
			pqa_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
			pqa_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6>;
			pqa_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7>;
			pqa_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8>;
			pqa_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9>;
			pqb_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
			pqb_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
			pqb_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
			pqb_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
			pqb_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
			pqb_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
			pqb_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6>;
			pqb_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7>;
			pqb_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8>;
			pqb_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9>;
			wpe_eis_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_0>;
			wpe_eis_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_1>;
			wpe_eis_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_2>;
			wpe_eis_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_3>;
			wpe_eis_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_4>;
			wpe_eis_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_5>;
			wpe_eis_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_6>;
			wpe_eis_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_7>;
			wpe_eis_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_8>;
			wpe_eis_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_9>;
			wpe_tnr_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_0>;
			wpe_tnr_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_1>;
			wpe_tnr_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_2>;
			wpe_tnr_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_3>;
			wpe_tnr_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_4>;
			wpe_tnr_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_5>;
			wpe_tnr_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_6>;
			wpe_tnr_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_7>;
			wpe_tnr_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_8>;
			wpe_tnr_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_9>;
			wpe_lite_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_0>;
			wpe_lite_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_1>;
			wpe_lite_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_2>;
			wpe_lite_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_3>;
			wpe_lite_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_4>;
			wpe_lite_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_5>;
			wpe_lite_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_6>;
			wpe_lite_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_7>;
			wpe_lite_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_8>;
			wpe_lite_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_9>;
			me_done =
				/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
			adl_tile_done =
				/bits/ 16 <CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT>;
			wpe_eis_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
			wpe_tnr_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
			wpe_lite_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
			traw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
			ltraw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
			xtraw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_XTRAW>;
			dip_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
			pqdip_a_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
			pqdip_b_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
			me_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
			sw_sync_token_pool_1 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
			sw_sync_token_pool_2 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
			sw_sync_token_pool_3 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
			sw_sync_token_pool_4 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
			sw_sync_token_pool_5 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
			sw_sync_token_pool_6 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
			sw_sync_token_pool_7 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
			sw_sync_token_pool_8 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
			sw_sync_token_pool_9 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
			sw_sync_token_pool_10 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
			sw_sync_token_pool_11 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
			sw_sync_token_pool_12 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
			sw_sync_token_pool_13 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
			sw_sync_token_pool_14 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
			sw_sync_token_pool_15 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
			sw_sync_token_pool_16 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
			sw_sync_token_pool_17 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
			sw_sync_token_pool_18 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
			sw_sync_token_pool_19 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
			sw_sync_token_pool_20 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
			sw_sync_token_pool_21 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
			sw_sync_token_pool_22 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
			sw_sync_token_pool_23 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
			sw_sync_token_pool_24 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
			sw_sync_token_pool_25 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
			sw_sync_token_pool_26 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
			sw_sync_token_pool_27 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
			sw_sync_token_pool_28 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
			sw_sync_token_pool_29 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
			sw_sync_token_pool_30 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
			sw_sync_token_pool_31 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
			sw_sync_token_pool_32 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
			sw_sync_token_pool_33 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
			sw_sync_token_pool_34 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
			sw_sync_token_pool_35 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
			sw_sync_token_pool_36 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
			sw_sync_token_pool_37 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
			sw_sync_token_pool_38 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
			sw_sync_token_pool_39 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
			sw_sync_token_pool_40 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
			sw_sync_token_pool_41 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
			sw_sync_token_pool_42 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
			sw_sync_token_pool_43 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
			sw_sync_token_pool_44 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
			sw_sync_token_pool_45 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
			sw_sync_token_pool_46 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
			sw_sync_token_pool_47 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
			sw_sync_token_pool_48 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
			sw_sync_token_pool_49 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
			sw_sync_token_pool_50 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
			sw_sync_token_pool_51 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
			sw_sync_token_pool_52 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
			sw_sync_token_pool_53 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
			sw_sync_token_pool_54 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
			sw_sync_token_pool_55 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
			sw_sync_token_pool_56 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
			sw_sync_token_pool_57 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
			sw_sync_token_pool_58 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
			sw_sync_token_pool_59 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
			sw_sync_token_pool_60 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
			sw_sync_token_pool_61 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
			sw_sync_token_pool_62 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
			sw_sync_token_pool_63 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
			sw_sync_token_pool_64 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
			sw_sync_token_pool_65 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
			sw_sync_token_pool_66 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
	#if 0
			sw_sync_token_camsys_pool_1 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
			sw_sync_token_camsys_pool_2 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
			sw_sync_token_camsys_pool_3 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
			sw_sync_token_camsys_pool_4 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
			sw_sync_token_camsys_pool_5 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
			sw_sync_token_camsys_pool_6 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
			sw_sync_token_camsys_pool_7 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
			sw_sync_token_camsys_pool_8 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
			sw_sync_token_camsys_pool_9 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
			sw_sync_token_camsys_pool_10 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
	#endif
			clocks = <&imgsys_main_clk CLK_IMGSYS_MAIN_TRAW0>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_TRAW1>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_VCORE_GALS>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_DIP0>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_WPE0>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_WPE1>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_WPE2>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_LARB>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_TOP0>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_TOP1>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_GALS>,
				 <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
				 <&dip_nr_dip1_clk CLK_DIP_NR_DIP1_DIP_NR>,
				 <&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
				 <&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
				 <&wpe3_dip1_clk CLK_WPE3_DIP1_WPE>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_IPE>,
				 <&ipesys_clk CLK_IPESYS_IPESYS_TOP>,
				 <&ipesys_clk CLK_IPESYS_ME>,
				 <&ipesys_clk CLK_IPESYS_SMI_LARB12>;
			clock-names = "IMGSYS_CG_IMG_TRAW0",
				      "IMGSYS_CG_IMG_TRAW1",
				      "IMGSYS_CG_IMG_VCORE_GALS",
				      "IMGSYS_CG_IMG_DIP0",
				      "IMGSYS_CG_IMG_WPE0",
				      "IMGSYS_CG_IMG_WPE1",
				      "IMGSYS_CG_IMG_WPE2",
				      "IMGSYS_CG_IMG_ADL_LARB",
				      "IMGSYS_CG_IMG_ADL_TOP0",
				      "IMGSYS_CG_IMG_ADL_TOP1",
				      "IMGSYS_CG_IMG_GALS",
				      "DIP_TOP_DIP_TOP",
				      "DIP_NR_DIP_NR",
				      "WPE1_CG_DIP1_WPE",
				      "WPE2_CG_DIP1_WPE",
				      "WPE3_CG_DIP1_WPE",
				      "ME_CG_IPE",
				      "ME_CG_IPE_TOP",
				      "ME_CG",
				      "ME_CG_LARB12";
			operating-points-v2 = <&opp_table_img>, <&opp_table_ipe>;
			dvfsrc-vmm-supply = <&vmm_proxy_label>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_UFDI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGBI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGCI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTI_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TNCSTI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TNCSTI_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVBO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVCO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TIMGO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T2_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T5_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGBI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGCI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTI_T4_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TNCSO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTO_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TNCSTO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T2_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T5_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTO_T4_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMGI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMGBI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMGCI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMGDI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_DEPI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_DMGI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_SMTI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_RECI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_RECI_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRWI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRCI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRCI_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMG4O_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMG4BO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_SMTI_D8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_SMTO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRMO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRMO_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_SMTO_D8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_DBGO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_RDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_RDMA1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_RDMA_4P0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_RDMA_4P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_CQ0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_CQ1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_PIMGI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_PIMGBI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_PIMGCI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_IMGI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_IMGBI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_IMGCI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTI_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTI_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVBO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVCO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_WDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_WDMA_4P0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WROT_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_TCCSO_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_TCCSI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_TIMGO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVO_T2_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVO_T5_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTO_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTO_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_DBGO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_IPE_ME_RDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_IPE_ME_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_VIP1_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_VIPBI_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTI_D6)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCSTI_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCSTI_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTI_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_IMG3O_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_IMG3BO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_IMG3CO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_IMG2O_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTI_D9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTO_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_FEO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCSO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCSTO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTO_D6)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTO_D9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCO_D1_N)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_RDMA0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_RDMA1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_RDMA_4P0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_RDMA_4P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_CQ0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_CQ1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_PIMGI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_PIMGBI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_PIMGCI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_IMGI_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_IMGBI_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_IMGCI_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTI_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTI_T4_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTI_T6_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVBO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVCO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_WDMA0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_WDMA_4P0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WROT_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_TCCSO_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_TCCSI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_TIMGO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVO_T2_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVO_T5_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTO_T4_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTO_T6_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_DBGO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_RDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_RDMA1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_RDMA_4P0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_RDMA_4P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_CQ0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_CQ1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_PIMGI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_PIMGBI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_PIMGCI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_IMGI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_IMGBI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_IMGCI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTI_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTI_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVBO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVCO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_WDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_WDMA_4P0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WROT_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_TCCSO_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_TCCSI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_TIMGO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVO_T2_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVO_T5_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTO_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTO_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_DBGO_T1_C)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
					"l9_imgi_t1_a",
					"l9_ufdi_t1_a",
					"l9_imgbi_t1_a",
					"l9_imgci_t1_a",
					"l9_smti_t1_a",
					"l9_smti_t4_a",
					"l9_tncsti_t1_a",
					"l9_tncsti_t4_a",
					"l9_yuvo_t1_a",
					"l9_yuvbo_t1_a",
					"l9_yuvco_t1_a",
					"l9_timgo_t1_a",
					"l9_yuvo_t2_a",
					"l9_yuvo_t5_a",
					"l9_imgi_t1_b",
					"l9_imgbi_t1_b",
					"l9_imgci_t1_b",
					"l9_smti_t4_b",
					"l9_tncso_t1_a",
					"l9_smto_t1_a",
					"l9_smto_t4_a",
					"l9_tncsto_t1_a",
					"l9_yuvo_t2_b",
					"l9_yuvo_t5_b",
					"l9_smto_t4_b",
					"l10_imgi_d1",
					"l10_imgbi_d1",
					"l10_imgci_d1",
					"l10_imgdi_d1",
					"l10_depi_d1",
					"l10_dmgi_d1",
					"l10_smti_d1",
					"l10_reci_d1",
					"l10_reci_d1_n",
					"l10_tnrwi_d1",
					"l10_tnrci_d1",
					"l10_tnrci_d1_n",
					"l10_img4o_d1",
					"l10_img4bo_d1",
					"l10_smti_d8",
					"l10_smto_d1",
					"l10_tnrmo_d1",
					"l10_tnrmo_d1_n",
					"l10_smto_d8",
					"l10_dbgo_d1",
					"l11_wpe_rdma0",
					"l11_wpe_rdma1",
					"l11_wpe_rdma_4p0",
					"l11_wpe_rdma_4p1",
					"l11_wpe_cq0",
					"l11_wpe_cq1",
					"l11_pimgi_p1",
					"l11_pimgbi_p1",
					"l11_pimgci_p1",
					"l11_imgi_t1_c",
					"l11_imgbi_t1_c",
					"l11_imgci_t1_c",
					"l11_smti_t1_c",
					"l11_smti_t4_c",
					"l11_smti_t6_c",
					"l11_yuvo_t1_c",
					"l11_yuvbo_t1_c",
					"l11_yuvco_t1_c",
					"l11_wpe_wdma0",
					"l11_wpe_wdma_4p0",
					"l11_wrot_p1",
					"l11_tccso_p1",
					"l11_tccsi_p1",
					"l11_timgo_t1_c",
					"l11_yuvo_t2_c",
					"l11_yuvo_t5_c",
					"l11_smto_t1_c",
					"l11_smto_t4_c",
					"l11_smto_t6_c",
					"l11_dbgo_t1_c",
					"l12_me_rdma",
					"l12_me_wdma",
					"l15_vipi_d1",
					"l15_vipbi_d1",
					"l15_smti_d6",
					"l15_tncsti_d1",
					"l15_tncsti_d4",
					"l15_smti_d4",
					"l15_img3o_d1",
					"l15_img3bo_d1",
					"l15_img3co_d1",
					"l15_img2o_d1",
					"l15_smti_d9",
					"l15_smto_d4",
					"l15_feo_d1",
					"l15_tncso_d1",
					"l15_tncsto_d1",
					"l15_smto_d6",
					"l15_smto_d9",
					"l15_tnco_d1",
					"l15_tnco_d1_n",
					"l22_wpe_rdma0",
					"l22_wpe_rdma1",
					"l22_wpe_rdma_4p0",
					"l22_wpe_rdma_4p1",
					"l22_wpe_cq0",
					"l22_wpe_cq1",
					"l22_pimgi_p1",
					"l22_pimgbi_p1",
					"l22_pimgci_p1",
					"l22_imgi_t1_c",
					"l22_imgbi_t1_c",
					"l22_imgci_t1_c",
					"l22_smti_t1_c",
					"l22_smti_t4_c",
					"l22_smti_t6_c",
					"l22_yuvo_t1_c",
					"l22_yuvbo_t1_c",
					"l22_yuvco_t1_c",
					"l22_wpe_wdma0",
					"l22_wpe_wdma_4p0",
					"l22_wrot_p1",
					"l22_tccso_p1",
					"l22_tccsi_p1",
					"l22_timgo_t1_c",
					"l22_yuvo_t2_c",
					"l22_yuvo_t5_c",
					"l22_smto_t1_c",
					"l22_smto_t4_c",
					"l22_smto_t6_c",
					"l22_dbgo_t1_c",
					"l23_wpe_rdma0",
					"l23_wpe_rdma1",
					"l23_wpe_rdma_4p0",
					"l23_wpe_rdma_4p1",
					"l23_wpe_cq0",
					"l23_wpe_cq1",
					"l23_pimgi_p1",
					"l23_pimgbi_p1",
					"l23_pimgci_p1",
					"l23_imgi_t1_c",
					"l23_imgbi_t1_c",
					"l23_imgci_t1_c",
					"l23_smti_t1_c",
					"l23_smti_t4_c",
					"l23_smti_t6_c",
					"l23_yuvo_t1_c",
					"l23_yuvbo_t1_c",
					"l23_yuvco_t1_c",
					"l23_wpe_wdma0",
					"l23_wpe_wdma_4p0",
					"l23_wrot_p1",
					"l23_tccso_p1",
					"l23_tccsi_p1",
					"l23_timgo_t1_c",
					"l23_yuvo_t2_c",
					"l23_yuvo_t5_c",
					"l23_smto_t1_c",
					"l23_smto_t4_c",
					"l23_smto_t6_c",
					"l23_dbgo_t1_c";
#endif
		};

		vdec_gcon@16000000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x16000000 0 0x10000>;
		};

		vdec@1600d000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600d000 0 0x1000>;
		};

		vdec@1600f000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600f000 0 0x800>;
		};

		vdec@1600f800 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600f800 0 0x400>;
		};

		vdec_gcon@16010000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x16010000 0 0x8000>;
		};

		vdec@16020000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16020000 0 0xd000>;
		};

		vdec@1602e000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602e000 0 0x1000>;
		};

		vdec@1602f000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602f000 0 0x800>;
		};

		vdec@1602f800 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602f800 0 0x400>;
		};

		venc_gcon@17000000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17000000 0 0x10000>;
		};

		smi_larb7@17010000 {
			compatible = "mediatek,smi_larb7";
			reg = <0 0x17010000 0 0x10000>;
		};

		venc@17020000 {
			compatible = "mediatek,venc";
			reg = <0 0x17020000 0 0x10000>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,jpgenc";
			reg = <0 0x17030000 0 0x10000>;
		};

		jpgdec@17040000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17040000 0 0x10000>;
		};

		jpgdec_c1@17050000 {
			compatible = "mediatek,jpgdec_c1";
			reg = <0 0x17050000 0 0x10000>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		venc_gcon@17800000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17800000 0 0x10000>;
		};

		smi_larb8@17810000 {
			compatible = "mediatek,smi_larb8";
			reg = <0 0x17810000 0 0x10000>;
		};

		venc@17820000 {
			compatible = "mediatek,venc";
			reg = <0 0x17820000 0 0x10000>;
		};

		jpgenc@17830000 {
			compatible = "mediatek,jpgenc";
			reg = <0 0x17830000 0 0x10000>;
		};

		jpgdec@17840000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17840000 0 0x10000>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17860000 0 0x10000>;
		};

		mdpsys_config@1f000000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f000000 0 0x1000>;
		};

		mdp_mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f001000 0 0x1000>;
		};

		smi_larb0@1f002000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x1f002000 0 0x1000>;
		};

		mdp_rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f003000 0 0x1000>;
		};

		mdp_rdma1@1f004000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f004000 0 0x1000>;
		};

		mdp_hdr0@1f005000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f005000 0 0x1000>;
		};

		mdp_hdr1@1f006000 {
			compatible = "mediatek,mdp_hdr1";
			reg = <0 0x1f006000 0 0x1000>;
		};

		mdp_aal0@1f007000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f007000 0 0x1000>;
		};

		mdp_aal1@1f008000 {
			compatible = "mediatek,mdp_aal1";
			reg = <0 0x1f008000 0 0x1000>;
		};

		mdp_rsz0@1f009000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f009000 0 0x1000>;
		};

		mdp_rsz1@1f00a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f00a000 0 0x1000>;
		};

		mdp_tdshp0@1f00b000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f00b000 0 0x1000>;
		};

		mdp_tdshp1@1f00c000 {
			compatible = "mediatek,mdp_tdshp1";
			reg = <0 0x1f00c000 0 0x1000>;
		};

		mdp_color0@1f00d000 {
			compatible = "mediatek,mdp_color0";
			reg = <0 0x1f00d000 0 0x1000>;
		};

		mdp_color1@1f00e000 {
			compatible = "mediatek,mdp_color1";
			reg = <0 0x1f00e000 0 0x1000>;
		};

		mdp_wrot0@1f00f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f00f000 0 0x1000>;
		};

		mdp_wrot1@1f010000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f010000 0 0x1000>;
		};

		mdp_fg0@1f011000 {
			compatible = "mediatek,mdp_fg0";
			reg = <0 0x1f011000 0 0x1000>;
		};

		mdp_fg1@1f012000 {
			compatible = "mediatek,mdp_fg1";
			reg = <0 0x1f012000 0 0x1000>;
		};

		mdp_rsz2@1f013000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0 0x1f013000 0 0x1000>;
		};

		mdp_rsz3@1f014000 {
			compatible = "mediatek,mdp_rsz3";
			reg = <0 0x1f014000 0 0x1000>;
		};

		mdp_wrot2@1f015000 {
			compatible = "mediatek,mdp_wrot2";
			reg = <0 0x1f015000 0 0x1000>;
		};

		mdp_wrot3@1f016000 {
			compatible = "mediatek,mdp_wrot3";
			reg = <0 0x1f016000 0 0x1000>;
		};

		hre_top_mdpsys@1f017000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f017000 0 0x1000>;
		};

		mdpsys_config@1f800000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f800000 0 0x1000>;
		};

		mdp_mutex0@1f801000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f801000 0 0x1000>;
		};

		smi_larb0@1f802000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x1f802000 0 0x1000>;
		};

		mdp_rdma0@1f803000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f803000 0 0x1000>;
		};

		mdp_rdma1@1f804000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f804000 0 0x1000>;
		};

		mdp_hdr0@1f805000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f805000 0 0x1000>;
		};

		mdp_hdr1@1f806000 {
			compatible = "mediatek,mdp_hdr1";
			reg = <0 0x1f806000 0 0x1000>;
		};

		mdp_aal0@1f807000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f807000 0 0x1000>;
		};

		mdp_aal1@1f808000 {
			compatible = "mediatek,mdp_aal1";
			reg = <0 0x1f808000 0 0x1000>;
		};

		mdp_rsz0@1f809000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f809000 0 0x1000>;
		};

		mdp_rsz1@1f80a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f80a000 0 0x1000>;
		};

		mdp_tdshp0@1f80b000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f80b000 0 0x1000>;
		};

		mdp_tdshp1@1f80c000 {
			compatible = "mediatek,mdp_tdshp1";
			reg = <0 0x1f80c000 0 0x1000>;
		};

		mdp_color0@1f80d000 {
			compatible = "mediatek,mdp_color0";
			reg = <0 0x1f80d000 0 0x1000>;
		};

		mdp_color1@1f80e000 {
			compatible = "mediatek,mdp_color1";
			reg = <0 0x1f80e000 0 0x1000>;
		};

		mdp_wrot0@1f80f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f80f000 0 0x1000>;
		};

		mdp_wrot1@1f810000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f810000 0 0x1000>;
		};

		mdp_fg0@1f811000 {
			compatible = "mediatek,mdp_fg0";
			reg = <0 0x1f811000 0 0x1000>;
		};

		mdp_fg1@1f812000 {
			compatible = "mediatek,mdp_fg1";
			reg = <0 0x1f812000 0 0x1000>;
		};

		mdp_rsz2@1f813000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0 0x1f813000 0 0x1000>;
		};

		mdp_rsz3@1f814000 {
			compatible = "mediatek,mdp_rsz3";
			reg = <0 0x1f814000 0 0x1000>;
		};

		mdp_wrot2@1f815000 {
			compatible = "mediatek,mdp_wrot2";
			reg = <0 0x1f815000 0 0x1000>;
		};

		mdp_wrot3@1f816000 {
			compatible = "mediatek,mdp_wrot3";
			reg = <0 0x1f816000 0 0x1000>;
		};

		hre_top_mdpsys@1f817000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f817000 0 0x1000>;
		};

		odm: odm {
			compatible = "simple-bus";
			/* reserved for overlay by odm */
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,usb3-drd;
			usb-role-switch;
		};

		u3phy: usb0-phy@11e40000 {
			compatible = "mediatek,generic-tphy-v2";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11e40000 {
				reg = <0 0x11e40000 0 0x700>;
				#phy-cells = <1>;
			};

			u3port0: usb3-phy0@11e40700 {
				reg = <0 0x11e40700 0 0x900>;
				#phy-cells = <1>;
			};
		};

		u3fpgaphy: usb-phy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11203e00>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11d01000>;
			status = "disabled";

			u3fpgaport0: usb-phy@0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

		mrdump_ext_rst: mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			status = "okay";
		};
	};
};

#include "mediatek/cust_mt6895_msdc.dtsi"
