0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/vivadoproject.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/vivadoproject.srcs/sim_1/new/ServoTestbench.sv,1731450138,systemVerilog,,,,ServoTestbench,,uvm,../../../../vivadoproject.gen/sources_1/ip/clk_wiz_1,,,,,
C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/vivadoproject.srcs/sources_1/new/ServoDriver.sv,1731454392,systemVerilog,,C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/vivadoproject.srcs/sim_1/new/ServoTestbench.sv,,servo_driver,,uvm,../../../../vivadoproject.gen/sources_1/ip/clk_wiz_1,,,,,
