INFO-FLOW: Workspace E:/Tai_lieu/DATN/vitis/hw/hw/solution1 opened at Thu May 29 09:33:01 +0700 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.613 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.714 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.81 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./hw/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hw/solution1/directives.tcl
Execute     set_directive_top -name BlackBoxJam BlackBoxJam 
INFO: [HLS 200-1510] Running: set_directive_top -name BlackBoxJam BlackBoxJam 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 131.500 MB.
Execute       set_directive_top BlackBoxJam -name=BlackBoxJam 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang ../top.cpp -foptimization-record-file=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.cpp.clang.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/clang.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../slidingwindow.h:91:9)
WARNING: [HLS 207-5566] unexpected pragma argument 'inputBuf', expects '=' (../slidingwindow.h:91:31)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../slidingwindow.h:222:9)
WARNING: [HLS 207-5566] unexpected pragma argument 'inputBuf', expects '=' (../slidingwindow.h:222:31)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../maxpool.h:287:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../mac.hpp:116:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../mac.hpp:142:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/.systemc_flag -fix-errors E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.009 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/all.directive.json -fix-errors E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.252 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.395 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:138)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:148)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:129:167)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:98)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:108)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:130:127)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:99)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:109)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:133:128)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:100)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:110)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:134:129)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:97)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:107)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:138:126)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:97)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:107)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:139:126)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:22)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:143:51)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:145:52)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:15)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../top.cpp:147:124)
Execute       send_msg_by_id WARNING @200-471@%s%s 28 ../top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 28 issue(s) in file ../top.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.clang.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'reps' (../streamtools.h:735:77)
WARNING: [HLS 207-5292] unused parameter 'reps' (../streamtools.h:767:78)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:149:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:166:58)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:209:56)
WARNING: [HLS 207-5292] unused parameter 'flag' (../interpret.hpp:209:72)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:213:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:218:30)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:240:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:262:39)
WARNING: [HLS 207-5292] unused parameter 'flag' (../interpret.hpp:273:72)
WARNING: [HLS 207-5292] unused parameter 'mmv' (../interpret.hpp:300:52)
WARNING: [HLS 207-5292] unused parameter 'nf' (../activations.hpp:68:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (../activations.hpp:68:45)
WARNING: [HLS 207-5292] unused parameter 'nf' (../activations.hpp:86:29)
WARNING: [HLS 207-5292] unused parameter 'pe' (../activations.hpp:86:48)
WARNING: [HLS 207-5292] unused parameter 'nf' (../activations.hpp:108:32)
WARNING: [HLS 207-5292] unused parameter 'pe' (../activations.hpp:108:51)
WARNING: [HLS 207-5292] unused parameter 'nf' (../activations.hpp:131:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (../activations.hpp:131:45)
WARNING: [HLS 207-5553] Invalid variable in '#pragma HLS reset': expect variable to be static or global (../slidingwindow.h:103:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.209 seconds; current allocated memory: 137.734 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top.g.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.0.bc > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.19 sec.
Execute       run_link_or_opt -opt -out E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.263 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.915 sec.
Execute       run_link_or_opt -opt -out E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=BlackBoxJam -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=BlackBoxJam -reflow-float-conversion -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.837 sec.
Execute       run_link_or_opt -out E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=BlackBoxJam 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=BlackBoxJam -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=BlackBoxJam -mllvm -hls-db-dir -mllvm E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 15,765 Compile/Link E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,765 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 31,436 Unroll/Inline (step 1) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,436 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,503 Unroll/Inline (step 2) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,503 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,220 Unroll/Inline (step 3) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,220 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,733 Unroll/Inline (step 4) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,733 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 30,231 Array/Struct (step 1) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 30,231 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,327 Array/Struct (step 2) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,327 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,327 Array/Struct (step 3) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,327 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,301 Array/Struct (step 4) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,301 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,391 Array/Struct (step 5) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,391 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 26,049 Performance E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,049 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25,543 Performance (step 2) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,543 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25,543 Performance (step 3) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,543 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25,543 Performance (step 4) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,543 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25,535 HW Transforms E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,535 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 25,664 HW Transforms (step 2) E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,664 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 3u, 16u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, 24, 64, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 64, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 128, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 128, 128, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 128, 256, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<256>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 256, 256, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../convlayer.h:108:0)
WARNING: [HLS 214-273] In function 'void StreamingFCLayer_Batch<256u, 512u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 256, 64, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)
WARNING: [HLS 214-273] In function 'void StreamingFCLayer_Batch<512u, 512u, 8u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 64, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)
WARNING: [HLS 214-273] In function 'void StreamingFCLayer_Batch<512u, 64u, 1u, 4u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, 64, 64, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, unsigned int, ap_resource_lut const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../fclayer.h:99:0)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<3u, 16u, 36u>::TileIndex::TileIndex(BinaryWeights<3u, 16u, 36u> const&, unsigned int)' into 'BinaryWeights<3u, 16u, 36u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<Binary>::Container<ap_uint<3> >::Container(ap_uint<3> const&)' into 'Recast<Binary>::Container<ap_uint<3> > Recast<Binary>::operator()<ap_uint<3> >(ap_uint<3> const&) const' (../interpret.hpp:163:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >::Container(ap_uint<24> const&)' into 'Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::operator()<ap_uint<24> >(ap_uint<24> const&, unsigned int) const' (../interpret.hpp:242:9)
INFO: [HLS 214-131] Inlining function 'Binary::Binary(ap_uint<1>)' into 'Recast<Binary>::Container<ap_uint<3> >::operator[](unsigned int) const' (../interpret.hpp:143:9)
INFO: [HLS 214-131] Inlining function 'decltype(((ap_int<2>)(1)) * (fp)) Binary::operator*<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'decltype((fp) * (fp0)) mul<Binary, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(Binary const&, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> const&, ap_resource_lut const&)' (../mac.hpp:115:29)
INFO: [HLS 214-131] Inlining function 'Recast<Binary>::Container<ap_uint<3> >::operator[](unsigned int) const' into 'ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> mac<3u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, Recast<Binary>::Container<ap_uint<3> >, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >, ap_resource_lut>(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, Recast<Binary>::Container<ap_uint<3> > const&, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:13)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<Binary, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(Binary const&, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> const&, ap_resource_lut const&)' into 'ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> mac<3u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, Recast<Binary>::Container<ap_uint<3> >, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >, ap_resource_lut>(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, Recast<Binary>::Container<ap_uint<3> > const&, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >::operator()(unsigned int, unsigned int) const' into 'ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> mac<3u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, Recast<Binary>::Container<ap_uint<3> >, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >, ap_resource_lut>(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, Recast<Binary>::Container<ap_uint<3> > const&, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator ap_uint<16> const&() const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >::activate(unsigned int, unsigned int, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> mac<3u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, Recast<Binary>::Container<ap_uint<3> >, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> >, ap_resource_lut>(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, Recast<Binary>::Container<ap_uint<3> > const&, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<3u, 16u, 36u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::Container<ap_uint<24> > Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>::operator()<ap_uint<24> >(ap_uint<24> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'Recast<Binary>::Container<ap_uint<3> > Recast<Binary>::operator()<ap_uint<3> >(ap_uint<3> const&) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<3u, 16u, 36u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 32u, 36u>::TileIndex::TileIndex(BinaryWeights<32u, 32u, 36u> const&, unsigned int)' into 'BinaryWeights<32u, 32u, 36u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> >::Container(ap_uint<32> const&)' into 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' (../interpret.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::XnorMul(ap_uint<1>)' into 'Recast<XnorMul>::Container<ap_uint<32> >::operator()(unsigned int, unsigned int) const' (../interpret.hpp:151:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::operator*(ap_uint<1> const&) const' into 'operator*(ap_uint<1> const&, XnorMul const&)' (../interpret.hpp:72:10)
INFO: [HLS 214-131] Inlining function 'operator*(ap_uint<1> const&, XnorMul const&)' into 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' (../mac.hpp:115:29)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' into 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> >::operator()(unsigned int, unsigned int) const' into 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<32> >::operator ap_uint<32> const&() const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<32> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 32u, 36u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 32u, 36u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 144u>::TileIndex::TileIndex(BinaryWeights<32u, 16u, 144u> const&, unsigned int)' into 'BinaryWeights<32u, 16u, 144u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator ap_uint<16> const&() const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 144u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 144u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 288u>::TileIndex::TileIndex(BinaryWeights<32u, 16u, 288u> const&, unsigned int)' into 'BinaryWeights<32u, 16u, 288u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator ap_uint<16> const&() const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<16> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 288u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 16u, 288u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 4u, 2304u>::TileIndex::TileIndex(BinaryWeights<32u, 4u, 2304u> const&, unsigned int)' into 'BinaryWeights<32u, 4u, 2304u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<4> >::operator ap_uint<4> const&() const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 4u, 2304u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 4u, 2304u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 1u, 18432u>::TileIndex::TileIndex(BinaryWeights<32u, 1u, 18432u> const&, unsigned int)' into 'BinaryWeights<32u, 1u, 18432u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator ap_uint<1> const&() const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<32u, ap_int<16>, ap_uint<32>, Recast<XnorMul>::Container<ap_uint<32> >, ap_resource_lut>(ap_int<16> const&, ap_uint<32> const&, Recast<XnorMul>::Container<ap_uint<32> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<32> > Recast<XnorMul>::operator()<ap_uint<32> >(ap_uint<32> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<32> const& Identity::operator()<ap_uint<32> >(ap_uint<32> const&) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 1u, 18432u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<32u, 1u, 18432u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<4u, 1u, 32768u>::TileIndex::TileIndex(BinaryWeights<4u, 1u, 32768u> const&, unsigned int)' into 'BinaryWeights<4u, 1u, 32768u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<4> >::Container(ap_uint<4> const&)' into 'Recast<XnorMul>::Container<ap_uint<4> > Recast<XnorMul>::operator()<ap_uint<4> >(ap_uint<4> const&, unsigned int) const' (../interpret.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::XnorMul(ap_uint<1>)' into 'Recast<XnorMul>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int) const' (../interpret.hpp:151:9)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' into 'ap_int<16> mac<4u, ap_int<16>, ap_uint<4>, Recast<XnorMul>::Container<ap_uint<4> >, ap_resource_lut>(ap_int<16> const&, ap_uint<4> const&, Recast<XnorMul>::Container<ap_uint<4> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int) const' into 'ap_int<16> mac<4u, ap_int<16>, ap_uint<4>, Recast<XnorMul>::Container<ap_uint<4> >, ap_resource_lut>(ap_int<16> const&, ap_uint<4> const&, Recast<XnorMul>::Container<ap_uint<4> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator ap_uint<1> const&() const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<4u, ap_int<16>, ap_uint<4>, Recast<XnorMul>::Container<ap_uint<4> >, ap_resource_lut>(ap_int<16> const&, ap_uint<4> const&, Recast<XnorMul>::Container<ap_uint<4> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<4> > Recast<XnorMul>::operator()<ap_uint<4> >(ap_uint<4> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<4> const& Identity::operator()<ap_uint<4> >(ap_uint<4> const&) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<4u, 1u, 32768u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<4u, 1u, 32768u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<8u, 1u, 32768u>::TileIndex::TileIndex(BinaryWeights<8u, 1u, 32768u> const&, unsigned int)' into 'BinaryWeights<8u, 1u, 32768u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<8> >::Container(ap_uint<8> const&)' into 'Recast<XnorMul>::Container<ap_uint<8> > Recast<XnorMul>::operator()<ap_uint<8> >(ap_uint<8> const&, unsigned int) const' (../interpret.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::XnorMul(ap_uint<1>)' into 'Recast<XnorMul>::Container<ap_uint<8> >::operator()(unsigned int, unsigned int) const' (../interpret.hpp:151:9)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' into 'ap_int<16> mac<8u, ap_int<16>, ap_uint<8>, Recast<XnorMul>::Container<ap_uint<8> >, ap_resource_lut>(ap_int<16> const&, ap_uint<8> const&, Recast<XnorMul>::Container<ap_uint<8> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<8> >::operator()(unsigned int, unsigned int) const' into 'ap_int<16> mac<8u, ap_int<16>, ap_uint<8>, Recast<XnorMul>::Container<ap_uint<8> >, ap_resource_lut>(ap_int<16> const&, ap_uint<8> const&, Recast<XnorMul>::Container<ap_uint<8> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator ap_uint<1> const&() const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::activate(unsigned int, unsigned int, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'ap_int<16> mac<8u, ap_int<16>, ap_uint<8>, Recast<XnorMul>::Container<ap_uint<8> >, ap_resource_lut>(ap_int<16> const&, ap_uint<8> const&, Recast<XnorMul>::Container<ap_uint<8> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<8> > Recast<XnorMul>::operator()<ap_uint<8> >(ap_uint<8> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8> const& Identity::operator()<ap_uint<8> >(ap_uint<8> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<8u, 1u, 32768u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<8u, 1u, 32768u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<1u, 4u, 8192u>::TileIndex::TileIndex(BinaryWeights<1u, 4u, 8192u> const&, unsigned int)' into 'BinaryWeights<1u, 4u, 8192u>::weights(unsigned int) const' (../weights.hpp:96:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<1> >::Container(ap_uint<1> const&)' into 'Recast<XnorMul>::Container<ap_uint<1> > Recast<XnorMul>::operator()<ap_uint<1> >(ap_uint<1> const&, unsigned int) const' (../interpret.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'XnorMul::XnorMul(ap_uint<1>)' into 'Recast<XnorMul>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int) const' (../interpret.hpp:151:9)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<bool, XnorMul>(bool const&, XnorMul const&, ap_resource_lut const&)' into 'ap_uint<16> mac<1u, ap_uint<16>, ap_uint<1>, Recast<XnorMul>::Container<ap_uint<1> >, ap_resource_lut>(ap_uint<16> const&, ap_uint<1> const&, Recast<XnorMul>::Container<ap_uint<1> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<1> >::operator()(unsigned int, unsigned int) const' into 'ap_uint<16> mac<1u, ap_uint<16>, ap_uint<1>, Recast<XnorMul>::Container<ap_uint<1> >, ap_resource_lut>(ap_uint<16> const&, ap_uint<1> const&, Recast<XnorMul>::Container<ap_uint<1> > const&, ap_resource_lut const&, unsigned int)' (../mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<16>, 16u>::Container<ap_uint<64> >::operator ap_uint<64> const&() const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:170:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<16>, 16u>::Container<ap_uint<64> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:2)
INFO: [HLS 214-131] Inlining function 'PassThroughActivation<ap_uint<16> >::activate(unsigned int, unsigned int, ap_uint<16> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:166:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<16> mac<1u, ap_uint<16>, ap_uint<1>, Recast<XnorMul>::Container<ap_uint<1> >, ap_resource_lut>(ap_uint<16> const&, ap_uint<1> const&, Recast<XnorMul>::Container<ap_uint<1> > const&, ap_resource_lut const&, unsigned int)' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:153:25)
INFO: [HLS 214-131] Inlining function 'Recast<XnorMul>::Container<ap_uint<1> > Recast<XnorMul>::operator()<ap_uint<1> >(ap_uint<1> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:152:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<1> const& Identity::operator()<ap_uint<1> >(ap_uint<1> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:19)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<1u, 4u, 8192u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:150:30)
INFO: [HLS 214-131] Inlining function 'BinaryWeights<1u, 4u, 8192u>::weights(unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:147:29)
INFO: [HLS 214-131] Inlining function 'Activation<ap_uint<16>, ap_uint<16> >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<1>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, int, ap_resource_lut const&)' (../mvau.hpp:141:29)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 3u, 16u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, 24, 64, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:129:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 64, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<32u, 32u, 36u> const&, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:130:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 128, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:133:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 128, 128, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:134:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 128, 256, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<256>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:138:3)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 256, 256, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:139:3)
INFO: [HLS 214-131] Inlining function 'void StreamingFCLayer_Batch<256u, 512u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 256, 64, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:142:3)
INFO: [HLS 214-131] Inlining function 'void StreamingFCLayer_Batch<512u, 512u, 8u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, 64, 64, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:144:3)
INFO: [HLS 214-131] Inlining function 'void StreamingFCLayer_Batch<512u, 64u, 1u, 4u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, 64, 64, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, BinaryWeights<1u, 4u, 8192u> const&, PassThroughActivation<ap_uint<16> > const&, unsigned int, ap_resource_lut const&)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:146:3)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'current_block_write'. (../slidingwindow.h:168:9)
INFO: [HLS 214-377] Adding 'weights8' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:196:9)
INFO: [HLS 214-377] Adding 'threshs7' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:195:9)
INFO: [HLS 214-377] Adding 'threshs7' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:194:9)
INFO: [HLS 214-377] Adding 'weights7' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:193:9)
INFO: [HLS 214-377] Adding 'threshs6' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:192:9)
INFO: [HLS 214-377] Adding 'threshs6' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:191:9)
INFO: [HLS 214-377] Adding 'weights6' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:190:9)
INFO: [HLS 214-377] Adding 'threshs5' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:189:9)
INFO: [HLS 214-377] Adding 'threshs5' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:188:9)
INFO: [HLS 214-377] Adding 'weights5' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:187:9)
INFO: [HLS 214-377] Adding 'threshs4' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:186:9)
INFO: [HLS 214-377] Adding 'threshs4' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:185:9)
INFO: [HLS 214-377] Adding 'weights4' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:184:9)
INFO: [HLS 214-377] Adding 'threshs3' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:183:9)
INFO: [HLS 214-377] Adding 'threshs3' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:182:9)
INFO: [HLS 214-377] Adding 'weights3' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:181:9)
INFO: [HLS 214-377] Adding 'threshs2' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:180:9)
INFO: [HLS 214-377] Adding 'threshs2' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:179:9)
INFO: [HLS 214-377] Adding 'weights2' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:178:9)
INFO: [HLS 214-377] Adding 'threshs1' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:177:9)
INFO: [HLS 214-377] Adding 'threshs1' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:176:9)
INFO: [HLS 214-377] Adding 'weights1' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:175:9)
INFO: [HLS 214-377] Adding 'threshs0' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:174:9)
INFO: [HLS 214-377] Adding 'threshs0' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:173:9)
INFO: [HLS 214-377] Adding 'weights0' into disaggregation list because there's array-partition pragma applied on the struct field (../top.cpp:172:9)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 64u, 512u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 256u, 256u>::WidthAdjustedOutputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<4u, 256u, 576u>::WidthAdjustedOutputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 800u>::WidthAdjustedOutputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 1152u>::WidthAdjustedOutputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 64u, 1568u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 64u, 3600u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-210] Disaggregating variable 'weights8' (../top.cpp:17:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs7' (../top.cpp:26:0)
INFO: [HLS 214-210] Disaggregating variable 'weights7' (../top.cpp:16:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs6' (../top.cpp:25:0)
INFO: [HLS 214-210] Disaggregating variable 'weights6' (../top.cpp:15:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs5' (../top.cpp:24:0)
INFO: [HLS 214-210] Disaggregating variable 'weights5' (../top.cpp:14:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs4' (../top.cpp:23:0)
INFO: [HLS 214-210] Disaggregating variable 'weights4' (../top.cpp:13:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs3' (../top.cpp:22:0)
INFO: [HLS 214-210] Disaggregating variable 'weights3' (../top.cpp:12:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs2' (../top.cpp:21:0)
INFO: [HLS 214-210] Disaggregating variable 'weights2' (../top.cpp:11:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs1' (../top.cpp:20:0)
INFO: [HLS 214-210] Disaggregating variable 'weights1' (../top.cpp:10:0)
INFO: [HLS 214-210] Disaggregating variable 'threshs0' (../top.cpp:19:0)
INFO: [HLS 214-210] Disaggregating variable 'weights0' (../top.cpp:9:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_2' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:138:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_3' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:139:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_4' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:148:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_5' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:151:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_1' is marked as complete unroll implied by the pipeline pragma (../mac.hpp:167:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_6' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:162:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (../mvau.hpp:164:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_1' is marked as complete unroll implied by the pipeline pragma (../activations.hpp:140:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_5' is marked as complete unroll implied by the pipeline pragma (../maxpool.h:78:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 8 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 4 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_5' (../maxpool.h:78:26) in function 'StreamingMaxPool<10u, 2u, 128u>' completely with a factor of 2 (../maxpool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (../maxpool.h:68:20) in function 'StreamingMaxPool<10u, 2u, 128u>' completely with a factor of 5 (../maxpool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_5' (../maxpool.h:78:26) in function 'StreamingMaxPool<28u, 2u, 64u>' completely with a factor of 2 (../maxpool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (../maxpool.h:68:20) in function 'StreamingMaxPool<28u, 2u, 64u>' completely with a factor of 14 (../maxpool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 32 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (../mvau.hpp:138:25) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_3' (../mvau.hpp:139:27) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_4' (../mvau.hpp:148:23) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_5' (../mvau.hpp:151:25) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (../mac.hpp:167:21) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 3 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_6' (../mvau.hpp:162:25) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 16 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (../mvau.hpp:164:20) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_1' (../activations.hpp:140:20) in function 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>' completely with a factor of 1 (../mvau.hpp:97:0)
WARNING: [HLS 214-366] Duplicating function 'WidthAdjustedOutputStream<64u, 64u, 16u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (../top.cpp:141:49)
INFO: [HLS 214-178] Inlining function 'void Mem2Stream<64u, 49152u>(ap_uint<64u>*, hls::stream<ap_uint<64u>, 0>&)' into 'void Mem2Stream_Batch<64u, 3072u>(ap_uint<64u>*, hls::stream<ap_uint<64u>, 0>&, unsigned int)' (../dma.h:161:0)
INFO: [HLS 214-178] Inlining function 'void Mem2Stream<64u, 3072u>(ap_uint<64u>*, hls::stream<ap_uint<64u>, 0>&)' into 'void Mem2Stream_Batch<64u, 3072u>(ap_uint<64u>*, hls::stream<ap_uint<64u>, 0>&, unsigned int)' (../dma.h:161:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<16u, 64u, 3600u>(hls::stream<ap_uint<16u>, 0>&, hls::stream<ap_uint<64u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<16u, 64u, 3600u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<64u, 32u, 900u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<64u, 32u, 900u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<32u, 64u, 1568u>(hls::stream<ap_uint<32u>, 0>&, hls::stream<ap_uint<64u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<32u, 64u, 1568u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingMaxPool<28u, 2u, 64u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<64u>, 0>&)' into 'void StreamingMaxPool_Batch<28u, 2u, 64u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<64u>, 0>&, unsigned int)' (../maxpool.h:108:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<64u, 32u, 196u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<64u, 32u, 196u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 144u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<16u, 128u, 1152u>(hls::stream<ap_uint<16u>, 0>&, hls::stream<ap_uint<128u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<16u, 128u, 1152u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<128u, 32u, 144u>(hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<128u, 32u, 144u>::WidthAdjustedInputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<32u, 16u, 288u> const&, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<16u, 128u, 800u>(hls::stream<ap_uint<16u>, 0>&, hls::stream<ap_uint<128u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<16u, 128u, 800u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingMaxPool<10u, 2u, 128u>(hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128u>, 0>&)' into 'void StreamingMaxPool_Batch<10u, 2u, 128u>(hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<128u>, 0>&, unsigned int)' (../maxpool.h:108:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<128u, 32u, 25u>(hls::stream<ap_uint<128u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<128u, 32u, 25u>::WidthAdjustedInputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<4>, 0>&, BinaryWeights<32u, 4u, 2304u> const&, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<4u, 256u, 576u>(hls::stream<ap_uint<4u>, 0>&, hls::stream<ap_uint<256u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<4u, 256u, 576u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<256u, 32u, 9u>(hls::stream<ap_uint<256u>, 0>&, hls::stream<ap_uint<32u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<256u, 32u, 9u>::WidthAdjustedInputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<32u, 1u, 18432u> const&, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<1u, 256u, 256u>(hls::stream<ap_uint<1u>, 0>&, hls::stream<ap_uint<256u>, 0>&, unsigned int)' into 'WidthAdjustedOutputStream<1u, 256u, 256u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<256u, 4u, 1u>(hls::stream<ap_uint<256u>, 0>&, hls::stream<ap_uint<4u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<256u, 4u, 1u>::WidthAdjustedInputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<4u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<1u, 64u, 512u>(hls::stream<ap_uint<1u>, 0>&, hls::stream<ap_uint<64u>, 0>&, unsigned int) (.99)' into 'WidthAdjustedOutputStream<1u, 64u, 512u>::~WidthAdjustedOutputStream()' (../streamtools.h:753:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<64u, 8u, 8u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<8u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<64u, 8u, 8u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'std::less<ap_int<16> >::operator()(ap_int<16> const&, ap_int<16> const&) const' into 'void Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<1>, 0>&, BinaryWeights<8u, 1u, 32768u> const&, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > > const&, int, ap_resource_lut const&)' (../mvau.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'void StreamingDataWidthConverter_Batch<64u, 1u, 8u>(hls::stream<ap_uint<64u>, 0>&, hls::stream<ap_uint<1u>, 0>&, unsigned int)' into 'WidthAdjustedInputStream<64u, 1u, 8u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' (../streamtools.h:719:0)
INFO: [HLS 214-178] Inlining function 'void Stream2Mem<64u, 2048u>(hls::stream<ap_uint<64u>, 0>&, ap_uint<64u>*)' into 'void Stream2Mem_Batch<64u, 128u>(hls::stream<ap_uint<64u>, 0>&, ap_uint<64u>*, unsigned int)' (../dma.h:182:0)
INFO: [HLS 214-178] Inlining function 'void Stream2Mem<64u, 128u>(hls::stream<ap_uint<64u>, 0>&, ap_uint<64u>*)' into 'void Stream2Mem_Batch<64u, 128u>(hls::stream<ap_uint<64u>, 0>&, ap_uint<64u>*, unsigned int)' (../dma.h:182:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<24u, 24u, 1024u>::WidthAdjustedInputStream(hls::stream<ap_uint<24>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<24u, 24u, 1024u>::operator hls::stream<ap_uint<24>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 64u, 3600u>::operator hls::stream<ap_uint<16>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 64u, 3600u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 32u, 900u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 32u, 900u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 64u, 1568u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 64u, 1568u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 32u, 196u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 32u, 196u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 1152u>::operator hls::stream<ap_uint<16>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 1152u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<128u, 32u, 144u>::WidthAdjustedInputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<128u, 32u, 144u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 800u>::operator hls::stream<ap_uint<16>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<16u, 128u, 800u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<128u, 32u, 25u>::WidthAdjustedInputStream(hls::stream<ap_uint<128>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<128u, 32u, 25u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<4u, 256u, 576u>::operator hls::stream<ap_uint<4>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<4u, 256u, 576u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<256u, 32u, 9u>::WidthAdjustedInputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<256u, 32u, 9u>::operator hls::stream<ap_uint<32>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 256u, 256u>::operator hls::stream<ap_uint<1>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 256u, 256u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<64u, 64u, 16u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int) (.243)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<256u, 4u, 1u>::WidthAdjustedInputStream(hls::stream<ap_uint<256>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<256u, 4u, 1u>::operator hls::stream<ap_uint<4>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 64u, 512u>::operator hls::stream<ap_uint<1>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<1u, 64u, 512u>::~WidthAdjustedOutputStream()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 8u, 8u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 8u, 8u>::operator hls::stream<ap_uint<8>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<64u, 64u, 16u>::operator hls::stream<ap_uint<64>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 1u, 8u>::WidthAdjustedInputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<64u, 64u, 16u>::WidthAdjustedOutputStream(hls::stream<ap_uint<64>, 0>&, unsigned int)' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<64u, 1u, 8u>::operator hls::stream<ap_uint<1>, 0>&()' into 'DoCompute(ap_uint<64>*, ap_uint<64>*, unsigned int)' (../top.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'DoMemInit(unsigned int, unsigned int, unsigned int, unsigned int, ap_uint<64>)' into 'BlackBoxJam(ap_uint<64>*, ap_uint<64>*, bool, unsigned int, unsigned int, unsigned int, unsigned int, ap_uint<64>, unsigned int)' (../top.cpp:154:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights8': Complete partitioning on dimension 1. (../top.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs7': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights7': Complete partitioning on dimension 1. (../top.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs6': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights6': Complete partitioning on dimension 1. (../top.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs5': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights5': Complete partitioning on dimension 1. (../top.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs4': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights4': Complete partitioning on dimension 1. (../top.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs3': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights3': Complete partitioning on dimension 1. (../top.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs2': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights2': Complete partitioning on dimension 1. (../top.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs1': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights1': Complete partitioning on dimension 1. (../top.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8threshs0': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8weights0': Complete partitioning on dimension 1. (../top.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (../slidingwindow.h:88:33)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (../mvau.hpp:108:6)
INFO: [HLS 214-248] Applying array_partition to 'accu': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../mvau.hpp:112:33)
INFO: [HLS 214-364] Automatically inlining function 'ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> Caster<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >::cast<8>(ap_int<8> const&)' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>(hls::stream<ap_uint<24>, 0>&, hls::stream<ap_uint<16>, 0>&, BinaryWeights<3u, 16u, 36u> const&, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > > const&, int, ap_resource_lut const&)' (../interpret.hpp:216:14)
INFO: [HLS 214-115] Multiple burst reads of length 6144 and bit width 64 in loop 'VITIS_LOOP_140_1'(../dma.h:140:21) has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:140:21)
INFO: [HLS 214-115] Multiple burst reads of length 384 and bit width 64 in loop 'VITIS_LOOP_140_1'(../dma.h:140:21) has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:140:21)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 64 in loop 'VITIS_LOOP_153_1'(../dma.h:153:21) has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:153:21)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 64 in loop 'VITIS_LOOP_153_1'(../dma.h:153:21) has been inferred on bundle 'hostmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../dma.h:153:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 64.388 seconds; current allocated memory: 156.449 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 156.820 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top BlackBoxJam -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.0.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.423 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.459 seconds; current allocated memory: 206.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.1.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::less<ap_int<16> >::operator()' into 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../activations.hpp:142->../mvau.hpp:166) automatically.
Command         transform done; 2.809 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.961 seconds; current allocated memory: 235.855 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.g.1.bc to E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.o.1.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::less<ap_int<16> >::operator()' into 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../activations.hpp:142->../mvau.hpp:166) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_300_3_proc' (../streamtools.h:300) to a process function for dataflow in function 'DoCompute'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_268_1_proc' (../streamtools.h:268) to a process function for dataflow in function 'DoCompute'.
WARNING: [HLS 200-805] An internal stream 'wa_in' (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.1' (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_out.m_buffer' (../fclayer.h:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.2' (../fclayer.h:104) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_out.m_buffer.2' (../fclayer.h:105) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.8' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.9' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.6' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.1' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.10' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.7' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.2' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.11' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.8' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.3' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'wa_in.12' (../convlayer.h:113) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.9' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.4' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mvOut.m_buffer.10' (../convlayer.h:114) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'convInp.5' (../convlayer.h:115) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inter0' (../top.cpp:97) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inter0_1' (../top.cpp:98) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inter2' (../top.cpp:103) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inter5' (../top.cpp:108) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'memOutStrm' (../top.cpp:119) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'DoCompute' (../top.cpp:96:1), detected/extracted 44 process function(s): 
	 'entry_proc'
	 'Mem2Stream_Batch<64u, 3072u>'
	 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>'
	 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>'
	 'ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>'
	 'DoCompute_Block_entry5993_proc'
	 'Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1>, 0, std::less<ap_fixed<24, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc26'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc27'
	 'ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>'
	 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI7ap_uintILi64EELi0EEEj.exit.loopexit61_proc'
	 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc228'
	 'StreamingMaxPool_Batch<28u, 2u, 64u>'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc329'
	 'ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>'
	 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI7ap_uintILi64EELi0EEEj.exit.loopexit66_proc'
	 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc4'
	 'DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loopexit_proc'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc6'
	 'ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>'
	 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6streamI7ap_uintILi128EELi0EEEj.exit.loopexit70_proc'
	 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc830'
	 'StreamingMaxPool_Batch<10u, 2u, 128u>'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc9'
	 'ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>'
	 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI7ap_uintILi128EELi0EEEj.exit.loopexit75_proc'
	 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc11'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc13'
	 'ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>'
	 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc16'
	 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc18'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc20'
	 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>'
	 'DoCompute_Loop_VITIS_LOOP_300_3_proc22'
	 'DoCompute_Loop_VITIS_LOOP_268_1_proc24'
	 'Matrix_Vector_Activate_Batch<512u, 64u, 1u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<16>, 16u>, Identity, ap_uint<1>, ap_uint<64>, BinaryWeights<1u, 4u, 8192u>, PassThroughActivation<ap_uint<16> >, ap_resource_lut>'
	 'Stream2Mem_Batch<64u, 128u>'.
Command         transform done; 10.335 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...2016 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...1008 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<512u, 512u, 8u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<8>, ap_uint<1>, BinaryWeights<8u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<1152u, 256u, 32u, 4u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<4>, BinaryWeights<32u, 4u, 2304u>, ThresholdsActivation<64u, 4u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...252 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Batch<1152u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 288u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, std::less<ap_int<16> > >, ap_resource_lut>' (../mvau.hpp:67:21)...1008 expression(s) balanced.
Command         transform done; 3.352 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 13.69 seconds; current allocated memory: 323.359 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.o.2.bc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_104_1'(../slidingwindow.h:104:20) and 'VITIS_LOOP_105_2'(../slidingwindow.h:105:23) in function 'ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_3' (../maxpool.h:74:22) in function 'StreamingMaxPool_Batch<28u, 2u, 64u>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_109_1' (../maxpool.h:109:21) in function 'StreamingMaxPool_Batch<28u, 2u, 64u>' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_3' (../maxpool.h:74:22) in function 'StreamingMaxPool_Batch<10u, 2u, 128u>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_109_1' (../maxpool.h:109:21) in function 'StreamingMaxPool_Batch<10u, 2u, 128u>' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_1' (../slidingwindow.h:104:20) in function 'ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-1946] Dependence pragma (../slidingwindow.h:158:9) in loop 'VITIS_LOOP_105_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_104_1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_3' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_2' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf_1' (../slidingwindow.h:88).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (../slidingwindow.h:88).
Execute           auto_get_db
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Matrix_Vector_Activate_Batch.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 22.235 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 22.237 seconds; current allocated memory: 1.155 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 41.409 sec.
Command     elaborate done; 116.035 sec.
Execute     ap_eval exec zip -j E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.202 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'BlackBoxJam' ...
Execute       ap_set_top_model BlackBoxJam 
WARNING: [SYN 201-103] Legalizing function name 'Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16' to 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16'.
WARNING: [SYN 201-103] Legalizing function name 'Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1' to 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mem2Stream_Batch<64u, 3072u>' to 'Mem2Stream_Batch_64u_3072u_s'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3' to 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>' to 'StreamingDataWidthConverter_Batch_64u_192u_384u_s'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1' to 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>' to 'StreamingDataWidthConverter_Batch_192u_24u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>' to 'ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.4' to 'Matrix_Vector_Activate_Batch_4'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI' to 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' to 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6' to 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<28u, 2u, 64u>' to 'StreamingMaxPool_Batch_28u_2u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI' to 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.1' to 'Matrix_Vector_Activate_Batch_1'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop' to 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream' to 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.8' to 'Matrix_Vector_Activate_Batch_8'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' to 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6' to 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Batch<10u, 2u, 128u>' to 'StreamingMaxPool_Batch_10u_2u_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI' to 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.7' to 'Matrix_Vector_Activate_Batch_7'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>' to 'ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.6' to 'Matrix_Vector_Activate_Batch_6'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.5' to 'Matrix_Vector_Activate_Batch_5'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.3' to 'Matrix_Vector_Activate_Batch_3'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1' to 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'Matrix_Vector_Activate_Batch.2' to 'Matrix_Vector_Activate_Batch_2'.
WARNING: [SYN 201-103] Legalizing function name 'Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15' to 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15'.
WARNING: [SYN 201-103] Legalizing function name 'Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1' to 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1'.
WARNING: [SYN 201-103] Legalizing function name 'Stream2Mem_Batch<64u, 128u>' to 'Stream2Mem_Batch_64u_128u_s'.
Command       ap_set_top_model done; 1.252 sec.
Execute       get_model_list BlackBoxJam -filter all-wo-channel -topdown 
Execute       preproc_iomode -model BlackBoxJam 
Execute       preproc_iomode -model DoCompute 
Execute       preproc_iomode -model Stream2Mem_Batch<64u, 128u> 
Execute       preproc_iomode -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
Execute       preproc_iomode -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.2 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.5 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.6 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
Execute       preproc_iomode -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.7 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       preproc_iomode -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
Execute       preproc_iomode -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       preproc_iomode -model StreamingMaxPool_Batch<10u, 2u, 128u> 
Execute       preproc_iomode -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
Execute       preproc_iomode -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.8 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       preproc_iomode -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
Execute       preproc_iomode -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       preproc_iomode -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.1 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       preproc_iomode -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
Execute       preproc_iomode -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       preproc_iomode -model StreamingMaxPool_Batch<28u, 2u, 64u> 
Execute       preproc_iomode -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
Execute       preproc_iomode -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       preproc_iomode -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
Execute       preproc_iomode -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       preproc_iomode -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.4 
Execute       preproc_iomode -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
Execute       preproc_iomode -model DoCompute_Block_entry5993_proc 
Execute       preproc_iomode -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
Execute       preproc_iomode -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
Execute       preproc_iomode -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
Execute       preproc_iomode -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
Execute       preproc_iomode -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
Execute       preproc_iomode -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
Execute       preproc_iomode -model Mem2Stream_Batch<64u, 3072u> 
Execute       preproc_iomode -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
Execute       preproc_iomode -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list BlackBoxJam -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16} {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1} {Mem2Stream_Batch<64u, 3072u>} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 {ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>} DoCompute_Block_entry5993_proc Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.4 DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc26 DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc27 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 {ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc228 {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<28u, 2u, 64u>} DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc329 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 {ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.1 DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc4 DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc6 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 {ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.8 DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc830 {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<10u, 2u, 128u>} DoCompute_Loop_VITIS_LOOP_268_1_proc9 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 {ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.7 DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc11 DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc13 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 {ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>} Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.6 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc1531 DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc16 Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.5 DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc18 DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc20 Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.3 DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc22 DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc24 Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.2 {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15} {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1} {Stream2Mem_Batch<64u, 128u>} DoCompute BlackBoxJam
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 ...
Execute       set_default_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
Execute       apply_spec_resource_limit Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
INFO-FLOW: Configuring Module : Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 ...
Execute       set_default_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
Execute       apply_spec_resource_limit Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
INFO-FLOW: Configuring Module : Mem2Stream_Batch<64u, 3072u> ...
Execute       set_default_model Mem2Stream_Batch<64u, 3072u> 
Execute       apply_spec_resource_limit Mem2Stream_Batch<64u, 3072u> 
INFO-FLOW: Configuring Module : StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : StreamingDataWidthConverter_Batch<64u, 192u, 384u> ...
Execute       set_default_model StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
Execute       apply_spec_resource_limit StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
INFO-FLOW: Configuring Module : StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
Execute       apply_spec_resource_limit StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Configuring Module : StreamingDataWidthConverter_Batch<192u, 24u, 128u> ...
Execute       set_default_model StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
Execute       apply_spec_resource_limit StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
Execute       apply_spec_resource_limit ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
Execute       apply_spec_resource_limit ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
INFO-FLOW: Configuring Module : DoCompute_Block_entry5993_proc ...
Execute       set_default_model DoCompute_Block_entry5993_proc 
Execute       apply_spec_resource_limit DoCompute_Block_entry5993_proc 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.4 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.4 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.4 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc26 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc26 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc27 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc27 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       apply_spec_resource_limit ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
Execute       apply_spec_resource_limit ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
INFO-FLOW: Configuring Module : DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI ...
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       apply_spec_resource_limit DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch ...
Execute       set_default_model Matrix_Vector_Activate_Batch 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc228 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc228 
INFO-FLOW: Configuring Module : StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 ...
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       apply_spec_resource_limit StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO-FLOW: Configuring Module : StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 ...
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
Execute       apply_spec_resource_limit StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
INFO-FLOW: Configuring Module : StreamingMaxPool_Batch<28u, 2u, 64u> ...
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u> 
Execute       apply_spec_resource_limit StreamingMaxPool_Batch<28u, 2u, 64u> 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc329 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc329 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
Execute       apply_spec_resource_limit ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
Execute       apply_spec_resource_limit ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
INFO-FLOW: Configuring Module : DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI ...
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       apply_spec_resource_limit DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.1 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc4 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc4 
INFO-FLOW: Configuring Module : DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop ...
Execute       set_default_model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
Execute       apply_spec_resource_limit DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc6 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc6 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
Execute       apply_spec_resource_limit ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
Execute       apply_spec_resource_limit ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
INFO-FLOW: Configuring Module : DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream ...
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       apply_spec_resource_limit DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.8 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.8 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.8 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc830 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc830 
INFO-FLOW: Configuring Module : StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 ...
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       apply_spec_resource_limit StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO-FLOW: Configuring Module : StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 ...
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
Execute       apply_spec_resource_limit StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
INFO-FLOW: Configuring Module : StreamingMaxPool_Batch<10u, 2u, 128u> ...
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u> 
Execute       apply_spec_resource_limit StreamingMaxPool_Batch<10u, 2u, 128u> 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc9 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc9 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
Execute       apply_spec_resource_limit ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
Execute       apply_spec_resource_limit ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
INFO-FLOW: Configuring Module : DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI ...
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       apply_spec_resource_limit DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.7 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.7 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.7 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc11 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc11 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc13 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc13 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
Execute       apply_spec_resource_limit ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
Execute       apply_spec_resource_limit ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.6 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.6 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.6 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc1531 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc16 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc16 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.5 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.5 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.5 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc18 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc18 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc20 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc20 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.3 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.3 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_300_3_proc22 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_300_3_proc22 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Configuring Module : DoCompute_Loop_VITIS_LOOP_268_1_proc24 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       apply_spec_resource_limit DoCompute_Loop_VITIS_LOOP_268_1_proc24 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch.2 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.2 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Batch.2 
INFO-FLOW: Configuring Module : Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 ...
Execute       set_default_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
Execute       apply_spec_resource_limit Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
INFO-FLOW: Configuring Module : Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 ...
Execute       set_default_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
Execute       apply_spec_resource_limit Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
INFO-FLOW: Configuring Module : Stream2Mem_Batch<64u, 128u> ...
Execute       set_default_model Stream2Mem_Batch<64u, 128u> 
Execute       apply_spec_resource_limit Stream2Mem_Batch<64u, 128u> 
INFO-FLOW: Configuring Module : DoCompute ...
Execute       set_default_model DoCompute 
Execute       apply_spec_resource_limit DoCompute 
INFO-FLOW: Configuring Module : BlackBoxJam ...
Execute       set_default_model BlackBoxJam 
Execute       apply_spec_resource_limit BlackBoxJam 
INFO-FLOW: Model list for preprocess: entry_proc {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16} {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1} {Mem2Stream_Batch<64u, 3072u>} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 {ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>} DoCompute_Block_entry5993_proc Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.4 DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc26 DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc27 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 {ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc228 {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<28u, 2u, 64u>} DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc329 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 {ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.1 DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc4 DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc6 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 {ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.8 DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc830 {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<10u, 2u, 128u>} DoCompute_Loop_VITIS_LOOP_268_1_proc9 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 {ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.7 DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc11 DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc13 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 {ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>} Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.6 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc1531 DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc16 Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.5 DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc18 DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc20 Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.3 DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc22 DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc24 Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.2 {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15} {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1} {Stream2Mem_Batch<64u, 128u>} DoCompute BlackBoxJam
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 ...
Execute       set_default_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
Execute       cdfg_preprocess -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
Execute       rtl_gen_preprocess Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
INFO-FLOW: Preprocessing Module: Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 ...
Execute       set_default_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
Execute       cdfg_preprocess -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
Execute       rtl_gen_preprocess Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
INFO-FLOW: Preprocessing Module: Mem2Stream_Batch<64u, 3072u> ...
Execute       set_default_model Mem2Stream_Batch<64u, 3072u> 
Execute       cdfg_preprocess -model Mem2Stream_Batch<64u, 3072u> 
Execute       rtl_gen_preprocess Mem2Stream_Batch<64u, 3072u> 
INFO-FLOW: Preprocessing Module: StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: StreamingDataWidthConverter_Batch<64u, 192u, 384u> ...
Execute       set_default_model StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
Execute       cdfg_preprocess -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
Execute       rtl_gen_preprocess StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
INFO-FLOW: Preprocessing Module: StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
Execute       cdfg_preprocess -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Preprocessing Module: StreamingDataWidthConverter_Batch<192u, 24u, 128u> ...
Execute       set_default_model StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
Execute       cdfg_preprocess -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
Execute       rtl_gen_preprocess StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
Execute       cdfg_preprocess -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
Execute       cdfg_preprocess -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
INFO-FLOW: Preprocessing Module: DoCompute_Block_entry5993_proc ...
Execute       set_default_model DoCompute_Block_entry5993_proc 
Execute       cdfg_preprocess -model DoCompute_Block_entry5993_proc 
Execute       rtl_gen_preprocess DoCompute_Block_entry5993_proc 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.4 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.4 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.4 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.4 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc26 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc26 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc27 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc27 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       cdfg_preprocess -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
Execute       cdfg_preprocess -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
INFO-FLOW: Preprocessing Module: DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI ...
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       cdfg_preprocess -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       rtl_gen_preprocess DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch ...
Execute       set_default_model Matrix_Vector_Activate_Batch 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc228 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc228 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 ...
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       cdfg_preprocess -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 ...
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
Execute       cdfg_preprocess -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Batch<28u, 2u, 64u> ...
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u> 
Execute       cdfg_preprocess -model StreamingMaxPool_Batch<28u, 2u, 64u> 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<28u, 2u, 64u> 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc329 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc329 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
Execute       cdfg_preprocess -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
Execute       cdfg_preprocess -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
INFO-FLOW: Preprocessing Module: DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI ...
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       cdfg_preprocess -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       rtl_gen_preprocess DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.1 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc4 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc4 
INFO-FLOW: Preprocessing Module: DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop ...
Execute       set_default_model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
Execute       cdfg_preprocess -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
Execute       rtl_gen_preprocess DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc6 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc6 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
Execute       cdfg_preprocess -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
Execute       cdfg_preprocess -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
INFO-FLOW: Preprocessing Module: DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream ...
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       cdfg_preprocess -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       rtl_gen_preprocess DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.8 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.8 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.8 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.8 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc830 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc830 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 ...
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       cdfg_preprocess -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 ...
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
Execute       cdfg_preprocess -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Batch<10u, 2u, 128u> ...
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u> 
Execute       cdfg_preprocess -model StreamingMaxPool_Batch<10u, 2u, 128u> 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<10u, 2u, 128u> 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc9 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc9 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
Execute       cdfg_preprocess -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
Execute       cdfg_preprocess -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
INFO-FLOW: Preprocessing Module: DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI ...
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       cdfg_preprocess -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       rtl_gen_preprocess DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.7 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.7 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.7 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.7 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc11 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc11 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc13 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc13 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 ...
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
Execute       cdfg_preprocess -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> ...
Execute       set_default_model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
Execute       cdfg_preprocess -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.6 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.6 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.6 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.6 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc1531 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc16 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc16 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.5 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.5 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.5 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.5 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc18 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc18 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc20 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc20 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.3 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.3 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.3 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_300_3_proc22 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc22 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
INFO-FLOW: Preprocessing Module: DoCompute_Loop_VITIS_LOOP_268_1_proc24 ...
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       cdfg_preprocess -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc24 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch.2 ...
Execute       set_default_model Matrix_Vector_Activate_Batch.2 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Batch.2 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.2 
INFO-FLOW: Preprocessing Module: Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 ...
Execute       set_default_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
Execute       cdfg_preprocess -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
Execute       rtl_gen_preprocess Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
INFO-FLOW: Preprocessing Module: Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 ...
Execute       set_default_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
Execute       cdfg_preprocess -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
Execute       rtl_gen_preprocess Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
INFO-FLOW: Preprocessing Module: Stream2Mem_Batch<64u, 128u> ...
Execute       set_default_model Stream2Mem_Batch<64u, 128u> 
Execute       cdfg_preprocess -model Stream2Mem_Batch<64u, 128u> 
Execute       rtl_gen_preprocess Stream2Mem_Batch<64u, 128u> 
INFO-FLOW: Preprocessing Module: DoCompute ...
Execute       set_default_model DoCompute 
Execute       cdfg_preprocess -model DoCompute 
Execute       rtl_gen_preprocess DoCompute 
INFO-FLOW: Preprocessing Module: BlackBoxJam ...
Execute       set_default_model BlackBoxJam 
Execute       cdfg_preprocess -model BlackBoxJam 
Execute       rtl_gen_preprocess BlackBoxJam 
INFO-FLOW: Model list for synthesis: entry_proc {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16} {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1} {Mem2Stream_Batch<64u, 3072u>} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 {ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>} DoCompute_Block_entry5993_proc Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.4 DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc26 DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc27 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 {ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc228 {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<28u, 2u, 64u>} DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc329 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 {ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.1 DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc4 DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc6 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 {ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.8 DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc830 {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<10u, 2u, 128u>} DoCompute_Loop_VITIS_LOOP_268_1_proc9 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 {ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.7 DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc11 DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc13 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 {ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>} Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.6 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc1531 DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc16 Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.5 DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc18 DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc20 Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.3 DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc22 DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc24 Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.2 {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15} {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1} {Stream2Mem_Batch<64u, 128u>} DoCompute BlackBoxJam
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 1.162 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.163 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
Execute       schedule -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_140_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.164 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.sched.adb -f 
INFO-FLOW: Finish scheduling Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16.
Execute       set_default_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
Execute       bind -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.164 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.bind.adb -f 
INFO-FLOW: Finish binding Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
Execute       schedule -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_140_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.164 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.sched.adb -f 
INFO-FLOW: Finish scheduling Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1.
Execute       set_default_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
Execute       bind -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.164 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.bind.adb -f 
INFO-FLOW: Finish binding Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream_Batch_64u_3072u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mem2Stream_Batch<64u, 3072u> 
Execute       schedule -model Mem2Stream_Batch<64u, 3072u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.164 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.sched.adb -f 
INFO-FLOW: Finish scheduling Mem2Stream_Batch<64u, 3072u>.
Execute       set_default_model Mem2Stream_Batch<64u, 3072u> 
Execute       bind -model Mem2Stream_Batch<64u, 3072u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.165 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.bind.adb -f 
INFO-FLOW: Finish binding Mem2Stream_Batch<64u, 3072u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../top.cpp:126) on local variable 'i', ../streamtools.h:298->../top.cpp:126 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../top.cpp:126) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../top.cpp:126) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../top.cpp:126) of variable 'i', ../streamtools.h:307->../top.cpp:126 on local variable 'i', ../streamtools.h:298->../top.cpp:126 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.165 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.165 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_64u_192u_384u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
Execute       schedule -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.165 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthConverter_Batch<64u, 192u, 384u>.
Execute       set_default_model StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
Execute       bind -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.165 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthConverter_Batch<64u, 192u, 384u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
Execute       schedule -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../top.cpp:127) on local variable 'o', ../streamtools.h:266->../top.cpp:127 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../top.cpp:127) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../top.cpp:127) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../top.cpp:127) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../top.cpp:127) of variable 'o', ../streamtools.h:282->../top.cpp:127 on local variable 'o', ../streamtools.h:266->../top.cpp:127 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.165 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1.
Execute       set_default_model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
Execute       bind -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.165 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthConverter_Batch_192u_24u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
Execute       schedule -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.166 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthConverter_Batch<192u, 24u, 128u>.
Execute       set_default_model StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
Execute       bind -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.166 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthConverter_Batch<192u, 24u, 128u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
Execute       schedule -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [38]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [152]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [153]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [154]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_11_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [156]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.209 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.168 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2.
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
Execute       bind -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.168 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
Execute       schedule -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.168 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>.
Execute       set_default_model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
Execute       bind -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.168 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_entry5993_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Block_entry5993_proc 
Execute       schedule -model DoCompute_Block_entry5993_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.168 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Block_entry5993_proc.
Execute       set_default_model DoCompute_Block_entry5993_proc 
Execute       bind -model DoCompute_Block_entry5993_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.168 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Block_entry5993_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129 [76]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [521]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [522]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [524]  (0.698 ns)
	'store' operation 0 bit ('nf_13_write_ln137', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129) of variable 'nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129 on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129 [525]  (1.588 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.388 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.172 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.173 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.4 
Execute       schedule -model Matrix_Vector_Activate_Batch.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.173 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.4.
Execute       set_default_model Matrix_Vector_Activate_Batch.4 
Execute       bind -model Matrix_Vector_Activate_Batch.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.173 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:129) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:129 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:129) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:129) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:129) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:129 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:129 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.173 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.173 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.173 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc26.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.173 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:130 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:130) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:130 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:130 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.158 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc27.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       schedule -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [40]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [168]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [169]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [170]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_1_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.209 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.175 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       bind -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.175 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
Execute       schedule -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.175 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>.
Execute       set_default_model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
Execute       bind -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.175 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       schedule -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.175 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       bind -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.175 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('accu_31_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:130) on local variable 'accu', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130 [255]  (0.000 ns)
	'select' operation 16 bit ('accu', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:130) [258]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_992', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6280]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_994', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6283]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_998', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6290]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_1006', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6305]  (0.000 ns)
	'add' operation 16 bit ('accu', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6337]  (3.903 ns)
	'store' operation 0 bit ('accu_31_write_ln112', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130) of variable 'accu', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130 on local variable 'accu', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130 [6455]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 25.478 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21 seconds. CPU system time: 0 seconds. Elapsed time: 25.555 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.275 sec.
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
Command       db_write done; 0.885 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.604 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.767 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.302 sec.
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
Command       db_write done; 1.031 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch 
Execute       schedule -model Matrix_Vector_Activate_Batch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.
Execute       set_default_model Matrix_Vector_Activate_Batch 
Execute       bind -model Matrix_Vector_Activate_Batch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_16_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:130) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:130) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:130) [27]  (2.552 ns)
	'store' operation 0 bit ('i_16_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:130 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:130 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.154 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc228.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       schedule -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
WARNING: [HLS 200-880] The II Violation in module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' (loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inter2_read', ../maxpool.h:79->../maxpool.h:110) on port 'inter2' (../maxpool.h:79->../maxpool.h:110) and fifo read operation ('acc', ../maxpool.h:79->../maxpool.h:110) on port 'inter2' (../maxpool.h:79->../maxpool.h:110).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' consists of the following:
	'store' operation 0 bit ('xp_write_ln75', ../maxpool.h:75->../maxpool.h:110) of constant 0 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [7]  (1.588 ns)
	'load' operation 4 bit ('xp_load', ../maxpool.h:75->../maxpool.h:110) on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ../maxpool.h:75->../maxpool.h:110) [18]  (1.735 ns)
	'select' operation 4 bit ('select_ln74', ../maxpool.h:74->../maxpool.h:110) [19]  (1.024 ns)
	'add' operation 4 bit ('add_ln75', ../maxpool.h:75->../maxpool.h:110) [29]  (1.735 ns)
	'store' operation 0 bit ('xp_write_ln75', ../maxpool.h:75->../maxpool.h:110) of variable 'add_ln75', ../maxpool.h:75->../maxpool.h:110 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [31]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.198 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       bind -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.132 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
Execute       schedule -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6.
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
Execute       bind -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_28u_2u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u> 
Execute       schedule -model StreamingMaxPool_Batch<28u, 2u, 64u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Batch<28u, 2u, 64u>.
Execute       set_default_model StreamingMaxPool_Batch<28u, 2u, 64u> 
Execute       bind -model StreamingMaxPool_Batch<28u, 2u, 64u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Batch<28u, 2u, 64u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) [37]  (0.698 ns)
	'store' operation 0 bit ('o_5_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:133 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:133 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.161 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc329.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc329.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
Execute       schedule -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [40]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [168]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [169]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [170]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_7_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.221 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1.
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
Execute       bind -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
Execute       schedule -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>.
Execute       set_default_model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
Execute       bind -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       schedule -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       bind -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('p_0_0_037_15149_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:133) on local variable 'p_0_0_037_15149_i' [191]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:133) [194]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1193', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3192]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_1195', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3195]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1199', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3202]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_1207', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3217]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1224', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3249]  (3.903 ns)
	'store' operation 0 bit ('p_0_0_037_15149_i_write_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) of variable 'add_ln169_1224', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133 on local variable 'p_0_0_037_15149_i' [3319]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.907 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.988 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.146 sec.
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
Command       db_write done; 0.468 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.151 sec.
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
Command       db_write done; 0.531 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.1 
Execute       schedule -model Matrix_Vector_Activate_Batch.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.1.
Execute       set_default_model Matrix_Vector_Activate_Batch.1 
Execute       bind -model Matrix_Vector_Activate_Batch.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:133) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:133 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:133) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:133) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:133) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:133 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:133 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc4.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
Execute       schedule -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop.
Execute       set_default_model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
Execute       bind -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:134 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:134) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:134 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:134 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc6.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
Execute       schedule -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [40]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [168]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [169]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [170]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_1_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.212 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5.
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
Execute       bind -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
Execute       schedule -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>.
Execute       set_default_model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
Execute       bind -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       schedule -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       bind -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('p_0_0_037_15149_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:134) on local variable 'p_0_0_037_15149_i' [281]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:134) [284]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_480', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3282]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_482', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3285]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_486', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3292]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_494', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3307]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_511', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) [3339]  (3.903 ns)
	'store' operation 0 bit ('p_0_0_037_15149_i_write_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134) of variable 'add_ln169_511', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:134 on local variable 'p_0_0_037_15149_i' [3409]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.943 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.03 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.149 sec.
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
Command       db_write done; 0.474 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.293 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.149 sec.
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
Command       db_write done; 0.546 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.8 
Execute       schedule -model Matrix_Vector_Activate_Batch.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.8.
Execute       set_default_model Matrix_Vector_Activate_Batch.8 
Execute       bind -model Matrix_Vector_Activate_Batch.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:134) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:134 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:134) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:134) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:134) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:134 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:134 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.176 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc830.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc830.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       schedule -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
WARNING: [HLS 200-880] The II Violation in module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' (loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inter5_read', ../maxpool.h:79->../maxpool.h:110) on port 'inter5' (../maxpool.h:79->../maxpool.h:110) and fifo read operation ('acc', ../maxpool.h:79->../maxpool.h:110) on port 'inter5' (../maxpool.h:79->../maxpool.h:110).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_74_3_VITIS_LOOP_75_4'
WARNING: [HLS 200-871] Estimated clock period (7.456 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' consists of the following:
	'store' operation 0 bit ('xp_write_ln75', ../maxpool.h:75->../maxpool.h:110) of constant 0 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [7]  (1.588 ns)
	'load' operation 3 bit ('xp_load', ../maxpool.h:75->../maxpool.h:110) on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ../maxpool.h:75->../maxpool.h:110) [18]  (1.650 ns)
	'select' operation 3 bit ('select_ln74', ../maxpool.h:74->../maxpool.h:110) [19]  (0.980 ns)
	'add' operation 3 bit ('add_ln75', ../maxpool.h:75->../maxpool.h:110) [29]  (1.650 ns)
	'store' operation 0 bit ('xp_write_ln75', ../maxpool.h:75->../maxpool.h:110) of variable 'add_ln75', ../maxpool.h:75->../maxpool.h:110 on local variable 'xp', ../maxpool.h:75->../maxpool.h:110 [31]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.213 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       bind -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.147 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
Execute       schedule -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6.
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
Execute       bind -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Batch_10u_2u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u> 
Execute       schedule -model StreamingMaxPool_Batch<10u, 2u, 128u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Batch<10u, 2u, 128u>.
Execute       set_default_model StreamingMaxPool_Batch<10u, 2u, 128u> 
Execute       bind -model StreamingMaxPool_Batch<10u, 2u, 128u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.139 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Batch<10u, 2u, 128u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (8.978 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' consists of the following:
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) of constant 0 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138 [11]  (1.588 ns)
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:138 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.181 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc9.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
Execute       schedule -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4' consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [40]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [168]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [169]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [170]  (0.698 ns)
	'store' operation 0 bit ('current_block_write_6_write_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [172]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.223 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4.
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
Execute       bind -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
Execute       schedule -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>.
Execute       set_default_model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
Execute       bind -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       schedule -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.
Execute       set_default_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       bind -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('p_0_0_037_353_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:138) on local variable 'p_0_0_037_353_i' [233]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:138) [236]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_607', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [966]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_609', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [969]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_613', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [976]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_621', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [991]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_638', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) [1023]  (3.903 ns)
	'store' operation 0 bit ('p_0_0_037_353_i_write_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138) of variable 'add_ln169_638', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:138 on local variable 'p_0_0_037_353_i' [1057]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.908 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
Command       db_write done; 0.147 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.157 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
Command       db_write done; 0.174 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.7 
Execute       schedule -model Matrix_Vector_Activate_Batch.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.7.
Execute       set_default_model Matrix_Vector_Activate_Batch.7 
Execute       bind -model Matrix_Vector_Activate_Batch.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:138) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:138 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:138) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:138) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:138) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:138 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:138 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.188 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.152 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc11.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:139 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:139) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:139 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:139 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.196 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.149 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc13.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.149 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
Execute       schedule -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_104_1_VITIS_LOOP_105_2'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3' consists of the following:
	'load' operation 32 bit ('k_y_load', ../slidingwindow.h:124) on local variable 'k_y', ../slidingwindow.h:102 [56]  (0.000 ns)
	'add' operation 32 bit ('k_y', ../slidingwindow.h:124) [59]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln138', ../slidingwindow.h:138) [91]  (2.552 ns)
	'select' operation 32 bit ('inp', ../slidingwindow.h:138) [92]  (0.698 ns)
	'store' operation 0 bit ('inp_write_ln102', ../slidingwindow.h:102) of variable 'inp', ../slidingwindow.h:138 on local variable 'inp', ../slidingwindow.h:102 [94]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.271 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3.
Execute       set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
Execute       bind -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
Execute       schedule -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>.
Execute       set_default_model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
Execute       bind -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.152 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (9.883 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 16 bit ('p_0_0_03623_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:139) on local variable 'p_0_0_03623_i' [401]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:139) [404]  (0.000 ns)
	'add' operation 16 bit ('add_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [567]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_640', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [570]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_644', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [577]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_652', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [592]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_669', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [624]  (3.903 ns)
	'store' operation 0 bit ('p_0_0_03623_i_write_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) of variable 'add_ln169_669', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139 on local variable 'p_0_0_03623_i' [648]  (0.000 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.548 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.153 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
Command       db_write done; 0.106 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.6 
Execute       schedule -model Matrix_Vector_Activate_Batch.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.6.
Execute       set_default_model Matrix_Vector_Activate_Batch.6 
Execute       bind -model Matrix_Vector_Activate_Batch.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:139) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:139 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:139) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../convlayer.h:122->../top.cpp:139) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:139) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../convlayer.h:122->../top.cpp:139 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../convlayer.h:122->../top.cpp:139 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.199 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc1531.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.174 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc1531.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:142 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:142) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:142 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:142 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.157 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc16.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.161 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142 [86]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [406]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [407]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [409]  (0.698 ns)
	'store' operation 0 bit ('nf_10_write_ln137', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142) of variable 'nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142 on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142 [410]  (1.588 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.316 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.307 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.157 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.307 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.5 
Execute       schedule -model Matrix_Vector_Activate_Batch.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.5.
Execute       set_default_model Matrix_Vector_Activate_Batch.5 
Execute       bind -model Matrix_Vector_Activate_Batch.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:142) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:142) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../fclayer.h:111->../top.cpp:142) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:142 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:142 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.206 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.167 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc18.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.164 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:144 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:144) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:144 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:144 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.224 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc20.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.163 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:144 [86]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144) [433]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144) [434]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144) [436]  (0.698 ns)
	'store' operation 0 bit ('nf_14_write_ln137', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:144) of variable 'nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:144 on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:144 [437]  (1.588 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.363 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.313 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.313 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.3 
Execute       schedule -model Matrix_Vector_Activate_Batch.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.313 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.3.
Execute       set_default_model Matrix_Vector_Activate_Batch.3 
Execute       bind -model Matrix_Vector_Activate_Batch.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.313 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_300_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_300_3'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3' consists of the following:
	'load' operation 32 bit ('i_load', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:144) on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:144 [21]  (0.000 ns)
	'add' operation 32 bit ('i', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:144) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln309', ../streamtools.h:309->../streamtools.h:754->../fclayer.h:111->../top.cpp:144) [27]  (2.552 ns)
	'store' operation 0 bit ('i_write_ln298', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:144) of variable 'i', ../streamtools.h:307->../streamtools.h:754->../fclayer.h:111->../top.cpp:144 on local variable 'i', ../streamtools.h:298->../streamtools.h:754->../fclayer.h:111->../top.cpp:144 [30]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.208 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.176 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_300_3_proc22.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_300_3_proc22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_268_1'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1' consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:146 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) [37]  (0.698 ns)
	'store' operation 0 bit ('o_write_ln266', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:146) of variable 'o', ../streamtools.h:282->../streamtools.h:720->../fclayer.h:104->../top.cpp:146 on local variable 'o', ../streamtools.h:266->../streamtools.h:720->../fclayer.h:104->../top.cpp:146 [39]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.169 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       schedule -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.315 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute_Loop_VITIS_LOOP_268_1_proc24.
Execute       set_default_model DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       bind -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.315 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.bind.adb -f 
INFO-FLOW: Finish binding DoCompute_Loop_VITIS_LOOP_268_1_proc24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
Execute       schedule -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_122_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1' consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146) on local variable 'nf', ../mvau.hpp:115->../fclayer.h:107->../top.cpp:146 [539]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146) [2650]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146) [2651]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146) [2653]  (0.698 ns)
	'store' operation 0 bit ('nf_write_ln115', ../mvau.hpp:115->../fclayer.h:107->../top.cpp:146) of variable 'nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:146 on local variable 'nf', ../mvau.hpp:115->../fclayer.h:107->../top.cpp:146 [2654]  (1.588 ns)
	blocking operation 0.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.802 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.907 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.sched.adb -f 
Command       db_write done; 0.344 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1.
Execute       set_default_model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
Execute       bind -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.265 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.bind.adb -f 
Command       db_write done; 0.379 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Batch.2 
Execute       schedule -model Matrix_Vector_Activate_Batch.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.2.
Execute       set_default_model Matrix_Vector_Activate_Batch.2 
Execute       bind -model Matrix_Vector_Activate_Batch.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
Execute       schedule -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.sched.adb -f 
INFO-FLOW: Finish scheduling Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15.
Execute       set_default_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
Execute       bind -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.161 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.bind.adb -f 
INFO-FLOW: Finish binding Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
Execute       schedule -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.sched.adb -f 
INFO-FLOW: Finish scheduling Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1.
Execute       set_default_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
Execute       bind -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.bind.adb -f 
INFO-FLOW: Finish binding Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch_64u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Stream2Mem_Batch<64u, 128u> 
Execute       schedule -model Stream2Mem_Batch<64u, 128u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.sched.adb -f 
INFO-FLOW: Finish scheduling Stream2Mem_Batch<64u, 128u>.
Execute       set_default_model Stream2Mem_Batch<64u, 128u> 
Execute       bind -model Stream2Mem_Batch<64u, 128u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.161 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.bind.adb -f 
INFO-FLOW: Finish binding Stream2Mem_Batch<64u, 128u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DoCompute 
Execute       schedule -model DoCompute 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.774 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'DoCompute' consists of the following:
	'call' operation 0 bit ('_ln96', ../top.cpp:96) to 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' [419]  (7.774 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 (from DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0 to ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 (from DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Stream2Mem_Batch_64u_128u_U0 (from entry_proc_U0 to Stream2Mem_Batch_64u_128u_U0) to 37 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mul_ln121_cast_loc_channel (from DoCompute_Block_entry5993_proc_U0 to Matrix_Vector_Activate_Batch_4_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mul_ln121_1_cast_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln121_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 to DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln121_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_11_loc_c135_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_10_loc_c137_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_16_loc_c139_channel (from DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 to DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_13_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO totalIters_13_cast_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 to Matrix_Vector_Activate_Batch_8_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln121_2_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln121_1_loc_channel (from DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 to Matrix_Vector_Activate_Batch_7_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO inter7 (from DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO inter8 (from DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 to DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0) to 2 to improve performance and/or avoid deadlocks.
Command       schedule done; 0.813 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.sched.adb -f 
INFO-FLOW: Finish scheduling DoCompute.
Execute       set_default_model DoCompute 
Execute       bind -model DoCompute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.219 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.337 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.166 sec.
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.bind.adb -f 
INFO-FLOW: Finish binding DoCompute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BlackBoxJam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BlackBoxJam 
Execute       schedule -model BlackBoxJam 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.341 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.sched.adb -f 
INFO-FLOW: Finish scheduling BlackBoxJam.
Execute       set_default_model BlackBoxJam 
Execute       bind -model BlackBoxJam 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.241 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.342 GB.
Execute       syn_report -verbosereport -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.177 sec.
Execute       db_write -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.bind.adb -f 
INFO-FLOW: Finish binding BlackBoxJam.
Execute       get_model_list BlackBoxJam -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 
Execute       rtl_gen_preprocess Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 
Execute       rtl_gen_preprocess Mem2Stream_Batch<64u, 3072u> 
Execute       rtl_gen_preprocess StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess StreamingDataWidthConverter_Batch<64u, 192u, 384u> 
Execute       rtl_gen_preprocess StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess StreamingDataWidthConverter_Batch<192u, 24u, 128u> 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> 
Execute       rtl_gen_preprocess DoCompute_Block_entry5993_proc 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.4 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> 
Execute       rtl_gen_preprocess DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<28u, 2u, 64u> 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> 
Execute       rtl_gen_preprocess DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       rtl_gen_preprocess DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> 
Execute       rtl_gen_preprocess DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.8 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 
Execute       rtl_gen_preprocess StreamingMaxPool_Batch<10u, 2u, 128u> 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> 
Execute       rtl_gen_preprocess DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.7 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 
Execute       rtl_gen_preprocess ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.6 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.5 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       rtl_gen_preprocess DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Batch.2 
Execute       rtl_gen_preprocess Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 
Execute       rtl_gen_preprocess Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 
Execute       rtl_gen_preprocess Stream2Mem_Batch<64u, 128u> 
Execute       rtl_gen_preprocess DoCompute 
Execute       rtl_gen_preprocess BlackBoxJam 
INFO-FLOW: Model list for RTL generation: entry_proc {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16} {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1} {Mem2Stream_Batch<64u, 3072u>} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 {ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>} DoCompute_Block_entry5993_proc Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.4 DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc26 DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc27 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 {ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc228 {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<28u, 2u, 64u>} DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc329 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 {ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.1 DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc4 DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc6 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 {ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.8 DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc830 {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<10u, 2u, 128u>} DoCompute_Loop_VITIS_LOOP_268_1_proc9 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 {ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.7 DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc11 DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc13 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 {ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>} Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.6 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc1531 DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc16 Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.5 DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc18 DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc20 Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.3 DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc22 DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc24 Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.2 {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15} {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1} {Stream2Mem_Batch<64u, 128u>} DoCompute BlackBoxJam
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.343 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_entry_proc 
Execute       syn_report -csynth -model entry_proc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16' pipeline 'VITIS_LOOP_140_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16/m_axi_hostmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16'.
Command       create_rtl_model done; 0.532 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.346 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16 
Execute       gen_rtl Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16 
Execute       syn_report -csynth -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.adb 
Execute       db_write -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1' pipeline 'VITIS_LOOP_140_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1/m_axi_hostmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1'.
Command       create_rtl_model done; 0.538 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.346 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 
Execute       gen_rtl Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 
Execute       syn_report -csynth -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.adb 
Execute       db_write -model Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream_Batch_64u_3072u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Mem2Stream_Batch<64u, 3072u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream_Batch_64u_3072u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.347 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mem2Stream_Batch<64u, 3072u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Mem2Stream_Batch_64u_3072u_s 
Execute       gen_rtl Mem2Stream_Batch<64u, 3072u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Mem2Stream_Batch_64u_3072u_s 
Execute       syn_report -csynth -model Mem2Stream_Batch<64u, 3072u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Mem2Stream_Batch_64u_3072u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Mem2Stream_Batch<64u, 3072u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Mem2Stream_Batch_64u_3072u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Mem2Stream_Batch<64u, 3072u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Mem2Stream_Batch<64u, 3072u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.adb 
Execute       db_write -model Mem2Stream_Batch<64u, 3072u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mem2Stream_Batch<64u, 3072u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.349 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_64u_192u_384u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingDataWidthConverter_Batch<64u, 192u, 384u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_64u_192u_384u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.349 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthConverter_Batch<64u, 192u, 384u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingDataWidthConverter_Batch_64u_192u_384u_s 
Execute       gen_rtl StreamingDataWidthConverter_Batch<64u, 192u, 384u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingDataWidthConverter_Batch_64u_192u_384u_s 
Execute       syn_report -csynth -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingDataWidthConverter_Batch_64u_192u_384u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingDataWidthConverter_Batch_64u_192u_384u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.adb 
Execute       db_write -model StreamingDataWidthConverter_Batch<64u, 192u, 384u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info StreamingDataWidthConverter_Batch<64u, 192u, 384u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.350 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1 
Execute       gen_rtl StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1 
Execute       syn_report -csynth -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.adb 
Execute       db_write -model StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthConverter_Batch_192u_24u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingDataWidthConverter_Batch<192u, 24u, 128u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthConverter_Batch_192u_24u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.351 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthConverter_Batch<192u, 24u, 128u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingDataWidthConverter_Batch_192u_24u_128u_s 
Execute       gen_rtl StreamingDataWidthConverter_Batch<192u, 24u, 128u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingDataWidthConverter_Batch_192u_24u_128u_s 
Execute       syn_report -csynth -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingDataWidthConverter_Batch_192u_24u_128u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingDataWidthConverter_Batch_192u_24u_128u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.adb 
Execute       db_write -model StreamingDataWidthConverter_Batch<192u, 24u, 128u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info StreamingDataWidthConverter_Batch<192u, 24u, 128u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBeOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb' using auto RAMs.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.353 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2 
Execute       syn_report -csynth -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.adb 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.355 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s 
Execute       gen_rtl ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s 
Execute       syn_report -csynth -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.adb 
Execute       db_write -model ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_entry5993_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Block_entry5993_proc -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_30s_11ns_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_entry5993_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.356 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Block_entry5993_proc -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Block_entry5993_proc 
Execute       gen_rtl DoCompute_Block_entry5993_proc -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Block_entry5993_proc 
Execute       syn_report -csynth -model DoCompute_Block_entry5993_proc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_entry5993_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Block_entry5993_proc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_entry5993_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Block_entry5993_proc -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Block_entry5993_proc -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.adb 
Execute       db_write -model DoCompute_Block_entry5993_proc -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Block_entry5993_proc -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.359 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.adb 
Command       db_write done; 0.101 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.4 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.368 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.4 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_4 
Execute       gen_rtl Matrix_Vector_Activate_Batch.4 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_4 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.4 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.4 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Matrix_Vector_Activate_Batch.4 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.369 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc26 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.370 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc26 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc26 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc26 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc26_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc26_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc26 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc26 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.371 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc27 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.372 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc27 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc27 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc27 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc27_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc27_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc27 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc27 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBufibs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi' using auto RAMs.
Command       create_rtl_model done; 0.301 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.374 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
Execute       syn_report -csynth -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.adb 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.377 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s 
Execute       gen_rtl ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s 
Execute       syn_report -csynth -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.adb 
Execute       db_write -model ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_30s_11ns_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.378 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       gen_rtl DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
Execute       syn_report -csynth -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.adb 
Execute       db_write -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_37_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.936 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 1.422 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.207 sec.
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.457 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.adb 
Command       db_write done; 1.199 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.232 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 6.323 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch 
Execute       gen_rtl Matrix_Vector_Activate_Batch -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Matrix_Vector_Activate_Batch -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc228 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc228 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc228 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc228 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc228_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc228_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc228 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc228 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' pipeline 'VITIS_LOOP_74_3_VITIS_LOOP_75_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       gen_rtl StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       syn_report -csynth -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.adb 
Execute       db_write -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6' pipeline 'VITIS_LOOP_85_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6 
Execute       gen_rtl StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6 
Execute       syn_report -csynth -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.adb 
Execute       db_write -model StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_28u_2u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingMaxPool_Batch<28u, 2u, 64u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_28u_2u_64u_s'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingMaxPool_Batch<28u, 2u, 64u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s 
Execute       gen_rtl StreamingMaxPool_Batch<28u, 2u, 64u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s 
Execute       syn_report -csynth -model StreamingMaxPool_Batch<28u, 2u, 64u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_28u_2u_64u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingMaxPool_Batch<28u, 2u, 64u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_28u_2u_64u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingMaxPool_Batch<28u, 2u, 64u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingMaxPool_Batch<28u, 2u, 64u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.adb 
Execute       db_write -model StreamingMaxPool_Batch<28u, 2u, 64u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info StreamingMaxPool_Batch<28u, 2u, 64u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc329 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc329'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc329 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc329 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc329 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc329_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc329_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc329 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc329 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBmb6' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC' using auto RAMs.
Command       create_rtl_model done; 0.316 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1 
Execute       syn_report -csynth -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.adb 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_13ns_44_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s 
Execute       gen_rtl ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s 
Execute       syn_report -csynth -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.adb 
Execute       db_write -model ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.552 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       gen_rtl DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
Execute       syn_report -csynth -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.adb 
Execute       db_write -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_37_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.488 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.559 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.217 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.adb 
Command       db_write done; 0.607 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.167 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.267 seconds; current allocated memory: 1.637 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.132 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.637 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.117 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc4 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.638 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc4 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc4 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc4 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc4 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.118 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc4 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.639 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop 
Execute       gen_rtl DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop 
Execute       syn_report -csynth -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.adb 
Execute       db_write -model DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.124 sec.
Execute       gen_tb_info DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.640 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.117 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc6 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.640 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc6 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc6 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc6 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc6 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.117 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc6 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBqcK' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg' using auto RAMs.
Command       create_rtl_model done; 0.315 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.642 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5 
Execute       syn_report -csynth -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.adb 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_13ns_44_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.643 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s 
Execute       gen_rtl ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s 
Execute       syn_report -csynth -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.adb 
Execute       db_write -model ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.121 sec.
Execute       gen_tb_info ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.646 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       gen_rtl DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
Execute       syn_report -csynth -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.adb 
Execute       db_write -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.119 sec.
Execute       gen_tb_info DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_73_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.522 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.651 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.adb 
Command       db_write done; 0.62 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.211 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.8 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.365 seconds; current allocated memory: 1.733 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.8 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_8 
Execute       gen_rtl Matrix_Vector_Activate_Batch.8 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_8 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.8 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.8 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.8 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.8 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.8 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.161 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.8 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.733 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.158 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc830' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc830 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc830'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.735 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc830 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc830 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc830 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc830_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc830_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc830 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.155 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc830 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4' pipeline 'VITIS_LOOP_74_3_VITIS_LOOP_75_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.736 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       gen_rtl StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
Execute       syn_report -csynth -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.adb 
Execute       db_write -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.154 sec.
Execute       gen_tb_info StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6' pipeline 'VITIS_LOOP_85_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.736 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6 
Execute       gen_rtl StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6 
Execute       syn_report -csynth -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.adb 
Execute       db_write -model StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.155 sec.
Execute       gen_tb_info StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Batch_10u_2u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingMaxPool_Batch<10u, 2u, 128u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Batch_10u_2u_128u_s'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.737 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingMaxPool_Batch<10u, 2u, 128u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s 
Execute       gen_rtl StreamingMaxPool_Batch<10u, 2u, 128u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s 
Execute       syn_report -csynth -model StreamingMaxPool_Batch<10u, 2u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_10u_2u_128u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingMaxPool_Batch<10u, 2u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/StreamingMaxPool_Batch_10u_2u_128u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingMaxPool_Batch<10u, 2u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingMaxPool_Batch<10u, 2u, 128u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.adb 
Execute       db_write -model StreamingMaxPool_Batch<10u, 2u, 128u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.154 sec.
Execute       gen_tb_info StreamingMaxPool_Batch<10u, 2u, 128u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc9 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc9' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.739 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc9 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc9 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc9 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc9 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.156 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc9 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBtde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBudo' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU' using auto RAMs.
Command       create_rtl_model done; 0.336 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.740 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4 
Execute       syn_report -csynth -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.adb 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.157 sec.
Execute       gen_tb_info ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.742 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s 
Execute       gen_rtl ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s 
Execute       syn_report -csynth -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.adb 
Execute       db_write -model ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.159 sec.
Execute       gen_tb_info ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.746 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       gen_rtl DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
Execute       syn_report -csynth -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.adb 
Execute       db_write -model DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.155 sec.
Execute       gen_tb_info DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_73_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.219 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.747 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.adb 
Command       db_write done; 0.188 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.174 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.7 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.765 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.7 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_7 
Execute       gen_rtl Matrix_Vector_Activate_Batch.7 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_7 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.7 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.7 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.7 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.7 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.7 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.167 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.7 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.773 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.171 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc11 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.775 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc11 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc11 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc11 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc11 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.165 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc11 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.776 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.165 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc13 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.777 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc13 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc13 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc13 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc13_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc13 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.165 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc13 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3' pipeline 'VITIS_LOOP_104_1_VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_1_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_2_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBuf_3_RAM_AUTO_1R1W' to 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputByd2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy' using auto RAMs.
Command       create_rtl_model done; 0.319 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.778 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3 
Execute       gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3 
Execute       syn_report -csynth -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.adb 
Execute       db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.167 sec.
Execute       gen_tb_info ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.779 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s 
Execute       gen_rtl ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s 
Execute       syn_report -csynth -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.adb 
Execute       db_write -model ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.171 sec.
Execute       gen_tb_info ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_145_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.197 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.782 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.173 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.6 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.789 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.6 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_6 
Execute       gen_rtl Matrix_Vector_Activate_Batch.6 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_6 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.6 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.6 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.6 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.171 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.6 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.797 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.169 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.799 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc1531 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.801 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.169 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc16 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.802 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc16 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc16 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc16 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc16_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc16_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc16 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc16 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.802 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.171 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.5 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.804 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.5 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_5 
Execute       gen_rtl Matrix_Vector_Activate_Batch.5 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_5 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.5 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.5 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.5 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.5 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.5 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.174 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.5 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.810 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.169 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc18 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.812 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc18 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc18 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc18 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc18 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc18 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.814 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc20 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.814 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc20 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc20 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc20 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc20_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc20_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc20 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc20 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.158 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.815 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.174 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.818 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_3 
Execute       gen_rtl Matrix_Vector_Activate_Batch.3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_3 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.173 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3' pipeline 'VITIS_LOOP_300_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.824 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.171 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_300_3_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_300_3_proc22 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_300_3_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.826 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc22 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_300_3_proc22 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_300_3_proc22 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc22_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_300_3_proc22_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_300_3_proc22 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.174 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_300_3_proc22 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.827 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.171 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute_Loop_VITIS_LOOP_268_1_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute_Loop_VITIS_LOOP_268_1_proc24 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute_Loop_VITIS_LOOP_268_1_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.828 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc24 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       gen_rtl DoCompute_Loop_VITIS_LOOP_268_1_proc24 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute_Loop_VITIS_LOOP_268_1_proc24 
Execute       syn_report -csynth -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc24_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_Loop_VITIS_LOOP_268_1_proc24_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.adb 
Execute       db_write -model DoCompute_Loop_VITIS_LOOP_268_1_proc24 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info DoCompute_Loop_VITIS_LOOP_268_1_proc24 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1025_9_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1'.
Command       create_rtl_model done; 0.548 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.829 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1 
Execute       gen_rtl Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.107 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.adb 
Command       db_write done; 0.396 sec.
Execute       db_write -model Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.185 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Batch.2 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.191 seconds; current allocated memory: 1.885 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Batch.2 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Matrix_Vector_Activate_Batch_2 
Execute       gen_rtl Matrix_Vector_Activate_Batch.2 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Matrix_Vector_Activate_Batch_2 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Batch.2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Batch.2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Matrix_Vector_Activate_Batch_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Batch.2 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Matrix_Vector_Activate_Batch.2 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.adb 
Execute       db_write -model Matrix_Vector_Activate_Batch.2 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.177 sec.
Execute       gen_tb_info Matrix_Vector_Activate_Batch.2 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15' pipeline 'VITIS_LOOP_153_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15/m_axi_hostmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15'.
Command       create_rtl_model done; 0.671 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.890 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 
Execute       gen_rtl Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 
Execute       syn_report -csynth -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.adb 
Execute       db_write -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.185 sec.
Execute       gen_tb_info Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1' pipeline 'VITIS_LOOP_153_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1/m_axi_hostmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1'.
Command       create_rtl_model done; 0.672 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.892 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1 
Execute       gen_rtl Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1 
Execute       syn_report -csynth -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.adb 
Execute       db_write -model Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.183 sec.
Execute       gen_tb_info Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1 -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch_64u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Stream2Mem_Batch<64u, 128u> -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch_64u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.892 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl Stream2Mem_Batch<64u, 128u> -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_Stream2Mem_Batch_64u_128u_s 
Execute       gen_rtl Stream2Mem_Batch<64u, 128u> -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_Stream2Mem_Batch_64u_128u_s 
Execute       syn_report -csynth -model Stream2Mem_Batch<64u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Stream2Mem_Batch_64u_128u_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Stream2Mem_Batch<64u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/Stream2Mem_Batch_64u_128u_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Stream2Mem_Batch<64u, 128u> -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Stream2Mem_Batch<64u, 128u> -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.adb 
Execute       db_write -model Stream2Mem_Batch<64u, 128u> -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.172 sec.
Execute       gen_tb_info Stream2Mem_Batch<64u, 128u> -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DoCompute -top_prefix BlackBoxJam_ -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute'.
INFO: [RTMG 210-285] Implementing FIFO 'out_c_U(BlackBoxJam_fifo_w64_d38_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_U(BlackBoxJam_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c160_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_1_U(BlackBoxJam_fifo_w192_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c159_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_2_U(BlackBoxJam_fifo_w24_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c158_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_5_U(BlackBoxJam_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c157_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(BlackBoxJam_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln121_cast_loc_channel_U(BlackBoxJam_fifo_w30_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_5_U(BlackBoxJam_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter1_U(BlackBoxJam_fifo_w64_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c156_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_7_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c155_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_4_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c154_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln121_1_cast_loc_channel_U(BlackBoxJam_fifo_w30_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_4_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter2_U(BlackBoxJam_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c153_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter3_U(BlackBoxJam_fifo_w64_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c152_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_6_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c151_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_3_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c150_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln121_loc_channel_U(BlackBoxJam_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln121_loc_channel_U(BlackBoxJam_fifo_w28_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_3_U(BlackBoxJam_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter4_U(BlackBoxJam_fifo_w128_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c149_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_11_loc_c135_channel_U(BlackBoxJam_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_10_loc_c137_channel_U(BlackBoxJam_fifo_w32_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_16_loc_c139_channel_U(BlackBoxJam_fifo_w32_d31_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_5_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_11_loc_c_U(BlackBoxJam_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_2_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c148_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_13_loc_channel_U(BlackBoxJam_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_13_cast_loc_channel_U(BlackBoxJam_fifo_w27_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_2_U(BlackBoxJam_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter5_U(BlackBoxJam_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c147_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter6_U(BlackBoxJam_fifo_w128_d81_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c146_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_4_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_1_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c145_U(BlackBoxJam_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln121_2_loc_channel_U(BlackBoxJam_fifo_w32_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln121_1_loc_channel_U(BlackBoxJam_fifo_w24_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_1_U(BlackBoxJam_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter7_U(BlackBoxJam_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_3_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_10_loc_c136_U(BlackBoxJam_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c144_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_U(BlackBoxJam_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c143_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter8_U(BlackBoxJam_fifo_w256_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c142_U(BlackBoxJam_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_2_U(BlackBoxJam_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_10_loc_c_U(BlackBoxJam_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_out_m_buffer_1_U(BlackBoxJam_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c141_U(BlackBoxJam_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter9_U(BlackBoxJam_fifo_w64_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_16_loc_c138_U(BlackBoxJam_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_1_U(BlackBoxJam_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_out_m_buffer_U(BlackBoxJam_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c140_U(BlackBoxJam_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter10_U(BlackBoxJam_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'totalIters_16_loc_c_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_U(BlackBoxJam_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'memOutStrm_U(BlackBoxJam_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'numReps_c_U(BlackBoxJam_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Stream2Mem_Batch_64u_128u_U0_U(BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0_U(BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0_U(BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingMaxPool_Batch_28u_2u_64u_U0_U(BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingMaxPool_Batch_10u_2u_128u_U0_U(BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0_U(BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0_U(BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0)' using Shift Registers.
Command       create_rtl_model done; 4.361 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.715 seconds; current allocated memory: 1.893 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl DoCompute -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam_DoCompute 
Execute       gen_rtl DoCompute -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam_DoCompute 
Execute       syn_report -csynth -model DoCompute -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model DoCompute -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/DoCompute_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model DoCompute -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.2 sec.
Execute       db_write -model DoCompute -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.adb 
Execute       db_write -model DoCompute -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.184 sec.
Execute       gen_tb_info DoCompute -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BlackBoxJam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model BlackBoxJam -top_prefix  -sub_prefix BlackBoxJam_ -mg_file E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/doInit' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetLayer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetInd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetThresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/val_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/numReps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BlackBoxJam' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'doInit', 'targetLayer', 'targetMem', 'targetInd', 'targetThresh', 'val_r', 'numReps' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BlackBoxJam'.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weights5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_threshs5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weights6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_threshs6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weights7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.453 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.245 seconds; current allocated memory: 1.909 GB.
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       gen_rtl BlackBoxJam -istop -style xilinx -f -lang vhdl -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/vhdl/BlackBoxJam 
Execute       gen_rtl BlackBoxJam -istop -style xilinx -f -lang vlog -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/verilog/BlackBoxJam 
Execute       syn_report -csynth -model BlackBoxJam -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/BlackBoxJam_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model BlackBoxJam -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/BlackBoxJam_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model BlackBoxJam -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.193 sec.
Execute       db_write -model BlackBoxJam -f -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.adb 
Command       db_write done; 0.129 sec.
Execute       db_write -model BlackBoxJam -bindview -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.189 sec.
Execute       gen_tb_info BlackBoxJam -p E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam 
Execute       export_constraint_db -f -tool general -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute       syn_report -designview -model BlackBoxJam -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.design.xml 
Command       syn_report done; 0.44 sec.
Execute       syn_report -csynthDesign -model BlackBoxJam -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth.rpt -MHOut E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model BlackBoxJam -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model BlackBoxJam -o E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.protoinst 
Execute       sc_get_clocks BlackBoxJam 
Execute       sc_get_portdomain BlackBoxJam 
INFO-FLOW: Model list for RTL component generation: entry_proc {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_16} {Mem2Stream_Batch<64u, 3072u>_Pipeline_VITIS_LOOP_140_1} {Mem2Stream_Batch<64u, 3072u>} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>_Pipeline_VITIS_LOOP_300_3} {StreamingDataWidthConverter_Batch<64u, 192u, 384u>} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>_Pipeline_VITIS_LOOP_268_1} {StreamingDataWidthConverter_Batch<192u, 24u, 128u>} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2 {ConvolutionInputGenerator<3u, 3u, 8u, 32u, 30u, 3u, 1u>} DoCompute_Block_entry5993_proc Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.4 DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc26 DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc27 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 {ConvolutionInputGenerator<3u, 64u, 1u, 30u, 28u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc228 {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<28u, 2u, 64u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<28u, 2u, 64u>} DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc329 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.1 {ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.1 DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc4 DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc6 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.5 {ConvolutionInputGenerator<3u, 128u, 1u, 12u, 10u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream Matrix_Vector_Activate_Batch.8_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.8 DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc830 {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4} {StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6} {StreamingMaxPool_Batch<10u, 2u, 128u>} DoCompute_Loop_VITIS_LOOP_268_1_proc9 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 {ConvolutionInputGenerator<3u, 128u, 1u, 5u, 3u, 32u, 1u>} DoCompute_Block__ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch.7_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.7 DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc11 DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc13 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 {ConvolutionInputGenerator<3u, 256u, 1u, 3u, 1u, 32u, 1u>} Matrix_Vector_Activate_Batch.6_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.6 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc1531 DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc16 Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.5 DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc18 DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc20 Matrix_Vector_Activate_Batch.3_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.3 DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc22 DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc24 Matrix_Vector_Activate_Batch.2_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch.2 {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15} {Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1} {Stream2Mem_Batch<64u, 128u>} DoCompute BlackBoxJam
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Mem2Stream_Batch_64u_3072u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [StreamingDataWidthConverter_Batch_64u_192u_384u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [StreamingDataWidthConverter_Batch_192u_24u_128u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_9_2_24_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_9_2_24_1_1
INFO-FLOW: Found component BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb.
INFO-FLOW: Append model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Block_entry5993_proc] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_30s_11ns_30_2_1.
INFO-FLOW: Append model BlackBoxJam_mul_30s_11ns_30_2_1
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_19_4_24_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_19_4_24_1_1
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_4] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc26] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_32s_13ns_32_2_1.
INFO-FLOW: Append model BlackBoxJam_mul_32s_13ns_32_2_1
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc27] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_32s_12ns_32_2_1.
INFO-FLOW: Append model BlackBoxJam_mul_32s_12ns_32_2_1
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_9_2_32_1_1
INFO-FLOW: Found component BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi.
INFO-FLOW: Append model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_32ns_15ns_46_2_1.
INFO-FLOW: Append model BlackBoxJam_mul_32ns_15ns_46_2_1
INFO-FLOW: Handling components in module [DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_37_5_32_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_37_5_32_1_1
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc228] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [StreamingMaxPool_Batch_28u_2u_64u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc329] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_32s_10ns_32_2_1.
INFO-FLOW: Append model BlackBoxJam_mul_32s_10ns_32_2_1
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC.
INFO-FLOW: Append model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_32ns_13ns_44_2_1.
INFO-FLOW: Append model BlackBoxJam_mul_32ns_13ns_44_2_1
INFO-FLOW: Handling components in module [DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc4] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc6] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg.
INFO-FLOW: Append model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_32s_8ns_32_2_1.
INFO-FLOW: Append model BlackBoxJam_mul_32s_8ns_32_2_1
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_73_6_32_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_73_6_32_1_1
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_8] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc830] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_32s_11ns_32_2_1.
INFO-FLOW: Append model BlackBoxJam_mul_32s_11ns_32_2_1
INFO-FLOW: Handling components in module [StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [StreamingMaxPool_Batch_10u_2u_128u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc9] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU.
INFO-FLOW: Append model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_7] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc11] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc13] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.compgen.tcl 
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy.
INFO-FLOW: Append model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_145_7_32_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_145_7_32_1_1
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_6] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc1531] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc16] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_129_6_4_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_129_6_4_1_1
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_5] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc18] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc20] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_129_6_8_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_129_6_8_1_1
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_300_3_proc22] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DoCompute_Loop_VITIS_LOOP_268_1_proc24] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.compgen.tcl 
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_sparsemux_1025_9_1_1_1.
INFO-FLOW: Append model BlackBoxJam_sparsemux_1025_9_1_1_1
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch_2] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.compgen.tcl 
INFO-FLOW: Handling components in module [Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Stream2Mem_Batch_64u_128u_s] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_fifo_w64_d38_A.
INFO-FLOW: Append model BlackBoxJam_fifo_w64_d38_A
INFO-FLOW: Found component BlackBoxJam_fifo_w64_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w64_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w192_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w192_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w24_d128_A.
INFO-FLOW: Append model BlackBoxJam_fifo_w24_d128_A
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w24_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w24_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d3_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: Found component BlackBoxJam_fifo_w30_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w30_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w30_d5_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w30_d5_S
INFO-FLOW: Found component BlackBoxJam_fifo_w16_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w16_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w64_d128_A.
INFO-FLOW: Append model BlackBoxJam_fifo_w64_d128_A
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d3_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: Found component BlackBoxJam_fifo_w30_d8_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w30_d8_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w64_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w64_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w64_d128_A.
INFO-FLOW: Append model BlackBoxJam_fifo_w64_d128_A
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d3_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d15_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d15_S
INFO-FLOW: Found component BlackBoxJam_fifo_w28_d14_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w28_d14_S
INFO-FLOW: Found component BlackBoxJam_fifo_w16_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w16_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w128_d128_A.
INFO-FLOW: Append model BlackBoxJam_fifo_w128_d128_A
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d3_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d16_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d16_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d25_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d25_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d31_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d31_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d9_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d9_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d3_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d21_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d21_S
INFO-FLOW: Found component BlackBoxJam_fifo_w27_d18_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w27_d18_S
INFO-FLOW: Found component BlackBoxJam_fifo_w16_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w16_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w128_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w128_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w128_d81_A.
INFO-FLOW: Append model BlackBoxJam_fifo_w128_d81_A
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d3_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d5_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d5_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d25_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d25_S
INFO-FLOW: Found component BlackBoxJam_fifo_w24_d23_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w24_d23_S
INFO-FLOW: Found component BlackBoxJam_fifo_w4_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w4_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w256_d1_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w256_d1_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d5_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d5_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w1_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w1_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w256_d1_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w256_d1_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d3_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: Found component BlackBoxJam_fifo_w4_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w4_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d4_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d4_S
INFO-FLOW: Found component BlackBoxJam_fifo_w1_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w1_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d4_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d4_S
INFO-FLOW: Found component BlackBoxJam_fifo_w64_d128_A.
INFO-FLOW: Append model BlackBoxJam_fifo_w64_d128_A
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d4_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d4_S
INFO-FLOW: Found component BlackBoxJam_fifo_w8_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w8_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w1_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w1_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d4_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d4_S
INFO-FLOW: Found component BlackBoxJam_fifo_w64_d3_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w64_d3_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w1_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w1_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w64_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w64_d2_S
INFO-FLOW: Found component BlackBoxJam_fifo_w32_d2_S.
INFO-FLOW: Append model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: Found component BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0
INFO-FLOW: Found component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0
INFO-FLOW: Found component BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0
INFO-FLOW: Found component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0
INFO-FLOW: Found component BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0
INFO-FLOW: Found component BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0
INFO-FLOW: Found component BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0.
INFO-FLOW: Append model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0
INFO-FLOW: Handling components in module [BlackBoxJam] ... 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_weights5_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_weights5_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_threshs5_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_threshs5_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_weights6_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_weights6_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_threshs6_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_threshs6_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_weights7_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_weights7_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W
INFO-FLOW: Found component BlackBoxJam_hostmem_m_axi.
INFO-FLOW: Append model BlackBoxJam_hostmem_m_axi
INFO-FLOW: Found component BlackBoxJam_control_s_axi.
INFO-FLOW: Append model BlackBoxJam_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16
INFO-FLOW: Append model Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1
INFO-FLOW: Append model Mem2Stream_Batch_64u_3072u_s
INFO-FLOW: Append model StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model StreamingDataWidthConverter_Batch_64u_192u_384u_s
INFO-FLOW: Append model StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: Append model StreamingDataWidthConverter_Batch_192u_24u_128u_s
INFO-FLOW: Append model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2
INFO-FLOW: Append model ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s
INFO-FLOW: Append model DoCompute_Block_entry5993_proc
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_4
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc26
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc27
INFO-FLOW: Append model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
INFO-FLOW: Append model ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s
INFO-FLOW: Append model DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc228
INFO-FLOW: Append model StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
INFO-FLOW: Append model StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6
INFO-FLOW: Append model StreamingMaxPool_Batch_28u_2u_64u_s
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc329
INFO-FLOW: Append model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1
INFO-FLOW: Append model ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s
INFO-FLOW: Append model DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_1
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc4
INFO-FLOW: Append model DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc6
INFO-FLOW: Append model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5
INFO-FLOW: Append model ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s
INFO-FLOW: Append model DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_8
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc830
INFO-FLOW: Append model StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
INFO-FLOW: Append model StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6
INFO-FLOW: Append model StreamingMaxPool_Batch_10u_2u_128u_s
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc9
INFO-FLOW: Append model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4
INFO-FLOW: Append model ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s
INFO-FLOW: Append model DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_7
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc11
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc13
INFO-FLOW: Append model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3
INFO-FLOW: Append model ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_6
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc1531
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc16
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_5
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc18
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc20
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_300_3_proc22
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: Append model DoCompute_Loop_VITIS_LOOP_268_1_proc24
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: Append model Matrix_Vector_Activate_Batch_2
INFO-FLOW: Append model Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15
INFO-FLOW: Append model Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1
INFO-FLOW: Append model Stream2Mem_Batch_64u_128u_s
INFO-FLOW: Append model DoCompute
INFO-FLOW: Append model BlackBoxJam
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_sparsemux_9_2_24_1_1 BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_mul_30s_11ns_30_2_1 BlackBoxJam_sparsemux_19_4_24_1_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_mul_32s_13ns_32_2_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_mul_32s_12ns_32_2_1 BlackBoxJam_sparsemux_9_2_32_1_1 BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_mul_32ns_15ns_46_2_1 BlackBoxJam_sparsemux_37_5_32_1_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_mul_32s_10ns_32_2_1 BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_mul_32ns_13ns_44_2_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_mul_32s_8ns_32_2_1 BlackBoxJam_sparsemux_73_6_32_1_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_mul_32s_11ns_32_2_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W BlackBoxJam_flow_control_loop_pipe BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_sparsemux_145_7_32_1_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_sparsemux_129_6_4_1_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_sparsemux_129_6_8_1_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_sparsemux_1025_9_1_1_1 BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_flow_control_loop_pipe_sequential_init BlackBoxJam_fifo_w64_d38_A BlackBoxJam_fifo_w64_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w192_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w24_d128_A BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w24_d2_S BlackBoxJam_fifo_w32_d3_S BlackBoxJam_fifo_w30_d2_S BlackBoxJam_fifo_w30_d5_S BlackBoxJam_fifo_w16_d2_S BlackBoxJam_fifo_w64_d128_A BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d3_S BlackBoxJam_fifo_w30_d8_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w64_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w64_d128_A BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d3_S BlackBoxJam_fifo_w32_d15_S BlackBoxJam_fifo_w28_d14_S BlackBoxJam_fifo_w16_d2_S BlackBoxJam_fifo_w128_d128_A BlackBoxJam_fifo_w32_d3_S BlackBoxJam_fifo_w32_d16_S BlackBoxJam_fifo_w32_d25_S BlackBoxJam_fifo_w32_d31_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d9_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d3_S BlackBoxJam_fifo_w32_d21_S BlackBoxJam_fifo_w27_d18_S BlackBoxJam_fifo_w16_d2_S BlackBoxJam_fifo_w128_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w128_d81_A BlackBoxJam_fifo_w32_d3_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d5_S BlackBoxJam_fifo_w32_d25_S BlackBoxJam_fifo_w24_d23_S BlackBoxJam_fifo_w4_d2_S BlackBoxJam_fifo_w256_d1_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d5_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w1_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w256_d1_S BlackBoxJam_fifo_w32_d3_S BlackBoxJam_fifo_w4_d2_S BlackBoxJam_fifo_w32_d4_S BlackBoxJam_fifo_w1_d2_S BlackBoxJam_fifo_w32_d4_S BlackBoxJam_fifo_w64_d128_A BlackBoxJam_fifo_w32_d4_S BlackBoxJam_fifo_w8_d2_S BlackBoxJam_fifo_w1_d2_S BlackBoxJam_fifo_w32_d4_S BlackBoxJam_fifo_w64_d3_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_fifo_w1_d2_S BlackBoxJam_fifo_w64_d2_S BlackBoxJam_fifo_w32_d2_S BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0 BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0 BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0 BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0 BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0 BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0 BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0 BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0 BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0 BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0 BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0 BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W BlackBoxJam_weights5_RAM_AUTO_1R1W BlackBoxJam_threshs5_RAM_AUTO_1R1W BlackBoxJam_weights6_RAM_AUTO_1R1W BlackBoxJam_threshs6_RAM_AUTO_1R1W BlackBoxJam_weights7_RAM_AUTO_1R1W BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W BlackBoxJam_hostmem_m_axi BlackBoxJam_control_s_axi entry_proc Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16 Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 Mem2Stream_Batch_64u_3072u_s StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3 StreamingDataWidthConverter_Batch_64u_192u_384u_s StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1 StreamingDataWidthConverter_Batch_192u_24u_128u_s ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2 ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s DoCompute_Block_entry5993_proc Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch_4 DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc26 DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc27 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc228 StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6 StreamingMaxPool_Batch_28u_2u_64u_s DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc329 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1 ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch_1 DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc4 DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc6 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5 ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch_8 DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc830 StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6 StreamingMaxPool_Batch_10u_2u_128u_s DoCompute_Loop_VITIS_LOOP_268_1_proc9 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4 ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch_7 DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc11 DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc13 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3 ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch_6 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc1531 DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc16 Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch_5 DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc18 DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc20 Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch_3 DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_300_3_proc22 DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 DoCompute_Loop_VITIS_LOOP_268_1_proc24 Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1 Matrix_Vector_Activate_Batch_2 Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1 Stream2Mem_Batch_64u_128u_s DoCompute BlackBoxJam
INFO-FLOW: Generating E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_9_2_24_1_1
INFO-FLOW: To file: write model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_mul_30s_11ns_30_2_1
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_19_4_24_1_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_mul_32s_13ns_32_2_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_mul_32s_12ns_32_2_1
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_mul_32ns_15ns_46_2_1
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_37_5_32_1_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_mul_32s_10ns_32_2_1
INFO-FLOW: To file: write model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_mul_32ns_13ns_44_2_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_mul_32s_8ns_32_2_1
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_73_6_32_1_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_mul_32s_11ns_32_2_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe
INFO-FLOW: To file: write model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_145_7_32_1_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_129_6_4_1_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_129_6_8_1_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_sparsemux_1025_9_1_1_1
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model BlackBoxJam_fifo_w64_d38_A
INFO-FLOW: To file: write model BlackBoxJam_fifo_w64_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w192_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w24_d128_A
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w24_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w30_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w30_d5_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w16_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w64_d128_A
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w30_d8_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w64_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w64_d128_A
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d15_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w28_d14_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w16_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w128_d128_A
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d16_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d25_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d31_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d9_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d21_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w27_d18_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w16_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w128_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w128_d81_A
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d5_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d25_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w24_d23_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w4_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w256_d1_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d5_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w1_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w256_d1_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d3_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w4_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d4_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w1_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d4_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w64_d128_A
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d4_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w8_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w1_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d4_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w64_d3_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w1_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w64_d2_S
INFO-FLOW: To file: write model BlackBoxJam_fifo_w32_d2_S
INFO-FLOW: To file: write model BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0
INFO-FLOW: To file: write model BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_weights5_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_threshs5_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_weights6_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_threshs6_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_weights7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model BlackBoxJam_hostmem_m_axi
INFO-FLOW: To file: write model BlackBoxJam_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16
INFO-FLOW: To file: write model Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1
INFO-FLOW: To file: write model Mem2Stream_Batch_64u_3072u_s
INFO-FLOW: To file: write model StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model StreamingDataWidthConverter_Batch_64u_192u_384u_s
INFO-FLOW: To file: write model StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: To file: write model StreamingDataWidthConverter_Batch_192u_24u_128u_s
INFO-FLOW: To file: write model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2
INFO-FLOW: To file: write model ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s
INFO-FLOW: To file: write model DoCompute_Block_entry5993_proc
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_4
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc26
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc27
INFO-FLOW: To file: write model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
INFO-FLOW: To file: write model ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s
INFO-FLOW: To file: write model DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc228
INFO-FLOW: To file: write model StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
INFO-FLOW: To file: write model StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6
INFO-FLOW: To file: write model StreamingMaxPool_Batch_28u_2u_64u_s
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc329
INFO-FLOW: To file: write model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1
INFO-FLOW: To file: write model ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s
INFO-FLOW: To file: write model DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_1
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc4
INFO-FLOW: To file: write model DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc6
INFO-FLOW: To file: write model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5
INFO-FLOW: To file: write model ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s
INFO-FLOW: To file: write model DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_8
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc830
INFO-FLOW: To file: write model StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
INFO-FLOW: To file: write model StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6
INFO-FLOW: To file: write model StreamingMaxPool_Batch_10u_2u_128u_s
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc9
INFO-FLOW: To file: write model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4
INFO-FLOW: To file: write model ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s
INFO-FLOW: To file: write model DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_7
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc11
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc13
INFO-FLOW: To file: write model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3
INFO-FLOW: To file: write model ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_6
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc1531
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc16
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_5
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc18
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc20
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_300_3_proc22
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1
INFO-FLOW: To file: write model DoCompute_Loop_VITIS_LOOP_268_1_proc24
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch_2
INFO-FLOW: To file: write model Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15
INFO-FLOW: To file: write model Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1
INFO-FLOW: To file: write model Stream2Mem_Batch_64u_128u_s
INFO-FLOW: To file: write model DoCompute
INFO-FLOW: To file: write model BlackBoxJam
INFO-FLOW: Generating E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/vhdl' dstVlogDir='E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/vlog' tclDir='E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db' modelList='BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_9_2_24_1_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_30s_11ns_30_2_1
BlackBoxJam_sparsemux_19_4_24_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_13ns_32_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_12ns_32_2_1
BlackBoxJam_sparsemux_9_2_32_1_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32ns_15ns_46_2_1
BlackBoxJam_sparsemux_37_5_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_10ns_32_2_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32ns_13ns_44_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_8ns_32_2_1
BlackBoxJam_sparsemux_73_6_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_11ns_32_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W
BlackBoxJam_flow_control_loop_pipe
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_145_7_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_129_6_4_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_129_6_8_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_1025_9_1_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_fifo_w64_d38_A
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w192_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w24_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w24_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w30_d2_S
BlackBoxJam_fifo_w30_d5_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w30_d8_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d15_S
BlackBoxJam_fifo_w28_d14_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w128_d128_A
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d16_S
BlackBoxJam_fifo_w32_d25_S
BlackBoxJam_fifo_w32_d31_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d9_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d21_S
BlackBoxJam_fifo_w27_d18_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w128_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w128_d81_A
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d5_S
BlackBoxJam_fifo_w32_d25_S
BlackBoxJam_fifo_w24_d23_S
BlackBoxJam_fifo_w4_d2_S
BlackBoxJam_fifo_w256_d1_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d5_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w256_d1_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w4_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w8_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w64_d3_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0
BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0
BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0
BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0
BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0
BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W
BlackBoxJam_weights5_RAM_AUTO_1R1W
BlackBoxJam_threshs5_RAM_AUTO_1R1W
BlackBoxJam_weights6_RAM_AUTO_1R1W
BlackBoxJam_threshs6_RAM_AUTO_1R1W
BlackBoxJam_weights7_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W
BlackBoxJam_hostmem_m_axi
BlackBoxJam_control_s_axi
entry_proc
Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16
Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1
Mem2Stream_Batch_64u_3072u_s
StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3
StreamingDataWidthConverter_Batch_64u_192u_384u_s
StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1
StreamingDataWidthConverter_Batch_192u_24u_128u_s
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2
ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s
DoCompute_Block_entry5993_proc
Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_4
DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc26
DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc27
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch
DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc228
StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6
StreamingMaxPool_Batch_28u_2u_64u_s
DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc329
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1
ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_1
DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc4
DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop
DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc6
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5
ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream
Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_8
DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc830
StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6
StreamingMaxPool_Batch_10u_2u_128u_s
DoCompute_Loop_VITIS_LOOP_268_1_proc9
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4
ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_7
DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc11
DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc13
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3
ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s
Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_6
DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc1531
DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc16
Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_5
DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc18
DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc20
Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_3
DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc22
DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc24
Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_2
Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15
Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1
Stream2Mem_Batch_64u_128u_s
DoCompute
BlackBoxJam
' expOnly='0'
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.compgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.017 seconds; current allocated memory: 1.936 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='BlackBoxJam_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name StreamingDataWidthConverter_Batch_192u_24u_128u_s
INFO-FLOW: No bind nodes found for module_name DoCompute_Loop_VITIS_LOOP_268_1_proc6
INFO-FLOW: No bind nodes found for module_name DoCompute_Loop_VITIS_LOOP_300_3_proc11
INFO-FLOW: No bind nodes found for module_name DoCompute_Loop_VITIS_LOOP_300_3_proc1531
INFO-FLOW: No bind nodes found for module_name DoCompute_Loop_VITIS_LOOP_268_1_proc16
INFO-FLOW: No bind nodes found for module_name Matrix_Vector_Activate_Batch_5
INFO-FLOW: No bind nodes found for module_name DoCompute_Loop_VITIS_LOOP_300_3_proc18
INFO-FLOW: No bind nodes found for module_name DoCompute_Loop_VITIS_LOOP_268_1_proc20
INFO-FLOW: No bind nodes found for module_name Matrix_Vector_Activate_Batch_3
INFO-FLOW: No bind nodes found for module_name DoCompute_Loop_VITIS_LOOP_300_3_proc22
INFO-FLOW: No bind nodes found for module_name DoCompute_Loop_VITIS_LOOP_268_1_proc24
INFO-FLOW: No bind nodes found for module_name Matrix_Vector_Activate_Batch_2
INFO-FLOW: Done: create_csynth_xml bind info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/Tai_lieu/DATN/vitis/hw/hw/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_9_2_24_1_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_30s_11ns_30_2_1
BlackBoxJam_sparsemux_19_4_24_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_13ns_32_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_12ns_32_2_1
BlackBoxJam_sparsemux_9_2_32_1_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32ns_15ns_46_2_1
BlackBoxJam_sparsemux_37_5_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_10ns_32_2_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32ns_13ns_44_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_8ns_32_2_1
BlackBoxJam_sparsemux_73_6_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_11ns_32_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W
BlackBoxJam_flow_control_loop_pipe
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_145_7_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_129_6_4_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_129_6_8_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_1025_9_1_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_fifo_w64_d38_A
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w192_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w24_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w24_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w30_d2_S
BlackBoxJam_fifo_w30_d5_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w30_d8_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d15_S
BlackBoxJam_fifo_w28_d14_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w128_d128_A
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d16_S
BlackBoxJam_fifo_w32_d25_S
BlackBoxJam_fifo_w32_d31_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d9_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d21_S
BlackBoxJam_fifo_w27_d18_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w128_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w128_d81_A
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d5_S
BlackBoxJam_fifo_w32_d25_S
BlackBoxJam_fifo_w24_d23_S
BlackBoxJam_fifo_w4_d2_S
BlackBoxJam_fifo_w256_d1_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d5_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w256_d1_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w4_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w8_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w64_d3_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0
BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0
BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0
BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0
BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0
BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W
BlackBoxJam_weights5_RAM_AUTO_1R1W
BlackBoxJam_threshs5_RAM_AUTO_1R1W
BlackBoxJam_weights6_RAM_AUTO_1R1W
BlackBoxJam_threshs6_RAM_AUTO_1R1W
BlackBoxJam_weights7_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W
BlackBoxJam_hostmem_m_axi
BlackBoxJam_control_s_axi
entry_proc
Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16
Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1
Mem2Stream_Batch_64u_3072u_s
StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3
StreamingDataWidthConverter_Batch_64u_192u_384u_s
StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1
StreamingDataWidthConverter_Batch_192u_24u_128u_s
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2
ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s
DoCompute_Block_entry5993_proc
Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_4
DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc26
DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc27
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch
DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc228
StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6
StreamingMaxPool_Batch_28u_2u_64u_s
DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc329
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1
ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_1
DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc4
DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop
DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc6
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5
ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream
Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_8
DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc830
StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6
StreamingMaxPool_Batch_10u_2u_128u_s
DoCompute_Loop_VITIS_LOOP_268_1_proc9
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4
ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_7
DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc11
DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc13
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3
ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s
Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_6
DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc1531
DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc16
Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_5
DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc18
DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc20
Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_3
DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc22
DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc24
Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_2
Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15
Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1
Stream2Mem_Batch_64u_128u_s
DoCompute
BlackBoxJam
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.dataonly.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.dataonly.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.dataonly.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute       sc_get_clocks BlackBoxJam 
Execute       source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME hostmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME hostmem DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST BlackBoxJam MODULE2INSTS {BlackBoxJam BlackBoxJam DoCompute grp_DoCompute_fu_2926 Mem2Stream_Batch_64u_3072u_s Mem2Stream_Batch_64u_3072u_U0 Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108 Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117 DoCompute_Block_entry5993_proc DoCompute_Block_entry5993_proc_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 StreamingDataWidthConverter_Batch_64u_192u_384u_s StreamingDataWidthConverter_Batch_64u_192u_384u_U0 StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3 grp_StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3_fu_54 DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0 StreamingDataWidthConverter_Batch_192u_24u_128u_s StreamingDataWidthConverter_Batch_192u_24u_128u_U0 StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1 grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52 ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2 grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_fu_58 Matrix_Vector_Activate_Batch_4 Matrix_Vector_Activate_Batch_4_U0 Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100 DoCompute_Loop_VITIS_LOOP_300_3_proc26 DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3_fu_52 DoCompute_Loop_VITIS_LOOP_268_1_proc27 DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1_fu_52 ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_52 Matrix_Vector_Activate_Batch Matrix_Vector_Activate_Batch_U0 Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164 DoCompute_Loop_VITIS_LOOP_300_3_proc228 DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3_fu_52 StreamingMaxPool_Batch_28u_2u_64u_s StreamingMaxPool_Batch_28u_2u_64u_U0 StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240 StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6 grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247 DoCompute_Loop_VITIS_LOOP_268_1_proc329 DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1_fu_52 ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1 grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_fu_52 DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 Matrix_Vector_Activate_Batch_1 Matrix_Vector_Activate_Batch_1_U0 Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1_fu_100 DoCompute_Loop_VITIS_LOOP_300_3_proc4 DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_fu_62 DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc6 DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1_fu_50 ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5 grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_fu_52 Matrix_Vector_Activate_Batch_8 Matrix_Vector_Activate_Batch_8_U0 Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1_fu_100 DoCompute_Loop_VITIS_LOOP_300_3_proc830 DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3_fu_52 StreamingMaxPool_Batch_10u_2u_128u_s StreamingMaxPool_Batch_10u_2u_128u_U0 StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152 StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6 grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159 DoCompute_Loop_VITIS_LOOP_268_1_proc9 DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0 ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4 grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_fu_58 DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 Matrix_Vector_Activate_Batch_7 Matrix_Vector_Activate_Batch_7_U0 Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52 DoCompute_Loop_VITIS_LOOP_300_3_proc11 DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3_fu_38 DoCompute_Loop_VITIS_LOOP_268_1_proc13 DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1_fu_58 ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3 grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_fu_58 Matrix_Vector_Activate_Batch_6 Matrix_Vector_Activate_Batch_6_U0 Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1_fu_58 DoCompute_Loop_VITIS_LOOP_300_3_proc1531 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_fu_52 DoCompute_Loop_VITIS_LOOP_268_1_proc16 DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_fu_50 Matrix_Vector_Activate_Batch_5 Matrix_Vector_Activate_Batch_5_U0 Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56 DoCompute_Loop_VITIS_LOOP_300_3_proc18 DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_fu_50 DoCompute_Loop_VITIS_LOOP_268_1_proc20 DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1_fu_38 Matrix_Vector_Activate_Batch_3 Matrix_Vector_Activate_Batch_3_U0 Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1_fu_56 DoCompute_Loop_VITIS_LOOP_300_3_proc22 DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3_fu_50 DoCompute_Loop_VITIS_LOOP_268_1_proc24 DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1_fu_38 Matrix_Vector_Activate_Batch_2 Matrix_Vector_Activate_Batch_2_U0 Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1 grp_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_fu_60 entry_proc entry_proc_U0 Stream2Mem_Batch_64u_128u_s Stream2Mem_Batch_64u_128u_U0 Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93 Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1 grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102} INST2MODULE {BlackBoxJam BlackBoxJam grp_DoCompute_fu_2926 DoCompute Mem2Stream_Batch_64u_3072u_U0 Mem2Stream_Batch_64u_3072u_s grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108 Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117 Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 DoCompute_Block_entry5993_proc_U0 DoCompute_Block_entry5993_proc DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream StreamingDataWidthConverter_Batch_64u_192u_384u_U0 StreamingDataWidthConverter_Batch_64u_192u_384u_s grp_StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3_fu_54 StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3 DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI StreamingDataWidthConverter_Batch_192u_24u_128u_U0 StreamingDataWidthConverter_Batch_192u_24u_128u_s grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52 StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1 ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0 ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_fu_58 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2 Matrix_Vector_Activate_Batch_4_U0 Matrix_Vector_Activate_Batch_4 grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100 Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1 DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc26 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3_fu_52 DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc27 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1_fu_52 DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0 ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_52 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 Matrix_Vector_Activate_Batch_U0 Matrix_Vector_Activate_Batch grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164 Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc228 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3_fu_52 DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 StreamingMaxPool_Batch_28u_2u_64u_U0 StreamingMaxPool_Batch_28u_2u_64u_s grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240 StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247 StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6 DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc329 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1_fu_52 DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0 ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_fu_52 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1 DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_1_U0 Matrix_Vector_Activate_Batch_1 grp_Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1_fu_100 Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1 DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc4 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_fu_62 DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc6 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1_fu_50 DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_fu_52 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5 Matrix_Vector_Activate_Batch_8_U0 Matrix_Vector_Activate_Batch_8 grp_Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1_fu_100 Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1 DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc830 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3_fu_52 DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 StreamingMaxPool_Batch_10u_2u_128u_U0 StreamingMaxPool_Batch_10u_2u_128u_s grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152 StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159 StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6 DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc9 ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0 ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_fu_58 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4 DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI Matrix_Vector_Activate_Batch_7_U0 Matrix_Vector_Activate_Batch_7 grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52 Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1 DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc11 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3_fu_38 DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc13 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1_fu_58 DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0 ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_fu_58 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3 Matrix_Vector_Activate_Batch_6_U0 Matrix_Vector_Activate_Batch_6 grp_Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1_fu_58 Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc1531 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_fu_52 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc16 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_fu_50 DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 Matrix_Vector_Activate_Batch_5_U0 Matrix_Vector_Activate_Batch_5 grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56 Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc18 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_fu_50 DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc20 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1_fu_38 DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 Matrix_Vector_Activate_Batch_3_U0 Matrix_Vector_Activate_Batch_3 grp_Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1_fu_56 Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1 DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc22 grp_DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3_fu_50 DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc24 grp_DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1_fu_38 DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 Matrix_Vector_Activate_Batch_2_U0 Matrix_Vector_Activate_Batch_2 grp_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_fu_60 Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1 entry_proc_U0 entry_proc Stream2Mem_Batch_64u_128u_U0 Stream2Mem_Batch_64u_128u_s grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93 Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102 Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1} INSTDATA {BlackBoxJam {DEPTH 1 CHILDREN grp_DoCompute_fu_2926} grp_DoCompute_fu_2926 {DEPTH 2 CHILDREN {Mem2Stream_Batch_64u_3072u_U0 DoCompute_Block_entry5993_proc_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 StreamingDataWidthConverter_Batch_64u_192u_384u_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0 StreamingDataWidthConverter_Batch_192u_24u_128u_U0 ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0 Matrix_Vector_Activate_Batch_4_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0 ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0 Matrix_Vector_Activate_Batch_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0 StreamingMaxPool_Batch_28u_2u_64u_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0 ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 Matrix_Vector_Activate_Batch_1_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0 DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0 ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 Matrix_Vector_Activate_Batch_8_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0 StreamingMaxPool_Batch_10u_2u_128u_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0 ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0 DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 Matrix_Vector_Activate_Batch_7_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0 ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0 Matrix_Vector_Activate_Batch_6_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 Matrix_Vector_Activate_Batch_5_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0 Matrix_Vector_Activate_Batch_3_U0 DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0 DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0 Matrix_Vector_Activate_Batch_2_U0 entry_proc_U0 Stream2Mem_Batch_64u_128u_U0}} Mem2Stream_Batch_64u_3072u_U0 {DEPTH 3 CHILDREN {grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108 grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117}} grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108 {DEPTH 4 CHILDREN {}} grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117 {DEPTH 4 CHILDREN {}} DoCompute_Block_entry5993_proc_U0 {DEPTH 3 CHILDREN {}} DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream_U0 {DEPTH 3 CHILDREN {}} StreamingDataWidthConverter_Batch_64u_192u_384u_U0 {DEPTH 3 CHILDREN grp_StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3_fu_54} grp_StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3_fu_54 {DEPTH 4 CHILDREN {}} DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI_U0 {DEPTH 3 CHILDREN {}} StreamingDataWidthConverter_Batch_192u_24u_128u_U0 {DEPTH 3 CHILDREN grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52} grp_StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1_fu_52 {DEPTH 4 CHILDREN {}} ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0 {DEPTH 3 CHILDREN grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_fu_58} grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_fu_58 {DEPTH 4 CHILDREN {}} Matrix_Vector_Activate_Batch_4_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100} grp_Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1_fu_100 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3_fu_52} grp_DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3_fu_52 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1_fu_52} grp_DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1_fu_52 {DEPTH 4 CHILDREN {}} ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0 {DEPTH 3 CHILDREN grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_52} grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_52 {DEPTH 4 CHILDREN {}} Matrix_Vector_Activate_Batch_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164} grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3_fu_52} grp_DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3_fu_52 {DEPTH 4 CHILDREN {}} StreamingMaxPool_Batch_28u_2u_64u_U0 {DEPTH 3 CHILDREN {grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240 grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247}} grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_240 {DEPTH 4 CHILDREN {}} grp_StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6_fu_247 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1_fu_52} grp_DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1_fu_52 {DEPTH 4 CHILDREN {}} ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0 {DEPTH 3 CHILDREN grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_fu_52} grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_fu_52 {DEPTH 4 CHILDREN {}} DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI_U0 {DEPTH 3 CHILDREN {}} Matrix_Vector_Activate_Batch_1_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1_fu_100} grp_Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1_fu_100 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_300_3_proc4_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_fu_62} grp_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_fu_62 {DEPTH 4 CHILDREN {}} DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop_U0 {DEPTH 3 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_268_1_proc6_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1_fu_50} grp_DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1_fu_50 {DEPTH 4 CHILDREN {}} ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0 {DEPTH 3 CHILDREN grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_fu_52} grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_fu_52 {DEPTH 4 CHILDREN {}} Matrix_Vector_Activate_Batch_8_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1_fu_100} grp_Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1_fu_100 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3_fu_52} grp_DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3_fu_52 {DEPTH 4 CHILDREN {}} StreamingMaxPool_Batch_10u_2u_128u_U0 {DEPTH 3 CHILDREN {grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152 grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159}} grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152 {DEPTH 4 CHILDREN {}} grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_268_1_proc9_U0 {DEPTH 3 CHILDREN {}} ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0 {DEPTH 3 CHILDREN grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_fu_58} grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_fu_58 {DEPTH 4 CHILDREN {}} DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI_U0 {DEPTH 3 CHILDREN {}} Matrix_Vector_Activate_Batch_7_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52} grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3_fu_38} grp_DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3_fu_38 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_268_1_proc13_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1_fu_58} grp_DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1_fu_58 {DEPTH 4 CHILDREN {}} ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0 {DEPTH 3 CHILDREN grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_fu_58} grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_fu_58 {DEPTH 4 CHILDREN {}} Matrix_Vector_Activate_Batch_6_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1_fu_58} grp_Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1_fu_58 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_fu_52} grp_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_fu_52 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_fu_50} grp_DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1_fu_50 {DEPTH 4 CHILDREN {}} Matrix_Vector_Activate_Batch_5_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56} grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_300_3_proc18_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_fu_50} grp_DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3_fu_50 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1_fu_38} grp_DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1_fu_38 {DEPTH 4 CHILDREN {}} Matrix_Vector_Activate_Batch_3_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1_fu_56} grp_Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1_fu_56 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3_fu_50} grp_DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3_fu_50 {DEPTH 4 CHILDREN {}} DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0 {DEPTH 3 CHILDREN grp_DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1_fu_38} grp_DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1_fu_38 {DEPTH 4 CHILDREN {}} Matrix_Vector_Activate_Batch_2_U0 {DEPTH 3 CHILDREN grp_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_fu_60} grp_Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1_fu_60 {DEPTH 4 CHILDREN {}} entry_proc_U0 {DEPTH 3 CHILDREN {}} Stream2Mem_Batch_64u_128u_U0 {DEPTH 3 CHILDREN {grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93 grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102}} grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93 {DEPTH 4 CHILDREN {}} grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102 {DEPTH 4 CHILDREN {}}} MODULEDATA {Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_90_p2 SOURCE ../dma.h:140 VARIABLE add_ln140 LOOP VITIS_LOOP_140_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_90_p2 SOURCE ../dma.h:140 VARIABLE add_ln140 LOOP VITIS_LOOP_140_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Mem2Stream_Batch_64u_3072u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln170_fu_164_p2 SOURCE ../dma.h:170 VARIABLE sub_ln170 LOOP VITIS_LOOP_166_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_182_p2 SOURCE ../dma.h:140 VARIABLE add_ln140 LOOP VITIS_LOOP_166_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_10_fu_207_p2 SOURCE ../dma.h:175 VARIABLE rep_10 LOOP VITIS_LOOP_166_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_9_fu_217_p2 SOURCE ../dma.h:171 VARIABLE rep_9 LOOP VITIS_LOOP_166_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_2_fu_98_p2 SOURCE ../streamtools.h:300 VARIABLE t_2 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_107_p2 SOURCE ../streamtools.h:307 VARIABLE i_1 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} StreamingDataWidthConverter_Batch_64u_192u_384u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME totalIters_fu_73_p2 SOURCE ../streamtools.h:297 VARIABLE totalIters LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_4_fu_106_p2 SOURCE ../streamtools.h:268 VARIABLE t_4 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_4_fu_118_p2 SOURCE ../streamtools.h:280 VARIABLE o_4 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_1_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_2_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_3_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 32 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_391_p2 SOURCE ../slidingwindow.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_y_5_fu_484_p2 SOURCE ../slidingwindow.h:124 VARIABLE k_y_5 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_3_fu_494_p2 SOURCE ../slidingwindow.h:124 VARIABLE add_ln124_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_in_block_fu_500_p2 SOURCE ../slidingwindow.h:128 VARIABLE current_line_in_block LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_x_4_fu_514_p2 SOURCE ../slidingwindow.h:134 VARIABLE k_x_4 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_x_3_fu_550_p2 SOURCE ../slidingwindow.h:140 VARIABLE ofm_x_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_y_5_fu_580_p2 SOURCE ../slidingwindow.h:143 VARIABLE ofm_y_5 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_285_p2 SOURCE ../slidingwindow.h:159 VARIABLE current_line_8 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_297_p2 SOURCE ../slidingwindow.h:163 VARIABLE read_block_8 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_302_p2 SOURCE ../slidingwindow.h:164 VARIABLE current_block_write_18 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_11_fu_686_p2 SOURCE ../slidingwindow.h:171 VARIABLE counter_internal_block_11 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_285_p2 SOURCE ../slidingwindow.h:111 VARIABLE current_line_7 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_12_fu_711_p2 SOURCE ../slidingwindow.h:112 VARIABLE inp_12 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_302_p2 SOURCE ../slidingwindow.h:115 VARIABLE current_block_write LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_297_p2 SOURCE ../slidingwindow.h:119 VARIABLE read_block_7 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_403_p2 SOURCE ../slidingwindow.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bound_fu_89_p2 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Block_entry5993_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_30s_11ns_30_2_1_U38 SOURCE ../convlayer.h:118 VARIABLE mul_ln118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_758_p2 SOURCE ../mvau.hpp:122 VARIABLE i_17 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_1005_p2 SOURCE ../interpret.hpp:89 VARIABLE sub_ln89 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_1_fu_1041_p2 SOURCE ../interpret.hpp:89 VARIABLE sub_ln89_1 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp32_i_fu_1063_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp32_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_2_fu_1091_p2 SOURCE ../interpret.hpp:89 VARIABLE sub_ln89_2 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10030_i_fu_1141_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp10030_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_674_fu_1187_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_674 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_675_fu_2641_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_675 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10228_i_fu_1229_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp10228_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_676_fu_1275_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_676 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_677_fu_2650_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_677 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10426_i_fu_1317_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp10426_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_678_fu_1363_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_678 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_679_fu_2659_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_679 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10624_i_fu_1405_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp10624_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_680_fu_1451_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_680 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_681_fu_2668_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_681 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10822_i_fu_1493_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp10822_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_682_fu_1539_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_682 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_683_fu_2677_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_683 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11020_i_fu_1581_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp11020_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_684_fu_1627_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_684 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_685_fu_2686_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_685 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11218_i_fu_1669_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp11218_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_686_fu_1715_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_686 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_687_fu_2695_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_687 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11416_i_fu_1757_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp11416_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_688_fu_1803_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_688 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_689_fu_2704_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_689 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11614_i_fu_1845_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp11614_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_690_fu_1891_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_690 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_691_fu_2713_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_691 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11812_i_fu_1933_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp11812_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_692_fu_1979_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_692 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_693_fu_2722_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_693 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12010_i_fu_2021_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp12010_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_694_fu_2067_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_694 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_695_fu_2731_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_695 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1228_i_fu_2109_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp1228_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_696_fu_2155_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_696 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_697_fu_2740_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_697 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1246_i_fu_2197_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp1246_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_698_fu_2243_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_698 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_699_fu_2749_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_699 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1264_i_fu_2285_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp1264_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_700_fu_2331_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_700 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_701_fu_2758_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_701 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1282_i_fu_2373_p2 SOURCE ../interpret.hpp:89 VARIABLE tmp1282_i LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_702_fu_2419_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_702 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_703_fu_2767_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_703 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_15_fu_970_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_15 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_12_fu_780_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_12 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_797_p2 SOURCE ../mvau.hpp:173 VARIABLE nf LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_i_fu_193_p2 SOURCE {} VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_10_fu_98_p2 SOURCE ../streamtools.h:300 VARIABLE t_10 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_26_fu_107_p2 SOURCE ../streamtools.h:307 VARIABLE i_26 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc26 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_32_2_1_U116 SOURCE ../streamtools.h:297 VARIABLE totalIters LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_26_fu_104_p2 SOURCE ../streamtools.h:268 VARIABLE t_26 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_15_fu_116_p2 SOURCE ../streamtools.h:280 VARIABLE o_15 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc27 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_32_2_1_U125 SOURCE ../streamtools.h:265 VARIABLE totalIters LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 60 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_1_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 60 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_2_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 60 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_3_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 60 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_402_p2 SOURCE ../slidingwindow.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_y_fu_494_p2 SOURCE ../slidingwindow.h:124 VARIABLE k_y LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_504_p2 SOURCE ../slidingwindow.h:124 VARIABLE add_ln124_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_518_p2 SOURCE ../slidingwindow.h:128 VARIABLE add_ln128 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_in_block_fu_532_p2 SOURCE ../slidingwindow.h:128 VARIABLE current_line_in_block LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_simd_fu_546_p2 SOURCE ../slidingwindow.h:131 VARIABLE count_simd LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_x_fu_563_p2 SOURCE ../slidingwindow.h:134 VARIABLE k_x LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_x_fu_609_p2 SOURCE ../slidingwindow.h:140 VARIABLE ofm_x LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_y_fu_644_p2 SOURCE ../slidingwindow.h:143 VARIABLE ofm_y LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_291_p2 SOURCE ../slidingwindow.h:159 VARIABLE current_line_10 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_303_p2 SOURCE ../slidingwindow.h:163 VARIABLE read_block_12 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE ../slidingwindow.h:164 VARIABLE current_block_write_26 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_15_fu_745_p2 SOURCE ../slidingwindow.h:171 VARIABLE counter_internal_block_15 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_291_p2 SOURCE ../slidingwindow.h:111 VARIABLE current_line LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_16_fu_770_p2 SOURCE ../slidingwindow.h:112 VARIABLE inp_16 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE ../slidingwindow.h:115 VARIABLE current_block_write_24 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_303_p2 SOURCE ../slidingwindow.h:119 VARIABLE read_block_11 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_414_p2 SOURCE ../slidingwindow.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_15ns_46_2_1_U137 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 4 URAM 0}} DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_30s_11ns_30_2_1_U143 SOURCE ../convlayer.h:118 VARIABLE mul_ln118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_1430_p2 SOURCE ../mvau.hpp:122 VARIABLE i_7 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_29297_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1_fu_2823_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_3_fu_2829_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_3 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_4_fu_2835_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_4 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_5_fu_29318_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_5 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_7_fu_2841_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_7 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_8_fu_2847_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_8 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_9_fu_29340_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_9 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_10_fu_2853_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_10 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_11_fu_2859_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_11 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_12_fu_29356_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_12 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_13_fu_29366_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_13 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_15_fu_2865_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_15 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_16_fu_2871_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_16 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_17_fu_29388_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_17 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_18_fu_2877_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_18 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_19_fu_2883_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_19 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_20_fu_29404_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_20 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_21_fu_29414_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_21 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_22_fu_2889_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_22 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_23_fu_2895_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_23 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_24_fu_29430_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_24 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_25_fu_2901_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_25 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_28_fu_29446_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_28 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_29_fu_29456_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_29 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_30_fu_29466_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_30 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_32_fu_29500_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_32 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_33_fu_3663_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_33 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_35_fu_3669_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_35 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_36_fu_3675_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_36 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_37_fu_29521_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_37 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_39_fu_3681_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_39 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_40_fu_3687_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_40 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_41_fu_29543_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_41 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_42_fu_3693_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_42 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_43_fu_3699_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_43 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_44_fu_29559_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_44 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_45_fu_29569_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_45 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_47_fu_3705_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_47 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_48_fu_3711_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_48 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_49_fu_29591_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_49 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_50_fu_3717_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_50 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_51_fu_3723_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_51 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_52_fu_29607_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_52 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_53_fu_29617_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_53 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_54_fu_3729_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_54 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_55_fu_3735_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_55 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_56_fu_29633_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_56 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_57_fu_3741_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_57 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_60_fu_29649_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_60 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_61_fu_29659_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_61 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_62_fu_29669_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_62 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_64_fu_29703_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_64 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_65_fu_4503_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_65 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_67_fu_4509_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_67 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_68_fu_4515_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_68 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_69_fu_29724_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_69 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_71_fu_4521_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_71 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_72_fu_4527_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_72 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_73_fu_29746_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_73 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_74_fu_4533_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_74 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_75_fu_4539_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_75 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_76_fu_29762_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_76 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_77_fu_29772_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_77 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_79_fu_4545_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_79 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_80_fu_4551_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_80 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_81_fu_29794_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_81 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_82_fu_4557_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_82 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_83_fu_4563_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_83 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_84_fu_29810_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_84 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_85_fu_29820_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_85 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_86_fu_4569_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_86 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_87_fu_4575_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_87 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_88_fu_29836_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_88 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_89_fu_4581_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_89 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_92_fu_29852_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_92 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_93_fu_29862_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_93 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_94_fu_29872_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_94 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_96_fu_29906_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_96 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_97_fu_5343_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_97 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_99_fu_5349_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_99 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_100_fu_5355_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_100 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_101_fu_29927_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_101 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_103_fu_5361_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_103 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_104_fu_5367_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_104 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_105_fu_29949_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_105 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_106_fu_5373_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_106 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_107_fu_5379_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_107 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_108_fu_29965_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_108 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_109_fu_29975_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_109 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_111_fu_5385_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_111 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_112_fu_5391_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_112 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_113_fu_29997_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_113 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_114_fu_5397_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_114 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_115_fu_5403_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_115 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_116_fu_30013_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_116 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_117_fu_30023_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_117 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_118_fu_5409_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_118 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_119_fu_5415_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_119 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_120_fu_30039_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_120 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_121_fu_5421_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_121 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_124_fu_30055_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_124 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_125_fu_30065_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_125 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_126_fu_30075_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_126 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_128_fu_30109_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_128 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_129_fu_6183_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_129 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_131_fu_6189_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_131 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_132_fu_6195_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_132 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_133_fu_30130_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_133 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_135_fu_6201_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_135 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_136_fu_6207_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_136 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_137_fu_30152_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_137 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_138_fu_6213_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_138 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_139_fu_6219_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_139 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_140_fu_30168_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_140 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_141_fu_30178_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_141 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_143_fu_6225_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_143 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_144_fu_6231_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_144 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_145_fu_30200_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_145 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_146_fu_6237_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_146 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_147_fu_6243_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_147 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_148_fu_30216_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_148 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_149_fu_30226_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_149 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_150_fu_6249_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_150 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_151_fu_6255_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_151 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_152_fu_30242_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_152 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_153_fu_6261_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_153 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_156_fu_30258_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_156 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_157_fu_30268_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_157 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_158_fu_30278_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_158 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_160_fu_30312_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_160 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_161_fu_7023_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_161 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_163_fu_7029_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_163 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_164_fu_7035_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_164 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_165_fu_30333_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_165 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_167_fu_7041_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_167 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_168_fu_7047_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_168 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_169_fu_30355_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_170_fu_7053_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_170 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_171_fu_7059_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_171 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_172_fu_30371_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_172 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_173_fu_30381_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_173 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_175_fu_7065_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_175 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_176_fu_7071_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_176 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_177_fu_30403_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_177 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_178_fu_7077_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_178 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_179_fu_7083_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_179 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_180_fu_30419_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_180 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_181_fu_30429_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_181 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_182_fu_7089_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_182 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_183_fu_7095_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_183 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_184_fu_30445_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_184 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_185_fu_7101_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_185 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_188_fu_30461_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_188 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_189_fu_30471_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_189 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_190_fu_30481_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_190 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_192_fu_30515_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_192 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_193_fu_7863_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_193 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_195_fu_7869_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_195 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_196_fu_7875_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_196 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_197_fu_30536_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_197 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_199_fu_7881_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_199 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_200_fu_7887_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_200 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_201_fu_30558_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_201 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_202_fu_7893_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_202 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_203_fu_7899_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_203 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_204_fu_30574_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_204 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_205_fu_30584_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_205 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_207_fu_7905_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_207 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_208_fu_7911_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_208 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_209_fu_30606_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_209 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_210_fu_7917_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_210 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_211_fu_7923_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_211 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_212_fu_30622_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_212 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_213_fu_30632_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_213 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_214_fu_7929_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_214 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_215_fu_7935_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_215 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_216_fu_30648_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_216 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_217_fu_7941_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_217 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_220_fu_30664_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_220 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_221_fu_30674_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_221 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_222_fu_30684_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_222 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_224_fu_30718_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_224 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_225_fu_8703_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_225 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_227_fu_8709_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_227 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_228_fu_8715_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_228 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_229_fu_30739_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_229 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_231_fu_8721_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_231 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_232_fu_8727_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_232 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_233_fu_30761_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_233 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_234_fu_8733_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_234 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_235_fu_8739_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_235 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_236_fu_30777_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_236 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_237_fu_30787_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_237 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_239_fu_8745_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_239 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_240_fu_8751_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_240 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_241_fu_30809_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_241 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_242_fu_8757_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_242 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_243_fu_8763_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_243 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_244_fu_30825_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_244 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_245_fu_30835_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_245 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_246_fu_8769_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_246 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_247_fu_8775_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_247 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_248_fu_30851_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_248 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_249_fu_8781_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_249 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_252_fu_30867_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_252 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_253_fu_30877_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_253 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_254_fu_30887_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_254 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_256_fu_30921_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_256 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_257_fu_9543_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_257 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_259_fu_9549_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_259 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_260_fu_9555_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_260 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_261_fu_30942_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_261 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_263_fu_9561_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_263 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_264_fu_9567_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_264 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_265_fu_30964_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_265 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_266_fu_9573_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_266 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_267_fu_9579_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_267 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_268_fu_30980_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_268 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_269_fu_30990_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_269 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_271_fu_9585_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_271 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_272_fu_9591_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_272 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_273_fu_31012_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_273 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_274_fu_9597_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_274 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_275_fu_9603_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_275 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_276_fu_31028_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_276 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_277_fu_31038_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_277 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_278_fu_9609_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_278 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_279_fu_9615_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_279 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_280_fu_31054_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_280 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_281_fu_9621_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_281 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_284_fu_31070_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_284 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_285_fu_31080_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_285 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_286_fu_31090_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_286 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_288_fu_31124_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_288 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_289_fu_10383_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_289 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_291_fu_10389_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_291 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_292_fu_10395_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_292 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_293_fu_31145_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_293 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_295_fu_10401_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_295 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_296_fu_10407_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_296 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_297_fu_31167_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_297 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_298_fu_10413_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_298 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_299_fu_10419_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_299 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_300_fu_31183_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_300 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_301_fu_31193_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_301 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_303_fu_10425_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_303 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_304_fu_10431_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_304 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_305_fu_31215_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_305 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_306_fu_10437_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_306 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_307_fu_10443_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_307 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_308_fu_31231_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_308 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_309_fu_31241_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_309 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_310_fu_10449_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_310 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_311_fu_10455_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_311 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_312_fu_31257_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_312 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_313_fu_10461_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_313 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_316_fu_31273_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_316 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_317_fu_31283_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_317 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_318_fu_31293_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_318 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_320_fu_31327_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_320 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_321_fu_11223_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_321 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_323_fu_11229_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_323 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_324_fu_11235_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_324 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_325_fu_31348_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_325 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_327_fu_11241_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_327 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_328_fu_11247_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_328 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_329_fu_31370_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_329 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_330_fu_11253_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_330 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_331_fu_11259_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_331 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_332_fu_31386_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_332 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_333_fu_31396_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_333 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_335_fu_11265_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_335 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_336_fu_11271_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_336 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_337_fu_31418_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_337 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_338_fu_11277_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_338 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_339_fu_11283_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_339 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_340_fu_31434_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_340 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_341_fu_31444_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_341 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_342_fu_11289_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_342 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_343_fu_11295_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_343 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_344_fu_31460_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_344 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_345_fu_11301_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_345 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_348_fu_31476_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_348 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_349_fu_31486_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_349 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_350_fu_31496_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_350 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_352_fu_31530_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_352 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_353_fu_12063_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_353 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_355_fu_12069_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_355 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_356_fu_12075_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_356 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_357_fu_31551_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_357 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_359_fu_12081_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_359 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_360_fu_12087_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_360 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_361_fu_31573_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_361 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_362_fu_12093_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_362 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_363_fu_12099_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_363 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_364_fu_31589_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_364 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_365_fu_31599_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_365 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_367_fu_12105_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_367 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_368_fu_12111_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_368 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_369_fu_31621_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_369 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_370_fu_12117_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_370 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_371_fu_12123_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_371 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_372_fu_31637_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_372 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_373_fu_31647_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_373 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_374_fu_12129_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_374 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_375_fu_12135_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_375 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_376_fu_31663_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_376 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_377_fu_12141_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_377 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_380_fu_31679_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_380 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_381_fu_31689_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_381 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_382_fu_31699_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_382 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_384_fu_31733_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_384 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_385_fu_12903_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_385 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_387_fu_12909_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_387 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_388_fu_12915_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_388 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_389_fu_31754_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_389 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_391_fu_12921_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_391 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_392_fu_12927_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_392 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_393_fu_31776_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_393 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_394_fu_12933_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_394 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_395_fu_12939_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_395 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_396_fu_31792_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_396 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_397_fu_31802_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_397 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_399_fu_12945_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_399 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_400_fu_12951_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_400 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_401_fu_31824_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_401 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_402_fu_12957_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_402 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_403_fu_12963_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_403 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_404_fu_31840_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_404 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_405_fu_31850_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_405 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_406_fu_12969_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_406 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_407_fu_12975_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_407 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_408_fu_31866_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_408 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_409_fu_12981_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_409 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_412_fu_31882_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_412 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_413_fu_31892_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_413 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_414_fu_31902_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_414 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_416_fu_31936_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_416 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_417_fu_13743_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_417 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_419_fu_13749_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_419 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_420_fu_13755_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_420 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_421_fu_31957_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_421 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_423_fu_13761_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_423 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_424_fu_13767_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_424 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_425_fu_31979_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_425 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_426_fu_13773_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_426 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_427_fu_13779_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_427 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_428_fu_31995_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_428 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_429_fu_32005_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_429 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_431_fu_13785_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_431 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_432_fu_13791_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_432 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_433_fu_32027_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_433 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_434_fu_13797_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_434 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_435_fu_13803_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_435 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_436_fu_32043_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_436 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_437_fu_32053_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_437 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_438_fu_13809_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_438 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_439_fu_13815_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_439 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_440_fu_32069_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_440 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_441_fu_13821_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_441 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_444_fu_32085_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_444 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_445_fu_32095_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_445 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_446_fu_32105_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_446 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_448_fu_32139_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_448 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_449_fu_14583_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_449 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_451_fu_14589_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_451 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_452_fu_14595_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_452 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_453_fu_32160_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_453 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_455_fu_14601_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_455 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_456_fu_14607_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_456 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_457_fu_32182_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_457 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_458_fu_14613_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_458 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_459_fu_14619_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_459 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_460_fu_32198_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_460 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_461_fu_32208_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_461 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_463_fu_14625_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_463 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_464_fu_14631_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_464 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_465_fu_32230_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_465 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_466_fu_14637_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_466 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_467_fu_14643_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_467 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_468_fu_32246_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_468 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_469_fu_32256_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_469 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_470_fu_14649_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_470 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_471_fu_14655_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_471 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_472_fu_32272_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_472 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_473_fu_14661_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_473 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_476_fu_32288_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_476 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_477_fu_32298_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_477 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_478_fu_32308_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_478 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_480_fu_32342_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_480 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_481_fu_15423_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_481 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_483_fu_15429_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_483 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_484_fu_15435_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_484 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_485_fu_32363_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_485 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_487_fu_15441_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_487 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_488_fu_15447_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_488 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_489_fu_32385_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_489 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_490_fu_15453_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_490 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_491_fu_15459_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_491 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_492_fu_32401_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_492 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_493_fu_32411_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_493 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_495_fu_15465_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_495 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_496_fu_15471_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_496 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_497_fu_32433_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_497 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_498_fu_15477_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_498 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_499_fu_15483_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_499 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_500_fu_32449_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_500 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_501_fu_32459_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_501 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_502_fu_15489_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_502 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_503_fu_15495_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_503 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_504_fu_32475_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_504 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_505_fu_15501_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_505 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_508_fu_32491_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_508 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_509_fu_32501_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_509 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_510_fu_32511_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_510 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_512_fu_32545_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_512 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_513_fu_16263_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_513 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_515_fu_16269_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_515 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_516_fu_16275_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_516 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_517_fu_32566_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_517 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_519_fu_16281_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_519 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_520_fu_16287_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_520 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_521_fu_32588_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_521 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_522_fu_16293_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_522 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_523_fu_16299_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_523 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_524_fu_32604_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_524 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_525_fu_32614_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_525 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_527_fu_16305_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_527 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_528_fu_16311_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_528 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_529_fu_32636_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_529 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_530_fu_16317_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_530 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_531_fu_16323_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_531 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_532_fu_32652_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_532 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_533_fu_32662_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_533 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_534_fu_16329_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_534 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_535_fu_16335_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_535 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_536_fu_32678_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_536 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_537_fu_16341_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_537 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_540_fu_32694_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_540 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_541_fu_32704_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_541 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_542_fu_32714_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_542 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_544_fu_32748_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_544 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_545_fu_17103_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_545 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_547_fu_17109_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_547 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_548_fu_17115_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_548 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_549_fu_32769_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_549 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_551_fu_17121_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_551 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_552_fu_17127_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_552 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_553_fu_32791_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_553 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_554_fu_17133_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_554 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_555_fu_17139_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_555 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_556_fu_32807_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_556 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_557_fu_32817_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_557 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_559_fu_17145_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_559 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_560_fu_17151_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_560 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_561_fu_32839_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_561 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_562_fu_17157_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_562 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_563_fu_17163_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_563 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_564_fu_32855_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_564 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_565_fu_32865_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_565 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_566_fu_17169_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_566 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_567_fu_17175_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_567 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_568_fu_32881_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_568 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_569_fu_17181_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_569 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_572_fu_32897_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_572 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_573_fu_32907_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_573 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_574_fu_32917_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_574 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_576_fu_32951_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_576 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_577_fu_17943_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_577 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_579_fu_17949_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_579 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_580_fu_17955_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_580 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_581_fu_32972_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_581 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_583_fu_17961_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_583 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_584_fu_17967_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_584 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_585_fu_32994_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_585 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_586_fu_17973_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_586 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_587_fu_17979_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_587 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_588_fu_33010_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_588 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_589_fu_33020_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_589 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_591_fu_17985_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_591 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_592_fu_17991_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_592 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_593_fu_33042_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_593 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_594_fu_17997_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_594 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_595_fu_18003_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_595 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_596_fu_33058_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_596 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_597_fu_33068_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_597 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_598_fu_18009_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_598 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_599_fu_18015_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_599 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_600_fu_33084_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_600 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_601_fu_18021_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_601 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_604_fu_33100_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_604 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_605_fu_33110_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_605 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_606_fu_33120_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_606 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_608_fu_33154_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_608 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_609_fu_18783_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_609 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_611_fu_18789_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_611 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_612_fu_18795_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_612 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_613_fu_33175_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_613 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_615_fu_18801_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_615 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_616_fu_18807_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_616 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_617_fu_33197_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_617 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_618_fu_18813_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_618 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_619_fu_18819_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_619 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_620_fu_33213_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_620 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_621_fu_33223_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_621 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_623_fu_18825_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_623 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_624_fu_18831_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_624 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_625_fu_33245_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_625 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_626_fu_18837_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_626 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_627_fu_18843_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_627 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_628_fu_33261_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_628 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_629_fu_33271_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_629 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_630_fu_18849_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_630 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_631_fu_18855_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_631 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_632_fu_33287_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_632 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_633_fu_18861_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_633 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_636_fu_33303_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_636 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_637_fu_33313_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_637 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_638_fu_33323_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_638 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_640_fu_33357_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_640 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_641_fu_19623_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_641 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_643_fu_19629_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_643 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_644_fu_19635_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_644 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_645_fu_33378_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_645 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_647_fu_19641_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_647 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_648_fu_19647_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_648 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_649_fu_33400_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_649 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_650_fu_19653_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_650 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_651_fu_19659_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_651 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_652_fu_33416_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_652 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_653_fu_33426_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_653 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_655_fu_19665_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_655 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_656_fu_19671_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_656 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_657_fu_33448_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_657 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_658_fu_19677_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_658 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_659_fu_19683_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_659 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_660_fu_33464_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_660 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_661_fu_33474_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_661 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_662_fu_19689_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_662 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_663_fu_19695_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_663 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_664_fu_33490_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_664 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_665_fu_19701_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_665 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_668_fu_33506_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_668 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_669_fu_33516_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_669 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_670_fu_33526_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_670 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_672_fu_33560_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_672 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_673_fu_20463_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_673 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_675_fu_20469_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_675 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_676_fu_20475_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_676 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_677_fu_33581_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_677 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_679_fu_20481_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_679 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_680_fu_20487_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_680 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_681_fu_33603_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_681 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_682_fu_20493_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_682 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_683_fu_20499_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_683 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_684_fu_33619_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_684 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_685_fu_33629_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_685 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_687_fu_20505_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_687 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_688_fu_20511_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_688 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_689_fu_33651_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_689 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_690_fu_20517_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_690 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_691_fu_20523_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_691 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_692_fu_33667_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_692 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_693_fu_33677_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_693 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_694_fu_20529_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_694 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_695_fu_20535_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_695 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_696_fu_33693_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_696 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_697_fu_20541_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_697 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_700_fu_33709_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_700 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_701_fu_33719_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_701 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_702_fu_33729_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_702 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_704_fu_33763_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_704 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_705_fu_21303_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_705 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_707_fu_21309_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_707 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_708_fu_21315_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_708 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_709_fu_33784_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_709 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_711_fu_21321_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_711 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_712_fu_21327_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_712 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_713_fu_33806_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_713 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_714_fu_21333_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_714 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_715_fu_21339_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_715 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_716_fu_33822_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_716 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_717_fu_33832_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_717 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_719_fu_21345_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_719 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_720_fu_21351_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_720 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_721_fu_33854_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_721 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_722_fu_21357_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_722 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_723_fu_21363_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_723 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_724_fu_33870_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_724 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_725_fu_33880_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_725 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_726_fu_21369_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_726 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_727_fu_21375_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_727 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_728_fu_33896_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_728 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_729_fu_21381_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_729 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_732_fu_33912_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_732 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_733_fu_33922_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_733 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_734_fu_33932_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_734 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_736_fu_33966_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_736 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_737_fu_22143_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_737 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_739_fu_22149_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_739 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_740_fu_22155_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_740 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_741_fu_33987_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_741 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_743_fu_22161_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_743 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_744_fu_22167_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_744 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_745_fu_34009_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_745 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_746_fu_22173_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_746 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_747_fu_22179_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_747 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_748_fu_34025_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_748 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_749_fu_34035_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_749 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_751_fu_22185_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_751 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_752_fu_22191_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_752 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_753_fu_34057_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_753 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_754_fu_22197_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_754 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_755_fu_22203_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_755 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_756_fu_34073_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_756 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_757_fu_34083_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_757 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_758_fu_22209_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_758 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_759_fu_22215_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_759 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_760_fu_34099_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_760 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_761_fu_22221_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_761 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_764_fu_34115_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_764 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_765_fu_34125_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_765 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_766_fu_34135_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_766 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_768_fu_34169_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_768 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_769_fu_22983_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_769 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_771_fu_22989_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_771 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_772_fu_22995_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_772 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_773_fu_34190_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_773 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_775_fu_23001_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_775 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_776_fu_23007_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_776 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_777_fu_34212_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_777 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_778_fu_23013_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_778 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_779_fu_23019_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_779 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_780_fu_34228_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_780 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_781_fu_34238_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_781 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_783_fu_23025_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_783 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_784_fu_23031_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_784 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_785_fu_34260_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_785 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_786_fu_23037_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_786 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_787_fu_23043_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_787 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_788_fu_34276_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_788 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_789_fu_34286_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_789 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_790_fu_23049_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_790 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_791_fu_23055_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_791 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_792_fu_34302_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_792 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_793_fu_23061_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_793 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_796_fu_34318_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_796 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_797_fu_34328_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_797 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_798_fu_34338_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_798 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_800_fu_34372_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_800 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_801_fu_23823_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_801 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_803_fu_23829_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_803 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_804_fu_23835_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_804 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_805_fu_34393_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_805 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_807_fu_23841_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_807 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_808_fu_23847_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_808 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_809_fu_34415_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_809 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_810_fu_23853_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_810 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_811_fu_23859_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_811 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_812_fu_34431_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_812 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_813_fu_34441_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_813 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_815_fu_23865_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_815 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_816_fu_23871_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_816 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_817_fu_34463_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_817 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_818_fu_23877_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_818 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_819_fu_23883_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_819 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_820_fu_34479_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_820 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_821_fu_34489_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_821 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_822_fu_23889_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_822 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_823_fu_23895_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_823 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_824_fu_34505_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_824 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_825_fu_23901_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_825 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_828_fu_34521_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_828 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_829_fu_34531_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_829 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_830_fu_34541_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_830 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_832_fu_34575_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_832 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_833_fu_24663_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_833 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_835_fu_24669_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_835 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_836_fu_24675_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_836 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_837_fu_34596_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_837 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_839_fu_24681_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_839 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_840_fu_24687_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_840 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_841_fu_34618_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_841 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_842_fu_24693_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_842 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_843_fu_24699_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_843 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_844_fu_34634_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_844 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_845_fu_34644_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_845 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_847_fu_24705_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_847 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_848_fu_24711_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_848 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_849_fu_34666_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_849 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_850_fu_24717_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_850 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_851_fu_24723_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_851 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_852_fu_34682_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_852 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_853_fu_34692_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_853 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_854_fu_24729_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_854 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_855_fu_24735_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_855 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_856_fu_34708_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_856 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_857_fu_24741_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_857 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_860_fu_34724_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_860 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_861_fu_34734_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_861 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_862_fu_34744_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_862 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_864_fu_34778_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_864 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_865_fu_25503_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_865 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_867_fu_25509_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_867 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_868_fu_25515_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_868 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_869_fu_34799_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_869 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_871_fu_25521_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_871 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_872_fu_25527_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_872 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_873_fu_34821_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_873 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_874_fu_25533_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_874 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_875_fu_25539_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_875 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_876_fu_34837_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_876 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_877_fu_34847_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_877 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_879_fu_25545_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_879 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_880_fu_25551_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_880 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_881_fu_34869_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_881 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_882_fu_25557_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_882 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_883_fu_25563_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_883 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_884_fu_34885_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_884 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_885_fu_34895_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_885 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_886_fu_25569_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_886 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_887_fu_25575_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_887 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_888_fu_34911_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_888 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_889_fu_25581_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_889 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_892_fu_34927_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_892 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_893_fu_34937_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_893 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_894_fu_34947_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_894 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_896_fu_34981_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_896 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_897_fu_26343_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_897 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_899_fu_26349_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_899 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_900_fu_26355_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_900 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_901_fu_35002_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_901 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_903_fu_26361_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_903 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_904_fu_26367_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_904 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_905_fu_35024_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_905 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_906_fu_26373_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_906 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_907_fu_26379_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_907 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_908_fu_35040_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_908 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_909_fu_35050_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_909 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_911_fu_26385_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_911 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_912_fu_26391_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_912 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_913_fu_35072_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_913 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_914_fu_26397_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_914 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_915_fu_26403_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_915 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_916_fu_35088_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_916 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_917_fu_35098_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_917 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_918_fu_26409_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_918 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_919_fu_26415_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_919 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_920_fu_35114_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_920 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_921_fu_26421_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_921 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_924_fu_35130_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_924 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_925_fu_35140_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_925 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_926_fu_35150_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_926 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_928_fu_35184_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_928 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_929_fu_27183_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_929 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_931_fu_27189_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_931 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_932_fu_27195_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_932 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_933_fu_35205_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_933 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_935_fu_27201_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_935 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_936_fu_27207_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_936 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_937_fu_35227_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_937 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_938_fu_27213_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_938 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_939_fu_27219_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_939 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_940_fu_35243_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_940 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_941_fu_35253_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_941 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_943_fu_27225_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_943 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_944_fu_27231_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_944 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_945_fu_35275_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_945 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_946_fu_27237_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_946 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_947_fu_27243_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_947 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_948_fu_35291_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_948 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_949_fu_35301_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_949 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_950_fu_27249_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_950 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_951_fu_27255_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_951 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_952_fu_35317_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_952 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_953_fu_27261_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_953 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_956_fu_35333_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_956 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_957_fu_35343_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_957 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_958_fu_35353_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_958 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_960_fu_35387_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_960 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_961_fu_28023_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_961 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_963_fu_28029_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_963 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_964_fu_28035_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_964 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_965_fu_35408_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_965 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_967_fu_28041_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_967 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_968_fu_28047_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_968 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_969_fu_35430_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_969 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_970_fu_28053_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_970 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_971_fu_28059_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_971 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_972_fu_35446_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_972 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_973_fu_35456_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_973 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_975_fu_28065_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_975 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_976_fu_28071_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_976 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_977_fu_35478_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_977 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_978_fu_28077_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_978 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_979_fu_28083_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_979 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_980_fu_35494_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_980 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_981_fu_35504_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_981 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_982_fu_28089_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_982 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_983_fu_28095_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_983 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_984_fu_35520_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_984 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_985_fu_28101_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_985 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_988_fu_35536_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_988 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_989_fu_35546_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_989 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_990_fu_35556_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_990 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_992_fu_35590_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_992 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_993_fu_28863_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_993 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_995_fu_28869_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_995 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_996_fu_28875_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_996 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_997_fu_35611_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_997 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_999_fu_28881_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_999 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1000_fu_28887_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1000 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1001_fu_35633_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1001 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1002_fu_28893_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1002 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1003_fu_28899_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1003 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1004_fu_35649_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1004 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1005_fu_35659_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1005 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1007_fu_28905_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1007 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1008_fu_28911_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1008 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1009_fu_35681_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1009 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1010_fu_28917_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1010 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1011_fu_28923_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1011 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1012_fu_35697_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1012 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1013_fu_35707_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1013 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1014_fu_28929_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1014 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1015_fu_28935_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1015 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1016_fu_35723_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1016 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1017_fu_28941_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1017 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1020_fu_35739_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1020 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1021_fu_35749_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1021 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1022_fu_35759_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1022 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_1_fu_1491_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_1 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_2_fu_1497_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_2 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_1555_p2 SOURCE ../mvau.hpp:173 VARIABLE nf LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_i_fu_321_p2 SOURCE {} VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_14_fu_88_p2 SOURCE ../streamtools.h:300 VARIABLE t_14 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_97_p2 SOURCE ../streamtools.h:307 VARIABLE i LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc228 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_32_2_1_U284 SOURCE ../streamtools.h:297 VARIABLE totalIters LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_92_p2 SOURCE ../maxpool.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_74_3_VITIS_LOOP_75_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_120_p2 SOURCE ../maxpool.h:75 VARIABLE add_ln75 LOOP VITIS_LOOP_74_3_VITIS_LOOP_75_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_76_p2 SOURCE ../maxpool.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} StreamingMaxPool_Batch_28u_2u_64u_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE ../maxpool.h:67 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 14 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_2_fu_267_p2 SOURCE ../maxpool.h:109 VARIABLE rep_2 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yp_1_fu_279_p2 SOURCE ../maxpool.h:73 VARIABLE yp_1 LOOP VITIS_LOOP_73_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_25_fu_104_p2 SOURCE ../streamtools.h:268 VARIABLE t_25 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_fu_116_p2 SOURCE ../streamtools.h:280 VARIABLE o LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc329 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_2_1_U301 SOURCE ../streamtools.h:265 VARIABLE totalIters LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 28 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_1_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 28 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_2_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 28 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_3_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 28 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_402_p2 SOURCE ../slidingwindow.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_y_fu_494_p2 SOURCE ../slidingwindow.h:124 VARIABLE k_y LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_2_fu_504_p2 SOURCE ../slidingwindow.h:124 VARIABLE add_ln124_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_518_p2 SOURCE ../slidingwindow.h:128 VARIABLE add_ln128 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_in_block_fu_532_p2 SOURCE ../slidingwindow.h:128 VARIABLE current_line_in_block LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_simd_4_fu_546_p2 SOURCE ../slidingwindow.h:131 VARIABLE count_simd_4 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_x_5_fu_563_p2 SOURCE ../slidingwindow.h:134 VARIABLE k_x_5 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_x_4_fu_609_p2 SOURCE ../slidingwindow.h:140 VARIABLE ofm_x_4 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_y_fu_644_p2 SOURCE ../slidingwindow.h:143 VARIABLE ofm_y LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_291_p2 SOURCE ../slidingwindow.h:159 VARIABLE current_line_9 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_303_p2 SOURCE ../slidingwindow.h:163 VARIABLE read_block_10 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE ../slidingwindow.h:164 VARIABLE current_block_write_22 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_13_fu_745_p2 SOURCE ../slidingwindow.h:171 VARIABLE counter_internal_block_13 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_291_p2 SOURCE ../slidingwindow.h:111 VARIABLE current_line LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_14_fu_770_p2 SOURCE ../slidingwindow.h:112 VARIABLE inp_14 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE ../slidingwindow.h:115 VARIABLE current_block_write_20 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_303_p2 SOURCE ../slidingwindow.h:119 VARIABLE read_block_9 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_414_p2 SOURCE ../slidingwindow.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_13ns_44_2_1_U312 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_54_p2 SOURCE ../convlayer.h:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_23_fu_886_p2 SOURCE ../mvau.hpp:122 VARIABLE i_23 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_15061_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_714_fu_2243_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_714 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_716_fu_2249_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_716 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_717_fu_2255_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_717 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_718_fu_15082_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_718 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_720_fu_2261_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_720 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_721_fu_2267_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_721 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_722_fu_15104_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_722 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_723_fu_2273_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_723 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_724_fu_2279_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_724 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_725_fu_15120_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_725 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_726_fu_15130_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_726 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_728_fu_2285_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_728 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_729_fu_2291_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_729 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_730_fu_15152_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_730 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_731_fu_2297_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_731 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_732_fu_2303_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_732 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_733_fu_15168_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_733 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_734_fu_15178_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_734 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_735_fu_2309_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_735 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_736_fu_2315_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_736 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_737_fu_15194_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_737 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_738_fu_2321_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_738 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_741_fu_15210_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_741 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_742_fu_15220_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_742 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_743_fu_15230_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_743 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_745_fu_15268_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_745 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_746_fu_3079_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_746 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_748_fu_3085_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_748 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_749_fu_3091_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_749 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_750_fu_15289_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_750 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_752_fu_3097_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_752 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_753_fu_3103_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_753 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_754_fu_15311_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_754 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_755_fu_3109_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_755 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_756_fu_3115_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_756 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_757_fu_15327_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_757 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_758_fu_15337_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_758 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_760_fu_3121_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_760 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_761_fu_3127_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_761 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_762_fu_15359_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_762 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_763_fu_3133_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_763 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_764_fu_3139_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_764 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_765_fu_15375_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_765 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_766_fu_15385_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_766 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_767_fu_3145_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_767 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_768_fu_3151_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_768 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_769_fu_15401_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_769 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_770_fu_3157_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_770 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_773_fu_15417_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_773 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_774_fu_15427_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_774 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_775_fu_15437_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_775 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_777_fu_15475_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_777 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_778_fu_3915_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_778 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_780_fu_3921_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_780 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_781_fu_3927_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_781 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_782_fu_15496_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_782 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_784_fu_3933_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_784 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_785_fu_3939_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_785 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_786_fu_15518_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_786 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_787_fu_3945_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_787 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_788_fu_3951_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_788 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_789_fu_15534_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_789 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_790_fu_15544_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_790 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_792_fu_3957_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_792 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_793_fu_3963_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_793 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_794_fu_15566_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_794 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_795_fu_3969_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_795 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_796_fu_3975_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_796 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_797_fu_15582_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_797 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_798_fu_15592_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_798 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_799_fu_3981_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_799 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_800_fu_3987_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_800 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_801_fu_15608_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_801 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_802_fu_3993_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_802 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_805_fu_15624_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_805 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_806_fu_15634_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_806 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_807_fu_15644_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_807 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_809_fu_15682_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_809 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_810_fu_4751_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_810 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_812_fu_4757_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_812 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_813_fu_4763_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_813 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_814_fu_15703_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_814 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_816_fu_4769_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_816 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_817_fu_4775_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_817 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_818_fu_15725_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_818 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_819_fu_4781_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_819 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_820_fu_4787_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_820 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_821_fu_15741_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_821 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_822_fu_15751_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_822 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_824_fu_4793_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_824 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_825_fu_4799_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_825 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_826_fu_15773_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_826 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_827_fu_4805_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_827 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_828_fu_4811_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_828 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_829_fu_15789_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_829 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_830_fu_15799_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_830 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_831_fu_4817_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_831 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_832_fu_4823_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_832 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_833_fu_15815_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_833 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_834_fu_4829_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_834 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_837_fu_15831_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_837 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_838_fu_15841_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_838 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_839_fu_15851_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_839 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_841_fu_15889_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_841 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_842_fu_5587_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_842 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_844_fu_5593_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_844 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_845_fu_5599_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_845 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_846_fu_15910_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_846 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_848_fu_5605_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_848 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_849_fu_5611_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_849 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_850_fu_15932_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_850 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_851_fu_5617_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_851 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_852_fu_5623_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_852 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_853_fu_15948_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_853 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_854_fu_15958_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_854 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_856_fu_5629_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_856 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_857_fu_5635_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_857 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_858_fu_15980_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_858 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_859_fu_5641_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_859 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_860_fu_5647_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_860 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_861_fu_15996_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_861 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_862_fu_16006_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_862 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_863_fu_5653_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_863 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_864_fu_5659_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_864 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_865_fu_16022_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_865 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_866_fu_5665_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_866 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_869_fu_16038_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_869 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_870_fu_16048_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_870 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_871_fu_16058_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_871 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_873_fu_16096_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_873 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_874_fu_6423_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_874 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_876_fu_6429_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_876 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_877_fu_6435_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_877 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_878_fu_16117_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_878 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_880_fu_6441_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_880 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_881_fu_6447_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_881 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_882_fu_16139_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_882 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_883_fu_6453_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_883 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_884_fu_6459_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_884 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_885_fu_16155_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_885 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_886_fu_16165_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_886 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_888_fu_6465_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_888 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_889_fu_6471_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_889 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_890_fu_16187_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_890 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_891_fu_6477_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_891 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_892_fu_6483_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_892 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_893_fu_16203_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_893 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_894_fu_16213_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_894 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_895_fu_6489_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_895 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_896_fu_6495_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_896 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_897_fu_16229_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_897 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_898_fu_6501_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_898 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_901_fu_16245_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_901 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_902_fu_16255_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_902 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_903_fu_16265_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_903 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_905_fu_16303_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_905 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_906_fu_7259_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_906 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_908_fu_7265_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_908 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_909_fu_7271_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_909 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_910_fu_16324_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_910 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_912_fu_7277_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_912 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_913_fu_7283_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_913 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_914_fu_16346_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_914 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_915_fu_7289_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_915 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_916_fu_7295_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_916 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_917_fu_16362_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_917 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_918_fu_16372_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_918 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_920_fu_7301_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_920 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_921_fu_7307_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_921 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_922_fu_16394_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_922 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_923_fu_7313_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_923 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_924_fu_7319_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_924 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_925_fu_16410_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_925 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_926_fu_16420_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_926 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_927_fu_7325_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_927 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_928_fu_7331_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_928 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_929_fu_16436_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_929 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_930_fu_7337_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_930 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_933_fu_16452_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_933 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_934_fu_16462_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_934 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_935_fu_16472_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_935 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_937_fu_16510_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_937 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_938_fu_8095_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_938 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_940_fu_8101_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_940 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_941_fu_8107_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_941 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_942_fu_16531_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_942 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_944_fu_8113_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_944 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_945_fu_8119_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_945 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_946_fu_16553_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_946 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_947_fu_8125_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_947 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_948_fu_8131_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_948 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_949_fu_16569_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_949 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_950_fu_16579_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_950 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_952_fu_8137_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_952 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_953_fu_8143_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_953 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_954_fu_16601_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_954 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_955_fu_8149_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_955 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_956_fu_8155_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_956 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_957_fu_16617_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_957 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_958_fu_16627_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_958 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_959_fu_8161_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_959 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_960_fu_8167_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_960 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_961_fu_16643_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_961 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_962_fu_8173_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_962 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_965_fu_16659_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_965 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_966_fu_16669_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_966 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_967_fu_16679_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_967 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_969_fu_16717_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_969 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_970_fu_8931_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_970 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_972_fu_8937_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_972 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_973_fu_8943_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_973 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_974_fu_16738_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_974 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_976_fu_8949_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_976 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_977_fu_8955_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_977 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_978_fu_16760_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_978 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_979_fu_8961_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_979 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_980_fu_8967_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_980 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_981_fu_16776_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_981 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_982_fu_16786_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_982 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_984_fu_8973_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_984 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_985_fu_8979_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_985 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_986_fu_16808_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_986 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_987_fu_8985_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_987 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_988_fu_8991_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_988 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_989_fu_16824_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_989 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_990_fu_16834_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_990 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_991_fu_8997_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_991 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_992_fu_9003_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_992 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_993_fu_16850_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_993 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_994_fu_9009_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_994 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_997_fu_16866_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_997 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_998_fu_16876_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_998 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_999_fu_16886_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_999 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1001_fu_16924_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1001 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1002_fu_9767_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1002 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1004_fu_9773_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1004 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1005_fu_9779_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1005 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1006_fu_16945_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1006 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1008_fu_9785_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1008 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1009_fu_9791_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1009 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1010_fu_16967_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1010 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1011_fu_9797_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1011 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1012_fu_9803_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1012 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1013_fu_16983_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1013 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1014_fu_16993_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1014 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1016_fu_9809_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1016 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1017_fu_9815_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1017 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1018_fu_17015_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1018 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1019_fu_9821_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1019 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1020_fu_9827_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1020 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1021_fu_17031_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1021 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1022_fu_17041_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1022 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1023_fu_9833_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1023 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1024_fu_9839_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1024 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1025_fu_17057_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1025 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1026_fu_9845_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1026 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1029_fu_17073_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1029 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1030_fu_17083_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1030 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1031_fu_17093_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1031 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1033_fu_17131_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1033 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1034_fu_10603_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1034 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1036_fu_10609_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1036 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1037_fu_10615_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1037 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1038_fu_17152_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1038 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1040_fu_10621_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1040 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1041_fu_10627_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1041 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1042_fu_17174_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1042 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1043_fu_10633_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1043 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1044_fu_10639_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1044 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1045_fu_17190_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1045 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1046_fu_17200_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1046 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1048_fu_10645_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1048 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1049_fu_10651_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1049 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1050_fu_17222_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1050 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1051_fu_10657_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1051 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1052_fu_10663_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1052 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1053_fu_17238_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1053 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1054_fu_17248_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1054 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1055_fu_10669_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1055 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1056_fu_10675_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1056 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1057_fu_17264_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1057 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1058_fu_10681_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1058 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1061_fu_17280_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1061 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1062_fu_17290_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1062 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1063_fu_17300_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1063 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1065_fu_17338_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1065 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1066_fu_11439_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1066 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1068_fu_11445_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1068 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1069_fu_11451_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1069 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1070_fu_17359_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1070 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1072_fu_11457_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1072 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1073_fu_11463_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1073 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1074_fu_17381_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1074 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1075_fu_11469_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1075 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1076_fu_11475_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1076 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1077_fu_17397_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1077 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1078_fu_17407_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1078 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1080_fu_11481_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1080 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1081_fu_11487_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1081 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1082_fu_17429_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1082 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1083_fu_11493_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1083 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1084_fu_11499_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1084 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1085_fu_17445_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1085 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1086_fu_17455_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1086 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1087_fu_11505_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1087 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1088_fu_11511_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1088 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1089_fu_17471_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1089 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1090_fu_11517_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1090 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1093_fu_17487_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1093 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1094_fu_17497_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1094 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1095_fu_17507_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1095 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1097_fu_17545_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1097 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1098_fu_12275_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1098 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1100_fu_12281_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1100 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1101_fu_12287_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1101 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1102_fu_17566_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1102 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1104_fu_12293_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1104 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1105_fu_12299_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1105 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1106_fu_17588_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1106 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1107_fu_12305_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1107 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1108_fu_12311_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1108 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1109_fu_17604_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1109 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1110_fu_17614_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1110 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1112_fu_12317_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1112 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1113_fu_12323_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1113 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1114_fu_17636_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1114 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1115_fu_12329_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1115 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1116_fu_12335_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1116 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1117_fu_17652_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1117 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1118_fu_17662_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1118 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1119_fu_12341_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1119 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1120_fu_12347_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1120 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1121_fu_17678_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1121 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1122_fu_12353_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1122 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1125_fu_17694_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1125 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1126_fu_17704_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1126 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1127_fu_17714_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1127 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1129_fu_17752_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1129 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1130_fu_13111_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1130 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1132_fu_13117_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1132 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1133_fu_13123_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1133 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1134_fu_17773_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1134 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1136_fu_13129_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1136 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1137_fu_13135_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1137 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1138_fu_17795_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1138 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1139_fu_13141_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1139 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1140_fu_13147_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1140 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1141_fu_17811_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1141 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1142_fu_17821_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1142 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1144_fu_13153_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1144 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1145_fu_13159_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1145 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1146_fu_17843_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1146 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1147_fu_13165_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1147 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1148_fu_13171_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1148 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1149_fu_17859_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1149 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1150_fu_17869_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1150 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1151_fu_13177_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1151 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1152_fu_13183_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1152 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1153_fu_17885_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1153 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1154_fu_13189_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1154 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1157_fu_17901_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1157 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1158_fu_17911_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1158 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1159_fu_17921_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1159 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1161_fu_17959_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1161 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1162_fu_13947_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1162 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1164_fu_13953_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1164 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1165_fu_13959_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1165 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1166_fu_17980_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1166 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1168_fu_13965_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1168 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1169_fu_13971_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1170_fu_18002_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1170 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1171_fu_13977_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1171 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1172_fu_13983_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1172 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1173_fu_18018_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1173 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1174_fu_18028_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1174 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1176_fu_13989_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1176 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1177_fu_13995_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1177 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1178_fu_18050_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1178 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1179_fu_14001_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1179 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1180_fu_14007_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1180 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1181_fu_18066_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1181 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1182_fu_18076_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1182 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1183_fu_14013_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1183 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1184_fu_14019_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1184 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1185_fu_18092_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1185 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1186_fu_14025_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1186 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1189_fu_18108_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1189 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1190_fu_18118_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1190 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1191_fu_18128_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1191 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1193_fu_18166_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1193 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1194_fu_14783_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1194 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1196_fu_14789_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1196 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1197_fu_14795_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1197 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1198_fu_18187_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1198 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1200_fu_14801_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1200 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1201_fu_14807_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1201 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1202_fu_18209_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1202 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1203_fu_14813_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1203 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1204_fu_14819_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1204 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1205_fu_18225_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1205 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1206_fu_18235_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1206 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1208_fu_14825_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1208 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1209_fu_14831_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1209 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1210_fu_18257_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1210 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1211_fu_14837_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1211 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1212_fu_14843_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1212 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1213_fu_18273_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1213 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1214_fu_18283_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1214 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1215_fu_14849_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1215 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1216_fu_14855_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1216 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1217_fu_18299_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1217 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1218_fu_14861_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1218 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1221_fu_18315_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1221 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1222_fu_18325_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1222 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1223_fu_18335_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1223 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_22_fu_931_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_22 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_18_fu_937_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_18 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_979_p2 SOURCE ../mvau.hpp:173 VARIABLE nf LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_i_fu_193_p2 SOURCE {} VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_8_fu_98_p2 SOURCE ../streamtools.h:300 VARIABLE t_8 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_25_fu_107_p2 SOURCE ../streamtools.h:307 VARIABLE i_25 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME totalIters_fu_77_p2 SOURCE ../streamtools.h:297 VARIABLE totalIters LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME totalIters_1_fu_40_p2 SOURCE ../streamtools.h:265 VARIABLE totalIters_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_24_fu_106_p2 SOURCE ../streamtools.h:268 VARIABLE t_24 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_10_fu_118_p2 SOURCE ../streamtools.h:280 VARIABLE o_10 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_1_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_2_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_3_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_398_p2 SOURCE ../slidingwindow.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_y_1_fu_490_p2 SOURCE ../slidingwindow.h:124 VARIABLE k_y_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_500_p2 SOURCE ../slidingwindow.h:124 VARIABLE add_ln124_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_514_p2 SOURCE ../slidingwindow.h:128 VARIABLE add_ln128 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_in_block_fu_528_p2 SOURCE ../slidingwindow.h:128 VARIABLE current_line_in_block LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_simd_1_fu_542_p2 SOURCE ../slidingwindow.h:131 VARIABLE count_simd_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_x_1_fu_559_p2 SOURCE ../slidingwindow.h:134 VARIABLE k_x_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_x_1_fu_605_p2 SOURCE ../slidingwindow.h:140 VARIABLE ofm_x_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_y_1_fu_640_p2 SOURCE ../slidingwindow.h:143 VARIABLE ofm_y_1 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_287_p2 SOURCE ../slidingwindow.h:159 VARIABLE current_line_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_299_p2 SOURCE ../slidingwindow.h:163 VARIABLE read_block_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_304_p2 SOURCE ../slidingwindow.h:164 VARIABLE current_block_write_4 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_2_fu_741_p2 SOURCE ../slidingwindow.h:171 VARIABLE counter_internal_block_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_287_p2 SOURCE ../slidingwindow.h:111 VARIABLE current_line LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_fu_766_p2 SOURCE ../slidingwindow.h:112 VARIABLE inp LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_304_p2 SOURCE ../slidingwindow.h:115 VARIABLE current_block_write LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_299_p2 SOURCE ../slidingwindow.h:119 VARIABLE read_block LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_410_p2 SOURCE ../slidingwindow.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_13ns_44_2_1_U411 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 4 URAM 0}} DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_32_2_1_U416 SOURCE ../convlayer.h:121 VARIABLE mul_ln121 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_1050_p2 SOURCE ../mvau.hpp:122 VARIABLE i_9 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_15441_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1_fu_2623_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_1 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_3_fu_2629_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_3 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_4_fu_2635_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_4 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_5_fu_15462_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_5 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_7_fu_2641_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_7 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_8_fu_2647_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_8 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_9_fu_15484_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_9 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_10_fu_2653_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_10 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_11_fu_2659_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_11 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_12_fu_15500_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_12 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_13_fu_15510_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_13 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_15_fu_2665_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_15 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_16_fu_2671_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_16 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_17_fu_15532_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_17 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_18_fu_2677_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_18 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_19_fu_2683_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_19 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_20_fu_15548_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_20 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_21_fu_15558_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_21 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_22_fu_2689_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_22 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_23_fu_2695_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_23 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_24_fu_15574_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_24 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_25_fu_2701_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_25 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_28_fu_15590_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_28 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_29_fu_15600_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_29 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_30_fu_15610_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_30 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_32_fu_15648_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_32 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_33_fu_3459_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_33 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_35_fu_3465_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_35 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_36_fu_3471_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_36 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_37_fu_15669_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_37 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_39_fu_3477_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_39 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_40_fu_3483_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_40 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_41_fu_15691_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_41 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_42_fu_3489_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_42 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_43_fu_3495_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_43 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_44_fu_15707_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_44 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_45_fu_15717_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_45 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_47_fu_3501_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_47 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_48_fu_3507_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_48 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_49_fu_15739_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_49 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_50_fu_3513_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_50 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_51_fu_3519_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_51 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_52_fu_15755_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_52 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_53_fu_15765_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_53 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_54_fu_3525_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_54 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_55_fu_3531_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_55 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_56_fu_15781_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_56 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_57_fu_3537_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_57 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_60_fu_15797_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_60 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_61_fu_15807_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_61 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_62_fu_15817_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_62 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_64_fu_15855_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_64 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_65_fu_4295_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_65 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_67_fu_4301_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_67 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_68_fu_4307_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_68 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_69_fu_15876_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_69 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_71_fu_4313_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_71 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_72_fu_4319_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_72 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_73_fu_15898_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_73 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_74_fu_4325_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_74 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_75_fu_4331_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_75 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_76_fu_15914_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_76 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_77_fu_15924_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_77 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_79_fu_4337_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_79 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_80_fu_4343_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_80 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_81_fu_15946_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_81 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_82_fu_4349_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_82 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_83_fu_4355_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_83 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_84_fu_15962_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_84 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_85_fu_15972_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_85 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_86_fu_4361_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_86 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_87_fu_4367_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_87 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_88_fu_15988_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_88 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_89_fu_4373_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_89 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_92_fu_16004_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_92 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_93_fu_16014_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_93 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_94_fu_16024_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_94 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_96_fu_16062_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_96 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_97_fu_5131_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_97 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_99_fu_5137_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_99 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_100_fu_5143_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_100 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_101_fu_16083_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_101 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_103_fu_5149_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_103 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_104_fu_5155_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_104 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_105_fu_16105_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_105 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_106_fu_5161_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_106 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_107_fu_5167_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_107 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_108_fu_16121_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_108 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_109_fu_16131_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_109 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_111_fu_5173_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_111 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_112_fu_5179_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_112 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_113_fu_16153_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_113 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_114_fu_5185_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_114 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_115_fu_5191_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_115 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_116_fu_16169_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_116 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_117_fu_16179_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_117 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_118_fu_5197_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_118 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_119_fu_5203_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_119 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_120_fu_16195_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_120 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_121_fu_5209_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_121 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_124_fu_16211_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_124 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_125_fu_16221_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_125 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_126_fu_16231_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_126 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_128_fu_16269_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_128 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_129_fu_5967_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_129 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_131_fu_5973_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_131 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_132_fu_5979_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_132 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_133_fu_16290_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_133 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_135_fu_5985_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_135 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_136_fu_5991_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_136 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_137_fu_16312_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_137 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_138_fu_5997_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_138 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_139_fu_6003_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_139 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_140_fu_16328_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_140 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_141_fu_16338_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_141 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_143_fu_6009_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_143 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_144_fu_6015_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_144 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_145_fu_16360_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_145 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_146_fu_6021_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_146 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_147_fu_6027_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_147 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_148_fu_16376_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_148 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_149_fu_16386_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_149 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_150_fu_6033_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_150 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_151_fu_6039_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_151 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_152_fu_16402_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_152 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_153_fu_6045_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_153 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_156_fu_16418_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_156 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_157_fu_16428_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_157 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_158_fu_16438_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_158 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_160_fu_16476_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_160 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_161_fu_6803_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_161 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_163_fu_6809_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_163 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_164_fu_6815_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_164 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_165_fu_16497_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_165 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_167_fu_6821_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_167 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_168_fu_6827_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_168 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_169_fu_16519_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_170_fu_6833_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_170 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_171_fu_6839_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_171 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_172_fu_16535_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_172 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_173_fu_16545_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_173 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_175_fu_6845_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_175 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_176_fu_6851_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_176 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_177_fu_16567_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_177 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_178_fu_6857_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_178 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_179_fu_6863_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_179 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_180_fu_16583_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_180 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_181_fu_16593_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_181 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_182_fu_6869_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_182 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_183_fu_6875_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_183 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_184_fu_16609_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_184 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_185_fu_6881_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_185 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_188_fu_16625_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_188 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_189_fu_16635_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_189 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_190_fu_16645_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_190 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_192_fu_16683_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_192 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_193_fu_7639_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_193 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_195_fu_7645_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_195 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_196_fu_7651_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_196 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_197_fu_16704_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_197 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_199_fu_7657_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_199 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_200_fu_7663_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_200 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_201_fu_16726_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_201 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_202_fu_7669_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_202 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_203_fu_7675_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_203 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_204_fu_16742_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_204 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_205_fu_16752_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_205 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_207_fu_7681_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_207 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_208_fu_7687_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_208 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_209_fu_16774_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_209 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_210_fu_7693_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_210 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_211_fu_7699_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_211 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_212_fu_16790_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_212 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_213_fu_16800_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_213 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_214_fu_7705_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_214 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_215_fu_7711_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_215 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_216_fu_16816_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_216 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_217_fu_7717_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_217 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_220_fu_16832_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_220 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_221_fu_16842_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_221 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_222_fu_16852_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_222 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_224_fu_16890_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_224 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_225_fu_8475_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_225 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_227_fu_8481_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_227 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_228_fu_8487_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_228 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_229_fu_16911_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_229 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_231_fu_8493_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_231 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_232_fu_8499_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_232 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_233_fu_16933_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_233 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_234_fu_8505_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_234 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_235_fu_8511_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_235 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_236_fu_16949_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_236 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_237_fu_16959_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_237 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_239_fu_8517_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_239 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_240_fu_8523_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_240 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_241_fu_16981_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_241 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_242_fu_8529_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_242 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_243_fu_8535_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_243 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_244_fu_16997_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_244 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_245_fu_17007_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_245 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_246_fu_8541_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_246 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_247_fu_8547_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_247 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_248_fu_17023_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_248 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_249_fu_8553_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_249 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_252_fu_17039_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_252 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_253_fu_17049_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_253 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_254_fu_17059_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_254 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_256_fu_17097_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_256 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_257_fu_9311_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_257 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_259_fu_9317_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_259 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_260_fu_9323_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_260 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_261_fu_17118_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_261 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_263_fu_9329_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_263 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_264_fu_9335_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_264 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_265_fu_17140_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_265 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_266_fu_9341_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_266 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_267_fu_9347_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_267 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_268_fu_17156_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_268 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_269_fu_17166_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_269 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_271_fu_9353_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_271 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_272_fu_9359_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_272 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_273_fu_17188_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_273 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_274_fu_9365_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_274 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_275_fu_9371_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_275 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_276_fu_17204_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_276 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_277_fu_17214_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_277 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_278_fu_9377_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_278 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_279_fu_9383_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_279 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_280_fu_17230_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_280 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_281_fu_9389_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_281 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_284_fu_17246_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_284 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_285_fu_17256_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_285 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_286_fu_17266_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_286 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_288_fu_17304_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_288 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_289_fu_10147_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_289 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_291_fu_10153_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_291 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_292_fu_10159_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_292 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_293_fu_17325_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_293 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_295_fu_10165_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_295 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_296_fu_10171_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_296 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_297_fu_17347_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_297 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_298_fu_10177_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_298 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_299_fu_10183_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_299 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_300_fu_17363_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_300 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_301_fu_17373_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_301 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_303_fu_10189_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_303 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_304_fu_10195_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_304 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_305_fu_17395_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_305 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_306_fu_10201_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_306 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_307_fu_10207_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_307 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_308_fu_17411_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_308 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_309_fu_17421_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_309 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_310_fu_10213_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_310 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_311_fu_10219_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_311 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_312_fu_17437_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_312 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_313_fu_10225_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_313 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_316_fu_17453_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_316 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_317_fu_17463_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_317 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_318_fu_17473_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_318 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_320_fu_17511_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_320 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_321_fu_10983_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_321 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_323_fu_10989_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_323 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_324_fu_10995_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_324 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_325_fu_17532_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_325 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_327_fu_11001_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_327 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_328_fu_11007_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_328 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_329_fu_17554_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_329 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_330_fu_11013_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_330 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_331_fu_11019_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_331 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_332_fu_17570_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_332 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_333_fu_17580_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_333 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_335_fu_11025_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_335 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_336_fu_11031_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_336 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_337_fu_17602_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_337 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_338_fu_11037_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_338 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_339_fu_11043_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_339 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_340_fu_17618_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_340 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_341_fu_17628_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_341 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_342_fu_11049_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_342 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_343_fu_11055_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_343 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_344_fu_17644_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_344 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_345_fu_11061_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_345 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_348_fu_17660_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_348 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_349_fu_17670_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_349 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_350_fu_17680_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_350 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_352_fu_17718_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_352 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_353_fu_11819_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_353 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_355_fu_11825_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_355 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_356_fu_11831_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_356 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_357_fu_17739_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_357 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_359_fu_11837_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_359 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_360_fu_11843_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_360 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_361_fu_17761_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_361 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_362_fu_11849_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_362 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_363_fu_11855_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_363 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_364_fu_17777_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_364 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_365_fu_17787_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_365 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_367_fu_11861_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_367 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_368_fu_11867_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_368 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_369_fu_17809_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_369 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_370_fu_11873_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_370 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_371_fu_11879_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_371 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_372_fu_17825_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_372 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_373_fu_17835_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_373 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_374_fu_11885_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_374 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_375_fu_11891_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_375 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_376_fu_17851_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_376 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_377_fu_11897_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_377 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_380_fu_17867_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_380 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_381_fu_17877_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_381 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_382_fu_17887_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_382 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_384_fu_17925_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_384 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_385_fu_12655_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_385 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_387_fu_12661_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_387 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_388_fu_12667_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_388 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_389_fu_17946_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_389 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_391_fu_12673_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_391 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_392_fu_12679_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_392 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_393_fu_17968_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_393 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_394_fu_12685_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_394 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_395_fu_12691_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_395 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_396_fu_17984_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_396 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_397_fu_17994_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_397 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_399_fu_12697_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_399 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_400_fu_12703_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_400 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_401_fu_18016_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_401 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_402_fu_12709_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_402 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_403_fu_12715_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_403 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_404_fu_18032_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_404 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_405_fu_18042_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_405 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_406_fu_12721_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_406 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_407_fu_12727_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_407 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_408_fu_18058_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_408 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_409_fu_12733_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_409 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_412_fu_18074_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_412 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_413_fu_18084_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_413 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_414_fu_18094_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_414 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_416_fu_18132_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_416 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_417_fu_13491_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_417 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_419_fu_13497_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_419 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_420_fu_13503_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_420 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_421_fu_18153_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_421 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_423_fu_13509_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_423 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_424_fu_13515_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_424 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_425_fu_18175_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_425 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_426_fu_13521_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_426 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_427_fu_13527_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_427 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_428_fu_18191_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_428 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_429_fu_18201_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_429 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_431_fu_13533_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_431 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_432_fu_13539_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_432 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_433_fu_18223_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_433 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_434_fu_13545_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_434 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_435_fu_13551_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_435 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_436_fu_18239_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_436 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_437_fu_18249_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_437 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_438_fu_13557_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_438 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_439_fu_13563_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_439 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_440_fu_18265_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_440 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_441_fu_13569_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_441 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_444_fu_18281_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_444 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_445_fu_18291_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_445 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_446_fu_18301_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_446 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_448_fu_18339_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_448 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_449_fu_14327_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_449 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_451_fu_14333_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_451 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_452_fu_14339_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_452 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_453_fu_18360_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_453 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_455_fu_14345_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_455 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_456_fu_14351_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_456 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_457_fu_18382_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_457 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_458_fu_14357_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_458 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_459_fu_14363_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_459 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_460_fu_18398_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_460 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_461_fu_18408_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_461 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_463_fu_14369_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_463 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_464_fu_14375_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_464 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_465_fu_18430_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_465 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_466_fu_14381_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_466 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_467_fu_14387_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_467 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_468_fu_18446_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_468 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_469_fu_18456_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_469 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_470_fu_14393_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_470 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_471_fu_14399_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_471 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_472_fu_18472_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_472 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_473_fu_14405_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_473 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_476_fu_18488_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_476 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_477_fu_18498_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_477 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_478_fu_18508_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_478 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_480_fu_18546_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_480 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_481_fu_15163_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_481 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_483_fu_15169_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_483 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_484_fu_15175_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_484 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_485_fu_18567_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_485 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_487_fu_15181_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_487 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_488_fu_15187_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_488 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_489_fu_18589_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_489 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_490_fu_15193_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_490 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_491_fu_15199_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_491 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_492_fu_18605_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_492 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_493_fu_18615_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_493 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_495_fu_15205_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_495 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_496_fu_15211_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_496 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_497_fu_18637_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_497 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_498_fu_15217_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_498 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_499_fu_15223_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_499 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_500_fu_18653_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_500 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_501_fu_18663_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_501 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_502_fu_15229_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_502 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_503_fu_15235_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_503 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_504_fu_18679_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_504 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_505_fu_15241_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_505 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_508_fu_18695_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_508 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_509_fu_18705_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_509 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_510_fu_18715_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_510 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_3_fu_1095_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_3 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_4_fu_1101_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_4 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_1143_p2 SOURCE ../mvau.hpp:173 VARIABLE nf LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_i_fu_193_p2 SOURCE {} VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_6_fu_98_p2 SOURCE ../streamtools.h:300 VARIABLE t_6 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_24_fu_107_p2 SOURCE ../streamtools.h:307 VARIABLE i_24 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc830 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_32_2_1_U494 SOURCE ../streamtools.h:297 VARIABLE totalIters LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_92_p2 SOURCE ../maxpool.h:74 VARIABLE add_ln74 LOOP VITIS_LOOP_74_3_VITIS_LOOP_75_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_120_p2 SOURCE ../maxpool.h:75 VARIABLE add_ln75 LOOP VITIS_LOOP_74_3_VITIS_LOOP_75_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_78_p2 SOURCE ../maxpool.h:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} StreamingMaxPool_Batch_10u_2u_128u_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE ../maxpool.h:67 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 5 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_4_fu_179_p2 SOURCE ../maxpool.h:109 VARIABLE rep_4 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME yp_2_fu_191_p2 SOURCE ../maxpool.h:73 VARIABLE yp_2 LOOP VITIS_LOOP_73_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_22_fu_107_p2 SOURCE ../streamtools.h:268 VARIABLE t_22 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_7_fu_119_p2 SOURCE ../streamtools.h:280 VARIABLE o_7 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_1_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_2_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_3_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 20 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_396_p2 SOURCE ../slidingwindow.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_y_2_fu_488_p2 SOURCE ../slidingwindow.h:124 VARIABLE k_y_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_2_fu_498_p2 SOURCE ../slidingwindow.h:124 VARIABLE add_ln124_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_512_p2 SOURCE ../slidingwindow.h:128 VARIABLE add_ln128 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_in_block_fu_526_p2 SOURCE ../slidingwindow.h:128 VARIABLE current_line_in_block LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_simd_2_fu_540_p2 SOURCE ../slidingwindow.h:131 VARIABLE count_simd_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_x_2_fu_557_p2 SOURCE ../slidingwindow.h:134 VARIABLE k_x_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_x_2_fu_603_p2 SOURCE ../slidingwindow.h:140 VARIABLE ofm_x_2 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_y_3_fu_638_p2 SOURCE ../slidingwindow.h:143 VARIABLE ofm_y_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_285_p2 SOURCE ../slidingwindow.h:159 VARIABLE current_line_4 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_297_p2 SOURCE ../slidingwindow.h:163 VARIABLE read_block_4 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_302_p2 SOURCE ../slidingwindow.h:164 VARIABLE current_block_write_9 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_5_fu_739_p2 SOURCE ../slidingwindow.h:171 VARIABLE counter_internal_block_5 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_285_p2 SOURCE ../slidingwindow.h:111 VARIABLE current_line_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_5_fu_764_p2 SOURCE ../slidingwindow.h:112 VARIABLE inp_5 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_302_p2 SOURCE ../slidingwindow.h:115 VARIABLE current_block_write LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_297_p2 SOURCE ../slidingwindow.h:119 VARIABLE read_block_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_408_p2 SOURCE ../slidingwindow.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME bound_fu_85_p2 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_42_p2 SOURCE ../convlayer.h:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_644_p2 SOURCE ../mvau.hpp:122 VARIABLE i_11 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_4851_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_512_fu_2185_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_512 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_514_fu_2191_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_514 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_515_fu_2197_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_515 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_516_fu_4872_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_516 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_518_fu_2203_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_518 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_519_fu_2209_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_519 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_520_fu_4894_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_520 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_521_fu_2215_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_521 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_522_fu_2221_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_522 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_523_fu_4910_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_523 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_524_fu_4920_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_524 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_526_fu_2227_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_526 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_527_fu_2233_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_527 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_528_fu_4942_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_528 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_529_fu_2239_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_529 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_530_fu_2245_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_530 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_531_fu_4958_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_531 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_532_fu_4968_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_532 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_533_fu_2251_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_533 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_534_fu_2257_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_534 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_535_fu_4984_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_535 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_536_fu_2263_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_536 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_539_fu_5000_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_539 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_540_fu_5010_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_540 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_541_fu_5020_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_541 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_543_fu_5058_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_543 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_544_fu_3021_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_544 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_546_fu_3027_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_546 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_547_fu_3033_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_547 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_548_fu_5079_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_548 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_550_fu_3039_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_550 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_551_fu_3045_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_551 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_552_fu_5101_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_552 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_553_fu_3051_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_553 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_554_fu_3057_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_554 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_555_fu_5117_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_555 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_556_fu_5127_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_556 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_558_fu_3063_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_558 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_559_fu_3069_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_559 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_560_fu_5149_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_560 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_561_fu_3075_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_561 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_562_fu_3081_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_562 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_563_fu_5165_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_563 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_564_fu_5175_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_564 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_565_fu_3087_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_565 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_566_fu_3093_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_566 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_567_fu_5191_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_567 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_568_fu_3099_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_568 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_571_fu_5207_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_571 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_572_fu_5217_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_572 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_573_fu_5227_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_573 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_575_fu_5265_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_575 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_576_fu_3857_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_576 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_578_fu_3863_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_578 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_579_fu_3869_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_579 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_580_fu_5286_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_580 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_582_fu_3875_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_582 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_583_fu_3881_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_583 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_584_fu_5308_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_584 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_585_fu_3887_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_585 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_586_fu_3893_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_586 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_587_fu_5324_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_587 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_588_fu_5334_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_588 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_590_fu_3899_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_590 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_591_fu_3905_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_591 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_592_fu_5356_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_592 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_593_fu_3911_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_593 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_594_fu_3917_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_594 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_595_fu_5372_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_595 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_596_fu_5382_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_596 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_597_fu_3923_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_597 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_598_fu_3929_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_598 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_599_fu_5398_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_599 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_600_fu_3935_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_600 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_603_fu_5414_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_603 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_604_fu_5424_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_604 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_605_fu_5434_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_605 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_607_fu_5472_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_607 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_608_fu_4693_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_608 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_610_fu_4699_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_610 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_611_fu_4705_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_611 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_612_fu_5493_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_612 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_614_fu_4711_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_614 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_615_fu_4717_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_615 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_616_fu_5515_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_616 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_617_fu_4723_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_617 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_618_fu_4729_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_618 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_619_fu_5531_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_619 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_620_fu_5541_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_620 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_622_fu_4735_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_622 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_623_fu_4741_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_623 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_624_fu_5563_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_624 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_625_fu_4747_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_625 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_626_fu_4753_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_626 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_627_fu_5579_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_627 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_628_fu_5589_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_628 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_629_fu_4759_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_629 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_630_fu_4765_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_630 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_631_fu_5605_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_631 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_632_fu_4771_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_632 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_635_fu_5621_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_635 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_636_fu_5631_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_636 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_637_fu_5641_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_637 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_6_fu_677_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_6 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_6_fu_683_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_6 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_705_p2 SOURCE ../mvau.hpp:173 VARIABLE nf LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_i_fu_97_p2 SOURCE {} VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_20_fu_98_p2 SOURCE ../streamtools.h:300 VARIABLE t_20 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_30_fu_107_p2 SOURCE ../streamtools.h:307 VARIABLE i_30 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_34_fu_106_p2 SOURCE ../streamtools.h:268 VARIABLE t_34 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_27_fu_118_p2 SOURCE ../streamtools.h:280 VARIABLE o_27 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME totalIters_fu_67_p2 SOURCE ../streamtools.h:265 VARIABLE totalIters LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 24 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_1_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 24 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_2_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 24 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME inputBuf_3_U SOURCE ../slidingwindow.h:88 VARIABLE inputBuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 24 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_380_p2 SOURCE ../slidingwindow.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_y_3_fu_469_p2 SOURCE ../slidingwindow.h:124 VARIABLE k_y_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_3_fu_479_p2 SOURCE ../slidingwindow.h:124 VARIABLE add_ln124_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME current_line_in_block_fu_497_p2 SOURCE ../slidingwindow.h:128 VARIABLE current_line_in_block LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_simd_3_fu_511_p2 SOURCE ../slidingwindow.h:131 VARIABLE count_simd_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_x_3_fu_528_p2 SOURCE ../slidingwindow.h:134 VARIABLE k_x_3 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_279_p2 SOURCE ../slidingwindow.h:159 VARIABLE current_line_6 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_291_p2 SOURCE ../slidingwindow.h:163 VARIABLE read_block_6 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_296_p2 SOURCE ../slidingwindow.h:164 VARIABLE current_block_write_14 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_8_fu_635_p2 SOURCE ../slidingwindow.h:171 VARIABLE counter_internal_block_8 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_279_p2 SOURCE ../slidingwindow.h:111 VARIABLE current_line_5 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_8_fu_660_p2 SOURCE ../slidingwindow.h:112 VARIABLE inp_8 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_296_p2 SOURCE ../slidingwindow.h:115 VARIABLE current_block_write LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_291_p2 SOURCE ../slidingwindow.h:119 VARIABLE read_block_5 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_392_p2 SOURCE ../slidingwindow.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_104_1_VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bound_fu_89_p2 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_13_fu_865_p2 SOURCE ../mvau.hpp:122 VARIABLE i_13 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_2964_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_639_fu_2827_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_639 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_641_fu_2833_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_641 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_642_fu_2839_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_642 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_643_fu_2985_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_643 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_645_fu_2845_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_645 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_646_fu_2851_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_646 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_647_fu_3007_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_647 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_648_fu_2857_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_648 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_649_fu_2863_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_649 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_650_fu_3023_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_650 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_651_fu_3033_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_651 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_653_fu_2869_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_653 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_654_fu_2875_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_654 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_655_fu_3055_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_655 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_656_fu_2881_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_656 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_657_fu_2887_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_657 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_658_fu_3071_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_658 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_659_fu_3081_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_659 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_660_fu_2893_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_660 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_661_fu_2899_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_661 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_662_fu_3097_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_662 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_663_fu_2905_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_663 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_666_fu_3113_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_666 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_667_fu_3123_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_667 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_668_fu_3133_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_668 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_9_fu_895_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_9 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_8_fu_901_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_8 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_923_p2 SOURCE ../mvau.hpp:173 VARIABLE nf LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_i_fu_81_p2 SOURCE {} VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_18_fu_96_p2 SOURCE ../streamtools.h:300 VARIABLE t_18 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_29_fu_105_p2 SOURCE ../streamtools.h:307 VARIABLE i_29 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_32_fu_106_p2 SOURCE ../streamtools.h:268 VARIABLE t_32 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_24_fu_118_p2 SOURCE ../streamtools.h:280 VARIABLE o_24 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_15_fu_672_p2 SOURCE ../mvau.hpp:122 VARIABLE i_15 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_12_fu_1529_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_12 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_10_fu_694_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_10 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_711_p2 SOURCE ../mvau.hpp:173 VARIABLE nf LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_16_fu_96_p2 SOURCE ../streamtools.h:300 VARIABLE t_16 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_28_fu_105_p2 SOURCE ../streamtools.h:307 VARIABLE i_28 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_30_fu_104_p2 SOURCE ../streamtools.h:268 VARIABLE t_30 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_21_fu_116_p2 SOURCE ../streamtools.h:280 VARIABLE o_21 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_19_fu_681_p2 SOURCE ../mvau.hpp:122 VARIABLE i_19 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_1846_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_704_fu_1777_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_704 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_706_fu_1783_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_706 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_709_fu_1867_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_709 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_18_fu_1538_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_18 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_14_fu_703_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_14 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_720_p2 SOURCE ../mvau.hpp:173 VARIABLE nf LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_12_fu_96_p2 SOURCE ../streamtools.h:300 VARIABLE t_12 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_27_fu_105_p2 SOURCE ../streamtools.h:307 VARIABLE i_27 LOOP VITIS_LOOP_300_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_28_fu_104_p2 SOURCE ../streamtools.h:268 VARIABLE t_28 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_18_fu_116_p2 SOURCE ../streamtools.h:280 VARIABLE o_18 LOOP VITIS_LOOP_268_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_21_fu_3272_p2 SOURCE ../mvau.hpp:122 VARIABLE i_21 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_9586_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_711_fu_9601_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_711 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_712_fu_9616_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_712 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_713_fu_9631_p2 SOURCE ../mac.hpp:169 VARIABLE add_ln169_713 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tile_20_fu_9508_p2 SOURCE ../mvau.hpp:158 VARIABLE tile_20 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_16_fu_3294_p2 SOURCE ../mvau.hpp:159 VARIABLE sf_16 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_20_fu_3311_p2 SOURCE ../mvau.hpp:173 VARIABLE nf_20 LOOP VITIS_LOOP_122_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_94_p2 SOURCE ../dma.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_94_p2 SOURCE ../dma.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_153_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Stream2Mem_Batch_64u_128u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_153_p2 SOURCE ../dma.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_7_fu_178_p2 SOURCE ../dma.h:196 VARIABLE rep_7 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rep_6_fu_188_p2 SOURCE ../dma.h:192 VARIABLE rep_6 LOOP VITIS_LOOP_187_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} DoCompute {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_c_U SOURCE ../top.cpp:96 VARIABLE out_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 38 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter0_U SOURCE ../top.cpp:97 VARIABLE inter0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c160_U SOURCE ../top.cpp:96 VARIABLE numReps_c160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter0_1_U SOURCE ../top.cpp:98 VARIABLE inter0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {192 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c159_U SOURCE ../top.cpp:96 VARIABLE numReps_c159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter0_2_U SOURCE ../top.cpp:99 VARIABLE inter0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c158_U SOURCE ../top.cpp:96 VARIABLE numReps_c158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convInp_5_U SOURCE ../convlayer.h:115 VARIABLE convInp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c157_U SOURCE ../top.cpp:96 VARIABLE numReps_c157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc_channel_U SOURCE ../top.cpp:96 VARIABLE p_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {30 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mul_ln121_cast_loc_channel_U SOURCE ../top.cpp:96 VARIABLE mul_ln121_cast_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {30 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mvOut_m_buffer_5_U SOURCE ../convlayer.h:114 VARIABLE mvOut_m_buffer_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter1_U SOURCE ../top.cpp:101 VARIABLE inter1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c156_U SOURCE ../top.cpp:96 VARIABLE numReps_c156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_in_7_U SOURCE ../convlayer.h:113 VARIABLE wa_in_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c155_U SOURCE ../top.cpp:96 VARIABLE numReps_c155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convInp_4_U SOURCE ../convlayer.h:115 VARIABLE convInp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c154_U SOURCE ../top.cpp:96 VARIABLE numReps_c154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mul_ln121_1_cast_loc_channel_U SOURCE ../top.cpp:96 VARIABLE mul_ln121_1_cast_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {30 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mvOut_m_buffer_4_U SOURCE ../convlayer.h:114 VARIABLE mvOut_m_buffer_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter2_U SOURCE ../top.cpp:103 VARIABLE inter2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c153_U SOURCE ../top.cpp:96 VARIABLE numReps_c153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter3_U SOURCE ../top.cpp:104 VARIABLE inter3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c152_U SOURCE ../top.cpp:96 VARIABLE numReps_c152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_in_6_U SOURCE ../convlayer.h:113 VARIABLE wa_in_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c151_U SOURCE ../top.cpp:96 VARIABLE numReps_c151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convInp_3_U SOURCE ../convlayer.h:115 VARIABLE convInp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c150_U SOURCE ../top.cpp:96 VARIABLE numReps_c150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME shl_ln121_loc_channel_U SOURCE ../top.cpp:96 VARIABLE shl_ln121_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 15 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME add_ln121_loc_channel_U SOURCE ../top.cpp:96 VARIABLE add_ln121_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {28 14 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mvOut_m_buffer_3_U SOURCE ../convlayer.h:114 VARIABLE mvOut_m_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter4_U SOURCE ../top.cpp:106 VARIABLE inter4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c149_U SOURCE ../top.cpp:96 VARIABLE numReps_c149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_11_loc_c135_channel_U SOURCE ../top.cpp:96 VARIABLE totalIters_11_loc_c135_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_10_loc_c137_channel_U SOURCE ../top.cpp:96 VARIABLE totalIters_10_loc_c137_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 25 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_16_loc_c139_channel_U SOURCE ../top.cpp:96 VARIABLE totalIters_16_loc_c139_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 31 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_in_5_U SOURCE ../convlayer.h:113 VARIABLE wa_in_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_11_loc_c_U SOURCE ../top.cpp:96 VARIABLE totalIters_11_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convInp_2_U SOURCE ../convlayer.h:115 VARIABLE convInp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c148_U SOURCE ../top.cpp:96 VARIABLE numReps_c148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_13_loc_channel_U SOURCE ../top.cpp:96 VARIABLE totalIters_13_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 21 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_13_cast_loc_channel_U SOURCE ../top.cpp:96 VARIABLE totalIters_13_cast_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {27 18 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mvOut_m_buffer_2_U SOURCE ../convlayer.h:114 VARIABLE mvOut_m_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter5_U SOURCE ../top.cpp:108 VARIABLE inter5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c147_U SOURCE ../top.cpp:96 VARIABLE numReps_c147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter6_U SOURCE ../top.cpp:109 VARIABLE inter6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 81 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c146_U SOURCE ../top.cpp:96 VARIABLE numReps_c146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_in_4_U SOURCE ../convlayer.h:113 VARIABLE wa_in_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convInp_1_U SOURCE ../convlayer.h:115 VARIABLE convInp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c145_U SOURCE ../top.cpp:96 VARIABLE numReps_c145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME shl_ln121_2_loc_channel_U SOURCE ../top.cpp:96 VARIABLE shl_ln121_2_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 25 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME add_ln121_1_loc_channel_U SOURCE ../top.cpp:96 VARIABLE add_ln121_1_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {24 23 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mvOut_m_buffer_1_U SOURCE ../convlayer.h:114 VARIABLE mvOut_m_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter7_U SOURCE ../top.cpp:111 VARIABLE inter7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_in_3_U SOURCE ../convlayer.h:113 VARIABLE wa_in_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_10_loc_c136_U SOURCE ../top.cpp:96 VARIABLE totalIters_10_loc_c136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convInp_U SOURCE ../convlayer.h:115 VARIABLE convInp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c144_U SOURCE ../top.cpp:96 VARIABLE numReps_c144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mvOut_m_buffer_U SOURCE ../convlayer.h:114 VARIABLE mvOut_m_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c143_U SOURCE ../top.cpp:96 VARIABLE numReps_c143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter8_U SOURCE ../top.cpp:113 VARIABLE inter8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c142_U SOURCE ../top.cpp:96 VARIABLE numReps_c142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_in_2_U SOURCE ../fclayer.h:104 VARIABLE wa_in_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_10_loc_c_U SOURCE ../top.cpp:96 VARIABLE totalIters_10_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_out_m_buffer_1_U SOURCE ../fclayer.h:105 VARIABLE wa_out_m_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c141_U SOURCE ../top.cpp:96 VARIABLE numReps_c141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter9_U SOURCE ../top.cpp:115 VARIABLE inter9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_16_loc_c138_U SOURCE ../top.cpp:96 VARIABLE totalIters_16_loc_c138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_in_1_U SOURCE ../fclayer.h:104 VARIABLE wa_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_out_m_buffer_U SOURCE ../fclayer.h:105 VARIABLE wa_out_m_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c140_U SOURCE ../top.cpp:96 VARIABLE numReps_c140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter10_U SOURCE ../top.cpp:117 VARIABLE inter10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME totalIters_16_loc_c_U SOURCE ../top.cpp:96 VARIABLE totalIters_16_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME wa_in_U SOURCE ../fclayer.h:104 VARIABLE wa_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME memOutStrm_U SOURCE ../top.cpp:119 VARIABLE memOutStrm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME numReps_c_U SOURCE ../top.cpp:96 VARIABLE numReps_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 22 BRAM 42 URAM 0}} BlackBoxJam {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_0_U SOURCE {} VARIABLE p_ZL8weights0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_1_U SOURCE {} VARIABLE p_ZL8weights0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_2_U SOURCE {} VARIABLE p_ZL8weights0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_3_U SOURCE {} VARIABLE p_ZL8weights0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_4_U SOURCE {} VARIABLE p_ZL8weights0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_5_U SOURCE {} VARIABLE p_ZL8weights0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_6_U SOURCE {} VARIABLE p_ZL8weights0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_7_U SOURCE {} VARIABLE p_ZL8weights0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_8_U SOURCE {} VARIABLE p_ZL8weights0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_9_U SOURCE {} VARIABLE p_ZL8weights0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_10_U SOURCE {} VARIABLE p_ZL8weights0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_11_U SOURCE {} VARIABLE p_ZL8weights0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_12_U SOURCE {} VARIABLE p_ZL8weights0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_13_U SOURCE {} VARIABLE p_ZL8weights0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_14_U SOURCE {} VARIABLE p_ZL8weights0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights0_15_U SOURCE {} VARIABLE p_ZL8weights0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_0_U SOURCE {} VARIABLE p_ZL8threshs0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_1_U SOURCE {} VARIABLE p_ZL8threshs0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_2_U SOURCE {} VARIABLE p_ZL8threshs0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_3_U SOURCE {} VARIABLE p_ZL8threshs0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_4_U SOURCE {} VARIABLE p_ZL8threshs0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_5_U SOURCE {} VARIABLE p_ZL8threshs0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_6_U SOURCE {} VARIABLE p_ZL8threshs0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_7_U SOURCE {} VARIABLE p_ZL8threshs0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_8_U SOURCE {} VARIABLE p_ZL8threshs0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_9_U SOURCE {} VARIABLE p_ZL8threshs0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_10_U SOURCE {} VARIABLE p_ZL8threshs0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_11_U SOURCE {} VARIABLE p_ZL8threshs0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_12_U SOURCE {} VARIABLE p_ZL8threshs0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_13_U SOURCE {} VARIABLE p_ZL8threshs0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_14_U SOURCE {} VARIABLE p_ZL8threshs0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs0_15_U SOURCE {} VARIABLE p_ZL8threshs0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 4 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_0_U SOURCE {} VARIABLE p_ZL8weights1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_1_U SOURCE {} VARIABLE p_ZL8weights1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_2_U SOURCE {} VARIABLE p_ZL8weights1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_3_U SOURCE {} VARIABLE p_ZL8weights1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_4_U SOURCE {} VARIABLE p_ZL8weights1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_5_U SOURCE {} VARIABLE p_ZL8weights1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_6_U SOURCE {} VARIABLE p_ZL8weights1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_7_U SOURCE {} VARIABLE p_ZL8weights1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_8_U SOURCE {} VARIABLE p_ZL8weights1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_9_U SOURCE {} VARIABLE p_ZL8weights1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_10_U SOURCE {} VARIABLE p_ZL8weights1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_11_U SOURCE {} VARIABLE p_ZL8weights1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_12_U SOURCE {} VARIABLE p_ZL8weights1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_13_U SOURCE {} VARIABLE p_ZL8weights1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_14_U SOURCE {} VARIABLE p_ZL8weights1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_15_U SOURCE {} VARIABLE p_ZL8weights1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_16_U SOURCE {} VARIABLE p_ZL8weights1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_17_U SOURCE {} VARIABLE p_ZL8weights1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_18_U SOURCE {} VARIABLE p_ZL8weights1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_19_U SOURCE {} VARIABLE p_ZL8weights1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_20_U SOURCE {} VARIABLE p_ZL8weights1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_21_U SOURCE {} VARIABLE p_ZL8weights1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_22_U SOURCE {} VARIABLE p_ZL8weights1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_23_U SOURCE {} VARIABLE p_ZL8weights1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_24_U SOURCE {} VARIABLE p_ZL8weights1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_25_U SOURCE {} VARIABLE p_ZL8weights1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_26_U SOURCE {} VARIABLE p_ZL8weights1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_27_U SOURCE {} VARIABLE p_ZL8weights1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_28_U SOURCE {} VARIABLE p_ZL8weights1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_29_U SOURCE {} VARIABLE p_ZL8weights1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_30_U SOURCE {} VARIABLE p_ZL8weights1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights1_31_U SOURCE {} VARIABLE p_ZL8weights1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 36 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_0_U SOURCE {} VARIABLE p_ZL8threshs1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_1_U SOURCE {} VARIABLE p_ZL8threshs1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_2_U SOURCE {} VARIABLE p_ZL8threshs1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_3_U SOURCE {} VARIABLE p_ZL8threshs1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_4_U SOURCE {} VARIABLE p_ZL8threshs1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_5_U SOURCE {} VARIABLE p_ZL8threshs1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_6_U SOURCE {} VARIABLE p_ZL8threshs1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_7_U SOURCE {} VARIABLE p_ZL8threshs1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_8_U SOURCE {} VARIABLE p_ZL8threshs1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_9_U SOURCE {} VARIABLE p_ZL8threshs1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_10_U SOURCE {} VARIABLE p_ZL8threshs1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_11_U SOURCE {} VARIABLE p_ZL8threshs1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_12_U SOURCE {} VARIABLE p_ZL8threshs1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_13_U SOURCE {} VARIABLE p_ZL8threshs1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_14_U SOURCE {} VARIABLE p_ZL8threshs1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_15_U SOURCE {} VARIABLE p_ZL8threshs1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_16_U SOURCE {} VARIABLE p_ZL8threshs1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_17_U SOURCE {} VARIABLE p_ZL8threshs1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_18_U SOURCE {} VARIABLE p_ZL8threshs1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_19_U SOURCE {} VARIABLE p_ZL8threshs1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_20_U SOURCE {} VARIABLE p_ZL8threshs1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_21_U SOURCE {} VARIABLE p_ZL8threshs1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_22_U SOURCE {} VARIABLE p_ZL8threshs1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_23_U SOURCE {} VARIABLE p_ZL8threshs1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_24_U SOURCE {} VARIABLE p_ZL8threshs1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_25_U SOURCE {} VARIABLE p_ZL8threshs1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_26_U SOURCE {} VARIABLE p_ZL8threshs1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_27_U SOURCE {} VARIABLE p_ZL8threshs1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_28_U SOURCE {} VARIABLE p_ZL8threshs1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_29_U SOURCE {} VARIABLE p_ZL8threshs1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_30_U SOURCE {} VARIABLE p_ZL8threshs1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs1_31_U SOURCE {} VARIABLE p_ZL8threshs1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_0_U SOURCE {} VARIABLE p_ZL8weights2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_1_U SOURCE {} VARIABLE p_ZL8weights2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_2_U SOURCE {} VARIABLE p_ZL8weights2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_3_U SOURCE {} VARIABLE p_ZL8weights2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_4_U SOURCE {} VARIABLE p_ZL8weights2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_5_U SOURCE {} VARIABLE p_ZL8weights2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_6_U SOURCE {} VARIABLE p_ZL8weights2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_7_U SOURCE {} VARIABLE p_ZL8weights2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_8_U SOURCE {} VARIABLE p_ZL8weights2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_9_U SOURCE {} VARIABLE p_ZL8weights2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_10_U SOURCE {} VARIABLE p_ZL8weights2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_11_U SOURCE {} VARIABLE p_ZL8weights2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_12_U SOURCE {} VARIABLE p_ZL8weights2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_13_U SOURCE {} VARIABLE p_ZL8weights2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_14_U SOURCE {} VARIABLE p_ZL8weights2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights2_15_U SOURCE {} VARIABLE p_ZL8weights2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 144 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_0_U SOURCE {} VARIABLE p_ZL8threshs2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_1_U SOURCE {} VARIABLE p_ZL8threshs2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_2_U SOURCE {} VARIABLE p_ZL8threshs2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_3_U SOURCE {} VARIABLE p_ZL8threshs2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_4_U SOURCE {} VARIABLE p_ZL8threshs2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_5_U SOURCE {} VARIABLE p_ZL8threshs2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_6_U SOURCE {} VARIABLE p_ZL8threshs2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_7_U SOURCE {} VARIABLE p_ZL8threshs2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_8_U SOURCE {} VARIABLE p_ZL8threshs2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_9_U SOURCE {} VARIABLE p_ZL8threshs2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_10_U SOURCE {} VARIABLE p_ZL8threshs2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_11_U SOURCE {} VARIABLE p_ZL8threshs2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_12_U SOURCE {} VARIABLE p_ZL8threshs2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_13_U SOURCE {} VARIABLE p_ZL8threshs2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_14_U SOURCE {} VARIABLE p_ZL8threshs2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs2_15_U SOURCE {} VARIABLE p_ZL8threshs2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_0_U SOURCE {} VARIABLE p_ZL8weights3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_1_U SOURCE {} VARIABLE p_ZL8weights3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_2_U SOURCE {} VARIABLE p_ZL8weights3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_3_U SOURCE {} VARIABLE p_ZL8weights3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_4_U SOURCE {} VARIABLE p_ZL8weights3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_5_U SOURCE {} VARIABLE p_ZL8weights3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_6_U SOURCE {} VARIABLE p_ZL8weights3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_7_U SOURCE {} VARIABLE p_ZL8weights3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_8_U SOURCE {} VARIABLE p_ZL8weights3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_9_U SOURCE {} VARIABLE p_ZL8weights3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_10_U SOURCE {} VARIABLE p_ZL8weights3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_11_U SOURCE {} VARIABLE p_ZL8weights3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_12_U SOURCE {} VARIABLE p_ZL8weights3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_13_U SOURCE {} VARIABLE p_ZL8weights3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_14_U SOURCE {} VARIABLE p_ZL8weights3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights3_15_U SOURCE {} VARIABLE p_ZL8weights3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 288 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_0_U SOURCE {} VARIABLE p_ZL8threshs3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_1_U SOURCE {} VARIABLE p_ZL8threshs3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_2_U SOURCE {} VARIABLE p_ZL8threshs3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_3_U SOURCE {} VARIABLE p_ZL8threshs3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_4_U SOURCE {} VARIABLE p_ZL8threshs3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_5_U SOURCE {} VARIABLE p_ZL8threshs3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_6_U SOURCE {} VARIABLE p_ZL8threshs3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_7_U SOURCE {} VARIABLE p_ZL8threshs3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_8_U SOURCE {} VARIABLE p_ZL8threshs3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_9_U SOURCE {} VARIABLE p_ZL8threshs3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_10_U SOURCE {} VARIABLE p_ZL8threshs3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_11_U SOURCE {} VARIABLE p_ZL8threshs3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_12_U SOURCE {} VARIABLE p_ZL8threshs3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_13_U SOURCE {} VARIABLE p_ZL8threshs3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_14_U SOURCE {} VARIABLE p_ZL8threshs3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs3_15_U SOURCE {} VARIABLE p_ZL8threshs3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights4_0_U SOURCE {} VARIABLE p_ZL8weights4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights4_1_U SOURCE {} VARIABLE p_ZL8weights4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights4_2_U SOURCE {} VARIABLE p_ZL8weights4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights4_3_U SOURCE {} VARIABLE p_ZL8weights4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs4_0_U SOURCE {} VARIABLE p_ZL8threshs4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs4_1_U SOURCE {} VARIABLE p_ZL8threshs4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs4_2_U SOURCE {} VARIABLE p_ZL8threshs4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8threshs4_3_U SOURCE {} VARIABLE p_ZL8threshs4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights5_U SOURCE {} VARIABLE weights5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 18432 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME threshs5_U SOURCE {} VARIABLE threshs5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights6_U SOURCE {} VARIABLE weights6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 32768 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME threshs6_U SOURCE {} VARIABLE threshs6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 512 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weights7_U SOURCE {} VARIABLE weights7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32768 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME threshs7_U SOURCE {} VARIABLE threshs7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 512 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights8_0_U SOURCE {} VARIABLE p_ZL8weights8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 8192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights8_1_U SOURCE {} VARIABLE p_ZL8weights8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 8192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights8_2_U SOURCE {} VARIABLE p_ZL8weights8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 8192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZL8weights8_3_U SOURCE {} VARIABLE p_ZL8weights8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 8192 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}}} AREA {DSP 22 BRAM 245 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} StreamingDataWidthConverter_Batch_192u_24u_128u_s {AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc6 {AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc11 {AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc1531 {AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc16 {AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_5 {AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc18 {AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc20 {AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_3 {AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_300_3_proc22 {AREA {DSP 0 BRAM 0 URAM 0}} DoCompute_Loop_VITIS_LOOP_268_1_proc24 {AREA {DSP 0 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch_2 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 12.025 seconds; current allocated memory: 1.981 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for BlackBoxJam.
INFO: [VLOG 209-307] Generating Verilog RTL for BlackBoxJam.
Execute       syn_report -model BlackBoxJam -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 101.18 MHz
Command     autosyn done; 163.824 sec.
Command   csynth_design done; 280.141 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 107 seconds. CPU system time: 10 seconds. Elapsed time: 280.141 seconds; current allocated memory: 1.852 GB.
Command ap_source done; 281.173 sec.
Execute cleanup_all 
Command cleanup_all done; 0.471 sec.
INFO-FLOW: Workspace E:/Tai_lieu/DATN/vitis/hw/hw/solution1 opened at Thu May 29 20:45:13 +0700 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.129 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.177 sec.
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.469 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.677 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 4.95 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Command     create_platform done; 0.192 sec.
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.138 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.184 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.456 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./hw/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hw/solution1/directives.tcl
Execute     set_directive_top -name BlackBoxJam BlackBoxJam 
INFO: [HLS 200-1510] Running: set_directive_top -name BlackBoxJam BlackBoxJam 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.138 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.186 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=BlackBoxJam xml_exists=0
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to BlackBoxJam
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=267 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_9_2_24_1_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_30s_11ns_30_2_1
BlackBoxJam_sparsemux_19_4_24_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_13ns_32_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_12ns_32_2_1
BlackBoxJam_sparsemux_9_2_32_1_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_inputBuffYi
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32ns_15ns_46_2_1
BlackBoxJam_sparsemux_37_5_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_StreamingMaxPool_Batch_28u_2u_64u_s_buf_RAM_AUTO_1R1W
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_10ns_32_2_1
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_inputBjbC
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32ns_13ns_44_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5_inputBncg
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_8ns_32_2_1
BlackBoxJam_sparsemux_73_6_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_mul_32s_11ns_32_2_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W
BlackBoxJam_flow_control_loop_pipe
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3_inputBvdy
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_145_7_32_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_129_6_4_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_129_6_8_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_sparsemux_1025_9_1_1_1
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_flow_control_loop_pipe_sequential_init
BlackBoxJam_fifo_w64_d38_A
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w192_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w24_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w24_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w30_d2_S
BlackBoxJam_fifo_w30_d5_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w30_d8_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d15_S
BlackBoxJam_fifo_w28_d14_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w128_d128_A
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d16_S
BlackBoxJam_fifo_w32_d25_S
BlackBoxJam_fifo_w32_d31_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d9_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d21_S
BlackBoxJam_fifo_w27_d18_S
BlackBoxJam_fifo_w16_d2_S
BlackBoxJam_fifo_w128_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w128_d81_A
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d5_S
BlackBoxJam_fifo_w32_d25_S
BlackBoxJam_fifo_w24_d23_S
BlackBoxJam_fifo_w4_d2_S
BlackBoxJam_fifo_w256_d1_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d5_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w256_d1_S
BlackBoxJam_fifo_w32_d3_S
BlackBoxJam_fifo_w4_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w64_d128_A
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w8_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w32_d4_S
BlackBoxJam_fifo_w64_d3_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_fifo_w1_d2_S
BlackBoxJam_fifo_w64_d2_S
BlackBoxJam_fifo_w32_d2_S
BlackBoxJam_start_for_Stream2Mem_Batch_64u_128u_U0
BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_64u_192u_384u_U0
BlackBoxJam_start_for_StreamingDataWidthConverter_Batch_192u_24u_128u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc26_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc27_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc228_U0
BlackBoxJam_start_for_StreamingMaxPool_Batch_28u_2u_64u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc329_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc830_U0
BlackBoxJam_start_for_StreamingMaxPool_Batch_10u_2u_128u_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc11_U0
BlackBoxJam_start_for_ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc16_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc20_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_300_3_proc22_U0
BlackBoxJam_start_for_DoCompute_Loop_VITIS_LOOP_268_1_proc24_U0
BlackBoxJam_p_ZL8weights0_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs0_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights1_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs1_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights2_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs2_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights3_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights4_0_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8threshs4_0_RAM_AUTO_1R1W
BlackBoxJam_weights5_RAM_AUTO_1R1W
BlackBoxJam_threshs5_RAM_AUTO_1R1W
BlackBoxJam_weights6_RAM_AUTO_1R1W
BlackBoxJam_threshs6_RAM_AUTO_1R1W
BlackBoxJam_weights7_RAM_AUTO_1R1W
BlackBoxJam_p_ZL8weights8_0_RAM_AUTO_1R1W
BlackBoxJam_hostmem_m_axi
BlackBoxJam_control_s_axi
entry_proc
Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16
Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1
Mem2Stream_Batch_64u_3072u_s
StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3
StreamingDataWidthConverter_Batch_64u_192u_384u_s
StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1
StreamingDataWidthConverter_Batch_192u_24u_128u_s
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2
ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s
DoCompute_Block_entry5993_proc
Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_4
DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc26
DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc27
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch
DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc228
StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6
StreamingMaxPool_Batch_28u_2u_64u_s
DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc329
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1
ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_1
DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc4
DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop
DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc6
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5
ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream
Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_8
DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc830
StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4
StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6
StreamingMaxPool_Batch_10u_2u_128u_s
DoCompute_Loop_VITIS_LOOP_268_1_proc9
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4
ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s
DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI
Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_7
DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc11
DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc13
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3
ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s
Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_6
DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc1531
DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc16
Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_5
DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc18
DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc20
Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_3
DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3
DoCompute_Loop_VITIS_LOOP_300_3_proc22
DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1
DoCompute_Loop_VITIS_LOOP_268_1_proc24
Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1
Matrix_Vector_Activate_Batch_2
Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15
Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1
Stream2Mem_Batch_64u_128u_s
DoCompute
BlackBoxJam
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/top-io-be.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.dataonly.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.dataonly.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.dataonly.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Mem2Stream_Batch_64u_3072u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_64u_192u_384u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingDataWidthConverter_Batch_192u_24u_128u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_3u_8u_32u_30u_3u_1u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_entry5993_proc.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_4.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc26.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc27.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_30u_28u_32u_1u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj900EEC2ERN3hls6streamI.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc228.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_Pipeline_VITIS_LOOP_85_6.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_28u_2u_64u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc329.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj64ELj32ELj196EEC2ERN3hls6streamI.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc4.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev_exit_loop.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc6.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_5.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_12u_10u_32u_1u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_8.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc830.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/StreamingMaxPool_Batch_10u_2u_128u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc9.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_128u_1u_5u_3u_32u_1u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj25EEC2ERN3hls6streamI.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_7.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc11.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc13.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/ConvolutionInputGenerator_3u_256u_1u_3u_1u_32u_1u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_6.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc1531.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc16.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_5.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc18.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc20.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22_Pipeline_VITIS_LOOP_300_3.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_300_3_proc22.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24_Pipeline_VITIS_LOOP_268_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute_Loop_VITIS_LOOP_268_1_proc24.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2_Pipeline_VITIS_LOOP_122_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Matrix_Vector_Activate_Batch_2.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/Stream2Mem_Batch_64u_128u_s.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/DoCompute.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute     sc_get_clocks BlackBoxJam 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to BlackBoxJam
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.dataonly.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.compgen.dataonly.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=BlackBoxJam
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Tai_lieu/DATN/vitis/hw/hw/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.135 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.181 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec E:/Tai_lieu/DATN/vitis/hw/hw/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success E:/Tai_lieu/DATN/vitis/hw/hw/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s hw/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file hw/solution1/impl/export.zip
Command   export_design done; 85.193 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 24 seconds. CPU system time: 0 seconds. Elapsed time: 85.193 seconds; current allocated memory: 27.922 MB.
Command ap_source done; 90.752 sec.
Execute cleanup_all 
