--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ADC_board_test.twx ADC_board_test.ncd -o ADC_board_test.twr
ADC_board_test.pcf -ucf rmemb3_xc6slx45_master.ucf

Design file:              ADC_board_test.ncd
Physical constraint file: ADC_board_test.pcf
Device,package,speed:     xc6slx45,fgg484,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58 paths analyzed, 51 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.232ns.
--------------------------------------------------------------------------------

Paths for end point RED_ADC/adc_clk (SLICE_X26Y88.A5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RED_ADC/adc_clock_generator.clk_count_6 (FF)
  Destination:          RED_ADC/adc_clk (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RED_ADC/adc_clock_generator.clk_count_6 to RED_ADC/adc_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.CQ      Tcko                  0.447   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/adc_clock_generator.clk_count_6
    SLICE_X26Y88.B3      net (fanout=6)        1.036   RED_ADC/adc_clock_generator.clk_count<6>
    SLICE_X26Y88.B       Tilo                  0.203   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_rstpot
    SLICE_X26Y88.A5      net (fanout=1)        0.222   RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_rstpot
    SLICE_X26Y88.CLK     Tas                   0.289   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/adc_clk_rstpot
                                                       RED_ADC/adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.939ns logic, 1.258ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RED_ADC/adc_clock_generator.clk_count_0 (FF)
  Destination:          RED_ADC/adc_clk (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.828ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.143 - 0.152)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RED_ADC/adc_clock_generator.clk_count_0 to RED_ADC/adc_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.391   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/adc_clock_generator.clk_count_0
    SLICE_X26Y88.B2      net (fanout=9)        0.723   RED_ADC/adc_clock_generator.clk_count<0>
    SLICE_X26Y88.B       Tilo                  0.203   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_rstpot
    SLICE_X26Y88.A5      net (fanout=1)        0.222   RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_rstpot
    SLICE_X26Y88.CLK     Tas                   0.289   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/adc_clk_rstpot
                                                       RED_ADC/adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (0.883ns logic, 0.945ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RED_ADC/adc_clock_generator.clk_count_1 (FF)
  Destination:          RED_ADC/adc_clk (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.143 - 0.152)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RED_ADC/adc_clock_generator.clk_count_1 to RED_ADC/adc_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.BQ      Tcko                  0.391   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/adc_clock_generator.clk_count_1
    SLICE_X26Y88.B1      net (fanout=9)        0.663   RED_ADC/adc_clock_generator.clk_count<1>
    SLICE_X26Y88.B       Tilo                  0.203   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_rstpot
    SLICE_X26Y88.A5      net (fanout=1)        0.222   RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_rstpot
    SLICE_X26Y88.CLK     Tas                   0.289   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/adc_clk_rstpot
                                                       RED_ADC/adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.883ns logic, 0.885ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point RED_ADC/adc_clock_generator.clk_count_0 (SLICE_X27Y88.A3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RED_ADC/adc_clock_generator.clk_count_3 (FF)
  Destination:          RED_ADC/adc_clock_generator.clk_count_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.859ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RED_ADC/adc_clock_generator.clk_count_3 to RED_ADC/adc_clock_generator.clk_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.AQ      Tcko                  0.447   RED_ADC/adc_clock_generator.clk_count<5>
                                                       RED_ADC/adc_clock_generator.clk_count_3
    SLICE_X27Y88.D3      net (fanout=7)        0.534   RED_ADC/adc_clock_generator.clk_count<3>
    SLICE_X27Y88.D       Tilo                  0.259   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_SW0
    SLICE_X27Y88.A3      net (fanout=2)        0.297   N2
    SLICE_X27Y88.CLK     Tas                   0.322   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/adc_clock_generator.clk_count_0_rstpot
                                                       RED_ADC/adc_clock_generator.clk_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (1.028ns logic, 0.831ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RED_ADC/adc_clock_generator.clk_count_4 (FF)
  Destination:          RED_ADC/adc_clock_generator.clk_count_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.813ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RED_ADC/adc_clock_generator.clk_count_4 to RED_ADC/adc_clock_generator.clk_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.AMUX    Tshcko                0.488   RED_ADC/adc_clock_generator.clk_count<5>
                                                       RED_ADC/adc_clock_generator.clk_count_4
    SLICE_X27Y88.D5      net (fanout=6)        0.447   RED_ADC/adc_clock_generator.clk_count<4>
    SLICE_X27Y88.D       Tilo                  0.259   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_SW0
    SLICE_X27Y88.A3      net (fanout=2)        0.297   N2
    SLICE_X27Y88.CLK     Tas                   0.322   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/adc_clock_generator.clk_count_0_rstpot
                                                       RED_ADC/adc_clock_generator.clk_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (1.069ns logic, 0.744ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point RED_ADC/adc_clock_generator.clk_count_2 (SLICE_X27Y88.C6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RED_ADC/adc_clock_generator.clk_count_3 (FF)
  Destination:          RED_ADC/adc_clock_generator.clk_count_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RED_ADC/adc_clock_generator.clk_count_3 to RED_ADC/adc_clock_generator.clk_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.AQ      Tcko                  0.447   RED_ADC/adc_clock_generator.clk_count<5>
                                                       RED_ADC/adc_clock_generator.clk_count_3
    SLICE_X27Y88.D3      net (fanout=7)        0.534   RED_ADC/adc_clock_generator.clk_count<3>
    SLICE_X27Y88.D       Tilo                  0.259   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_SW0
    SLICE_X27Y88.C6      net (fanout=2)        0.124   N2
    SLICE_X27Y88.CLK     Tas                   0.322   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/adc_clock_generator.clk_count_2_rstpot
                                                       RED_ADC/adc_clock_generator.clk_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (1.028ns logic, 0.658ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RED_ADC/adc_clock_generator.clk_count_4 (FF)
  Destination:          RED_ADC/adc_clock_generator.clk_count_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.640ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         clk_200M_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RED_ADC/adc_clock_generator.clk_count_4 to RED_ADC/adc_clock_generator.clk_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.AMUX    Tshcko                0.488   RED_ADC/adc_clock_generator.clk_count<5>
                                                       RED_ADC/adc_clock_generator.clk_count_4
    SLICE_X27Y88.D5      net (fanout=6)        0.447   RED_ADC/adc_clock_generator.clk_count<4>
    SLICE_X27Y88.D       Tilo                  0.259   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/PWR_5_o_adc_clock_generator.clk_count[6]_equal_1_o<6>_SW0
    SLICE_X27Y88.C6      net (fanout=2)        0.124   N2
    SLICE_X27Y88.CLK     Tas                   0.322   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/adc_clock_generator.clk_count_2_rstpot
                                                       RED_ADC/adc_clock_generator.clk_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (1.069ns logic, 0.571ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RED_ADC/adc_clock_generator.clk_count_0 (SLICE_X27Y88.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RED_ADC/adc_clock_generator.clk_count_0 (FF)
  Destination:          RED_ADC/adc_clock_generator.clk_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RED_ADC/adc_clock_generator.clk_count_0 to RED_ADC/adc_clock_generator.clk_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.198   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/adc_clock_generator.clk_count_0
    SLICE_X27Y88.A6      net (fanout=9)        0.034   RED_ADC/adc_clock_generator.clk_count<0>
    SLICE_X27Y88.CLK     Tah         (-Th)    -0.215   RED_ADC/adc_clock_generator.clk_count<2>
                                                       RED_ADC/adc_clock_generator.clk_count_0_rstpot
                                                       RED_ADC/adc_clock_generator.clk_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point RED_ADC/adc_clock_generator.clk_count_5 (SLICE_X26Y87.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RED_ADC/adc_clock_generator.clk_count_5 (FF)
  Destination:          RED_ADC/adc_clock_generator.clk_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RED_ADC/adc_clock_generator.clk_count_5 to RED_ADC/adc_clock_generator.clk_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.CQ      Tcko                  0.234   RED_ADC/adc_clock_generator.clk_count<5>
                                                       RED_ADC/adc_clock_generator.clk_count_5
    SLICE_X26Y87.CX      net (fanout=6)        0.123   RED_ADC/adc_clock_generator.clk_count<5>
    SLICE_X26Y87.CLK     Tckdi       (-Th)    -0.100   RED_ADC/adc_clock_generator.clk_count<5>
                                                       RED_ADC/adc_clock_generator.clk_count_5_rstpot
                                                       RED_ADC/adc_clock_generator.clk_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.334ns logic, 0.123ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Paths for end point RED_ADC/adc_clk (SLICE_X26Y88.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RED_ADC/adc_clk (FF)
  Destination:          RED_ADC/adc_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200M_i_BUFGP rising at 5.000ns
  Destination Clock:    clk_200M_i_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RED_ADC/adc_clk to RED_ADC/adc_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y88.AQ      Tcko                  0.234   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/adc_clk
    SLICE_X26Y88.A6      net (fanout=7)        0.034   RED_ADC/adc_clk
    SLICE_X26Y88.CLK     Tah         (-Th)    -0.197   RED_ADC/adc_clock_generator.clk_count<6>
                                                       RED_ADC/adc_clk_rstpot
                                                       RED_ADC/adc_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.431ns logic, 0.034ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_200M_i_BUFGP/BUFG/I0
  Logical resource: clk_200M_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: clk_200M_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.595ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: RED_ADC/adc_clock_generator.clk_count<5>/CLK
  Logical resource: RED_ADC/adc_clock_generator.clk_count_4/CK
  Location pin: SLICE_X26Y87.CLK
  Clock network: clk_200M_i_BUFGP
--------------------------------------------------------------------------------
Slack: 4.595ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: RED_ADC/adc_clock_generator.clk_count<5>/CLK
  Logical resource: RED_ADC/adc_clock_generator.clk_count_3/CK
  Location pin: SLICE_X26Y87.CLK
  Clock network: clk_200M_i_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_200M_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_200M_i     |    2.232|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 58 paths, 0 nets, and 59 connections

Design statistics:
   Minimum period:   2.232ns{1}   (Maximum frequency: 448.029MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 05 15:26:55 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



