# RISC-V Emulator

This is a simple terminal RISC-V emulator that covers the base instructions for a 32 bit processor with hazards, forwarding and pipelining as well as using the ```mul``` extension as well.

Options to run the emulator with out hazards and/or forwarding and/or pipelining.

You can choose the single-cycle processor or the 5-stage processor. 