Warning (10268): Verilog HDL information at verificar_pareja.sv(28): always construct contains both blocking and non-blocking assignments File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/verificar_pareja.sv Line: 28
Info (10281): Verilog HDL Declaration information at FSM.sv(5): object "inicio" differs only in case from object "INICIO" in the same scope File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/FSM.sv Line: 5
Info (10281): Verilog HDL Declaration information at card_controller.sv(11): object "doneVp" differs only in case from object "doneVP" in the same scope File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/card_controller.sv Line: 11
