# do traffic_fsm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/xieerqi/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm {/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:21 on Apr 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm" /home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v 
# -- Compiling module traffic_fsm
# -- Compiling module timer
# -- Compiling module seven_seg_decoder
# -- Compiling module stimulus_seven_seg
# 
# Top level modules:
# 	traffic_fsm
# 	stimulus_seven_seg
# End time: 20:21:21 on Apr 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.stimulus_seven_seg
# vsim work.stimulus_seven_seg 
# Start time: 20:21:25 on Apr 18,2017
# Loading work.stimulus_seven_seg
# Loading work.timer
run -all
# At time                   0binary input=1011 and hex output=xxxx
# 
# ** Note: $stop    : /home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v(265)
#    Time: 160 ps  Iteration: 0  Instance: /stimulus_seven_seg
# Break in Module stimulus_seven_seg at /home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v line 265
# End time: 20:21:46 on Apr 18,2017, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
