TimeQuest Timing Analyzer report for final-project
Fri Dec 08 13:07:17 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Recovery: 'clock'
 15. Slow 1200mV 85C Model Removal: 'clock'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clock'
 24. Slow 1200mV 0C Model Hold: 'clock'
 25. Slow 1200mV 0C Model Recovery: 'clock'
 26. Slow 1200mV 0C Model Removal: 'clock'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clock'
 34. Fast 1200mV 0C Model Hold: 'clock'
 35. Fast 1200mV 0C Model Recovery: 'clock'
 36. Fast 1200mV 0C Model Removal: 'clock'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; final-project                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.68        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  58.0%      ;
;     Processor 3            ;  55.3%      ;
;     Processor 4            ;  54.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 16.18 MHz ; 16.18 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -35.614 ; -6215.156         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.165 ; -0.294            ;
+-------+--------+-------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clock ; -25.357 ; -4262.090            ;
+-------+---------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 1.453 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -1186.809                        ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -35.614 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 32.567     ;
; -35.611 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 32.564     ;
; -35.107 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 32.060     ;
; -34.711 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.483     ; 31.226     ;
; -34.675 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 31.628     ;
; -34.672 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 31.625     ;
; -34.325 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.483     ; 30.840     ;
; -34.279 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 31.231     ;
; -34.276 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 31.228     ;
; -34.168 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 31.121     ;
; -34.154 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 31.106     ;
; -34.151 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 31.103     ;
; -33.878 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.831     ;
; -33.875 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.828     ;
; -33.855 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.668     ; 34.185     ;
; -33.852 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.668     ; 34.182     ;
; -33.772 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.724     ;
; -33.772 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.483     ; 30.287     ;
; -33.762 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.715     ;
; -33.759 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.712     ;
; -33.722 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.674     ;
; -33.719 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.671     ;
; -33.647 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.599     ;
; -33.629 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 34.156     ;
; -33.626 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 34.153     ;
; -33.571 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 30.085     ;
; -33.519 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 34.046     ;
; -33.516 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 34.043     ;
; -33.459 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.411     ;
; -33.456 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.408     ;
; -33.417 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.370     ;
; -33.414 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.367     ;
; -33.386 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.483     ; 29.901     ;
; -33.384 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.911     ;
; -33.383 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.336     ;
; -33.381 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.908     ;
; -33.380 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.333     ;
; -33.376 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 29.890     ;
; -33.371 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.324     ;
; -33.354 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.306     ;
; -33.351 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.303     ;
; -33.348 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.668     ; 33.678     ;
; -33.316 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.843     ;
; -33.313 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.840     ;
; -33.301 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.254     ;
; -33.298 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.251     ;
; -33.257 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.210     ;
; -33.255 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.208     ;
; -33.254 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 30.207     ;
; -33.251 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 29.765     ;
; -33.215 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.167     ;
; -33.122 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.649     ;
; -33.079 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.031     ;
; -33.076 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 30.028     ;
; -33.012 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.539     ;
; -32.990 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 29.504     ;
; -32.975 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.483     ; 29.490     ;
; -32.952 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -1.106     ; 32.844     ;
; -32.952 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.904     ;
; -32.910 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.863     ;
; -32.895 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.847     ;
; -32.892 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.844     ;
; -32.877 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.404     ;
; -32.876 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.829     ;
; -32.870 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.055     ; 29.813     ;
; -32.867 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.055     ; 29.810     ;
; -32.866 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.818     ;
; -32.865 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 29.379     ;
; -32.863 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.815     ;
; -32.859 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.483     ; 29.374     ;
; -32.847 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.799     ;
; -32.819 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 29.333     ;
; -32.809 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.336     ;
; -32.794 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.747     ;
; -32.786 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.738     ;
; -32.783 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.735     ;
; -32.751 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.704     ;
; -32.750 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.703     ;
; -32.748 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.701     ;
; -32.726 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -0.909     ; 32.815     ;
; -32.723 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.055     ; 29.666     ;
; -32.720 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.055     ; 29.663     ;
; -32.715 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 29.229     ;
; -32.679 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.206     ;
; -32.676 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.471     ; 33.203     ;
; -32.653 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.054     ; 29.597     ;
; -32.650 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.054     ; 29.594     ;
; -32.641 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.594     ;
; -32.638 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.591     ;
; -32.632 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 29.146     ;
; -32.616 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -0.909     ; 32.705     ;
; -32.607 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.055     ; 29.550     ;
; -32.604 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.055     ; 29.547     ;
; -32.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.483     ; 29.104     ;
; -32.583 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.536     ;
; -32.580 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -4.045     ; 29.533     ;
; -32.572 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -4.046     ; 29.524     ;
; -32.566 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -1.106     ; 32.458     ;
; -32.556 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.484     ; 29.070     ;
; -32.514 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.483     ; 29.029     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.165 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.480      ; 4.501      ;
; -0.129 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[28].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.480      ; 4.537      ;
; 0.350  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[29].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.492      ; 5.028      ;
; 0.376  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[8].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 4.492      ; 5.054      ;
; 0.383  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 0.100      ; 0.669      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.098      ; 0.669      ;
; 0.401  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.402  ; servoLogic:servoController|armController:servos|servoClk                                               ; servoLogic:servoController|armController:servos|servoClk                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[24]                                                                                ; IR_Receiver:IR|data[24]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[25]                                                                                ; IR_Receiver:IR|data[25]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[17]                                                                                ; IR_Receiver:IR|data[17]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[16]                                                                                ; IR_Receiver:IR|data[16]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[29]                                                                                ; IR_Receiver:IR|data[29]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[28]                                                                                ; IR_Receiver:IR|data[28]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[21]                                                                                ; IR_Receiver:IR|data[21]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[20]                                                                                ; IR_Receiver:IR|data[20]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[27]                                                                                ; IR_Receiver:IR|data[27]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[26]                                                                                ; IR_Receiver:IR|data[26]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[18]                                                                                ; IR_Receiver:IR|data[18]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[19]                                                                                ; IR_Receiver:IR|data[19]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[30]                                                                                ; IR_Receiver:IR|data[30]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[22]                                                                                ; IR_Receiver:IR|data[22]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[31]                                                                                ; IR_Receiver:IR|data[31]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; IR_Receiver:IR|data[23]                                                                                ; IR_Receiver:IR|data[23]                                                                                ; clock        ; clock       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; IR_Receiver:IR|state.DATAREAD                                                                          ; IR_Receiver:IR|state.DATAREAD                                                                          ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; IR_Receiver:IR|state.GUIDANCE                                                                          ; IR_Receiver:IR|state.GUIDANCE                                                                          ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; IR_Receiver:IR|state.IDLE                                                                              ; IR_Receiver:IR|state.IDLE                                                                              ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.440  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff3|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff3|q                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff2|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff2|q                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff0|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff0|q                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.674      ;
; 0.460  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.487      ; 5.133      ;
; 0.467  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[1].my_dff|q                                                ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q                                        ; clock        ; clock       ; 0.000        ; 1.061      ; 1.714      ;
; 0.496  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[28].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.487      ; 5.169      ;
; 0.501  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[27].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.480      ; 5.167      ;
; 0.514  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[12].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.491      ; 5.191      ;
; 0.515  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[13].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.491      ; 5.192      ;
; 0.516  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[4].my_dff|q                                                ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q                                        ; clock        ; clock       ; 0.000        ; 1.062      ; 1.764      ;
; 0.526  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[21].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.471      ; 5.183      ;
; 0.527  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[20].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.471      ; 5.184      ;
; 0.527  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.471      ; 5.184      ;
; 0.527  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[30].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.471      ; 5.184      ;
; 0.552  ; IR_Receiver:IR|oDATA[18]                                                                               ; pipelineLatch:latchXM|irDatareg[2]                                                                     ; clock        ; clock       ; 0.000        ; 0.559      ; 1.297      ;
; 0.565  ; IR_Receiver:IR|oDATA[16]                                                                               ; pipelineLatch:latchXM|irDatareg[0]                                                                     ; clock        ; clock       ; 0.000        ; 0.557      ; 1.308      ;
; 0.575  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[26].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.481      ; 5.242      ;
; 0.576  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.470      ; 5.232      ;
; 0.583  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[8].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[8].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 4.494      ; 5.263      ;
; 0.596  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[28].my_dff|q                                               ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 1.062      ; 1.844      ;
; 0.597  ; IR_Receiver:IR|data_buf[22]                                                                            ; IR_Receiver:IR|oDATA[22]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.864      ;
; 0.600  ; pipelineLatch:latchXM|register:immReg|ecedffe:ffLoop[6].my_dff|q                                       ; pipelineLatch:latchMW|register:immReg|ecedffe:ffLoop[6].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.602  ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q                                ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q                                ; clock        ; clock       ; 0.000        ; 0.079      ; 0.867      ;
; 0.607  ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[1].my_dff|q                                ; dmem:mydmem|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a18~porta_we_reg  ; clock        ; clock       ; 0.000        ; 0.440      ; 1.269      ;
; 0.608  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[0].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 4.491      ; 5.285      ;
; 0.609  ; IR_Receiver:IR|data[20]                                                                                ; IR_Receiver:IR|data_buf[20]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.876      ;
; 0.612  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[13].my_dff|q                                               ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 1.064      ; 1.862      ;
; 0.613  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[5].my_dff|q                                                ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q                                        ; clock        ; clock       ; 0.000        ; 1.062      ; 1.861      ;
; 0.616  ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[14].my_dff|q                                     ; pipelineLatch:latchMW|register:valAReg|ecedffe:ffLoop[14].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 0.079      ; 0.881      ;
; 0.617  ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[15].my_dff|q                                     ; pipelineLatch:latchMW|register:valAReg|ecedffe:ffLoop[15].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 0.080      ; 0.883      ;
; 0.619  ; IR_Receiver:IR|data_buf[17]                                                                            ; IR_Receiver:IR|oDATA[17]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.886      ;
; 0.620  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[29].my_dff|q          ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[30].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.887      ;
; 0.620  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[9].my_dff|q           ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[10].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.888      ;
; 0.620  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[8].my_dff|q           ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[9].my_dff|q           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.888      ;
; 0.621  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[23].my_dff|q          ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[24].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.888      ;
; 0.621  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[10].my_dff|q          ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[11].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.889      ;
; 0.621  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[1].my_dff|q           ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[2].my_dff|q           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.888      ;
; 0.621  ; IR_Receiver:IR|data_buf[21]                                                                            ; IR_Receiver:IR|oDATA[21]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.888      ;
; 0.622  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[2].my_dff|q           ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[3].my_dff|q           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.889      ;
; 0.623  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[25].my_dff|q          ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[26].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.890      ;
; 0.623  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[21].my_dff|q          ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[22].my_dff|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.890      ;
; 0.623  ; pipelineLatch:latchXM|irDatareg[3]                                                                     ; pipelineLatch:latchMW|irDatareg[3]                                                                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.890      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -25.357 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.648      ; 27.003     ;
; -25.357 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.648      ; 27.003     ;
; -25.183 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 1.000        ; 4.025      ; 30.206     ;
; -25.183 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.025      ; 30.206     ;
; -24.922 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.621      ; 26.541     ;
; -24.915 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.631      ; 26.544     ;
; -24.915 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.631      ; 26.544     ;
; -24.915 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.631      ; 26.544     ;
; -24.876 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; 0.622      ; 26.496     ;
; -24.876 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; 0.622      ; 26.496     ;
; -24.876 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.622      ; 26.496     ;
; -24.876 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.622      ; 26.496     ;
; -24.876 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 1.000        ; 0.622      ; 26.496     ;
; -24.876 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.622      ; 26.496     ;
; -24.876 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.622      ; 26.496     ;
; -24.876 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.622      ; 26.496     ;
; -24.859 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.632      ; 26.489     ;
; -24.859 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.632      ; 26.489     ;
; -24.859 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.632      ; 26.489     ;
; -24.859 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.632      ; 26.489     ;
; -24.859 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.632      ; 26.489     ;
; -24.847 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.629      ; 26.474     ;
; -24.847 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.629      ; 26.474     ;
; -24.842 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; 0.639      ; 26.479     ;
; -24.842 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.639      ; 26.479     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.833 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.620      ; 26.451     ;
; -24.831 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.629      ; 26.458     ;
; -24.831 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.629      ; 26.458     ;
; -24.816 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.631      ; 26.445     ;
; -24.816 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.631      ; 26.445     ;
; -24.816 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.631      ; 26.445     ;
; -24.816 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.631      ; 26.445     ;
; -24.799 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.632      ; 26.429     ;
; -24.799 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.632      ; 26.429     ;
; -24.799 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.632      ; 26.429     ;
; -24.748 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 3.998      ; 29.744     ;
; -24.741 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 1.000        ; 4.008      ; 29.747     ;
; -24.741 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.008      ; 29.747     ;
; -24.741 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.008      ; 29.747     ;
; -24.704 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 1.000        ; 0.647      ; 26.349     ;
; -24.704 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.647      ; 26.349     ;
; -24.704 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.647      ; 26.349     ;
; -24.702 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; 3.999      ; 29.699     ;
; -24.702 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; 3.999      ; 29.699     ;
; -24.702 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 3.999      ; 29.699     ;
; -24.702 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 3.999      ; 29.699     ;
; -24.702 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 1.000        ; 3.999      ; 29.699     ;
; -24.702 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.999      ; 29.699     ;
; -24.702 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.999      ; 29.699     ;
; -24.702 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.999      ; 29.699     ;
; -24.685 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 4.009      ; 29.692     ;
; -24.685 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 4.009      ; 29.692     ;
; -24.685 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.009      ; 29.692     ;
; -24.685 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 1.000        ; 4.009      ; 29.692     ;
; -24.685 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.009      ; 29.692     ;
; -24.673 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 1.000        ; 4.006      ; 29.677     ;
; -24.673 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.006      ; 29.677     ;
; -24.668 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; 4.016      ; 29.682     ;
; -24.668 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 1.000        ; 4.016      ; 29.682     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.659 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.997      ; 29.654     ;
; -24.657 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.006      ; 29.661     ;
; -24.657 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.006      ; 29.661     ;
; -24.642 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.008      ; 29.648     ;
; -24.642 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.008      ; 29.648     ;
; -24.642 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.008      ; 29.648     ;
; -24.642 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.008      ; 29.648     ;
; -24.625 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 4.009      ; 29.632     ;
; -24.625 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 4.009      ; 29.632     ;
; -24.625 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.009      ; 29.632     ;
; -24.545 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.646      ; 26.189     ;
; -24.545 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.646      ; 26.189     ;
; -24.545 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.646      ; 26.189     ;
; -24.545 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[14].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.646      ; 26.189     ;
; -24.545 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.646      ; 26.189     ;
; -24.545 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.646      ; 26.189     ;
; -24.530 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 1.000        ; 4.024      ; 29.552     ;
; -24.530 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 1.000        ; 4.024      ; 29.552     ;
; -24.530 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 4.024      ; 29.552     ;
; -24.524 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.645      ; 26.167     ;
; -24.524 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.645      ; 26.167     ;
; -24.524 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.645      ; 26.167     ;
; -24.524 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.645      ; 26.167     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.453 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.628      ; 5.267      ;
; 1.453 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.628      ; 5.267      ;
; 1.472 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.440      ; 5.098      ;
; 1.472 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.440      ; 5.098      ;
; 1.500 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.628      ; 5.314      ;
; 1.500 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.628      ; 5.314      ;
; 1.500 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.628      ; 5.314      ;
; 1.500 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.628      ; 5.314      ;
; 1.513 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.627      ; 5.326      ;
; 1.513 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.617      ; 5.316      ;
; 1.513 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.617      ; 5.316      ;
; 1.519 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.440      ; 5.145      ;
; 1.519 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.440      ; 5.145      ;
; 1.519 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.440      ; 5.145      ;
; 1.519 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.440      ; 5.145      ;
; 1.519 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.620      ; 5.325      ;
; 1.519 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.620      ; 5.325      ;
; 1.532 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.439      ; 5.157      ;
; 1.532 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.429      ; 5.147      ;
; 1.532 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.429      ; 5.147      ;
; 1.538 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.432      ; 5.156      ;
; 1.538 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.432      ; 5.156      ;
; 1.545 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.631      ; 5.362      ;
; 1.564 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.443      ; 5.193      ;
; 1.570 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.628      ; 5.384      ;
; 1.570 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 3.628      ; 5.384      ;
; 1.570 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 3.628      ; 5.384      ;
; 1.570 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 3.628      ; 5.384      ;
; 1.570 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 3.628      ; 5.384      ;
; 1.570 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 3.628      ; 5.384      ;
; 1.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.627      ; 5.390      ;
; 1.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.627      ; 5.390      ;
; 1.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.627      ; 5.390      ;
; 1.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.627      ; 5.390      ;
; 1.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.627      ; 5.390      ;
; 1.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.627      ; 5.390      ;
; 1.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.627      ; 5.390      ;
; 1.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.440      ; 5.215      ;
; 1.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 3.440      ; 5.215      ;
; 1.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 3.440      ; 5.215      ;
; 1.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 3.440      ; 5.215      ;
; 1.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 3.440      ; 5.215      ;
; 1.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 3.440      ; 5.215      ;
; 1.596 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.439      ; 5.221      ;
; 1.596 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.439      ; 5.221      ;
; 1.596 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.439      ; 5.221      ;
; 1.596 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.439      ; 5.221      ;
; 1.596 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.439      ; 5.221      ;
; 1.596 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.439      ; 5.221      ;
; 1.596 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.439      ; 5.221      ;
; 1.628 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.629      ; 5.443      ;
; 1.628 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.629      ; 5.443      ;
; 1.628 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.629      ; 5.443      ;
; 1.647 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.441      ; 5.274      ;
; 1.647 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.441      ; 5.274      ;
; 1.647 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.441      ; 5.274      ;
; 1.668 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.640      ; 5.494      ;
; 1.668 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.640      ; 5.494      ;
; 1.679 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 4.046      ; 5.911      ;
; 1.687 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.452      ; 5.325      ;
; 1.687 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.452      ; 5.325      ;
; 1.698 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.858      ; 5.742      ;
; 1.707 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.631      ; 5.524      ;
; 1.707 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.620      ; 5.513      ;
; 1.707 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.620      ; 5.513      ;
; 1.707 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.631      ; 5.524      ;
; 1.707 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.620      ; 5.513      ;
; 1.707 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.620      ; 5.513      ;
; 1.707 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.631      ; 5.524      ;
; 1.726 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.443      ; 5.355      ;
; 1.726 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.432      ; 5.344      ;
; 1.726 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.432      ; 5.344      ;
; 1.726 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.443      ; 5.355      ;
; 1.726 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.432      ; 5.344      ;
; 1.726 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.432      ; 5.344      ;
; 1.726 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.443      ; 5.355      ;
; 1.726 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.638      ; 5.550      ;
; 1.726 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.638      ; 5.550      ;
; 1.726 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.638      ; 5.550      ;
; 1.745 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.450      ; 5.381      ;
; 1.745 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.450      ; 5.381      ;
; 1.745 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.450      ; 5.381      ;
; 1.753 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.616      ; 5.555      ;
; 1.753 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.616      ; 5.555      ;
; 1.753 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.616      ; 5.555      ;
; 1.753 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.616      ; 5.555      ;
; 1.755 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.639      ; 5.580      ;
; 1.755 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.639      ; 5.580      ;
; 1.770 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.630      ; 5.586      ;
; 1.772 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.428      ; 5.386      ;
; 1.772 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.428      ; 5.386      ;
; 1.772 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.428      ; 5.386      ;
; 1.772 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.428      ; 5.386      ;
; 1.774 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.451      ; 5.411      ;
; 1.774 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.451      ; 5.411      ;
; 1.789 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.442      ; 5.417      ;
; 1.805 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 3.627      ; 5.618      ;
; 1.805 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 3.627      ; 5.618      ;
; 1.805 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.627      ; 5.618      ;
; 1.805 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.627      ; 5.618      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 17.56 MHz ; 17.56 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -32.616 ; -5671.550        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clock ; -0.242 ; -0.454           ;
+-------+--------+------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+---------+---------------------+
; Clock ; Slack   ; End Point TNS       ;
+-------+---------+---------------------+
; clock ; -23.264 ; -3878.030           ;
+-------+---------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 1.266 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1181.177                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -32.616 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 29.916     ;
; -32.614 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 29.914     ;
; -32.166 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 29.466     ;
; -31.752 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.102     ; 28.649     ;
; -31.750 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 29.050     ;
; -31.748 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 29.048     ;
; -31.391 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.102     ; 28.288     ;
; -31.354 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 28.653     ;
; -31.352 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 28.651     ;
; -31.318 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 28.617     ;
; -31.316 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 28.615     ;
; -31.300 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 28.600     ;
; -31.171 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.645     ; 31.525     ;
; -31.169 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.645     ; 31.523     ;
; -30.975 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 28.275     ;
; -30.973 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 28.273     ;
; -30.937 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 28.237     ;
; -30.935 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 28.235     ;
; -30.904 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 28.203     ;
; -30.886 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.102     ; 27.783     ;
; -30.868 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 28.167     ;
; -30.841 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 28.140     ;
; -30.839 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 28.138     ;
; -30.808 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 31.355     ;
; -30.806 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 31.353     ;
; -30.723 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 31.270     ;
; -30.721 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.645     ; 31.075     ;
; -30.721 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 31.268     ;
; -30.721 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 27.617     ;
; -30.648 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.947     ;
; -30.646 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.945     ;
; -30.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.889     ;
; -30.587 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.887     ;
; -30.582 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 31.129     ;
; -30.581 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.881     ;
; -30.580 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 31.127     ;
; -30.579 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.879     ;
; -30.535 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.834     ;
; -30.533 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.832     ;
; -30.529 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 31.076     ;
; -30.527 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 31.074     ;
; -30.525 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.102     ; 27.422     ;
; -30.525 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.825     ;
; -30.500 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.800     ;
; -30.498 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.798     ;
; -30.490 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 27.386     ;
; -30.487 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.787     ;
; -30.467 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.767     ;
; -30.465 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.765     ;
; -30.454 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 27.350     ;
; -30.391 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.690     ;
; -30.358 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 30.905     ;
; -30.307 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -1.048     ; 30.258     ;
; -30.289 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.588     ;
; -30.287 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.586     ;
; -30.273 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 30.820     ;
; -30.198 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.497     ;
; -30.139 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.439     ;
; -30.138 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.437     ;
; -30.136 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.435     ;
; -30.132 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 30.679     ;
; -30.131 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.431     ;
; -30.129 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 27.025     ;
; -30.122 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.709     ; 27.412     ;
; -30.120 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.709     ; 27.410     ;
; -30.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.102     ; 27.008     ;
; -30.103 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.402     ;
; -30.101 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.400     ;
; -30.093 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 26.989     ;
; -30.085 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.384     ;
; -30.079 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 30.626     ;
; -30.073 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.102     ; 26.970     ;
; -30.050 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.350     ;
; -30.017 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.317     ;
; -30.012 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.709     ; 27.302     ;
; -30.010 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.709     ; 27.300     ;
; -30.004 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.303     ;
; -30.002 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.301     ;
; -29.992 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.292     ;
; -29.990 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.290     ;
; -29.982 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 26.878     ;
; -29.977 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 26.873     ;
; -29.947 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 30.494     ;
; -29.946 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -1.048     ; 29.897     ;
; -29.945 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.452     ; 30.492     ;
; -29.944 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -0.855     ; 30.088     ;
; -29.910 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.210     ;
; -29.908 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.208     ;
; -29.906 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.708     ; 27.197     ;
; -29.904 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.708     ; 27.195     ;
; -29.866 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.166     ;
; -29.864 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.699     ; 27.164     ;
; -29.859 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -0.855     ; 30.003     ;
; -29.855 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 26.751     ;
; -29.839 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -3.700     ; 27.138     ;
; -29.827 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -3.709     ; 27.117     ;
; -29.825 ; pipelineLatch:latchMW|IRreg                                              ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -3.709     ; 27.115     ;
; -29.784 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.103     ; 26.680     ;
; -29.750 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -4.102     ; 26.647     ;
; -29.725 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -4.102     ; 26.622     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.242 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.098      ; 4.027      ;
; -0.212 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[28].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.098      ; 4.057      ;
; 0.216  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[29].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.110      ; 4.497      ;
; 0.241  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[8].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 4.110      ; 4.522      ;
; 0.336  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 0.090      ; 0.597      ;
; 0.337  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.337  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.338  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.088      ; 0.597      ;
; 0.344  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.104      ; 4.619      ;
; 0.353  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[24]                                                                                ; IR_Receiver:IR|data[24]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[25]                                                                                ; IR_Receiver:IR|data[25]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[17]                                                                                ; IR_Receiver:IR|data[17]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[16]                                                                                ; IR_Receiver:IR|data[16]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[29]                                                                                ; IR_Receiver:IR|data[29]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[28]                                                                                ; IR_Receiver:IR|data[28]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[21]                                                                                ; IR_Receiver:IR|data[21]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[20]                                                                                ; IR_Receiver:IR|data[20]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[27]                                                                                ; IR_Receiver:IR|data[27]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[26]                                                                                ; IR_Receiver:IR|data[26]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[18]                                                                                ; IR_Receiver:IR|data[18]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[19]                                                                                ; IR_Receiver:IR|data[19]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[30]                                                                                ; IR_Receiver:IR|data[30]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[22]                                                                                ; IR_Receiver:IR|data[22]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[31]                                                                                ; IR_Receiver:IR|data[31]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; IR_Receiver:IR|data[23]                                                                                ; IR_Receiver:IR|data[23]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; servoLogic:servoController|armController:servos|servoClk                                               ; servoLogic:servoController|armController:servos|servoClk                                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; IR_Receiver:IR|state.DATAREAD                                                                          ; IR_Receiver:IR|state.DATAREAD                                                                          ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; IR_Receiver:IR|state.GUIDANCE                                                                          ; IR_Receiver:IR|state.GUIDANCE                                                                          ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; IR_Receiver:IR|state.IDLE                                                                              ; IR_Receiver:IR|state.IDLE                                                                              ; clock        ; clock       ; 0.000        ; 0.071      ; 0.597      ;
; 0.356  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[27].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.098      ; 4.625      ;
; 0.357  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[12].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.108      ; 4.636      ;
; 0.358  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[13].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.108      ; 4.637      ;
; 0.374  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[28].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.104      ; 4.649      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[21].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.089      ; 4.644      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.089      ; 4.644      ;
; 0.384  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[30].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.089      ; 4.644      ;
; 0.385  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[20].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.089      ; 4.645      ;
; 0.387  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff3|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff3|q                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff2|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff2|q                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.391  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[1].my_dff|q                                                ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q                                        ; clock        ; clock       ; 0.000        ; 0.989      ; 1.551      ;
; 0.398  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff0|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff0|q                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.608      ;
; 0.424  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[4].my_dff|q                                                ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q                                        ; clock        ; clock       ; 0.000        ; 0.990      ; 1.585      ;
; 0.442  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.089      ; 4.702      ;
; 0.468  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[8].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[8].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 4.111      ; 4.750      ;
; 0.473  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[17].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.102      ; 4.746      ;
; 0.475  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[14].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.098      ; 4.744      ;
; 0.478  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[26].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.101      ; 4.750      ;
; 0.483  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[16].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.090      ; 4.744      ;
; 0.484  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[19].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.090      ; 4.745      ;
; 0.488  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[18].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.089      ; 4.748      ;
; 0.491  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[0].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 4.109      ; 4.771      ;
; 0.507  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.093      ; 4.771      ;
; 0.508  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[28].my_dff|q                                               ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.989      ; 1.668      ;
; 0.508  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[5].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 4.097      ; 4.776      ;
; 0.509  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[10].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.097      ; 4.777      ;
; 0.511  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.103      ; 4.785      ;
; 0.521  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[5].my_dff|q                                                ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q                                        ; clock        ; clock       ; 0.000        ; 0.990      ; 1.682      ;
; 0.524  ; IR_Receiver:IR|oDATA[18]                                                                               ; pipelineLatch:latchXM|irDatareg[2]                                                                     ; clock        ; clock       ; 0.000        ; 0.498      ; 1.193      ;
; 0.530  ; IR_Receiver:IR|oDATA[16]                                                                               ; pipelineLatch:latchXM|irDatareg[0]                                                                     ; clock        ; clock       ; 0.000        ; 0.495      ; 1.196      ;
; 0.531  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[25].my_dff|q                                               ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.989      ; 1.691      ;
; 0.533  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[19].my_dff|q                                               ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 1.389      ; 2.093      ;
; 0.534  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[13].my_dff|q                                               ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.995      ; 1.700      ;
; 0.545  ; pipelineLatch:latchXM|register:immReg|ecedffe:ffLoop[6].my_dff|q                                       ; pipelineLatch:latchMW|register:immReg|ecedffe:ffLoop[6].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.074      ; 0.790      ;
; 0.545  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.088      ; 4.804      ;
; 0.548  ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q                                ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q                                ; clock        ; clock       ; 0.000        ; 0.073      ; 0.792      ;
; 0.548  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[24].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.088      ; 4.807      ;
; 0.549  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[24].my_dff|q                                               ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.980      ; 1.700      ;
; 0.549  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[25].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 4.088      ; 4.808      ;
; 0.551  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[30].my_dff|q                                               ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q                                       ; clock        ; clock       ; 0.000        ; 0.989      ; 1.711      ;
; 0.552  ; IR_Receiver:IR|data_buf[22]                                                                            ; IR_Receiver:IR|oDATA[22]                                                                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.796      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -23.264 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.613      ; 24.876     ;
; -23.264 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.613      ; 24.876     ;
; -23.217 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 1.000        ; 3.667      ; 27.883     ;
; -23.217 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.667      ; 27.883     ;
; -22.871 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.588      ; 24.458     ;
; -22.860 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.599      ; 24.458     ;
; -22.860 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.599      ; 24.458     ;
; -22.860 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.599      ; 24.458     ;
; -22.830 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; 0.589      ; 24.418     ;
; -22.830 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; 0.589      ; 24.418     ;
; -22.830 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.589      ; 24.418     ;
; -22.830 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.589      ; 24.418     ;
; -22.830 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 1.000        ; 0.589      ; 24.418     ;
; -22.830 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.589      ; 24.418     ;
; -22.830 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.589      ; 24.418     ;
; -22.830 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.589      ; 24.418     ;
; -22.824 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 3.642      ; 27.465     ;
; -22.813 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 1.000        ; 3.653      ; 27.465     ;
; -22.813 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.653      ; 27.465     ;
; -22.813 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.653      ; 27.465     ;
; -22.813 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.598      ; 24.410     ;
; -22.813 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.598      ; 24.410     ;
; -22.813 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.598      ; 24.410     ;
; -22.813 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.598      ; 24.410     ;
; -22.813 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.598      ; 24.410     ;
; -22.805 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.595      ; 24.399     ;
; -22.805 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.595      ; 24.399     ;
; -22.796 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; 0.605      ; 24.400     ;
; -22.796 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.605      ; 24.400     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.791 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.588      ; 24.378     ;
; -22.788 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.596      ; 24.383     ;
; -22.788 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.596      ; 24.383     ;
; -22.783 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; 3.643      ; 27.425     ;
; -22.783 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; 3.643      ; 27.425     ;
; -22.783 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 3.643      ; 27.425     ;
; -22.783 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 3.643      ; 27.425     ;
; -22.783 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 1.000        ; 3.643      ; 27.425     ;
; -22.783 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.643      ; 27.425     ;
; -22.783 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.643      ; 27.425     ;
; -22.783 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.643      ; 27.425     ;
; -22.777 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.598      ; 24.374     ;
; -22.777 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.598      ; 24.374     ;
; -22.777 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.598      ; 24.374     ;
; -22.777 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.598      ; 24.374     ;
; -22.766 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 3.652      ; 27.417     ;
; -22.766 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 3.652      ; 27.417     ;
; -22.766 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.652      ; 27.417     ;
; -22.766 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 1.000        ; 3.652      ; 27.417     ;
; -22.766 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.652      ; 27.417     ;
; -22.762 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.600      ; 24.361     ;
; -22.762 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.600      ; 24.361     ;
; -22.762 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.600      ; 24.361     ;
; -22.758 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 1.000        ; 3.649      ; 27.406     ;
; -22.758 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.649      ; 27.406     ;
; -22.749 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; 3.659      ; 27.407     ;
; -22.749 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.659      ; 27.407     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.744 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.642      ; 27.385     ;
; -22.741 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.650      ; 27.390     ;
; -22.741 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.650      ; 27.390     ;
; -22.730 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.652      ; 27.381     ;
; -22.730 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.652      ; 27.381     ;
; -22.730 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.652      ; 27.381     ;
; -22.730 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.652      ; 27.381     ;
; -22.715 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 3.654      ; 27.368     ;
; -22.715 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 3.654      ; 27.368     ;
; -22.715 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.654      ; 27.368     ;
; -22.672 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 1.000        ; 0.612      ; 24.283     ;
; -22.672 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.612      ; 24.283     ;
; -22.672 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.612      ; 24.283     ;
; -22.625 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 1.000        ; 3.666      ; 27.290     ;
; -22.625 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 1.000        ; 3.666      ; 27.290     ;
; -22.625 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 3.666      ; 27.290     ;
; -22.527 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.612      ; 24.138     ;
; -22.527 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.612      ; 24.138     ;
; -22.527 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.612      ; 24.138     ;
; -22.527 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[14].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.612      ; 24.138     ;
; -22.527 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.612      ; 24.138     ;
; -22.527 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.612      ; 24.138     ;
; -22.512 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.610      ; 24.121     ;
; -22.512 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.610      ; 24.121     ;
; -22.512 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.610      ; 24.121     ;
; -22.512 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.610      ; 24.121     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.266 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.297      ; 4.734      ;
; 1.266 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.297      ; 4.734      ;
; 1.307 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.297      ; 4.775      ;
; 1.307 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.297      ; 4.775      ;
; 1.307 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.297      ; 4.775      ;
; 1.307 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.297      ; 4.775      ;
; 1.315 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.112      ; 4.598      ;
; 1.315 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.112      ; 4.598      ;
; 1.315 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.286      ; 4.772      ;
; 1.315 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.286      ; 4.772      ;
; 1.318 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.296      ; 4.785      ;
; 1.318 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.289      ; 4.778      ;
; 1.318 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.289      ; 4.778      ;
; 1.347 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.301      ; 4.819      ;
; 1.356 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.112      ; 4.639      ;
; 1.356 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.112      ; 4.639      ;
; 1.356 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.112      ; 4.639      ;
; 1.356 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.112      ; 4.639      ;
; 1.364 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.101      ; 4.636      ;
; 1.364 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.101      ; 4.636      ;
; 1.367 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.111      ; 4.649      ;
; 1.367 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.104      ; 4.642      ;
; 1.367 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.104      ; 4.642      ;
; 1.367 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.297      ; 4.835      ;
; 1.367 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 3.297      ; 4.835      ;
; 1.367 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 3.297      ; 4.835      ;
; 1.367 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 3.297      ; 4.835      ;
; 1.367 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 3.297      ; 4.835      ;
; 1.367 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 3.297      ; 4.835      ;
; 1.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.296      ; 4.840      ;
; 1.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.296      ; 4.840      ;
; 1.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.296      ; 4.840      ;
; 1.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.296      ; 4.840      ;
; 1.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.296      ; 4.840      ;
; 1.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.296      ; 4.840      ;
; 1.373 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.296      ; 4.840      ;
; 1.396 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.116      ; 4.683      ;
; 1.416 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.112      ; 4.699      ;
; 1.416 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 3.112      ; 4.699      ;
; 1.416 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 3.112      ; 4.699      ;
; 1.416 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 3.112      ; 4.699      ;
; 1.416 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 3.112      ; 4.699      ;
; 1.416 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 3.112      ; 4.699      ;
; 1.422 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.111      ; 4.704      ;
; 1.422 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.111      ; 4.704      ;
; 1.422 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.111      ; 4.704      ;
; 1.422 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.111      ; 4.704      ;
; 1.422 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.111      ; 4.704      ;
; 1.422 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.111      ; 4.704      ;
; 1.422 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.111      ; 4.704      ;
; 1.426 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.297      ; 4.894      ;
; 1.426 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.297      ; 4.894      ;
; 1.426 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.297      ; 4.894      ;
; 1.446 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.309      ; 4.926      ;
; 1.446 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.309      ; 4.926      ;
; 1.455 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.680      ; 5.306      ;
; 1.475 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.112      ; 4.758      ;
; 1.475 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.112      ; 4.758      ;
; 1.475 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.112      ; 4.758      ;
; 1.481 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.301      ; 4.953      ;
; 1.481 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.301      ; 4.953      ;
; 1.481 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.301      ; 4.953      ;
; 1.491 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.289      ; 4.951      ;
; 1.491 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.289      ; 4.951      ;
; 1.491 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.289      ; 4.951      ;
; 1.491 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.289      ; 4.951      ;
; 1.495 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.124      ; 4.790      ;
; 1.495 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.124      ; 4.790      ;
; 1.500 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.307      ; 4.978      ;
; 1.500 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.307      ; 4.978      ;
; 1.500 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.307      ; 4.978      ;
; 1.504 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.495      ; 5.170      ;
; 1.528 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.308      ; 5.007      ;
; 1.528 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.308      ; 5.007      ;
; 1.530 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.116      ; 4.817      ;
; 1.530 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.116      ; 4.817      ;
; 1.530 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.116      ; 4.817      ;
; 1.531 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.285      ; 4.987      ;
; 1.531 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.285      ; 4.987      ;
; 1.531 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.285      ; 4.987      ;
; 1.531 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.285      ; 4.987      ;
; 1.540 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.104      ; 4.815      ;
; 1.540 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.104      ; 4.815      ;
; 1.540 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.104      ; 4.815      ;
; 1.540 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.104      ; 4.815      ;
; 1.543 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.298      ; 5.012      ;
; 1.549 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.122      ; 4.842      ;
; 1.549 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.122      ; 4.842      ;
; 1.549 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.122      ; 4.842      ;
; 1.577 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.123      ; 4.871      ;
; 1.577 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 3.123      ; 4.871      ;
; 1.580 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.100      ; 4.851      ;
; 1.580 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.100      ; 4.851      ;
; 1.580 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.100      ; 4.851      ;
; 1.580 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 0.000        ; 3.100      ; 4.851      ;
; 1.581 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 3.296      ; 5.048      ;
; 1.581 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 3.296      ; 5.048      ;
; 1.581 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 3.296      ; 5.048      ;
; 1.581 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 3.296      ; 5.048      ;
; 1.592 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 3.113      ; 4.876      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -17.255 ; -2811.327        ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clock ; -0.244 ; -0.480           ;
+-------+--------+------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+---------+---------------------+
; Clock ; Slack   ; End Point TNS       ;
+-------+---------+---------------------+
; clock ; -12.385 ; -2052.641           ;
+-------+---------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 0.559 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -858.520                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.255 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 16.149     ;
; -17.254 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 16.148     ;
; -17.011 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.905     ;
; -16.842 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.277     ; 17.552     ;
; -16.841 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.277     ; 17.551     ;
; -16.828 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.722     ;
; -16.827 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.721     ;
; -16.774 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 15.465     ;
; -16.598 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.277     ; 17.308     ;
; -16.595 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 15.488     ;
; -16.594 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 15.487     ;
; -16.584 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 15.275     ;
; -16.584 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.478     ;
; -16.485 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 15.378     ;
; -16.484 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 15.377     ;
; -16.361 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -0.480     ; 16.868     ;
; -16.351 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 15.244     ;
; -16.347 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 15.038     ;
; -16.343 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.237     ;
; -16.342 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.236     ;
; -16.299 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.193     ;
; -16.298 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.192     ;
; -16.260 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 15.153     ;
; -16.259 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 15.152     ;
; -16.241 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 15.134     ;
; -16.236 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 14.927     ;
; -16.171 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -0.480     ; 16.678     ;
; -16.157 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 14.848     ;
; -16.132 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.921     ;
; -16.131 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.920     ;
; -16.115 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.904     ;
; -16.114 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.903     ;
; -16.114 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.297     ; 14.804     ;
; -16.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.005     ;
; -16.110 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 15.004     ;
; -16.099 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.992     ;
; -16.099 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.993     ;
; -16.098 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.991     ;
; -16.089 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.982     ;
; -16.088 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.981     ;
; -16.084 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.978     ;
; -16.083 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.977     ;
; -16.064 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.853     ;
; -16.063 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.852     ;
; -16.056 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.950     ;
; -16.055 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.949     ;
; -16.055 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.949     ;
; -16.042 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.936     ;
; -16.041 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.935     ;
; -16.016 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.909     ;
; -16.004 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.297     ; 14.694     ;
; -15.963 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.752     ;
; -15.962 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.751     ;
; -15.947 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.840     ;
; -15.946 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.839     ;
; -15.924 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.297     ; 14.614     ;
; -15.888 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.677     ;
; -15.871 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.660     ;
; -15.867 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.761     ;
; -15.862 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 14.553     ;
; -15.855 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.748     ;
; -15.845 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.738     ;
; -15.844 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.737     ;
; -15.843 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.736     ;
; -15.840 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.734     ;
; -15.833 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.726     ;
; -15.832 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.725     ;
; -15.823 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 1.000        ; -0.480     ; 16.330     ;
; -15.821 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 14.512     ;
; -15.820 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.609     ;
; -15.818 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 14.509     ;
; -15.814 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.297     ; 14.504     ;
; -15.812 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.706     ;
; -15.810 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.704     ;
; -15.809 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 14.500     ;
; -15.809 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.703     ;
; -15.808 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.701     ;
; -15.807 ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.700     ;
; -15.805 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.100     ; 14.692     ;
; -15.804 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.100     ; 14.691     ;
; -15.798 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.692     ;
; -15.779 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.297     ; 14.469     ;
; -15.750 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.644     ;
; -15.749 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.643     ;
; -15.743 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.100     ; 14.630     ;
; -15.742 ; pipelineLatch:latchMW|register:valBReg|ecedffe:ffLoop[8].my_dff|q        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.100     ; 14.629     ;
; -15.733 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.100     ; 14.620     ;
; -15.732 ; pipelineLatch:latchMW|servoReg[1]                                        ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.100     ; 14.619     ;
; -15.722 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.616     ;
; -15.721 ; pipelineLatch:latchMW|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -2.093     ; 14.615     ;
; -15.719 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.508     ;
; -15.703 ; pipelineLatch:latchXM|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; -2.094     ; 14.596     ;
; -15.672 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 14.363     ;
; -15.670 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.459     ;
; -15.669 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.198     ; 16.458     ;
; -15.651 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -0.401     ; 16.237     ;
; -15.635 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; -0.508     ; 16.114     ;
; -15.634 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; -0.508     ; 16.113     ;
; -15.634 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -0.401     ; 16.220     ;
; -15.630 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; -2.296     ; 14.321     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.244 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.291      ; 2.131      ;
; -0.236 ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[28].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.291      ; 2.139      ;
; 0.008  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[29].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.299      ; 2.391      ;
; 0.012  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.294      ; 2.390      ;
; 0.020  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[8].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.299      ; 2.403      ;
; 0.020  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:m|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[28].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.294      ; 2.398      ;
; 0.091  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[12].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.297      ; 2.472      ;
; 0.092  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[13].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.297      ; 2.473      ;
; 0.097  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[27].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.291      ; 2.472      ;
; 0.105  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[20].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.475      ;
; 0.105  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[21].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.475      ;
; 0.105  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.475      ;
; 0.106  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[30].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.476      ;
; 0.110  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[26].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.295      ; 2.489      ;
; 0.111  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[8].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[8].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.301      ; 2.496      ;
; 0.133  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[31].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.503      ;
; 0.138  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[0].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.298      ; 2.520      ;
; 0.149  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[17].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.294      ; 2.527      ;
; 0.155  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[16].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.525      ;
; 0.155  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[19].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.525      ;
; 0.157  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[22].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.291      ; 2.532      ;
; 0.158  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[18].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.528      ;
; 0.161  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[14].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.291      ; 2.536      ;
; 0.161  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.297      ; 2.542      ;
; 0.165  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[26].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.296      ; 2.545      ;
; 0.169  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:a|ecedffe:ffLoop[29].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[28].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.297      ; 2.550      ;
; 0.170  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[6].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[6].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.290      ; 2.544      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[19].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[18].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[17].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[8].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.177  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[9].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[9].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.293      ; 2.554      ;
; 0.179  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[5].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.290      ; 2.553      ;
; 0.179  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[10].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.290      ; 2.553      ;
; 0.180  ; IR_Receiver:IR|data[24]                                                                                ; IR_Receiver:IR|data[24]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[25]                                                                                ; IR_Receiver:IR|data[25]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[17]                                                                                ; IR_Receiver:IR|data[17]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[16]                                                                                ; IR_Receiver:IR|data[16]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[29]                                                                                ; IR_Receiver:IR|data[29]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[28]                                                                                ; IR_Receiver:IR|data[28]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[21]                                                                                ; IR_Receiver:IR|data[21]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[20]                                                                                ; IR_Receiver:IR|data[20]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[27]                                                                                ; IR_Receiver:IR|data[27]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[26]                                                                                ; IR_Receiver:IR|data[26]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[18]                                                                                ; IR_Receiver:IR|data[18]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; IR_Receiver:IR|data[19]                                                                                ; IR_Receiver:IR|data[19]                                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[30]                                                                                ; IR_Receiver:IR|data[30]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[22]                                                                                ; IR_Receiver:IR|data[22]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[31]                                                                                ; IR_Receiver:IR|data[31]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|data[23]                                                                                ; IR_Receiver:IR|data[23]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|state.DATAREAD                                                                          ; IR_Receiver:IR|state.DATAREAD                                                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|state.GUIDANCE                                                                          ; IR_Receiver:IR|state.GUIDANCE                                                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; IR_Receiver:IR|state.IDLE                                                                              ; IR_Receiver:IR|state.IDLE                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; servoLogic:servoController|armController:servos|servoClk                                               ; servoLogic:servoController|armController:servos|servoClk                                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[21].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[20].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[16].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[14].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[13].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[12].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[23].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[23].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.294      ; 2.560      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|register:productReg|ecedffe:ffLoop[15].my_dff|q ; clock        ; clock       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[8].my_dff|q           ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[9].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.293      ; 2.559      ;
; 0.188  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[6].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.289      ; 2.561      ;
; 0.194  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[31].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.285      ; 2.563      ;
; 0.196  ; fetch:fetchStage|register:pc|ecedffe:ffLoop[1].my_dff|q                                                ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q                                        ; clock        ; clock       ; 0.000        ; 0.490      ; 0.770      ;
; 0.197  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[25].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.285      ; 2.566      ;
; 0.197  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[24].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.285      ; 2.566      ;
; 0.199  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff1|q                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff3|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff3|q                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff2|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff2|q                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.307      ;
; 0.201  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|counter34:counter|ecedffe:dff4|q                ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.206  ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff0|q                ; execute:executeInsn|multdiv:myMultDiv|multiplier:booth|counter32:counter|ecedffe:dff0|q                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.314      ;
; 0.207  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[11].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.290      ; 2.581      ;
; 0.209  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[4].my_dff|q                                      ; clock        ; clock       ; 0.000        ; 2.290      ; 2.583      ;
; 0.211  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[15].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.290      ; 2.585      ;
; 0.211  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|ecedffe:divZero|q                               ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[23].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.290      ; 2.585      ;
; 0.212  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[30].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[30].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.286      ; 2.582      ;
; 0.213  ; execute:executeInsn|multdiv:myMultDiv|divider:nonRestr|register:q|ecedffe:ffLoop[23].my_dff|q          ; pipelineLatch:latchXM|register:valAReg|ecedffe:ffLoop[25].my_dff|q                                     ; clock        ; clock       ; 0.000        ; 2.289      ; 2.586      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.385 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 1.000        ; 2.092      ; 15.464     ;
; -12.385 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.092      ; 15.464     ;
; -12.149 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.078      ; 15.214     ;
; -12.131 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.085      ; 15.203     ;
; -12.131 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.085      ; 15.203     ;
; -12.131 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.085      ; 15.203     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.080      ; 15.194     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; 2.078      ; 15.192     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; 2.078      ; 15.192     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 2.078      ; 15.192     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 2.078      ; 15.192     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 1.000        ; 2.078      ; 15.192     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.078      ; 15.192     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.080      ; 15.194     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.078      ; 15.192     ;
; -12.127 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[25].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.078      ; 15.192     ;
; -12.121 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[5].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.084      ; 15.192     ;
; -12.121 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.084      ; 15.192     ;
; -12.121 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[12].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.084      ; 15.192     ;
; -12.121 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[13].my_dff|q        ; clock        ; clock       ; 1.000        ; 2.084      ; 15.192     ;
; -12.121 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.084      ; 15.192     ;
; -12.115 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[27].my_dff|q ; clock        ; clock       ; 1.000        ; 2.088      ; 15.190     ;
; -12.115 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.088      ; 15.190     ;
; -12.113 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.082      ; 15.182     ;
; -12.113 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.082      ; 15.182     ;
; -12.113 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.082      ; 15.182     ;
; -12.113 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.082      ; 15.182     ;
; -12.112 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.082      ; 15.181     ;
; -12.112 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.082      ; 15.181     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[28].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[28].my_dff|q ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.111 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.077      ; 15.175     ;
; -12.097 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.086      ; 15.170     ;
; -12.097 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.086      ; 15.170     ;
; -12.097 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[13].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.086      ; 15.170     ;
; -12.055 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 1.000        ; 0.276      ; 13.318     ;
; -12.055 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.276      ; 13.318     ;
; -12.051 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 1.000        ; 2.092      ; 15.130     ;
; -12.051 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.092      ; 15.130     ;
; -12.051 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.092      ; 15.130     ;
; -11.956 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.092      ; 15.035     ;
; -11.956 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.092      ; 15.035     ;
; -11.956 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 1.000        ; 2.092      ; 15.035     ;
; -11.956 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[14].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.092      ; 15.035     ;
; -11.956 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 1.000        ; 2.092      ; 15.035     ;
; -11.956 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.092      ; 15.035     ;
; -11.955 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.272      ; 15.214     ;
; -11.955 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[2].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.272      ; 15.214     ;
; -11.955 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 1.000        ; 2.272      ; 15.214     ;
; -11.955 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 1.000        ; 2.272      ; 15.214     ;
; -11.955 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.272      ; 15.214     ;
; -11.955 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[2].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.272      ; 15.214     ;
; -11.955 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.272      ; 15.214     ;
; -11.955 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[1].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.272      ; 15.214     ;
; -11.952 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.259      ; 15.198     ;
; -11.952 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.259      ; 15.198     ;
; -11.952 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.259      ; 15.198     ;
; -11.952 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[27].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.259      ; 15.198     ;
; -11.952 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[31].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.259      ; 15.198     ;
; -11.952 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.259      ; 15.198     ;
; -11.951 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[29].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.091      ; 15.029     ;
; -11.951 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[18].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.091      ; 15.029     ;
; -11.951 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.091      ; 15.029     ;
; -11.951 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.091      ; 15.029     ;
; -11.951 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[26].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.091      ; 15.029     ;
; -11.938 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[1].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.278      ; 15.203     ;
; -11.930 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[2].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.279      ; 15.196     ;
; -11.930 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[15].my_dff|q        ; clock        ; clock       ; 1.000        ; 2.279      ; 15.196     ;
; -11.926 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.279      ; 15.192     ;
; -11.926 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.279      ; 15.192     ;
; -11.902 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.284      ; 15.173     ;
; -11.902 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.284      ; 15.173     ;
; -11.902 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[12].my_dff|q        ; clock        ; clock       ; 1.000        ; 2.284      ; 15.173     ;
; -11.902 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[24].my_dff|q   ; clock        ; clock       ; 1.000        ; 2.284      ; 15.173     ;
; -11.864 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[3].my_dff|q  ; clock        ; clock       ; 1.000        ; 2.091      ; 14.942     ;
; -11.864 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.091      ; 14.942     ;
; -11.864 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.091      ; 14.942     ;
; -11.864 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:immReg|ecedffe:ffLoop[5].my_dff|q         ; clock        ; clock       ; 1.000        ; 2.091      ; 14.942     ;
; -11.864 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 1.000        ; 2.091      ; 14.942     ;
; -11.864 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 1.000        ; 2.091      ; 14.942     ;
; -11.819 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[7].my_dff|q  ; clock        ; clock       ; 1.000        ; 0.262      ; 13.068     ;
; -11.801 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[8].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.269      ; 13.057     ;
; -11.801 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.269      ; 13.057     ;
; -11.801 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.269      ; 13.057     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[1].my_dff|q          ; clock        ; clock       ; 1.000        ; 0.264      ; 13.048     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[30].my_dff|q ; clock        ; clock       ; 1.000        ; 0.262      ; 13.046     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; clock        ; clock       ; 1.000        ; 0.262      ; 13.046     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[29].my_dff|q ; clock        ; clock       ; 1.000        ; 0.262      ; 13.046     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 1.000        ; 0.262      ; 13.046     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 1.000        ; 0.262      ; 13.046     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[17].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.262      ; 13.046     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 1.000        ; 0.264      ; 13.048     ;
; -11.797 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; pipelineLatch:latchFD|register:opTargetReg|ecedffe:ffLoop[19].my_dff|q   ; clock        ; clock       ; 1.000        ; 0.262      ; 13.046     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.559 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.923      ; 2.566      ;
; 0.559 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.923      ; 2.566      ;
; 0.565 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[9].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.847      ; 2.496      ;
; 0.565 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[9].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.847      ; 2.496      ;
; 0.565 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.918      ; 2.567      ;
; 0.565 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.918      ; 2.567      ;
; 0.571 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[16].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.842      ; 2.497      ;
; 0.571 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[19].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.842      ; 2.497      ;
; 0.575 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.922      ; 2.581      ;
; 0.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.916      ; 2.577      ;
; 0.577 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.916      ; 2.577      ;
; 0.581 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[15].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.846      ; 2.511      ;
; 0.583 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[20].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.840      ; 2.507      ;
; 0.583 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[23].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.840      ; 2.507      ;
; 0.583 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.923      ; 2.590      ;
; 0.583 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.923      ; 2.590      ;
; 0.583 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.923      ; 2.590      ;
; 0.583 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.923      ; 2.590      ;
; 0.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[0].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.847      ; 2.520      ;
; 0.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[0].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.847      ; 2.520      ;
; 0.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[17].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.847      ; 2.520      ;
; 0.589 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[14].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.847      ; 2.520      ;
; 0.601 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.926      ; 2.611      ;
; 0.607 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[17].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.850      ; 2.541      ;
; 0.607 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.923      ; 2.614      ;
; 0.607 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 1.923      ; 2.614      ;
; 0.607 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 1.923      ; 2.614      ;
; 0.607 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 1.923      ; 2.614      ;
; 0.607 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 1.923      ; 2.614      ;
; 0.607 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 1.923      ; 2.614      ;
; 0.611 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.922      ; 2.617      ;
; 0.611 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.922      ; 2.617      ;
; 0.611 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.922      ; 2.617      ;
; 0.611 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.922      ; 2.617      ;
; 0.611 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.922      ; 2.617      ;
; 0.611 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.922      ; 2.617      ;
; 0.611 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.922      ; 2.617      ;
; 0.613 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[4].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.847      ; 2.544      ;
; 0.613 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[25].my_dff|q ; clock        ; clock       ; 0.000        ; 1.847      ; 2.544      ;
; 0.613 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[26].my_dff|q ; clock        ; clock       ; 0.000        ; 1.847      ; 2.544      ;
; 0.613 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[24].my_dff|q ; clock        ; clock       ; 0.000        ; 1.847      ; 2.544      ;
; 0.613 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[23].my_dff|q ; clock        ; clock       ; 0.000        ; 1.847      ; 2.544      ;
; 0.613 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[22].my_dff|q ; clock        ; clock       ; 0.000        ; 1.847      ; 2.544      ;
; 0.617 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[3].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.846      ; 2.547      ;
; 0.617 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[5].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.846      ; 2.547      ;
; 0.617 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[3].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.846      ; 2.547      ;
; 0.617 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[4].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.846      ; 2.547      ;
; 0.617 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[6].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.846      ; 2.547      ;
; 0.617 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[11].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.846      ; 2.547      ;
; 0.617 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[11].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.846      ; 2.547      ;
; 0.640 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.922      ; 2.646      ;
; 0.640 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.922      ; 2.646      ;
; 0.640 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.922      ; 2.646      ;
; 0.645 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.931      ; 2.660      ;
; 0.645 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.931      ; 2.660      ;
; 0.646 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[29].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.846      ; 2.576      ;
; 0.646 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[30].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.846      ; 2.576      ;
; 0.646 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[31].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.846      ; 2.576      ;
; 0.649 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.926      ; 2.659      ;
; 0.649 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.926      ; 2.659      ;
; 0.649 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.926      ; 2.659      ;
; 0.651 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[8].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.855      ; 2.590      ;
; 0.651 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[10].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.855      ; 2.590      ;
; 0.655 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[18].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.850      ; 2.589      ;
; 0.655 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[22].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.850      ; 2.589      ;
; 0.655 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[24].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.850      ; 2.589      ;
; 0.667 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 2.118      ; 2.869      ;
; 0.670 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.931      ; 2.685      ;
; 0.670 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.931      ; 2.685      ;
; 0.670 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.931      ; 2.685      ;
; 0.673 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[0].my_dff|q  ; clock        ; clock       ; 0.000        ; 2.042      ; 2.799      ;
; 0.676 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[6].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.855      ; 2.615      ;
; 0.676 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[4].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.855      ; 2.615      ;
; 0.676 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[6].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.855      ; 2.615      ;
; 0.687 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.931      ; 2.702      ;
; 0.687 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.931      ; 2.702      ;
; 0.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.918      ; 2.690      ;
; 0.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.918      ; 2.690      ;
; 0.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.918      ; 2.690      ;
; 0.688 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.918      ; 2.690      ;
; 0.693 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[7].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.855      ; 2.632      ;
; 0.693 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[7].my_dff|q          ; clock        ; clock       ; 0.000        ; 1.855      ; 2.632      ;
; 0.694 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[20].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.842      ; 2.620      ;
; 0.694 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[21].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.842      ; 2.620      ;
; 0.694 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[22].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.842      ; 2.620      ;
; 0.694 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[23].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.842      ; 2.620      ;
; 0.694 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.924      ; 2.702      ;
; 0.695 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.916      ; 2.695      ;
; 0.695 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.916      ; 2.695      ;
; 0.695 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.916      ; 2.695      ;
; 0.695 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.916      ; 2.695      ;
; 0.700 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[21].my_dff|q   ; clock        ; clock       ; 0.000        ; 1.848      ; 2.632      ;
; 0.701 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[25].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.840      ; 2.625      ;
; 0.701 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[26].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.840      ; 2.625      ;
; 0.701 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[27].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.840      ; 2.625      ;
; 0.701 ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[31].my_dff|q ; pipelineLatch:latchDX|register:pcReg|ecedffe:ffLoop[28].my_dff|q         ; clock        ; clock       ; 0.000        ; 1.840      ; 2.625      ;
; 0.720 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[10].my_dff|q ; clock        ; clock       ; 0.000        ; 1.923      ; 2.727      ;
; 0.720 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[11].my_dff|q ; clock        ; clock       ; 0.000        ; 1.923      ; 2.727      ;
; 0.720 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:decodeCtrlReg|ecedffe:ffLoop[9].my_dff|q  ; clock        ; clock       ; 0.000        ; 1.923      ; 2.727      ;
; 0.720 ; pipelineLatch:latchDX|register:opTargetReg|ecedffe:ffLoop[30].my_dff|q   ; pipelineLatch:latchDX|register:immReg|ecedffe:ffLoop[10].my_dff|q        ; clock        ; clock       ; 0.000        ; 1.923      ; 2.727      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+-----------+--------+-----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+-----------+---------+---------------------+
; Worst-case Slack ; -35.614   ; -0.244 ; -25.357   ; 0.559   ; -3.000              ;
;  clock           ; -35.614   ; -0.244 ; -25.357   ; 0.559   ; -3.000              ;
; Design-wide TNS  ; -6215.156 ; -0.48  ; -4262.09  ; 0.0     ; -1186.809           ;
;  clock           ; -6215.156 ; -0.480 ; -4262.090 ; 0.000   ; -1186.809           ;
+------------------+-----------+--------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; servoX        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; servoY        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; servoZ        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iruse[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iruse[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iruse[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iruse[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iruse[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iruse[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iruse[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iruse[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; IRswitch                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; res                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IRdata                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servoX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; servoY        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; servoZ        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iruse[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iruse[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iruse[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iruse[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iruse[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iruse[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iruse[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iruse[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servoX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; servoY        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; servoZ        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iruse[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iruse[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iruse[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iruse[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iruse[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iruse[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iruse[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iruse[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servoX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; servoY        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; servoZ        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iruse[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iruse[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iruse[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iruse[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iruse[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iruse[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iruse[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iruse[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------+
; Setup Transfers                                                               ;
+------------+----------+--------------+--------------+--------------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths ;
+------------+----------+--------------+--------------+--------------+----------+
; clock      ; clock    ; > 2147483647 ; > 2147483647 ; > 2147483647 ; 671      ;
+------------+----------+--------------+--------------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------+
; Hold Transfers                                                                ;
+------------+----------+--------------+--------------+--------------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths ;
+------------+----------+--------------+--------------+--------------+----------+
; clock      ; clock    ; > 2147483647 ; > 2147483647 ; > 2147483647 ; 671      ;
+------------+----------+--------------+--------------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Recovery Transfers                                                    ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 0        ; 40       ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Removal Transfers                                                     ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 0        ; 40       ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 156   ; 156  ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 131   ; 131  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRdata     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IRswitch   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; iruse[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoY      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoZ      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IRdata     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IRswitch   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; iruse[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iruse[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoY      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; servoZ      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 08 13:07:10 2017
Info: Command: quartus_sta final-project -c final-project
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'final-project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -35.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -35.614           -6215.156 clock 
Info (332146): Worst-case hold slack is -0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.165              -0.294 clock 
Info (332146): Worst-case recovery slack is -25.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -25.357           -4262.090 clock 
Info (332146): Worst-case removal slack is 1.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.453               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1186.809 clock 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -32.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -32.616           -5671.550 clock 
Info (332146): Worst-case hold slack is -0.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.242              -0.454 clock 
Info (332146): Worst-case recovery slack is -23.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -23.264           -3878.030 clock 
Info (332146): Worst-case removal slack is 1.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.266               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1181.177 clock 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.255           -2811.327 clock 
Info (332146): Worst-case hold slack is -0.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.244              -0.480 clock 
Info (332146): Worst-case recovery slack is -12.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.385           -2052.641 clock 
Info (332146): Worst-case removal slack is 0.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.559               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -858.520 clock 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 799 megabytes
    Info: Processing ended: Fri Dec 08 13:07:17 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


