
proj_final.elf:     file format elf32-littlenios2
proj_final.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x008001b4

Program Header:
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x000098a8 memsz 0x00009b54 flags rwx
    LOAD off    0x0000b000 vaddr 0x01400000 paddr 0x01400000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01400000  01400000  0000b000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00007a44  008001b4  008001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000308  00807bf8  00807bf8  00008bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000019c8  00807f00  00807f00  00008f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002ac  008098c8  008098c8  0000a8c8  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  0000b000  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000730  00000000  00000000  0000b028  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000fed  00000000  00000000  0000b758  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0001149a  00000000  00000000  0000c745  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000039b5  00000000  00000000  0001dbdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000a97a  00000000  00000000  00021594  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000012a4  00000000  00000000  0002bf10  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000107e  00000000  00000000  0002d1b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001d81  00000000  00000000  0002e232  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  0002ffb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000070  00000000  00000000  00030008  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00032ab4  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00032ab7  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00032abc  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00032abd  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00032abe  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00032ac2  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00032ac6  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  00032aca  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  00032ad5  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00032ae0  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000008  00000000  00000000  00032aeb  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000022  00000000  00000000  00032af3  2**0
                  CONTENTS, READONLY
 29 .jdi          00004c3e  00000000  00000000  00032b15  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     000b9424  00000000  00000000  00037753  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01400000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
008001b4 l    d  .text	00000000 .text
00807bf8 l    d  .rodata	00000000 .rodata
00807f00 l    d  .rwdata	00000000 .rwdata
008098c8 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
008001f8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00807f00 l     O .rwdata	000000d8 cfi_flash_0
00807fd8 l     O .rwdata	000000c8 epcs_controller
008080a0 l     O .rwdata	00001060 jtag_uart_0
00809100 l     O .rwdata	00000120 lcd_16207_0
00809220 l     O .rwdata	000000c4 uart_0
00800458 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0080052c l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
0080131c l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
0080228c l     F .text	00000288 alt_epcs_flash_query
00802254 l     F .text	00000038 alt_flash_device_register
00802514 l     F .text	00000108 alt_epcs_flash_memcmp
0080299c l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00802dec l     F .text	00000228 altera_avalon_jtag_uart_irq
00803014 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
0080988c l     O .rwdata	00000004 colstart
00803690 l     F .text	000000b8 lcd_write_command
00803748 l     F .text	000000d4 lcd_write_data
0080381c l     F .text	000000c4 lcd_clear_screen
008038e0 l     F .text	000001ec lcd_repaint_screen
00803acc l     F .text	000000c8 lcd_scroll_up
00803b94 l     F .text	000002d0 lcd_handle_escape
00804370 l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
008045d0 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00804890 l     F .text	0000009c altera_avalon_uart_irq
0080492c l     F .text	000000e0 altera_avalon_uart_rxirq
00804a0c l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00804df8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00805020 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 epcs_commands.c
008051d8 l     F .text	00000038 epcs_await_wip_released
00805210 l     F .text	00000038 epcs_test_wip
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00805af0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev.c
00805bc8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00805ca8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0080616c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
008062a8 l     F .text	000000dc alt_file_locked
0080650c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00806b34 l     F .text	000000bc alt_write_word_amd
00806a10 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00806de8 l     F .text	0000018c alt_unlock_block_intel
00806f74 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00807d79 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0080948c l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00807894 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 lib2-divmod.c
00807a48 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 alt_exit.c
00807b94 l     F .text	00000040 alt_sim_halt
0080289c g     F .text	00000090 alt_epcs_flash_get_info
008002dc g     F .text	0000006c alt_main
00800ddc g     F .text	00000048 alt_read_query_entry_32bit
008098e4 g     O .bss	00000100 alt_irq
00800564 g     F .text	000002c0 alt_flash_cfi_write
00000000  w      *UND*	00000000 __errno
008050e0 g     F .text	000000f8 epcs_sector_erase
00800f68 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
01400000 g     F .entry	00000000 __reset
00800a80 g     F .text	000002d8 alt_flash_program_block
008098e0 g     O .bss	00000004 errno
008098cc g     O .bss	00000004 alt_argv
0081188c g       *ABS*	00000000 _gp
00800348 g     F .text	00000030 usleep
01a81800 g       *ABS*	00000000 __alt_mem_epcs_controller
0080930c g     O .rwdata	00000180 alt_fd_list
008053e4 g     F .text	00000064 epcs_write_status_register
00807288 g     F .text	00000094 alt_find_dev
008075b4 g     F .text	000000a0 memcpy
00806230 g     F .text	00000078 alt_io_redirect
00807bf8 g       *ABS*	00000000 __DTOR_END__
00802a30 g     F .text	0000011c alt_epcs_flash_write_block
0080322c g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00807b84 g     F .text	00000008 __udivsi3
00806bf0 g     F .text	00000084 alt_program_intel
00805b50 g     F .text	00000078 alt_dcache_flush
008098a0 g     O .rwdata	00000004 alt_max_fd
00800d58 g     F .text	00000040 alt_read_query_entry_8bit
00806c74 g     F .text	00000174 alt_erase_block_intel
0080292c g     F .text	00000070 alt_epcs_flash_erase_block
008098c4 g     O .rwdata	00000004 _global_impure_ptr
008056fc g     F .text	00000058 epcs_exit_4_bytes_mode
00809b74 g       *ABS*	00000000 __bss_end
00806074 g     F .text	000000f8 alt_iic_isr_register
00806664 g     F .text	0000010c alt_tick
008047c8 g     F .text	000000c8 altera_avalon_uart_init
008098bc g     O .rwdata	00000004 __ctype_ptr
0080602c g     F .text	00000048 alt_ic_irq_enabled
008065cc g     F .text	00000098 alt_alarm_stop
008098d4 g     O .bss	00000004 alt_irq_active
008000ec g     F .exceptions	000000c8 alt_irq_handler
008092e4 g     O .rwdata	00000028 alt_dev_null
00801270 g     F .text	000000ac alt_set_flash_algorithm_func
00800e24 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00809898 g     O .rwdata	00000008 alt_dev_list
00802124 g     F .text	000000dc alt_check_primary_table
00807b8c g     F .text	00000008 __umodsi3
008008b4 g     F .text	00000068 alt_flash_cfi_read
00800ff8 g     F .text	00000034 alt_write_native_8bit
008055b8 g     F .text	0000006c epcs_read_electronic_signature
00809b74 g       *ABS*	00000000 end
00800e60 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
00803e64 g     F .text	0000050c altera_avalon_lcd_16207_write
00804e58 g     F .text	000001c8 altera_avalon_uart_write
00801398 g     F .text	000005e0 alt_read_cfi_table
00802d2c g     F .text	000000c0 altera_avalon_jtag_uart_init
00807bf4 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
00804640 g     F .text	00000090 alt_avalon_timer_sc_init
00804728 g     F .text	00000058 altera_avalon_uart_write_fd
00804780 g     F .text	00000048 altera_avalon_uart_close_fd
00803450 g     F .text	00000240 altera_avalon_jtag_uart_write
00800490 g     F .text	0000009c alt_flash_cfi_init
01400000 g       *ABS*	00000000 __alt_mem_cfi_flash_0
00807898 g     F .text	000001b0 __call_exitprocs
008001b4 g     F .text	00000048 _start
008098d8 g     O .bss	00000004 _alt_tick_rate
00807050 g     F .text	00000238 alt_avalon_spi_command
008098dc g     O .bss	00000004 _alt_nticks
008003ac g     F .text	000000ac alt_sys_init
00807760 g     F .text	00000134 __register_exitproc
00800d98 g     F .text	00000044 alt_read_query_entry_16bit
008030c4 g     F .text	00000074 altera_avalon_jtag_uart_close
00801090 g     F .text	000001e0 alt_set_flash_width_func
00805080 g     F .text	00000060 epcs_read_status_register
00802be4 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
0080743c g     F .text	000000b8 alt_get_fd
008058a8 g     F .text	0000014c alt_busy_sleep
008067f8 g     F .text	00000218 alt_erase_block_amd
00805624 g     F .text	00000080 epcs_read_device_id
00807540 g     F .text	00000074 memcmp
00802c94 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
00809b74 g       *ABS*	00000000 __alt_stack_base
00802cdc g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00801978 g     F .text	000007ac alt_read_cfi_width
0080731c g     F .text	00000120 alt_find_file
00805bf4 g     F .text	000000b4 alt_dev_llist_insert
008098a8 g     O .rwdata	00000008 alt_flash_dev_list
00800f24 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
008098c8 g       *ABS*	00000000 __bss_start
00807654 g     F .text	00000098 memset
008001fc g     F .text	000000e0 main
008098d0 g     O .bss	00000004 alt_envp
00802c3c g     F .text	00000058 altera_avalon_jtag_uart_write_fd
0080443c g     F .text	0000013c altera_avalon_lcd_16207_init
008099e4 g     O .bss	00000190 _atexit0
008098a4 g     O .rwdata	00000004 alt_errno
00800fb0 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
0080091c g     F .text	00000164 alt_write_value_to_flash
0080102c g     F .text	00000034 alt_write_native_16bit
00807ac4 g     F .text	00000060 __divsi3
00807bf8 g       *ABS*	00000000 __CTOR_END__
0080261c g     F .text	00000280 alt_epcs_flash_write
00807bf8 g       *ABS*	00000000 __DTOR_LIST__
01a00000 g       *ABS*	00000000 __alt_mem_sram_0
00800378 g     F .text	00000034 alt_irq_init
0080656c g     F .text	00000060 alt_release_fd
008074f4 g     F .text	00000014 atexit
008098c0 g     O .rwdata	00000004 _impure_ptr
008098c8 g     O .bss	00000004 alt_argc
00805d6c g     F .text	00000064 _do_dtors
00800000 g       *ABS*	00000000 __alt_mem_sdram_0
00800020 g       .exceptions	00000000 alt_irq_entry
00804578 g     F .text	00000058 altera_avalon_lcd_16207_write_fd
00809890 g     O .rwdata	00000008 alt_fs_list
00800edc g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00805248 g     F .text	0000014c epcs_read_buffer
00802200 g     F .text	00000054 alt_epcs_flash_init
00805ea0 g     F .text	00000050 alt_ic_isr_register
008098c8 g       *ABS*	00000000 _edata
008046d0 g     F .text	00000058 altera_avalon_uart_read_fd
00809b74 g       *ABS*	00000000 _end
00805dd0 g     F .text	0000007c alt_flash_open_dev
00803138 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00805f8c g     F .text	000000a0 alt_ic_irq_disable
008056a4 g     F .text	00000058 epcs_enter_4_bytes_mode
00806770 g     F .text	00000020 altera_nios2_qsys_irq_init
00807508 g     F .text	00000038 exit
00805e4c g     F .text	00000054 alt_flash_close_dev
00807b24 g     F .text	00000060 __modsi3
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00807c78 g     O .rodata	00000101 _ctype_
00804b68 g     F .text	00000060 altera_avalon_uart_close
00807bd4 g     F .text	00000020 _exit
00805754 g     F .text	00000154 alt_alarm_start
00801060 g     F .text	00000030 alt_write_native_32bit
008076ec g     F .text	00000074 strlen
00805394 g     F .text	00000050 epcs_write_enable
00806384 g     F .text	00000188 open
00800824 g     F .text	00000090 alt_flash_cfi_get_info
008098b0 g     O .rwdata	00000004 alt_priority_mask
00805ef0 g     F .text	0000009c alt_ic_irq_enable
00804bc8 g     F .text	00000230 altera_avalon_uart_read
00802b4c g     F .text	00000098 alt_epcs_flash_read
008098b4 g     O .rwdata	00000008 alt_alarm_list
00805d08 g     F .text	00000064 _do_ctors
008059f4 g     F .text	000000fc close
00806790 g     F .text	00000068 alt_program_amd
00000000  w      *UND*	00000000 free
00805448 g     F .text	00000170 epcs_write_buffer



Disassembly of section .exceptions:

00800020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  800044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000ec0 	call	8000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000306 	br	800098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  80008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  800094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  800098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  80009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  8000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  8000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000e8:	ef80083a 	eret

008000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000ec:	defff904 	addi	sp,sp,-28
  8000f0:	dfc00615 	stw	ra,24(sp)
  8000f4:	df000515 	stw	fp,20(sp)
  8000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  8000fc:	0005313a 	rdctl	r2,ipending
  800100:	e0bffc15 	stw	r2,-16(fp)

  return active;
  800104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  800108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
  80010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800110:	00800044 	movi	r2,1
  800114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  800118:	e0ffff17 	ldw	r3,-4(fp)
  80011c:	e0bffe17 	ldw	r2,-8(fp)
  800120:	1884703a 	and	r2,r3,r2
  800124:	1005003a 	cmpeq	r2,r2,zero
  800128:	1000161e 	bne	r2,zero,800184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  80012c:	e0bffd17 	ldw	r2,-12(fp)
  800130:	00c02074 	movhi	r3,129
  800134:	18e63904 	addi	r3,r3,-26396
  800138:	100490fa 	slli	r2,r2,3
  80013c:	10c5883a 	add	r2,r2,r3
  800140:	11400017 	ldw	r5,0(r2)
  800144:	e0bffd17 	ldw	r2,-12(fp)
  800148:	00c02074 	movhi	r3,129
  80014c:	18e63904 	addi	r3,r3,-26396
  800150:	100490fa 	slli	r2,r2,3
  800154:	10c5883a 	add	r2,r2,r3
  800158:	10800104 	addi	r2,r2,4
  80015c:	11000017 	ldw	r4,0(r2)
  800160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800164:	0005313a 	rdctl	r2,ipending
  800168:	e0bffb15 	stw	r2,-20(fp)

  return active;
  80016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
  800170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
  800174:	e0bfff17 	ldw	r2,-4(fp)
  800178:	1004c03a 	cmpne	r2,r2,zero
  80017c:	103fe31e 	bne	r2,zero,80010c <alt_irq_handler+0x20>
  800180:	00000706 	br	8001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
  800184:	e0bffe17 	ldw	r2,-8(fp)
  800188:	1085883a 	add	r2,r2,r2
  80018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
  800190:	e0bffd17 	ldw	r2,-12(fp)
  800194:	10800044 	addi	r2,r2,1
  800198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  80019c:	003fde06 	br	800118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
  8001a0:	e037883a 	mov	sp,fp
  8001a4:	dfc00117 	ldw	ra,4(sp)
  8001a8:	df000017 	ldw	fp,0(sp)
  8001ac:	dec00204 	addi	sp,sp,8
  8001b0:	f800283a 	ret

Disassembly of section .text:

008001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  8001b4:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  8001b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  8001bc:	10bfff04 	addi	r2,r2,-4
    bgt r2, zero, 0b
  8001c0:	00bffd16 	blt	zero,r2,8001b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  8001c4:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  8001c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
  8001cc:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  8001d0:	d6862314 	ori	gp,gp,6284
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  8001d4:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  8001d8:	10a63214 	ori	r2,r2,39112

    movhi r3, %hi(__bss_end)
  8001dc:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  8001e0:	18e6dd14 	ori	r3,r3,39796

    beq r2, r3, 1f
  8001e4:	10c00326 	beq	r2,r3,8001f4 <_start+0x40>

0:
    stw zero, (r2)
  8001e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  8001ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  8001f0:	10fffd36 	bltu	r2,r3,8001e8 <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  8001f4:	08002dc0 	call	8002dc <alt_main>

008001f8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  8001f8:	003fff06 	br	8001f8 <alt_after_alt_main>

008001fc <main>:
#include "io.h"
#include "system.h"
#include <unistd.h>

int main()
{
  8001fc:	defffc04 	addi	sp,sp,-16
  800200:	dfc00315 	stw	ra,12(sp)
  800204:	df000215 	stw	fp,8(sp)
  800208:	df000204 	addi	fp,sp,8
	//HORARIO
	IOWR(0, 0, 15);
  80020c:	0007883a 	mov	r3,zero
  800210:	008003c4 	movi	r2,15
  800214:	18800035 	stwio	r2,0(r3)

	IOWR(0, 2, 0);
  800218:	00800204 	movi	r2,8
  80021c:	10000035 	stwio	zero,0(r2)
	int i = IORD(0, 2);
  800220:	00800204 	movi	r2,8
  800224:	10800037 	ldwio	r2,0(r2)
  800228:	e0bfff15 	stw	r2,-4(fp)
	IOWR(0x00000010,0,1);
  80022c:	00c00404 	movi	r3,16
  800230:	00800044 	movi	r2,1
  800234:	18800035 	stwio	r2,0(r3)

	while(i != 0){
  800238:	00000606 	br	800254 <main+0x58>
		usleep(1000000);
  80023c:	010003f4 	movhi	r4,15
  800240:	21109004 	addi	r4,r4,16960
  800244:	08003480 	call	800348 <usleep>
		i = IORD(0, 2);
  800248:	00800204 	movi	r2,8
  80024c:	10800037 	ldwio	r2,0(r2)
  800250:	e0bfff15 	stw	r2,-4(fp)

	IOWR(0, 2, 0);
	int i = IORD(0, 2);
	IOWR(0x00000010,0,1);

	while(i != 0){
  800254:	e0bfff17 	ldw	r2,-4(fp)
  800258:	1004c03a 	cmpne	r2,r2,zero
  80025c:	103ff71e 	bne	r2,zero,80023c <main+0x40>
		usleep(1000000);
		i = IORD(0, 2);
	}
	IOWR(0x00000010,0,0);
  800260:	00800404 	movi	r2,16
  800264:	10000035 	stwio	zero,0(r2)


	//ANTIHORARIO
	IOWR(0, 1, 15);
  800268:	00c00104 	movi	r3,4
  80026c:	008003c4 	movi	r2,15
  800270:	18800035 	stwio	r2,0(r3)

	IOWR(0, 3, 0);
  800274:	00800304 	movi	r2,12
  800278:	10000035 	stwio	zero,0(r2)
	int j = IORD(0, 3);
  80027c:	00800304 	movi	r2,12
  800280:	10800037 	ldwio	r2,0(r2)
  800284:	e0bffe15 	stw	r2,-8(fp)
	IOWR(0x00000020,0,1);
  800288:	00c00804 	movi	r3,32
  80028c:	00800044 	movi	r2,1
  800290:	18800035 	stwio	r2,0(r3)

	while(j != 0){
  800294:	00000606 	br	8002b0 <main+0xb4>
		usleep(1000000);
  800298:	010003f4 	movhi	r4,15
  80029c:	21109004 	addi	r4,r4,16960
  8002a0:	08003480 	call	800348 <usleep>
		j = IORD(0, 3);
  8002a4:	00800304 	movi	r2,12
  8002a8:	10800037 	ldwio	r2,0(r2)
  8002ac:	e0bffe15 	stw	r2,-8(fp)

	IOWR(0, 3, 0);
	int j = IORD(0, 3);
	IOWR(0x00000020,0,1);

	while(j != 0){
  8002b0:	e0bffe17 	ldw	r2,-8(fp)
  8002b4:	1004c03a 	cmpne	r2,r2,zero
  8002b8:	103ff71e 	bne	r2,zero,800298 <main+0x9c>
		usleep(1000000);
		j = IORD(0, 3);
	}
	IOWR(0x00000020,0,0);
  8002bc:	00800804 	movi	r2,32
  8002c0:	10000035 	stwio	zero,0(r2)


  	return 0;
  8002c4:	0005883a 	mov	r2,zero
}
  8002c8:	e037883a 	mov	sp,fp
  8002cc:	dfc00117 	ldw	ra,4(sp)
  8002d0:	df000017 	ldw	fp,0(sp)
  8002d4:	dec00204 	addi	sp,sp,8
  8002d8:	f800283a 	ret

008002dc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  8002dc:	defffd04 	addi	sp,sp,-12
  8002e0:	dfc00215 	stw	ra,8(sp)
  8002e4:	df000115 	stw	fp,4(sp)
  8002e8:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  8002ec:	0009883a 	mov	r4,zero
  8002f0:	08003780 	call	800378 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  8002f4:	08003ac0 	call	8003ac <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  8002f8:	01002034 	movhi	r4,128
  8002fc:	211efe04 	addi	r4,r4,31736
  800300:	01402034 	movhi	r5,128
  800304:	295efe04 	addi	r5,r5,31736
  800308:	01802034 	movhi	r6,128
  80030c:	319efe04 	addi	r6,r6,31736
  800310:	08062300 	call	806230 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  800314:	0805d080 	call	805d08 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  800318:	01002034 	movhi	r4,128
  80031c:	21175b04 	addi	r4,r4,23916
  800320:	08074f40 	call	8074f4 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  800324:	d1200f17 	ldw	r4,-32708(gp)
  800328:	d1601017 	ldw	r5,-32704(gp)
  80032c:	d1a01117 	ldw	r6,-32700(gp)
  800330:	08001fc0 	call	8001fc <main>
  800334:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  800338:	01000044 	movi	r4,1
  80033c:	08059f40 	call	8059f4 <close>
  exit (result);
  800340:	e13fff17 	ldw	r4,-4(fp)
  800344:	08075080 	call	807508 <exit>

00800348 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  800348:	defffd04 	addi	sp,sp,-12
  80034c:	dfc00215 	stw	ra,8(sp)
  800350:	df000115 	stw	fp,4(sp)
  800354:	df000104 	addi	fp,sp,4
  800358:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  80035c:	e13fff17 	ldw	r4,-4(fp)
  800360:	08058a80 	call	8058a8 <alt_busy_sleep>
}
  800364:	e037883a 	mov	sp,fp
  800368:	dfc00117 	ldw	ra,4(sp)
  80036c:	df000017 	ldw	fp,0(sp)
  800370:	dec00204 	addi	sp,sp,8
  800374:	f800283a 	ret

00800378 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  800378:	defffd04 	addi	sp,sp,-12
  80037c:	dfc00215 	stw	ra,8(sp)
  800380:	df000115 	stw	fp,4(sp)
  800384:	df000104 	addi	fp,sp,4
  800388:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU_0, cpu_0);
  80038c:	08067700 	call	806770 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  800390:	00800044 	movi	r2,1
  800394:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  800398:	e037883a 	mov	sp,fp
  80039c:	dfc00117 	ldw	ra,4(sp)
  8003a0:	df000017 	ldw	fp,0(sp)
  8003a4:	dec00204 	addi	sp,sp,8
  8003a8:	f800283a 	ret

008003ac <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  8003ac:	defffe04 	addi	sp,sp,-8
  8003b0:	dfc00115 	stw	ra,4(sp)
  8003b4:	df000015 	stw	fp,0(sp)
  8003b8:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
  8003bc:	01006a34 	movhi	r4,424
  8003c0:	21080804 	addi	r4,r4,8224
  8003c4:	000b883a 	mov	r5,zero
  8003c8:	018000c4 	movi	r6,3
  8003cc:	01c0fa04 	movi	r7,1000
  8003d0:	08046400 	call	804640 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH_0, cfi_flash_0);
  8003d4:	01002034 	movhi	r4,128
  8003d8:	211fc004 	addi	r4,r4,32512
  8003dc:	08004900 	call	800490 <alt_flash_cfi_init>
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS_CONTROLLER, epcs_controller);
  8003e0:	01002034 	movhi	r4,128
  8003e4:	211ff604 	addi	r4,r4,32728
  8003e8:	08022000 	call	802200 <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
  8003ec:	01002074 	movhi	r4,129
  8003f0:	21203204 	addi	r4,r4,-32568
  8003f4:	000b883a 	mov	r5,zero
  8003f8:	01800044 	movi	r6,1
  8003fc:	0802d2c0 	call	802d2c <altera_avalon_jtag_uart_init>
  800400:	01002074 	movhi	r4,129
  800404:	21202804 	addi	r4,r4,-32608
  800408:	08004580 	call	800458 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD_16207_0, lcd_16207_0);
  80040c:	01002074 	movhi	r4,129
  800410:	21244a04 	addi	r4,r4,-28376
  800414:	080443c0 	call	80443c <altera_avalon_lcd_16207_init>
  800418:	01002074 	movhi	r4,129
  80041c:	21244004 	addi	r4,r4,-28416
  800420:	08004580 	call	800458 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
  800424:	01002074 	movhi	r4,129
  800428:	21249204 	addi	r4,r4,-28088
  80042c:	000b883a 	mov	r5,zero
  800430:	01800084 	movi	r6,2
  800434:	08047c80 	call	8047c8 <altera_avalon_uart_init>
  800438:	01002074 	movhi	r4,129
  80043c:	21248804 	addi	r4,r4,-28128
  800440:	08004580 	call	800458 <alt_dev_reg>
}
  800444:	e037883a 	mov	sp,fp
  800448:	dfc00117 	ldw	ra,4(sp)
  80044c:	df000017 	ldw	fp,0(sp)
  800450:	dec00204 	addi	sp,sp,8
  800454:	f800283a 	ret

00800458 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  800458:	defffd04 	addi	sp,sp,-12
  80045c:	dfc00215 	stw	ra,8(sp)
  800460:	df000115 	stw	fp,4(sp)
  800464:	df000104 	addi	fp,sp,4
  800468:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  80046c:	e13fff17 	ldw	r4,-4(fp)
  800470:	01402074 	movhi	r5,129
  800474:	29662604 	addi	r5,r5,-26472
  800478:	0805bf40 	call	805bf4 <alt_dev_llist_insert>
}
  80047c:	e037883a 	mov	sp,fp
  800480:	dfc00117 	ldw	ra,4(sp)
  800484:	df000017 	ldw	fp,0(sp)
  800488:	dec00204 	addi	sp,sp,8
  80048c:	f800283a 	ret

00800490 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
  800490:	defffc04 	addi	sp,sp,-16
  800494:	dfc00315 	stw	ra,12(sp)
  800498:	df000215 	stw	fp,8(sp)
  80049c:	df000204 	addi	fp,sp,8
  8004a0:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  8004a4:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
  8004a8:	e13fff17 	ldw	r4,-4(fp)
  8004ac:	08019780 	call	801978 <alt_read_cfi_width>
  8004b0:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
  8004b4:	e0bffe17 	ldw	r2,-8(fp)
  8004b8:	1004c03a 	cmpne	r2,r2,zero
  8004bc:	1000031e 	bne	r2,zero,8004cc <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
  8004c0:	e13fff17 	ldw	r4,-4(fp)
  8004c4:	08010900 	call	801090 <alt_set_flash_width_func>
  8004c8:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
  8004cc:	e0bffe17 	ldw	r2,-8(fp)
  8004d0:	1004c03a 	cmpne	r2,r2,zero
  8004d4:	1000031e 	bne	r2,zero,8004e4 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
  8004d8:	e13fff17 	ldw	r4,-4(fp)
  8004dc:	08013980 	call	801398 <alt_read_cfi_table>
  8004e0:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
  8004e4:	e0bffe17 	ldw	r2,-8(fp)
  8004e8:	1004c03a 	cmpne	r2,r2,zero
  8004ec:	1000031e 	bne	r2,zero,8004fc <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
  8004f0:	e13fff17 	ldw	r4,-4(fp)
  8004f4:	08012700 	call	801270 <alt_set_flash_algorithm_func>
  8004f8:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
  8004fc:	e0bffe17 	ldw	r2,-8(fp)
  800500:	1004c03a 	cmpne	r2,r2,zero
  800504:	1000031e 	bne	r2,zero,800514 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
  800508:	e13fff17 	ldw	r4,-4(fp)
  80050c:	080052c0 	call	80052c <alt_flash_device_register>
  800510:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
  800514:	e0bffe17 	ldw	r2,-8(fp)
}
  800518:	e037883a 	mov	sp,fp
  80051c:	dfc00117 	ldw	ra,4(sp)
  800520:	df000017 	ldw	fp,0(sp)
  800524:	dec00204 	addi	sp,sp,8
  800528:	f800283a 	ret

0080052c <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  80052c:	defffd04 	addi	sp,sp,-12
  800530:	dfc00215 	stw	ra,8(sp)
  800534:	df000115 	stw	fp,4(sp)
  800538:	df000104 	addi	fp,sp,4
  80053c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
  800540:	e13fff17 	ldw	r4,-4(fp)
  800544:	01402074 	movhi	r5,129
  800548:	29662a04 	addi	r5,r5,-26456
  80054c:	0805bf40 	call	805bf4 <alt_dev_llist_insert>
}
  800550:	e037883a 	mov	sp,fp
  800554:	dfc00117 	ldw	ra,4(sp)
  800558:	df000017 	ldw	fp,0(sp)
  80055c:	dec00204 	addi	sp,sp,8
  800560:	f800283a 	ret

00800564 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
  800564:	deffef04 	addi	sp,sp,-68
  800568:	dfc01015 	stw	ra,64(sp)
  80056c:	df000f15 	stw	fp,60(sp)
  800570:	df000f04 	addi	fp,sp,60
  800574:	e13ffa15 	stw	r4,-24(fp)
  800578:	e17ffb15 	stw	r5,-20(fp)
  80057c:	e1bffc15 	stw	r6,-16(fp)
  800580:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
  800584:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
  800588:	e0bffd17 	ldw	r2,-12(fp)
  80058c:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
  800590:	e0bffb17 	ldw	r2,-20(fp)
  800594:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  800598:	e0bffa17 	ldw	r2,-24(fp)
  80059c:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  8005a0:	e03ff815 	stw	zero,-32(fp)
  8005a4:	00008e06 	br	8007e0 <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
  8005a8:	e0bff817 	ldw	r2,-32(fp)
  8005ac:	e0fff217 	ldw	r3,-56(fp)
  8005b0:	1004913a 	slli	r2,r2,4
  8005b4:	10c5883a 	add	r2,r2,r3
  8005b8:	10800d04 	addi	r2,r2,52
  8005bc:	10c00017 	ldw	r3,0(r2)
  8005c0:	e0bffb17 	ldw	r2,-20(fp)
  8005c4:	10c08316 	blt	r2,r3,8007d4 <alt_flash_cfi_write+0x270>
  8005c8:	e0bff817 	ldw	r2,-32(fp)
  8005cc:	e0fff217 	ldw	r3,-56(fp)
  8005d0:	1004913a 	slli	r2,r2,4
  8005d4:	10c5883a 	add	r2,r2,r3
  8005d8:	10800d04 	addi	r2,r2,52
  8005dc:	11000017 	ldw	r4,0(r2)
  8005e0:	e0bff817 	ldw	r2,-32(fp)
  8005e4:	e0fff217 	ldw	r3,-56(fp)
  8005e8:	1004913a 	slli	r2,r2,4
  8005ec:	10c5883a 	add	r2,r2,r3
  8005f0:	10800e04 	addi	r2,r2,56
  8005f4:	10800017 	ldw	r2,0(r2)
  8005f8:	2087883a 	add	r3,r4,r2
  8005fc:	e0bffb17 	ldw	r2,-20(fp)
  800600:	10c0740e 	bge	r2,r3,8007d4 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
  800604:	e0bff817 	ldw	r2,-32(fp)
  800608:	e0fff217 	ldw	r3,-56(fp)
  80060c:	1004913a 	slli	r2,r2,4
  800610:	10c5883a 	add	r2,r2,r3
  800614:	10800d04 	addi	r2,r2,52
  800618:	10800017 	ldw	r2,0(r2)
  80061c:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  800620:	e03ff715 	stw	zero,-36(fp)
  800624:	00006306 	br	8007b4 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
  800628:	e0fffb17 	ldw	r3,-20(fp)
  80062c:	e0bff417 	ldw	r2,-48(fp)
  800630:	18805416 	blt	r3,r2,800784 <alt_flash_cfi_write+0x220>
  800634:	e0bff817 	ldw	r2,-32(fp)
  800638:	e0fff217 	ldw	r3,-56(fp)
  80063c:	1004913a 	slli	r2,r2,4
  800640:	10c5883a 	add	r2,r2,r3
  800644:	10801004 	addi	r2,r2,64
  800648:	10c00017 	ldw	r3,0(r2)
  80064c:	e0bff417 	ldw	r2,-48(fp)
  800650:	1887883a 	add	r3,r3,r2
  800654:	e0bffb17 	ldw	r2,-20(fp)
  800658:	10c04a0e 	bge	r2,r3,800784 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
  80065c:	e0bff817 	ldw	r2,-32(fp)
  800660:	e0fff217 	ldw	r3,-56(fp)
  800664:	1004913a 	slli	r2,r2,4
  800668:	10c5883a 	add	r2,r2,r3
  80066c:	10801004 	addi	r2,r2,64
  800670:	10c00017 	ldw	r3,0(r2)
  800674:	e0bff417 	ldw	r2,-48(fp)
  800678:	1887883a 	add	r3,r3,r2
  80067c:	e0bffb17 	ldw	r2,-20(fp)
  800680:	1885c83a 	sub	r2,r3,r2
  800684:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
  800688:	e0bff617 	ldw	r2,-40(fp)
  80068c:	e0bfff15 	stw	r2,-4(fp)
  800690:	e0fffd17 	ldw	r3,-12(fp)
  800694:	e0fffe15 	stw	r3,-8(fp)
  800698:	e0bfff17 	ldw	r2,-4(fp)
  80069c:	e0fffe17 	ldw	r3,-8(fp)
  8006a0:	10c0020e 	bge	r2,r3,8006ac <alt_flash_cfi_write+0x148>
  8006a4:	e0bfff17 	ldw	r2,-4(fp)
  8006a8:	e0bffe15 	stw	r2,-8(fp)
  8006ac:	e0fffe17 	ldw	r3,-8(fp)
  8006b0:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
  8006b4:	e0bff217 	ldw	r2,-56(fp)
  8006b8:	10800a17 	ldw	r2,40(r2)
  8006bc:	1007883a 	mov	r3,r2
  8006c0:	e0bffb17 	ldw	r2,-20(fp)
  8006c4:	188b883a 	add	r5,r3,r2
  8006c8:	e1bff617 	ldw	r6,-40(fp)
  8006cc:	e13ffc17 	ldw	r4,-16(fp)
  8006d0:	08075400 	call	807540 <memcmp>
  8006d4:	1005003a 	cmpeq	r2,r2,zero
  8006d8:	1000131e 	bne	r2,zero,800728 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
  8006dc:	e0bff217 	ldw	r2,-56(fp)
  8006e0:	10800817 	ldw	r2,32(r2)
  8006e4:	e13ff217 	ldw	r4,-56(fp)
  8006e8:	e17ff417 	ldw	r5,-48(fp)
  8006ec:	103ee83a 	callr	r2
  8006f0:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
  8006f4:	e0bff917 	ldw	r2,-28(fp)
  8006f8:	1004c03a 	cmpne	r2,r2,zero
  8006fc:	10000a1e 	bne	r2,zero,800728 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
  800700:	e0bff217 	ldw	r2,-56(fp)
  800704:	10c00917 	ldw	r3,36(r2)
  800708:	e13ff217 	ldw	r4,-56(fp)
  80070c:	e0bff617 	ldw	r2,-40(fp)
  800710:	d8800015 	stw	r2,0(sp)
  800714:	e17ff417 	ldw	r5,-48(fp)
  800718:	e1bffb17 	ldw	r6,-20(fp)
  80071c:	e1fffc17 	ldw	r7,-16(fp)
  800720:	183ee83a 	callr	r3
  800724:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
  800728:	e0fffd17 	ldw	r3,-12(fp)
  80072c:	e0bff617 	ldw	r2,-40(fp)
  800730:	18802f26 	beq	r3,r2,8007f0 <alt_flash_cfi_write+0x28c>
  800734:	e0bff917 	ldw	r2,-28(fp)
  800738:	1004c03a 	cmpne	r2,r2,zero
  80073c:	10002c1e 	bne	r2,zero,8007f0 <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
  800740:	e0fffd17 	ldw	r3,-12(fp)
  800744:	e0bff617 	ldw	r2,-40(fp)
  800748:	1885c83a 	sub	r2,r3,r2
  80074c:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
  800750:	e0bff817 	ldw	r2,-32(fp)
  800754:	e0fff217 	ldw	r3,-56(fp)
  800758:	1004913a 	slli	r2,r2,4
  80075c:	10c5883a 	add	r2,r2,r3
  800760:	10801004 	addi	r2,r2,64
  800764:	10c00017 	ldw	r3,0(r2)
  800768:	e0bff417 	ldw	r2,-48(fp)
  80076c:	1885883a 	add	r2,r3,r2
  800770:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
  800774:	e0fffc17 	ldw	r3,-16(fp)
  800778:	e0bff617 	ldw	r2,-40(fp)
  80077c:	1885883a 	add	r2,r3,r2
  800780:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
  800784:	e0bff817 	ldw	r2,-32(fp)
  800788:	e0fff217 	ldw	r3,-56(fp)
  80078c:	1004913a 	slli	r2,r2,4
  800790:	10c5883a 	add	r2,r2,r3
  800794:	10801004 	addi	r2,r2,64
  800798:	10c00017 	ldw	r3,0(r2)
  80079c:	e0bff417 	ldw	r2,-48(fp)
  8007a0:	10c5883a 	add	r2,r2,r3
  8007a4:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  8007a8:	e0bff717 	ldw	r2,-36(fp)
  8007ac:	10800044 	addi	r2,r2,1
  8007b0:	e0bff715 	stw	r2,-36(fp)
  8007b4:	e0bff817 	ldw	r2,-32(fp)
  8007b8:	e0fff217 	ldw	r3,-56(fp)
  8007bc:	1004913a 	slli	r2,r2,4
  8007c0:	10c5883a 	add	r2,r2,r3
  8007c4:	10800f04 	addi	r2,r2,60
  8007c8:	10c00017 	ldw	r3,0(r2)
  8007cc:	e0bff717 	ldw	r2,-36(fp)
  8007d0:	10ff9516 	blt	r2,r3,800628 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  8007d4:	e0bff817 	ldw	r2,-32(fp)
  8007d8:	10800044 	addi	r2,r2,1
  8007dc:	e0bff815 	stw	r2,-32(fp)
  8007e0:	e0bff217 	ldw	r2,-56(fp)
  8007e4:	10c00c17 	ldw	r3,48(r2)
  8007e8:	e0bff817 	ldw	r2,-32(fp)
  8007ec:	10ff6e16 	blt	r2,r3,8005a8 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
  8007f0:	e0bff217 	ldw	r2,-56(fp)
  8007f4:	10800a17 	ldw	r2,40(r2)
  8007f8:	1007883a 	mov	r3,r2
  8007fc:	e0bff317 	ldw	r2,-52(fp)
  800800:	1889883a 	add	r4,r3,r2
  800804:	e17ff517 	ldw	r5,-44(fp)
  800808:	0805b500 	call	805b50 <alt_dcache_flush>
  return ret_code;
  80080c:	e0bff917 	ldw	r2,-28(fp)
}
  800810:	e037883a 	mov	sp,fp
  800814:	dfc00117 	ldw	ra,4(sp)
  800818:	df000017 	ldw	fp,0(sp)
  80081c:	dec00204 	addi	sp,sp,8
  800820:	f800283a 	ret

00800824 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
  800824:	defffa04 	addi	sp,sp,-24
  800828:	df000515 	stw	fp,20(sp)
  80082c:	df000504 	addi	fp,sp,20
  800830:	e13ffd15 	stw	r4,-12(fp)
  800834:	e17ffe15 	stw	r5,-8(fp)
  800838:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  80083c:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
  800840:	e0bffd17 	ldw	r2,-12(fp)
  800844:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
  800848:	e0bffb17 	ldw	r2,-20(fp)
  80084c:	10c00c17 	ldw	r3,48(r2)
  800850:	e0bfff17 	ldw	r2,-4(fp)
  800854:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
  800858:	e0bffb17 	ldw	r2,-20(fp)
  80085c:	10800c17 	ldw	r2,48(r2)
  800860:	1004c03a 	cmpne	r2,r2,zero
  800864:	1000031e 	bne	r2,zero,800874 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
  800868:	00bffec4 	movi	r2,-5
  80086c:	e0bffc15 	stw	r2,-16(fp)
  800870:	00000b06 	br	8008a0 <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  800874:	e0bffb17 	ldw	r2,-20(fp)
  800878:	10800c17 	ldw	r2,48(r2)
  80087c:	10800250 	cmplti	r2,r2,9
  800880:	1000031e 	bne	r2,zero,800890 <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
  800884:	00bffd04 	movi	r2,-12
  800888:	e0bffc15 	stw	r2,-16(fp)
  80088c:	00000406 	br	8008a0 <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
  800890:	e0bffb17 	ldw	r2,-20(fp)
  800894:	10c00d04 	addi	r3,r2,52
  800898:	e0bffe17 	ldw	r2,-8(fp)
  80089c:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
  8008a0:	e0bffc17 	ldw	r2,-16(fp)
}
  8008a4:	e037883a 	mov	sp,fp
  8008a8:	df000017 	ldw	fp,0(sp)
  8008ac:	dec00104 	addi	sp,sp,4
  8008b0:	f800283a 	ret

008008b4 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
  8008b4:	defff904 	addi	sp,sp,-28
  8008b8:	dfc00615 	stw	ra,24(sp)
  8008bc:	df000515 	stw	fp,20(sp)
  8008c0:	df000504 	addi	fp,sp,20
  8008c4:	e13ffc15 	stw	r4,-16(fp)
  8008c8:	e17ffd15 	stw	r5,-12(fp)
  8008cc:	e1bffe15 	stw	r6,-8(fp)
  8008d0:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  8008d4:	e0bffc17 	ldw	r2,-16(fp)
  8008d8:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
  8008dc:	e0bffb17 	ldw	r2,-20(fp)
  8008e0:	10800a17 	ldw	r2,40(r2)
  8008e4:	1007883a 	mov	r3,r2
  8008e8:	e0bffd17 	ldw	r2,-12(fp)
  8008ec:	1887883a 	add	r3,r3,r2
  8008f0:	e1bfff17 	ldw	r6,-4(fp)
  8008f4:	e0bffe17 	ldw	r2,-8(fp)
  8008f8:	1009883a 	mov	r4,r2
  8008fc:	180b883a 	mov	r5,r3
  800900:	08075b40 	call	8075b4 <memcpy>
  return 0;
  800904:	0005883a 	mov	r2,zero
}
  800908:	e037883a 	mov	sp,fp
  80090c:	dfc00117 	ldw	ra,4(sp)
  800910:	df000017 	ldw	fp,0(sp)
  800914:	dec00204 	addi	sp,sp,8
  800918:	f800283a 	ret

0080091c <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
  80091c:	defffa04 	addi	sp,sp,-24
  800920:	df000515 	stw	fp,20(sp)
  800924:	df000504 	addi	fp,sp,20
  800928:	e13ffd15 	stw	r4,-12(fp)
  80092c:	e17ffe15 	stw	r5,-8(fp)
  800930:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
  800934:	e0bffd17 	ldw	r2,-12(fp)
  800938:	10802e17 	ldw	r2,184(r2)
  80093c:	10800058 	cmpnei	r2,r2,1
  800940:	10000b1e 	bne	r2,zero,800970 <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  800944:	e0bffd17 	ldw	r2,-12(fp)
  800948:	10800a17 	ldw	r2,40(r2)
  80094c:	1007883a 	mov	r3,r2
  800950:	e0bffe17 	ldw	r2,-8(fp)
  800954:	1889883a 	add	r4,r3,r2
  800958:	e0bfff17 	ldw	r2,-4(fp)
  80095c:	10800003 	ldbu	r2,0(r2)
  800960:	10c03fcc 	andi	r3,r2,255
  800964:	2005883a 	mov	r2,r4
  800968:	10c00025 	stbio	r3,0(r2)
  80096c:	00004006 	br	800a70 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
  800970:	e0bffd17 	ldw	r2,-12(fp)
  800974:	10802e17 	ldw	r2,184(r2)
  800978:	10800098 	cmpnei	r2,r2,2
  80097c:	1000151e 	bne	r2,zero,8009d4 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
  800980:	e0bfff17 	ldw	r2,-4(fp)
  800984:	10800003 	ldbu	r2,0(r2)
  800988:	10803fcc 	andi	r2,r2,255
  80098c:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
  800990:	e0bfff17 	ldw	r2,-4(fp)
  800994:	10800044 	addi	r2,r2,1
  800998:	10800003 	ldbu	r2,0(r2)
  80099c:	10803fcc 	andi	r2,r2,255
  8009a0:	1004923a 	slli	r2,r2,8
  8009a4:	1007883a 	mov	r3,r2
  8009a8:	e0bffc0b 	ldhu	r2,-16(fp)
  8009ac:	1884b03a 	or	r2,r3,r2
  8009b0:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  8009b4:	e0bffd17 	ldw	r2,-12(fp)
  8009b8:	10800a17 	ldw	r2,40(r2)
  8009bc:	1007883a 	mov	r3,r2
  8009c0:	e0bffe17 	ldw	r2,-8(fp)
  8009c4:	1885883a 	add	r2,r3,r2
  8009c8:	e0fffc0b 	ldhu	r3,-16(fp)
  8009cc:	10c0002d 	sthio	r3,0(r2)
  8009d0:	00002706 	br	800a70 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
  8009d4:	e0bffd17 	ldw	r2,-12(fp)
  8009d8:	10802e17 	ldw	r2,184(r2)
  8009dc:	10800118 	cmpnei	r2,r2,4
  8009e0:	1000231e 	bne	r2,zero,800a70 <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
  8009e4:	e0bfff17 	ldw	r2,-4(fp)
  8009e8:	10800003 	ldbu	r2,0(r2)
  8009ec:	10803fcc 	andi	r2,r2,255
  8009f0:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
  8009f4:	e0bfff17 	ldw	r2,-4(fp)
  8009f8:	10800044 	addi	r2,r2,1
  8009fc:	10800003 	ldbu	r2,0(r2)
  800a00:	10803fcc 	andi	r2,r2,255
  800a04:	1006923a 	slli	r3,r2,8
  800a08:	e0bffb17 	ldw	r2,-20(fp)
  800a0c:	10c4b03a 	or	r2,r2,r3
  800a10:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
  800a14:	e0bfff17 	ldw	r2,-4(fp)
  800a18:	10800084 	addi	r2,r2,2
  800a1c:	10800003 	ldbu	r2,0(r2)
  800a20:	10803fcc 	andi	r2,r2,255
  800a24:	1006943a 	slli	r3,r2,16
  800a28:	e0bffb17 	ldw	r2,-20(fp)
  800a2c:	10c4b03a 	or	r2,r2,r3
  800a30:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
  800a34:	e0bfff17 	ldw	r2,-4(fp)
  800a38:	108000c4 	addi	r2,r2,3
  800a3c:	10800003 	ldbu	r2,0(r2)
  800a40:	10803fcc 	andi	r2,r2,255
  800a44:	1006963a 	slli	r3,r2,24
  800a48:	e0bffb17 	ldw	r2,-20(fp)
  800a4c:	10c4b03a 	or	r2,r2,r3
  800a50:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  800a54:	e0bffd17 	ldw	r2,-12(fp)
  800a58:	10800a17 	ldw	r2,40(r2)
  800a5c:	1007883a 	mov	r3,r2
  800a60:	e0bffe17 	ldw	r2,-8(fp)
  800a64:	1885883a 	add	r2,r3,r2
  800a68:	e0fffb17 	ldw	r3,-20(fp)
  800a6c:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
  800a70:	e037883a 	mov	sp,fp
  800a74:	df000017 	ldw	fp,0(sp)
  800a78:	dec00104 	addi	sp,sp,4
  800a7c:	f800283a 	ret

00800a80 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
  800a80:	defff304 	addi	sp,sp,-52
  800a84:	dfc00c15 	stw	ra,48(sp)
  800a88:	df000b15 	stw	fp,44(sp)
  800a8c:	df000b04 	addi	fp,sp,44
  800a90:	e13ffc15 	stw	r4,-16(fp)
  800a94:	e17ffd15 	stw	r5,-12(fp)
  800a98:	e1bffe15 	stw	r6,-8(fp)
  800a9c:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
  800aa0:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
  800aa4:	e0bffc17 	ldw	r2,-16(fp)
  800aa8:	10800a17 	ldw	r2,40(r2)
  800aac:	1007883a 	mov	r3,r2
  800ab0:	e0bffd17 	ldw	r2,-12(fp)
  800ab4:	1885883a 	add	r2,r3,r2
  800ab8:	1009883a 	mov	r4,r2
  800abc:	e0bffc17 	ldw	r2,-16(fp)
  800ac0:	11402e17 	ldw	r5,184(r2)
  800ac4:	0807b240 	call	807b24 <__modsi3>
  800ac8:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
  800acc:	e0bff917 	ldw	r2,-28(fp)
  800ad0:	1005003a 	cmpeq	r2,r2,zero
  800ad4:	10003a1e 	bne	r2,zero,800bc0 <alt_flash_program_block+0x140>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
  800ad8:	e0bffc17 	ldw	r2,-16(fp)
  800adc:	10c02e17 	ldw	r3,184(r2)
  800ae0:	e0bff917 	ldw	r2,-28(fp)
  800ae4:	1885c83a 	sub	r2,r3,r2
  800ae8:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
  800aec:	e03ff615 	stw	zero,-40(fp)
  800af0:	00001206 	br	800b3c <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
  800af4:	e17ff617 	ldw	r5,-40(fp)
  800af8:	e0bffc17 	ldw	r2,-16(fp)
  800afc:	10800a17 	ldw	r2,40(r2)
  800b00:	1009883a 	mov	r4,r2
  800b04:	e0fffd17 	ldw	r3,-12(fp)
  800b08:	e0bff917 	ldw	r2,-28(fp)
  800b0c:	1887c83a 	sub	r3,r3,r2
  800b10:	e0bff617 	ldw	r2,-40(fp)
  800b14:	1885883a 	add	r2,r3,r2
  800b18:	2085883a 	add	r2,r4,r2
  800b1c:	10800023 	ldbuio	r2,0(r2)
  800b20:	1007883a 	mov	r3,r2
  800b24:	e0bffb04 	addi	r2,fp,-20
  800b28:	1145883a 	add	r2,r2,r5
  800b2c:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
  800b30:	e0bff617 	ldw	r2,-40(fp)
  800b34:	10800044 	addi	r2,r2,1
  800b38:	e0bff615 	stw	r2,-40(fp)
  800b3c:	e0fff617 	ldw	r3,-40(fp)
  800b40:	e0bff917 	ldw	r2,-28(fp)
  800b44:	18bfeb16 	blt	r3,r2,800af4 <alt_flash_program_block+0x74>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
  800b48:	e03ff615 	stw	zero,-40(fp)
  800b4c:	00000e06 	br	800b88 <alt_flash_program_block+0x108>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
  800b50:	e0fff917 	ldw	r3,-28(fp)
  800b54:	e0bff617 	ldw	r2,-40(fp)
  800b58:	1889883a 	add	r4,r3,r2
  800b5c:	e0bff617 	ldw	r2,-40(fp)
  800b60:	1007883a 	mov	r3,r2
  800b64:	e0bffe17 	ldw	r2,-8(fp)
  800b68:	1885883a 	add	r2,r3,r2
  800b6c:	10c00003 	ldbu	r3,0(r2)
  800b70:	e0bffb04 	addi	r2,fp,-20
  800b74:	1105883a 	add	r2,r2,r4
  800b78:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
  800b7c:	e0bff617 	ldw	r2,-40(fp)
  800b80:	10800044 	addi	r2,r2,1
  800b84:	e0bff615 	stw	r2,-40(fp)
  800b88:	e0fff617 	ldw	r3,-40(fp)
  800b8c:	e0bff817 	ldw	r2,-32(fp)
  800b90:	18bfef16 	blt	r3,r2,800b50 <alt_flash_program_block+0xd0>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
  800b94:	e0fffd17 	ldw	r3,-12(fp)
  800b98:	e0bff917 	ldw	r2,-28(fp)
  800b9c:	188bc83a 	sub	r5,r3,r2
  800ba0:	e1bffb04 	addi	r6,fp,-20
  800ba4:	e0800217 	ldw	r2,8(fp)
  800ba8:	e13ffc17 	ldw	r4,-16(fp)
  800bac:	103ee83a 	callr	r2
  800bb0:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
  800bb4:	e0bff817 	ldw	r2,-32(fp)
  800bb8:	e0bff615 	stw	r2,-40(fp)
  800bbc:	00000106 	br	800bc4 <alt_flash_program_block+0x144>
  }
  else
  {
    i = 0;
  800bc0:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  800bc4:	e0fffd17 	ldw	r3,-12(fp)
  800bc8:	e0bfff17 	ldw	r2,-4(fp)
  800bcc:	1889883a 	add	r4,r3,r2
  800bd0:	e0bffc17 	ldw	r2,-16(fp)
  800bd4:	11402e17 	ldw	r5,184(r2)
  800bd8:	0807b240 	call	807b24 <__modsi3>
  800bdc:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  800be0:	00001006 	br	800c24 <alt_flash_program_block+0x1a4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
  800be4:	e0fffd17 	ldw	r3,-12(fp)
  800be8:	e0bff617 	ldw	r2,-40(fp)
  800bec:	188b883a 	add	r5,r3,r2
  800bf0:	e0bff617 	ldw	r2,-40(fp)
  800bf4:	1007883a 	mov	r3,r2
  800bf8:	e0bffe17 	ldw	r2,-8(fp)
  800bfc:	188d883a 	add	r6,r3,r2
  800c00:	e0800217 	ldw	r2,8(fp)
  800c04:	e13ffc17 	ldw	r4,-16(fp)
  800c08:	103ee83a 	callr	r2
  800c0c:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
  800c10:	e0bffc17 	ldw	r2,-16(fp)
  800c14:	10c02e17 	ldw	r3,184(r2)
  800c18:	e0bff617 	ldw	r2,-40(fp)
  800c1c:	10c5883a 	add	r2,r2,r3
  800c20:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  800c24:	e0bffa17 	ldw	r2,-24(fp)
  800c28:	1004c03a 	cmpne	r2,r2,zero
  800c2c:	1000051e 	bne	r2,zero,800c44 <alt_flash_program_block+0x1c4>
  800c30:	e0ffff17 	ldw	r3,-4(fp)
  800c34:	e0bff717 	ldw	r2,-36(fp)
  800c38:	1887c83a 	sub	r3,r3,r2
  800c3c:	e0bff617 	ldw	r2,-40(fp)
  800c40:	10ffe816 	blt	r2,r3,800be4 <alt_flash_program_block+0x164>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
  800c44:	e0bff717 	ldw	r2,-36(fp)
  800c48:	1005003a 	cmpeq	r2,r2,zero
  800c4c:	10003c1e 	bne	r2,zero,800d40 <alt_flash_program_block+0x2c0>
  800c50:	e0bffa17 	ldw	r2,-24(fp)
  800c54:	1004c03a 	cmpne	r2,r2,zero
  800c58:	1000391e 	bne	r2,zero,800d40 <alt_flash_program_block+0x2c0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
  800c5c:	e0bffc17 	ldw	r2,-16(fp)
  800c60:	10c02e17 	ldw	r3,184(r2)
  800c64:	e0bff717 	ldw	r2,-36(fp)
  800c68:	1885c83a 	sub	r2,r3,r2
  800c6c:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
  800c70:	e03ff515 	stw	zero,-44(fp)
  800c74:	00000e06 	br	800cb0 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
  800c78:	e13ff517 	ldw	r4,-44(fp)
  800c7c:	e0bff617 	ldw	r2,-40(fp)
  800c80:	1007883a 	mov	r3,r2
  800c84:	e0bffe17 	ldw	r2,-8(fp)
  800c88:	1887883a 	add	r3,r3,r2
  800c8c:	e0bff517 	ldw	r2,-44(fp)
  800c90:	1885883a 	add	r2,r3,r2
  800c94:	10c00003 	ldbu	r3,0(r2)
  800c98:	e0bffb04 	addi	r2,fp,-20
  800c9c:	1105883a 	add	r2,r2,r4
  800ca0:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
  800ca4:	e0bff517 	ldw	r2,-44(fp)
  800ca8:	10800044 	addi	r2,r2,1
  800cac:	e0bff515 	stw	r2,-44(fp)
  800cb0:	e0fff517 	ldw	r3,-44(fp)
  800cb4:	e0bff717 	ldw	r2,-36(fp)
  800cb8:	18bfef16 	blt	r3,r2,800c78 <alt_flash_program_block+0x1f8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  800cbc:	e03ff515 	stw	zero,-44(fp)
  800cc0:	00001406 	br	800d14 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
  800cc4:	e0fff717 	ldw	r3,-36(fp)
  800cc8:	e0bff517 	ldw	r2,-44(fp)
  800ccc:	188b883a 	add	r5,r3,r2
  800cd0:	e0bffc17 	ldw	r2,-16(fp)
  800cd4:	10800a17 	ldw	r2,40(r2)
  800cd8:	1009883a 	mov	r4,r2
  800cdc:	e0fffd17 	ldw	r3,-12(fp)
  800ce0:	e0bfff17 	ldw	r2,-4(fp)
  800ce4:	1887883a 	add	r3,r3,r2
  800ce8:	e0bff517 	ldw	r2,-44(fp)
  800cec:	1885883a 	add	r2,r3,r2
  800cf0:	2085883a 	add	r2,r4,r2
  800cf4:	10800023 	ldbuio	r2,0(r2)
  800cf8:	1007883a 	mov	r3,r2
  800cfc:	e0bffb04 	addi	r2,fp,-20
  800d00:	1145883a 	add	r2,r2,r5
  800d04:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  800d08:	e0bff517 	ldw	r2,-44(fp)
  800d0c:	10800044 	addi	r2,r2,1
  800d10:	e0bff515 	stw	r2,-44(fp)
  800d14:	e0fff517 	ldw	r3,-44(fp)
  800d18:	e0bff917 	ldw	r2,-28(fp)
  800d1c:	18bfe916 	blt	r3,r2,800cc4 <alt_flash_program_block+0x244>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
  800d20:	e0fffd17 	ldw	r3,-12(fp)
  800d24:	e0bff617 	ldw	r2,-40(fp)
  800d28:	188b883a 	add	r5,r3,r2
  800d2c:	e1bffb04 	addi	r6,fp,-20
  800d30:	e0800217 	ldw	r2,8(fp)
  800d34:	e13ffc17 	ldw	r4,-16(fp)
  800d38:	103ee83a 	callr	r2
  800d3c:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
  800d40:	e0bffa17 	ldw	r2,-24(fp)
}
  800d44:	e037883a 	mov	sp,fp
  800d48:	dfc00117 	ldw	ra,4(sp)
  800d4c:	df000017 	ldw	fp,0(sp)
  800d50:	dec00204 	addi	sp,sp,8
  800d54:	f800283a 	ret

00800d58 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
  800d58:	defffd04 	addi	sp,sp,-12
  800d5c:	df000215 	stw	fp,8(sp)
  800d60:	df000204 	addi	fp,sp,8
  800d64:	e13ffe15 	stw	r4,-8(fp)
  800d68:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
  800d6c:	e0bffe17 	ldw	r2,-8(fp)
  800d70:	10800a17 	ldw	r2,40(r2)
  800d74:	1007883a 	mov	r3,r2
  800d78:	e0bfff17 	ldw	r2,-4(fp)
  800d7c:	1885883a 	add	r2,r3,r2
  800d80:	10800023 	ldbuio	r2,0(r2)
  800d84:	10803fcc 	andi	r2,r2,255
}
  800d88:	e037883a 	mov	sp,fp
  800d8c:	df000017 	ldw	fp,0(sp)
  800d90:	dec00104 	addi	sp,sp,4
  800d94:	f800283a 	ret

00800d98 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
  800d98:	defffd04 	addi	sp,sp,-12
  800d9c:	df000215 	stw	fp,8(sp)
  800da0:	df000204 	addi	fp,sp,8
  800da4:	e13ffe15 	stw	r4,-8(fp)
  800da8:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
  800dac:	e0bffe17 	ldw	r2,-8(fp)
  800db0:	10800a17 	ldw	r2,40(r2)
  800db4:	1007883a 	mov	r3,r2
  800db8:	e0bfff17 	ldw	r2,-4(fp)
  800dbc:	1085883a 	add	r2,r2,r2
  800dc0:	1885883a 	add	r2,r3,r2
  800dc4:	1080002b 	ldhuio	r2,0(r2)
  800dc8:	10803fcc 	andi	r2,r2,255
}
  800dcc:	e037883a 	mov	sp,fp
  800dd0:	df000017 	ldw	fp,0(sp)
  800dd4:	dec00104 	addi	sp,sp,4
  800dd8:	f800283a 	ret

00800ddc <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
  800ddc:	defffd04 	addi	sp,sp,-12
  800de0:	df000215 	stw	fp,8(sp)
  800de4:	df000204 	addi	fp,sp,8
  800de8:	e13ffe15 	stw	r4,-8(fp)
  800dec:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
  800df0:	e0bffe17 	ldw	r2,-8(fp)
  800df4:	10800a17 	ldw	r2,40(r2)
  800df8:	1007883a 	mov	r3,r2
  800dfc:	e0bfff17 	ldw	r2,-4(fp)
  800e00:	1085883a 	add	r2,r2,r2
  800e04:	1085883a 	add	r2,r2,r2
  800e08:	1885883a 	add	r2,r3,r2
  800e0c:	10800037 	ldwio	r2,0(r2)
  800e10:	10803fcc 	andi	r2,r2,255
}
  800e14:	e037883a 	mov	sp,fp
  800e18:	df000017 	ldw	fp,0(sp)
  800e1c:	dec00104 	addi	sp,sp,4
  800e20:	f800283a 	ret

00800e24 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800e24:	defffc04 	addi	sp,sp,-16
  800e28:	df000315 	stw	fp,12(sp)
  800e2c:	df000304 	addi	fp,sp,12
  800e30:	e13ffd15 	stw	r4,-12(fp)
  800e34:	e17ffe15 	stw	r5,-8(fp)
  800e38:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
  800e3c:	e0fffd17 	ldw	r3,-12(fp)
  800e40:	e0bffe17 	ldw	r2,-8(fp)
  800e44:	1885883a 	add	r2,r3,r2
  800e48:	e0ffff03 	ldbu	r3,-4(fp)
  800e4c:	10c00025 	stbio	r3,0(r2)
  return;
}
  800e50:	e037883a 	mov	sp,fp
  800e54:	df000017 	ldw	fp,0(sp)
  800e58:	dec00104 	addi	sp,sp,4
  800e5c:	f800283a 	ret

00800e60 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800e60:	defffc04 	addi	sp,sp,-16
  800e64:	df000315 	stw	fp,12(sp)
  800e68:	df000304 	addi	fp,sp,12
  800e6c:	e13ffd15 	stw	r4,-12(fp)
  800e70:	e17ffe15 	stw	r5,-8(fp)
  800e74:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
  800e78:	e0bffe17 	ldw	r2,-8(fp)
  800e7c:	1080004c 	andi	r2,r2,1
  800e80:	10803fcc 	andi	r2,r2,255
  800e84:	1005003a 	cmpeq	r2,r2,zero
  800e88:	1000081e 	bne	r2,zero,800eac <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  800e8c:	e0bffe17 	ldw	r2,-8(fp)
  800e90:	1085883a 	add	r2,r2,r2
  800e94:	1007883a 	mov	r3,r2
  800e98:	e0bffd17 	ldw	r2,-12(fp)
  800e9c:	1885883a 	add	r2,r3,r2
  800ea0:	e0ffff03 	ldbu	r3,-4(fp)
  800ea4:	10c00025 	stbio	r3,0(r2)
  800ea8:	00000806 	br	800ecc <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  800eac:	e0bffe17 	ldw	r2,-8(fp)
  800eb0:	1085883a 	add	r2,r2,r2
  800eb4:	1007883a 	mov	r3,r2
  800eb8:	e0bffd17 	ldw	r2,-12(fp)
  800ebc:	1885883a 	add	r2,r3,r2
  800ec0:	10800044 	addi	r2,r2,1
  800ec4:	e0ffff03 	ldbu	r3,-4(fp)
  800ec8:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
  800ecc:	e037883a 	mov	sp,fp
  800ed0:	df000017 	ldw	fp,0(sp)
  800ed4:	dec00104 	addi	sp,sp,4
  800ed8:	f800283a 	ret

00800edc <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800edc:	defffc04 	addi	sp,sp,-16
  800ee0:	df000315 	stw	fp,12(sp)
  800ee4:	df000304 	addi	fp,sp,12
  800ee8:	e13ffd15 	stw	r4,-12(fp)
  800eec:	e17ffe15 	stw	r5,-8(fp)
  800ef0:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
  800ef4:	e0bffe17 	ldw	r2,-8(fp)
  800ef8:	1085883a 	add	r2,r2,r2
  800efc:	1085883a 	add	r2,r2,r2
  800f00:	1007883a 	mov	r3,r2
  800f04:	e0bffd17 	ldw	r2,-12(fp)
  800f08:	1885883a 	add	r2,r3,r2
  800f0c:	e0ffff03 	ldbu	r3,-4(fp)
  800f10:	10c00025 	stbio	r3,0(r2)
  return;
}
  800f14:	e037883a 	mov	sp,fp
  800f18:	df000017 	ldw	fp,0(sp)
  800f1c:	dec00104 	addi	sp,sp,4
  800f20:	f800283a 	ret

00800f24 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800f24:	defffc04 	addi	sp,sp,-16
  800f28:	df000315 	stw	fp,12(sp)
  800f2c:	df000304 	addi	fp,sp,12
  800f30:	e13ffd15 	stw	r4,-12(fp)
  800f34:	e17ffe15 	stw	r5,-8(fp)
  800f38:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
  800f3c:	e0bffe17 	ldw	r2,-8(fp)
  800f40:	1085883a 	add	r2,r2,r2
  800f44:	1007883a 	mov	r3,r2
  800f48:	e0bffd17 	ldw	r2,-12(fp)
  800f4c:	1885883a 	add	r2,r3,r2
  800f50:	e0ffff03 	ldbu	r3,-4(fp)
  800f54:	10c0002d 	sthio	r3,0(r2)
  return;
}
  800f58:	e037883a 	mov	sp,fp
  800f5c:	df000017 	ldw	fp,0(sp)
  800f60:	dec00104 	addi	sp,sp,4
  800f64:	f800283a 	ret

00800f68 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800f68:	defffc04 	addi	sp,sp,-16
  800f6c:	df000315 	stw	fp,12(sp)
  800f70:	df000304 	addi	fp,sp,12
  800f74:	e13ffd15 	stw	r4,-12(fp)
  800f78:	e17ffe15 	stw	r5,-8(fp)
  800f7c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
  800f80:	e0bffe17 	ldw	r2,-8(fp)
  800f84:	1085883a 	add	r2,r2,r2
  800f88:	1085883a 	add	r2,r2,r2
  800f8c:	1007883a 	mov	r3,r2
  800f90:	e0bffd17 	ldw	r2,-12(fp)
  800f94:	1885883a 	add	r2,r3,r2
  800f98:	e0ffff03 	ldbu	r3,-4(fp)
  800f9c:	10c0002d 	sthio	r3,0(r2)
  return;
}
  800fa0:	e037883a 	mov	sp,fp
  800fa4:	df000017 	ldw	fp,0(sp)
  800fa8:	dec00104 	addi	sp,sp,4
  800fac:	f800283a 	ret

00800fb0 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
  800fb0:	defffc04 	addi	sp,sp,-16
  800fb4:	df000315 	stw	fp,12(sp)
  800fb8:	df000304 	addi	fp,sp,12
  800fbc:	e13ffd15 	stw	r4,-12(fp)
  800fc0:	e17ffe15 	stw	r5,-8(fp)
  800fc4:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
  800fc8:	e0bffe17 	ldw	r2,-8(fp)
  800fcc:	1085883a 	add	r2,r2,r2
  800fd0:	1085883a 	add	r2,r2,r2
  800fd4:	1007883a 	mov	r3,r2
  800fd8:	e0bffd17 	ldw	r2,-12(fp)
  800fdc:	1885883a 	add	r2,r3,r2
  800fe0:	e0ffff03 	ldbu	r3,-4(fp)
  800fe4:	10c00035 	stwio	r3,0(r2)
  return;
}
  800fe8:	e037883a 	mov	sp,fp
  800fec:	df000017 	ldw	fp,0(sp)
  800ff0:	dec00104 	addi	sp,sp,4
  800ff4:	f800283a 	ret

00800ff8 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
  800ff8:	defffd04 	addi	sp,sp,-12
  800ffc:	df000215 	stw	fp,8(sp)
  801000:	df000204 	addi	fp,sp,8
  801004:	e13ffe15 	stw	r4,-8(fp)
  801008:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
  80100c:	e0bfff17 	ldw	r2,-4(fp)
  801010:	10c03fcc 	andi	r3,r2,255
  801014:	e0bffe17 	ldw	r2,-8(fp)
  801018:	10c00025 	stbio	r3,0(r2)
  return;
}
  80101c:	e037883a 	mov	sp,fp
  801020:	df000017 	ldw	fp,0(sp)
  801024:	dec00104 	addi	sp,sp,4
  801028:	f800283a 	ret

0080102c <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
  80102c:	defffd04 	addi	sp,sp,-12
  801030:	df000215 	stw	fp,8(sp)
  801034:	df000204 	addi	fp,sp,8
  801038:	e13ffe15 	stw	r4,-8(fp)
  80103c:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
  801040:	e0bfff17 	ldw	r2,-4(fp)
  801044:	10ffffcc 	andi	r3,r2,65535
  801048:	e0bffe17 	ldw	r2,-8(fp)
  80104c:	10c0002d 	sthio	r3,0(r2)
  return;
}
  801050:	e037883a 	mov	sp,fp
  801054:	df000017 	ldw	fp,0(sp)
  801058:	dec00104 	addi	sp,sp,4
  80105c:	f800283a 	ret

00801060 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
  801060:	defffd04 	addi	sp,sp,-12
  801064:	df000215 	stw	fp,8(sp)
  801068:	df000204 	addi	fp,sp,8
  80106c:	e13ffe15 	stw	r4,-8(fp)
  801070:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
  801074:	e0ffff17 	ldw	r3,-4(fp)
  801078:	e0bffe17 	ldw	r2,-8(fp)
  80107c:	10c00035 	stwio	r3,0(r2)
  return;
}
  801080:	e037883a 	mov	sp,fp
  801084:	df000017 	ldw	fp,0(sp)
  801088:	dec00104 	addi	sp,sp,4
  80108c:	f800283a 	ret

00801090 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
  801090:	defffb04 	addi	sp,sp,-20
  801094:	df000415 	stw	fp,16(sp)
  801098:	df000404 	addi	fp,sp,16
  80109c:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
  8010a0:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
  8010a4:	e0bffd17 	ldw	r2,-12(fp)
  8010a8:	10802e17 	ldw	r2,184(r2)
  8010ac:	e0bfff15 	stw	r2,-4(fp)
  8010b0:	e0ffff17 	ldw	r3,-4(fp)
  8010b4:	188000a0 	cmpeqi	r2,r3,2
  8010b8:	1000261e 	bne	r2,zero,801154 <alt_set_flash_width_func+0xc4>
  8010bc:	e0ffff17 	ldw	r3,-4(fp)
  8010c0:	18800120 	cmpeqi	r2,r3,4
  8010c4:	1000391e 	bne	r2,zero,8011ac <alt_set_flash_width_func+0x11c>
  8010c8:	e0ffff17 	ldw	r3,-4(fp)
  8010cc:	18800060 	cmpeqi	r2,r3,1
  8010d0:	1000011e 	bne	r2,zero,8010d8 <alt_set_flash_width_func+0x48>
  8010d4:	00003e06 	br	8011d0 <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
  8010d8:	e0fffd17 	ldw	r3,-12(fp)
  8010dc:	00802034 	movhi	r2,128
  8010e0:	1083fe04 	addi	r2,r2,4088
  8010e4:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
  8010e8:	e0bffd17 	ldw	r2,-12(fp)
  8010ec:	10802f17 	ldw	r2,188(r2)
  8010f0:	10800058 	cmpnei	r2,r2,1
  8010f4:	1000051e 	bne	r2,zero,80110c <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
  8010f8:	e0fffd17 	ldw	r3,-12(fp)
  8010fc:	00802034 	movhi	r2,128
  801100:	10838904 	addi	r2,r2,3620
  801104:	18803315 	stw	r2,204(r3)
  801108:	00003306 	br	8011d8 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
  80110c:	e0bffd17 	ldw	r2,-12(fp)
  801110:	10802f17 	ldw	r2,188(r2)
  801114:	10800098 	cmpnei	r2,r2,2
  801118:	1000051e 	bne	r2,zero,801130 <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
  80111c:	e0fffd17 	ldw	r3,-12(fp)
  801120:	00802034 	movhi	r2,128
  801124:	10839804 	addi	r2,r2,3680
  801128:	18803315 	stw	r2,204(r3)
  80112c:	00002a06 	br	8011d8 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
  801130:	e0bffd17 	ldw	r2,-12(fp)
  801134:	10802f17 	ldw	r2,188(r2)
  801138:	10800118 	cmpnei	r2,r2,4
  80113c:	1000261e 	bne	r2,zero,8011d8 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
  801140:	e0fffd17 	ldw	r3,-12(fp)
  801144:	00802034 	movhi	r2,128
  801148:	1083b704 	addi	r2,r2,3804
  80114c:	18803315 	stw	r2,204(r3)
      }
      break;
  801150:	00002106 	br	8011d8 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
  801154:	e0fffd17 	ldw	r3,-12(fp)
  801158:	00802034 	movhi	r2,128
  80115c:	10840b04 	addi	r2,r2,4140
  801160:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
  801164:	e0bffd17 	ldw	r2,-12(fp)
  801168:	10802f17 	ldw	r2,188(r2)
  80116c:	10800098 	cmpnei	r2,r2,2
  801170:	1000051e 	bne	r2,zero,801188 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
  801174:	e0fffd17 	ldw	r3,-12(fp)
  801178:	00802034 	movhi	r2,128
  80117c:	1083c904 	addi	r2,r2,3876
  801180:	18803315 	stw	r2,204(r3)
  801184:	00001406 	br	8011d8 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
  801188:	e0bffd17 	ldw	r2,-12(fp)
  80118c:	10802f17 	ldw	r2,188(r2)
  801190:	10800118 	cmpnei	r2,r2,4
  801194:	1000101e 	bne	r2,zero,8011d8 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
  801198:	e0fffd17 	ldw	r3,-12(fp)
  80119c:	00802034 	movhi	r2,128
  8011a0:	1083da04 	addi	r2,r2,3944
  8011a4:	18803315 	stw	r2,204(r3)
      }

      break;
  8011a8:	00000b06 	br	8011d8 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
  8011ac:	e0fffd17 	ldw	r3,-12(fp)
  8011b0:	00802034 	movhi	r2,128
  8011b4:	10841804 	addi	r2,r2,4192
  8011b8:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
  8011bc:	e0fffd17 	ldw	r3,-12(fp)
  8011c0:	00802034 	movhi	r2,128
  8011c4:	1083ec04 	addi	r2,r2,4016
  8011c8:	18803315 	stw	r2,204(r3)
      break;
  8011cc:	00000206 	br	8011d8 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
  8011d0:	00bffcc4 	movi	r2,-13
  8011d4:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
  8011d8:	e0bffc17 	ldw	r2,-16(fp)
  8011dc:	1004c03a 	cmpne	r2,r2,zero
  8011e0:	10001e1e 	bne	r2,zero,80125c <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
  8011e4:	e0bffd17 	ldw	r2,-12(fp)
  8011e8:	10802f17 	ldw	r2,188(r2)
  8011ec:	e0bffe15 	stw	r2,-8(fp)
  8011f0:	e0fffe17 	ldw	r3,-8(fp)
  8011f4:	188000a0 	cmpeqi	r2,r3,2
  8011f8:	10000c1e 	bne	r2,zero,80122c <alt_set_flash_width_func+0x19c>
  8011fc:	e0fffe17 	ldw	r3,-8(fp)
  801200:	18800120 	cmpeqi	r2,r3,4
  801204:	10000e1e 	bne	r2,zero,801240 <alt_set_flash_width_func+0x1b0>
  801208:	e0fffe17 	ldw	r3,-8(fp)
  80120c:	18800060 	cmpeqi	r2,r3,1
  801210:	1000011e 	bne	r2,zero,801218 <alt_set_flash_width_func+0x188>
  801214:	00000f06 	br	801254 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
  801218:	e0fffd17 	ldw	r3,-12(fp)
  80121c:	00802034 	movhi	r2,128
  801220:	10835604 	addi	r2,r2,3416
  801224:	18803415 	stw	r2,208(r3)
        break;
  801228:	00000c06 	br	80125c <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
  80122c:	e0fffd17 	ldw	r3,-12(fp)
  801230:	00802034 	movhi	r2,128
  801234:	10836604 	addi	r2,r2,3480
  801238:	18803415 	stw	r2,208(r3)
        break;
  80123c:	00000706 	br	80125c <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
  801240:	e0fffd17 	ldw	r3,-12(fp)
  801244:	00802034 	movhi	r2,128
  801248:	10837704 	addi	r2,r2,3548
  80124c:	18803415 	stw	r2,208(r3)
        break;
  801250:	00000206 	br	80125c <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
  801254:	00bffcc4 	movi	r2,-13
  801258:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
  80125c:	e0bffc17 	ldw	r2,-16(fp)
}
  801260:	e037883a 	mov	sp,fp
  801264:	df000017 	ldw	fp,0(sp)
  801268:	dec00104 	addi	sp,sp,4
  80126c:	f800283a 	ret

00801270 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
  801270:	defffc04 	addi	sp,sp,-16
  801274:	df000315 	stw	fp,12(sp)
  801278:	df000304 	addi	fp,sp,12
  80127c:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
  801280:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
  801284:	e0bffe17 	ldw	r2,-8(fp)
  801288:	10802d17 	ldw	r2,180(r2)
  80128c:	e0bfff15 	stw	r2,-4(fp)
  801290:	e0ffff17 	ldw	r3,-4(fp)
  801294:	188000a0 	cmpeqi	r2,r3,2
  801298:	1000071e 	bne	r2,zero,8012b8 <alt_set_flash_algorithm_func+0x48>
  80129c:	e0ffff17 	ldw	r3,-4(fp)
  8012a0:	188000e0 	cmpeqi	r2,r3,3
  8012a4:	10000d1e 	bne	r2,zero,8012dc <alt_set_flash_algorithm_func+0x6c>
  8012a8:	e0ffff17 	ldw	r3,-4(fp)
  8012ac:	18800060 	cmpeqi	r2,r3,1
  8012b0:	10000a1e 	bne	r2,zero,8012dc <alt_set_flash_algorithm_func+0x6c>
  8012b4:	00001206 	br	801300 <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
  8012b8:	e0fffe17 	ldw	r3,-8(fp)
  8012bc:	00802034 	movhi	r2,128
  8012c0:	1099fe04 	addi	r2,r2,26616
  8012c4:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
  8012c8:	e0fffe17 	ldw	r3,-8(fp)
  8012cc:	00802034 	movhi	r2,128
  8012d0:	1099e404 	addi	r2,r2,26512
  8012d4:	18800915 	stw	r2,36(r3)
      break;
  8012d8:	00000b06 	br	801308 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
  8012dc:	e0fffe17 	ldw	r3,-8(fp)
  8012e0:	00802034 	movhi	r2,128
  8012e4:	109b1d04 	addi	r2,r2,27764
  8012e8:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
  8012ec:	e0fffe17 	ldw	r3,-8(fp)
  8012f0:	00802034 	movhi	r2,128
  8012f4:	109afc04 	addi	r2,r2,27632
  8012f8:	18800915 	stw	r2,36(r3)
      break;
  8012fc:	00000206 	br	801308 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
  801300:	00bffec4 	movi	r2,-5
  801304:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
  801308:	e0bffd17 	ldw	r2,-12(fp)
}
  80130c:	e037883a 	mov	sp,fp
  801310:	df000017 	ldw	fp,0(sp)
  801314:	dec00104 	addi	sp,sp,4
  801318:	f800283a 	ret

0080131c <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
  80131c:	defffb04 	addi	sp,sp,-20
  801320:	dfc00415 	stw	ra,16(sp)
  801324:	df000315 	stw	fp,12(sp)
  801328:	df000304 	addi	fp,sp,12
  80132c:	e13ffe15 	stw	r4,-8(fp)
  801330:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
  801334:	e0bffe17 	ldw	r2,-8(fp)
  801338:	10803417 	ldw	r2,208(r2)
  80133c:	e13ffe17 	ldw	r4,-8(fp)
  801340:	e17fff17 	ldw	r5,-4(fp)
  801344:	103ee83a 	callr	r2
  801348:	10803fcc 	andi	r2,r2,255
  80134c:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
  801350:	e0bffe17 	ldw	r2,-8(fp)
  801354:	10c03417 	ldw	r3,208(r2)
  801358:	e0bfff17 	ldw	r2,-4(fp)
  80135c:	11400044 	addi	r5,r2,1
  801360:	e13ffe17 	ldw	r4,-8(fp)
  801364:	183ee83a 	callr	r3
  801368:	10803fcc 	andi	r2,r2,255
  80136c:	1004923a 	slli	r2,r2,8
  801370:	1007883a 	mov	r3,r2
  801374:	e0bffd0b 	ldhu	r2,-12(fp)
  801378:	1884b03a 	or	r2,r3,r2
  80137c:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
  801380:	e0bffd0b 	ldhu	r2,-12(fp)
}
  801384:	e037883a 	mov	sp,fp
  801388:	dfc00117 	ldw	ra,4(sp)
  80138c:	df000017 	ldw	fp,0(sp)
  801390:	dec00204 	addi	sp,sp,8
  801394:	f800283a 	ret

00801398 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
  801398:	defff104 	addi	sp,sp,-60
  80139c:	dfc00e15 	stw	ra,56(sp)
  8013a0:	df000d15 	stw	fp,52(sp)
  8013a4:	dc000c15 	stw	r16,48(sp)
  8013a8:	df000c04 	addi	fp,sp,48
  8013ac:	e13ffe15 	stw	r4,-8(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
  8013b0:	e03ffa15 	stw	zero,-24(fp)
  int   size = 0;
  8013b4:	e03ff915 	stw	zero,-28(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
  8013b8:	e03ff515 	stw	zero,-44(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
  8013bc:	e13ffe17 	ldw	r4,-8(fp)
  8013c0:	08021240 	call	802124 <alt_check_primary_table>
  8013c4:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
  8013c8:	e0bffa17 	ldw	r2,-24(fp)
  8013cc:	1004c03a 	cmpne	r2,r2,zero
  8013d0:	1001621e 	bne	r2,zero,80195c <alt_read_cfi_table+0x5c4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
  8013d4:	e0bffe17 	ldw	r2,-8(fp)
  8013d8:	10803417 	ldw	r2,208(r2)
  8013dc:	e13ffe17 	ldw	r4,-8(fp)
  8013e0:	014004c4 	movi	r5,19
  8013e4:	103ee83a 	callr	r2
  8013e8:	10c03fcc 	andi	r3,r2,255
  8013ec:	e0bffe17 	ldw	r2,-8(fp)
  8013f0:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
  8013f4:	e0bffe17 	ldw	r2,-8(fp)
  8013f8:	10803417 	ldw	r2,208(r2)
  8013fc:	e13ffe17 	ldw	r4,-8(fp)
  801400:	014007c4 	movi	r5,31
  801404:	103ee83a 	callr	r2
  801408:	10803fcc 	andi	r2,r2,255
  80140c:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
  801410:	e0bffe17 	ldw	r2,-8(fp)
  801414:	10803417 	ldw	r2,208(r2)
  801418:	e13ffe17 	ldw	r4,-8(fp)
  80141c:	014008c4 	movi	r5,35
  801420:	103ee83a 	callr	r2
  801424:	10803fcc 	andi	r2,r2,255
  801428:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  80142c:	e0bff717 	ldw	r2,-36(fp)
  801430:	1005003a 	cmpeq	r2,r2,zero
  801434:	1000031e 	bne	r2,zero,801444 <alt_read_cfi_table+0xac>
  801438:	e0bff617 	ldw	r2,-40(fp)
  80143c:	1004c03a 	cmpne	r2,r2,zero
  801440:	1000041e 	bne	r2,zero,801454 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
  801444:	e0fffe17 	ldw	r3,-8(fp)
  801448:	0080fa04 	movi	r2,1000
  80144c:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  801450:	00000706 	br	801470 <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
  801454:	00c00044 	movi	r3,1
  801458:	e0bff717 	ldw	r2,-36(fp)
  80145c:	1886983a 	sll	r3,r3,r2
  801460:	e0bff617 	ldw	r2,-40(fp)
  801464:	1886983a 	sll	r3,r3,r2
  801468:	e0bffe17 	ldw	r2,-8(fp)
  80146c:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
  801470:	e0bffe17 	ldw	r2,-8(fp)
  801474:	10803417 	ldw	r2,208(r2)
  801478:	e13ffe17 	ldw	r4,-8(fp)
  80147c:	01400844 	movi	r5,33
  801480:	103ee83a 	callr	r2
  801484:	10803fcc 	andi	r2,r2,255
  801488:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
  80148c:	e0bffe17 	ldw	r2,-8(fp)
  801490:	10803417 	ldw	r2,208(r2)
  801494:	e13ffe17 	ldw	r4,-8(fp)
  801498:	01400944 	movi	r5,37
  80149c:	103ee83a 	callr	r2
  8014a0:	10803fcc 	andi	r2,r2,255
  8014a4:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  8014a8:	e0bff717 	ldw	r2,-36(fp)
  8014ac:	1005003a 	cmpeq	r2,r2,zero
  8014b0:	1000031e 	bne	r2,zero,8014c0 <alt_read_cfi_table+0x128>
  8014b4:	e0bff617 	ldw	r2,-40(fp)
  8014b8:	1004c03a 	cmpne	r2,r2,zero
  8014bc:	1000051e 	bne	r2,zero,8014d4 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
  8014c0:	e0fffe17 	ldw	r3,-8(fp)
  8014c4:	00804c74 	movhi	r2,305
  8014c8:	108b4004 	addi	r2,r2,11520
  8014cc:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  8014d0:	00000806 	br	8014f4 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
  8014d4:	00c00044 	movi	r3,1
  8014d8:	e0bff717 	ldw	r2,-36(fp)
  8014dc:	1886983a 	sll	r3,r3,r2
  8014e0:	e0bff617 	ldw	r2,-40(fp)
  8014e4:	1884983a 	sll	r2,r3,r2
  8014e8:	10c0fa24 	muli	r3,r2,1000
  8014ec:	e0bffe17 	ldw	r2,-8(fp)
  8014f0:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
  8014f4:	e0bffe17 	ldw	r2,-8(fp)
  8014f8:	10803417 	ldw	r2,208(r2)
  8014fc:	e13ffe17 	ldw	r4,-8(fp)
  801500:	014009c4 	movi	r5,39
  801504:	103ee83a 	callr	r2
  801508:	10c03fcc 	andi	r3,r2,255
  80150c:	00800044 	movi	r2,1
  801510:	10c4983a 	sll	r2,r2,r3
  801514:	e0bffb15 	stw	r2,-20(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
  801518:	e0bffe17 	ldw	r2,-8(fp)
  80151c:	10803417 	ldw	r2,208(r2)
  801520:	e13ffe17 	ldw	r4,-8(fp)
  801524:	01400b04 	movi	r5,44
  801528:	103ee83a 	callr	r2
  80152c:	10c03fcc 	andi	r3,r2,255
  801530:	e0bffe17 	ldw	r2,-8(fp)
  801534:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  801538:	e0bffe17 	ldw	r2,-8(fp)
  80153c:	10800c17 	ldw	r2,48(r2)
  801540:	10800250 	cmplti	r2,r2,9
  801544:	1000031e 	bne	r2,zero,801554 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
  801548:	00bffd04 	movi	r2,-12
  80154c:	e0bffa15 	stw	r2,-24(fp)
  801550:	00005e06 	br	8016cc <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  801554:	e03ffd15 	stw	zero,-12(fp)
  801558:	00005306 	br	8016a8 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
  80155c:	e43ffd17 	ldw	r16,-12(fp)
  801560:	e0bffd17 	ldw	r2,-12(fp)
  801564:	1085883a 	add	r2,r2,r2
  801568:	1085883a 	add	r2,r2,r2
  80156c:	11400b44 	addi	r5,r2,45
  801570:	e13ffe17 	ldw	r4,-8(fp)
  801574:	080131c0 	call	80131c <alt_read_16bit_query_entry>
  801578:	113fffcc 	andi	r4,r2,65535
  80157c:	e0fffe17 	ldw	r3,-8(fp)
  801580:	8004913a 	slli	r2,r16,4
  801584:	10c5883a 	add	r2,r2,r3
  801588:	10800f04 	addi	r2,r2,60
  80158c:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
  801590:	e17ffd17 	ldw	r5,-12(fp)
  801594:	e0bffd17 	ldw	r2,-12(fp)
  801598:	e0fffe17 	ldw	r3,-8(fp)
  80159c:	1004913a 	slli	r2,r2,4
  8015a0:	10c5883a 	add	r2,r2,r3
  8015a4:	10800f04 	addi	r2,r2,60
  8015a8:	10800017 	ldw	r2,0(r2)
  8015ac:	11000044 	addi	r4,r2,1
  8015b0:	e0fffe17 	ldw	r3,-8(fp)
  8015b4:	2804913a 	slli	r2,r5,4
  8015b8:	10c5883a 	add	r2,r2,r3
  8015bc:	10800f04 	addi	r2,r2,60
  8015c0:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
  8015c4:	e43ffd17 	ldw	r16,-12(fp)
  8015c8:	e0bffd17 	ldw	r2,-12(fp)
  8015cc:	1085883a 	add	r2,r2,r2
  8015d0:	1085883a 	add	r2,r2,r2
  8015d4:	11400bc4 	addi	r5,r2,47
  8015d8:	e13ffe17 	ldw	r4,-8(fp)
  8015dc:	080131c0 	call	80131c <alt_read_16bit_query_entry>
  8015e0:	113fffcc 	andi	r4,r2,65535
  8015e4:	e0fffe17 	ldw	r3,-8(fp)
  8015e8:	8004913a 	slli	r2,r16,4
  8015ec:	10c5883a 	add	r2,r2,r3
  8015f0:	10801004 	addi	r2,r2,64
  8015f4:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
  8015f8:	e17ffd17 	ldw	r5,-12(fp)
  8015fc:	e0bffd17 	ldw	r2,-12(fp)
  801600:	e0fffe17 	ldw	r3,-8(fp)
  801604:	1004913a 	slli	r2,r2,4
  801608:	10c5883a 	add	r2,r2,r3
  80160c:	10801004 	addi	r2,r2,64
  801610:	10800017 	ldw	r2,0(r2)
  801614:	1008923a 	slli	r4,r2,8
  801618:	e0fffe17 	ldw	r3,-8(fp)
  80161c:	2804913a 	slli	r2,r5,4
  801620:	10c5883a 	add	r2,r2,r3
  801624:	10801004 	addi	r2,r2,64
  801628:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
  80162c:	e17ffd17 	ldw	r5,-12(fp)
  801630:	e0bffd17 	ldw	r2,-12(fp)
  801634:	e0fffe17 	ldw	r3,-8(fp)
  801638:	1004913a 	slli	r2,r2,4
  80163c:	10c5883a 	add	r2,r2,r3
  801640:	10800f04 	addi	r2,r2,60
  801644:	11000017 	ldw	r4,0(r2)
  801648:	e0bffd17 	ldw	r2,-12(fp)
  80164c:	e0fffe17 	ldw	r3,-8(fp)
  801650:	1004913a 	slli	r2,r2,4
  801654:	10c5883a 	add	r2,r2,r3
  801658:	10801004 	addi	r2,r2,64
  80165c:	10800017 	ldw	r2,0(r2)
  801660:	2089383a 	mul	r4,r4,r2
  801664:	e0fffe17 	ldw	r3,-8(fp)
  801668:	2804913a 	slli	r2,r5,4
  80166c:	10c5883a 	add	r2,r2,r3
  801670:	10800e04 	addi	r2,r2,56
  801674:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
  801678:	e0bffd17 	ldw	r2,-12(fp)
  80167c:	e0fffe17 	ldw	r3,-8(fp)
  801680:	1004913a 	slli	r2,r2,4
  801684:	10c5883a 	add	r2,r2,r3
  801688:	10800e04 	addi	r2,r2,56
  80168c:	10c00017 	ldw	r3,0(r2)
  801690:	e0bff917 	ldw	r2,-28(fp)
  801694:	10c5883a 	add	r2,r2,r3
  801698:	e0bff915 	stw	r2,-28(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  80169c:	e0bffd17 	ldw	r2,-12(fp)
  8016a0:	10800044 	addi	r2,r2,1
  8016a4:	e0bffd15 	stw	r2,-12(fp)
  8016a8:	e0bffe17 	ldw	r2,-8(fp)
  8016ac:	10c00c17 	ldw	r3,48(r2)
  8016b0:	e0bffd17 	ldw	r2,-12(fp)
  8016b4:	10ffa916 	blt	r2,r3,80155c <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
  8016b8:	e0fff917 	ldw	r3,-28(fp)
  8016bc:	e0bffb17 	ldw	r2,-20(fp)
  8016c0:	18800226 	beq	r3,r2,8016cc <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
  8016c4:	00bffb44 	movi	r2,-19
  8016c8:	e0bffa15 	stw	r2,-24(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
  8016cc:	e0bffe17 	ldw	r2,-8(fp)
  8016d0:	10c03417 	ldw	r3,208(r2)
  8016d4:	e0bffe17 	ldw	r2,-8(fp)
  8016d8:	10803217 	ldw	r2,200(r2)
  8016dc:	114003c4 	addi	r5,r2,15
  8016e0:	e13ffe17 	ldw	r4,-8(fp)
  8016e4:	183ee83a 	callr	r3
  8016e8:	e0bff405 	stb	r2,-48(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
  8016ec:	e0bffe17 	ldw	r2,-8(fp)
  8016f0:	10802d17 	ldw	r2,180(r2)
  8016f4:	10800098 	cmpnei	r2,r2,2
  8016f8:	1000601e 	bne	r2,zero,80187c <alt_read_cfi_table+0x4e4>
  8016fc:	e0bff403 	ldbu	r2,-48(fp)
  801700:	108000d8 	cmpnei	r2,r2,3
  801704:	10005d1e 	bne	r2,zero,80187c <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
  801708:	e0bffe17 	ldw	r2,-8(fp)
  80170c:	10800c17 	ldw	r2,48(r2)
  801710:	10bfffc4 	addi	r2,r2,-1
  801714:	e0bffd15 	stw	r2,-12(fp)
  801718:	e03ffc15 	stw	zero,-16(fp)
          j<=i;i--,j++)
  80171c:	00005406 	br	801870 <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
  801720:	e0bffd17 	ldw	r2,-12(fp)
  801724:	e0fffe17 	ldw	r3,-8(fp)
  801728:	1004913a 	slli	r2,r2,4
  80172c:	10c5883a 	add	r2,r2,r3
  801730:	10800e04 	addi	r2,r2,56
  801734:	10800017 	ldw	r2,0(r2)
  801738:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].region_size =  
  80173c:	e17ffd17 	ldw	r5,-12(fp)
  801740:	e0bffc17 	ldw	r2,-16(fp)
  801744:	e0fffe17 	ldw	r3,-8(fp)
  801748:	1004913a 	slli	r2,r2,4
  80174c:	10c5883a 	add	r2,r2,r3
  801750:	10800e04 	addi	r2,r2,56
  801754:	11000017 	ldw	r4,0(r2)
  801758:	e0fffe17 	ldw	r3,-8(fp)
  80175c:	2804913a 	slli	r2,r5,4
  801760:	10c5883a 	add	r2,r2,r3
  801764:	10800e04 	addi	r2,r2,56
  801768:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
  80176c:	e0bffc17 	ldw	r2,-16(fp)
  801770:	e0fffe17 	ldw	r3,-8(fp)
  801774:	1004913a 	slli	r2,r2,4
  801778:	10c5883a 	add	r2,r2,r3
  80177c:	10c00e04 	addi	r3,r2,56
  801780:	e0bff817 	ldw	r2,-32(fp)
  801784:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
  801788:	e0bffd17 	ldw	r2,-12(fp)
  80178c:	e0fffe17 	ldw	r3,-8(fp)
  801790:	1004913a 	slli	r2,r2,4
  801794:	10c5883a 	add	r2,r2,r3
  801798:	10801004 	addi	r2,r2,64
  80179c:	10800017 	ldw	r2,0(r2)
  8017a0:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].block_size =  
  8017a4:	e17ffd17 	ldw	r5,-12(fp)
  8017a8:	e0bffc17 	ldw	r2,-16(fp)
  8017ac:	e0fffe17 	ldw	r3,-8(fp)
  8017b0:	1004913a 	slli	r2,r2,4
  8017b4:	10c5883a 	add	r2,r2,r3
  8017b8:	10801004 	addi	r2,r2,64
  8017bc:	11000017 	ldw	r4,0(r2)
  8017c0:	e0fffe17 	ldw	r3,-8(fp)
  8017c4:	2804913a 	slli	r2,r5,4
  8017c8:	10c5883a 	add	r2,r2,r3
  8017cc:	10801004 	addi	r2,r2,64
  8017d0:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
  8017d4:	e0bffc17 	ldw	r2,-16(fp)
  8017d8:	e0fffe17 	ldw	r3,-8(fp)
  8017dc:	1004913a 	slli	r2,r2,4
  8017e0:	10c5883a 	add	r2,r2,r3
  8017e4:	10c01004 	addi	r3,r2,64
  8017e8:	e0bff817 	ldw	r2,-32(fp)
  8017ec:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
  8017f0:	e0bffd17 	ldw	r2,-12(fp)
  8017f4:	e0fffe17 	ldw	r3,-8(fp)
  8017f8:	1004913a 	slli	r2,r2,4
  8017fc:	10c5883a 	add	r2,r2,r3
  801800:	10800f04 	addi	r2,r2,60
  801804:	10800017 	ldw	r2,0(r2)
  801808:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].number_of_blocks =  
  80180c:	e17ffd17 	ldw	r5,-12(fp)
  801810:	e0bffc17 	ldw	r2,-16(fp)
  801814:	e0fffe17 	ldw	r3,-8(fp)
  801818:	1004913a 	slli	r2,r2,4
  80181c:	10c5883a 	add	r2,r2,r3
  801820:	10800f04 	addi	r2,r2,60
  801824:	11000017 	ldw	r4,0(r2)
  801828:	e0fffe17 	ldw	r3,-8(fp)
  80182c:	2804913a 	slli	r2,r5,4
  801830:	10c5883a 	add	r2,r2,r3
  801834:	10800f04 	addi	r2,r2,60
  801838:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
  80183c:	e0bffc17 	ldw	r2,-16(fp)
  801840:	e0fffe17 	ldw	r3,-8(fp)
  801844:	1004913a 	slli	r2,r2,4
  801848:	10c5883a 	add	r2,r2,r3
  80184c:	10c00f04 	addi	r3,r2,60
  801850:	e0bff817 	ldw	r2,-32(fp)
  801854:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
  801858:	e0bffd17 	ldw	r2,-12(fp)
  80185c:	10bfffc4 	addi	r2,r2,-1
  801860:	e0bffd15 	stw	r2,-12(fp)
  801864:	e0bffc17 	ldw	r2,-16(fp)
  801868:	10800044 	addi	r2,r2,1
  80186c:	e0bffc15 	stw	r2,-16(fp)
  801870:	e0fffc17 	ldw	r3,-16(fp)
  801874:	e0bffd17 	ldw	r2,-12(fp)
  801878:	10ffa90e 	bge	r2,r3,801720 <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  80187c:	e03ffd15 	stw	zero,-12(fp)
  801880:	00001306 	br	8018d0 <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
  801884:	e0bffd17 	ldw	r2,-12(fp)
  801888:	e0fffe17 	ldw	r3,-8(fp)
  80188c:	1004913a 	slli	r2,r2,4
  801890:	10c5883a 	add	r2,r2,r3
  801894:	10c00d04 	addi	r3,r2,52
  801898:	e0bff517 	ldw	r2,-44(fp)
  80189c:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
  8018a0:	e0bffd17 	ldw	r2,-12(fp)
  8018a4:	e0fffe17 	ldw	r3,-8(fp)
  8018a8:	1004913a 	slli	r2,r2,4
  8018ac:	10c5883a 	add	r2,r2,r3
  8018b0:	10800e04 	addi	r2,r2,56
  8018b4:	10c00017 	ldw	r3,0(r2)
  8018b8:	e0bff517 	ldw	r2,-44(fp)
  8018bc:	10c5883a 	add	r2,r2,r3
  8018c0:	e0bff515 	stw	r2,-44(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  8018c4:	e0bffd17 	ldw	r2,-12(fp)
  8018c8:	10800044 	addi	r2,r2,1
  8018cc:	e0bffd15 	stw	r2,-12(fp)
  8018d0:	e0bffe17 	ldw	r2,-8(fp)
  8018d4:	10c00c17 	ldw	r3,48(r2)
  8018d8:	e0bffd17 	ldw	r2,-12(fp)
  8018dc:	10ffe916 	blt	r2,r3,801884 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
  8018e0:	e0bffe17 	ldw	r2,-8(fp)
  8018e4:	10802d17 	ldw	r2,180(r2)
  8018e8:	e0bfff15 	stw	r2,-4(fp)
  8018ec:	e0ffff17 	ldw	r3,-4(fp)
  8018f0:	188000a0 	cmpeqi	r2,r3,2
  8018f4:	1000071e 	bne	r2,zero,801914 <alt_read_cfi_table+0x57c>
  8018f8:	e0ffff17 	ldw	r3,-4(fp)
  8018fc:	188000e0 	cmpeqi	r2,r3,3
  801900:	10000c1e 	bne	r2,zero,801934 <alt_read_cfi_table+0x59c>
  801904:	e0ffff17 	ldw	r3,-4(fp)
  801908:	18800060 	cmpeqi	r2,r3,1
  80190c:	1000091e 	bne	r2,zero,801934 <alt_read_cfi_table+0x59c>
  801910:	00001006 	br	801954 <alt_read_cfi_table+0x5bc>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
  801914:	e0bffe17 	ldw	r2,-8(fp)
  801918:	10c03317 	ldw	r3,204(r2)
  80191c:	e0bffe17 	ldw	r2,-8(fp)
  801920:	11000a17 	ldw	r4,40(r2)
  801924:	01401544 	movi	r5,85
  801928:	01803c04 	movi	r6,240
  80192c:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
  801930:	00000a06 	br	80195c <alt_read_cfi_table+0x5c4>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
  801934:	e0bffe17 	ldw	r2,-8(fp)
  801938:	10c03317 	ldw	r3,204(r2)
  80193c:	e0bffe17 	ldw	r2,-8(fp)
  801940:	11000a17 	ldw	r4,40(r2)
  801944:	01401544 	movi	r5,85
  801948:	01803fc4 	movi	r6,255
  80194c:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
  801950:	00000206 	br	80195c <alt_read_cfi_table+0x5c4>
      }
      default:
      {
        ret_code = -EIO;
  801954:	00bffec4 	movi	r2,-5
  801958:	e0bffa15 	stw	r2,-24(fp)
      }
    } 
  }  

  return ret_code;
  80195c:	e0bffa17 	ldw	r2,-24(fp)
}
  801960:	e037883a 	mov	sp,fp
  801964:	dfc00217 	ldw	ra,8(sp)
  801968:	df000117 	ldw	fp,4(sp)
  80196c:	dc000017 	ldw	r16,0(sp)
  801970:	dec00304 	addi	sp,sp,12
  801974:	f800283a 	ret

00801978 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
  801978:	defff704 	addi	sp,sp,-36
  80197c:	dfc00815 	stw	ra,32(sp)
  801980:	df000715 	stw	fp,28(sp)
  801984:	df000704 	addi	fp,sp,28
  801988:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
  80198c:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801990:	e0bfff17 	ldw	r2,-4(fp)
  801994:	11000a17 	ldw	r4,40(r2)
  801998:	01401544 	movi	r5,85
  80199c:	01802604 	movi	r6,152
  8019a0:	0800e240 	call	800e24 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
  8019a4:	e03ffb15 	stw	zero,-20(fp)
  8019a8:	00000f06 	br	8019e8 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  8019ac:	e13ffb17 	ldw	r4,-20(fp)
  8019b0:	e0bfff17 	ldw	r2,-4(fp)
  8019b4:	10800a17 	ldw	r2,40(r2)
  8019b8:	1007883a 	mov	r3,r2
  8019bc:	e0bffb17 	ldw	r2,-20(fp)
  8019c0:	1885883a 	add	r2,r3,r2
  8019c4:	10800404 	addi	r2,r2,16
  8019c8:	10800023 	ldbuio	r2,0(r2)
  8019cc:	1007883a 	mov	r3,r2
  8019d0:	e0bffc04 	addi	r2,fp,-16
  8019d4:	1105883a 	add	r2,r2,r4
  8019d8:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
  8019dc:	e0bffb17 	ldw	r2,-20(fp)
  8019e0:	10800044 	addi	r2,r2,1
  8019e4:	e0bffb15 	stw	r2,-20(fp)
  8019e8:	e0bffb17 	ldw	r2,-20(fp)
  8019ec:	108000d0 	cmplti	r2,r2,3
  8019f0:	103fee1e 	bne	r2,zero,8019ac <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
  8019f4:	e0bffc03 	ldbu	r2,-16(fp)
  8019f8:	10803fcc 	andi	r2,r2,255
  8019fc:	10801458 	cmpnei	r2,r2,81
  801a00:	10001d1e 	bne	r2,zero,801a78 <alt_read_cfi_width+0x100>
  801a04:	e0bffc43 	ldbu	r2,-15(fp)
  801a08:	10803fcc 	andi	r2,r2,255
  801a0c:	10801498 	cmpnei	r2,r2,82
  801a10:	1000191e 	bne	r2,zero,801a78 <alt_read_cfi_width+0x100>
  801a14:	e0bffc83 	ldbu	r2,-14(fp)
  801a18:	10803fcc 	andi	r2,r2,255
  801a1c:	10801658 	cmpnei	r2,r2,89
  801a20:	1000151e 	bne	r2,zero,801a78 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
  801a24:	e0ffff17 	ldw	r3,-4(fp)
  801a28:	00800044 	movi	r2,1
  801a2c:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
  801a30:	e0ffff17 	ldw	r3,-4(fp)
  801a34:	00800044 	movi	r2,1
  801a38:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
  801a3c:	e0bfff17 	ldw	r2,-4(fp)
  801a40:	10800a17 	ldw	r2,40(r2)
  801a44:	10800a04 	addi	r2,r2,40
  801a48:	1080002b 	ldhuio	r2,0(r2)
  801a4c:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
  801a50:	e0bffa0b 	ldhu	r2,-24(fp)
  801a54:	10800044 	addi	r2,r2,1
  801a58:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
  801a5c:	e0bffa0b 	ldhu	r2,-24(fp)
  801a60:	1080004c 	andi	r2,r2,1
  801a64:	1004c03a 	cmpne	r2,r2,zero
  801a68:	1001a81e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
  801a6c:	00bffb44 	movi	r2,-19
  801a70:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
  801a74:	0001a506 	br	80210c <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801a78:	e0bfff17 	ldw	r2,-4(fp)
  801a7c:	11000a17 	ldw	r4,40(r2)
  801a80:	01401544 	movi	r5,85
  801a84:	01802604 	movi	r6,152
  801a88:	0800e600 	call	800e60 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
  801a8c:	e03ffb15 	stw	zero,-20(fp)
  801a90:	00000f06 	br	801ad0 <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  801a94:	e13ffb17 	ldw	r4,-20(fp)
  801a98:	e0bfff17 	ldw	r2,-4(fp)
  801a9c:	10800a17 	ldw	r2,40(r2)
  801aa0:	1007883a 	mov	r3,r2
  801aa4:	e0bffb17 	ldw	r2,-20(fp)
  801aa8:	1885883a 	add	r2,r3,r2
  801aac:	10800804 	addi	r2,r2,32
  801ab0:	10800023 	ldbuio	r2,0(r2)
  801ab4:	1007883a 	mov	r3,r2
  801ab8:	e0bffc04 	addi	r2,fp,-16
  801abc:	1105883a 	add	r2,r2,r4
  801ac0:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
  801ac4:	e0bffb17 	ldw	r2,-20(fp)
  801ac8:	10800044 	addi	r2,r2,1
  801acc:	e0bffb15 	stw	r2,-20(fp)
  801ad0:	e0bffb17 	ldw	r2,-20(fp)
  801ad4:	10800190 	cmplti	r2,r2,6
  801ad8:	103fee1e 	bne	r2,zero,801a94 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
  801adc:	e0bffc03 	ldbu	r2,-16(fp)
  801ae0:	10803fcc 	andi	r2,r2,255
  801ae4:	10801458 	cmpnei	r2,r2,81
  801ae8:	1000291e 	bne	r2,zero,801b90 <alt_read_cfi_width+0x218>
  801aec:	e0bffc43 	ldbu	r2,-15(fp)
  801af0:	10803fcc 	andi	r2,r2,255
  801af4:	10801458 	cmpnei	r2,r2,81
  801af8:	1000251e 	bne	r2,zero,801b90 <alt_read_cfi_width+0x218>
  801afc:	e0bffc83 	ldbu	r2,-14(fp)
  801b00:	10803fcc 	andi	r2,r2,255
  801b04:	10801498 	cmpnei	r2,r2,82
  801b08:	1000211e 	bne	r2,zero,801b90 <alt_read_cfi_width+0x218>
  801b0c:	e0bffcc3 	ldbu	r2,-13(fp)
  801b10:	10803fcc 	andi	r2,r2,255
  801b14:	10801498 	cmpnei	r2,r2,82
  801b18:	10001d1e 	bne	r2,zero,801b90 <alt_read_cfi_width+0x218>
  801b1c:	e0bffd03 	ldbu	r2,-12(fp)
  801b20:	10803fcc 	andi	r2,r2,255
  801b24:	10801658 	cmpnei	r2,r2,89
  801b28:	1000191e 	bne	r2,zero,801b90 <alt_read_cfi_width+0x218>
  801b2c:	e0bffd43 	ldbu	r2,-11(fp)
  801b30:	10803fcc 	andi	r2,r2,255
  801b34:	10801658 	cmpnei	r2,r2,89
  801b38:	1000151e 	bne	r2,zero,801b90 <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
  801b3c:	e0ffff17 	ldw	r3,-4(fp)
  801b40:	00800044 	movi	r2,1
  801b44:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
  801b48:	e0ffff17 	ldw	r3,-4(fp)
  801b4c:	00800084 	movi	r2,2
  801b50:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  801b54:	e0bfff17 	ldw	r2,-4(fp)
  801b58:	10800a17 	ldw	r2,40(r2)
  801b5c:	10801404 	addi	r2,r2,80
  801b60:	1080002b 	ldhuio	r2,0(r2)
  801b64:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
  801b68:	e0bffa0b 	ldhu	r2,-24(fp)
  801b6c:	10800044 	addi	r2,r2,1
  801b70:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
  801b74:	e0bffa0b 	ldhu	r2,-24(fp)
  801b78:	1080004c 	andi	r2,r2,1
  801b7c:	1004c03a 	cmpne	r2,r2,zero
  801b80:	1001621e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
  801b84:	00bffb44 	movi	r2,-19
  801b88:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
  801b8c:	00015f06 	br	80210c <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801b90:	e0bfff17 	ldw	r2,-4(fp)
  801b94:	11000a17 	ldw	r4,40(r2)
  801b98:	01401544 	movi	r5,85
  801b9c:	01802604 	movi	r6,152
  801ba0:	0800f240 	call	800f24 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
  801ba4:	e03ffb15 	stw	zero,-20(fp)
  801ba8:	00000f06 	br	801be8 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  801bac:	e13ffb17 	ldw	r4,-20(fp)
  801bb0:	e0bfff17 	ldw	r2,-4(fp)
  801bb4:	10800a17 	ldw	r2,40(r2)
  801bb8:	1007883a 	mov	r3,r2
  801bbc:	e0bffb17 	ldw	r2,-20(fp)
  801bc0:	1885883a 	add	r2,r3,r2
  801bc4:	10800804 	addi	r2,r2,32
  801bc8:	10800023 	ldbuio	r2,0(r2)
  801bcc:	1007883a 	mov	r3,r2
  801bd0:	e0bffc04 	addi	r2,fp,-16
  801bd4:	1105883a 	add	r2,r2,r4
  801bd8:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
  801bdc:	e0bffb17 	ldw	r2,-20(fp)
  801be0:	10800044 	addi	r2,r2,1
  801be4:	e0bffb15 	stw	r2,-20(fp)
  801be8:	e0bffb17 	ldw	r2,-20(fp)
  801bec:	10800190 	cmplti	r2,r2,6
  801bf0:	103fee1e 	bne	r2,zero,801bac <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
  801bf4:	e0bffc03 	ldbu	r2,-16(fp)
  801bf8:	10803fcc 	andi	r2,r2,255
  801bfc:	10801458 	cmpnei	r2,r2,81
  801c00:	1000291e 	bne	r2,zero,801ca8 <alt_read_cfi_width+0x330>
  801c04:	e0bffc43 	ldbu	r2,-15(fp)
  801c08:	10803fcc 	andi	r2,r2,255
  801c0c:	1004c03a 	cmpne	r2,r2,zero
  801c10:	1000251e 	bne	r2,zero,801ca8 <alt_read_cfi_width+0x330>
  801c14:	e0bffc83 	ldbu	r2,-14(fp)
  801c18:	10803fcc 	andi	r2,r2,255
  801c1c:	10801498 	cmpnei	r2,r2,82
  801c20:	1000211e 	bne	r2,zero,801ca8 <alt_read_cfi_width+0x330>
  801c24:	e0bffcc3 	ldbu	r2,-13(fp)
  801c28:	10803fcc 	andi	r2,r2,255
  801c2c:	1004c03a 	cmpne	r2,r2,zero
  801c30:	10001d1e 	bne	r2,zero,801ca8 <alt_read_cfi_width+0x330>
  801c34:	e0bffd03 	ldbu	r2,-12(fp)
  801c38:	10803fcc 	andi	r2,r2,255
  801c3c:	10801658 	cmpnei	r2,r2,89
  801c40:	1000191e 	bne	r2,zero,801ca8 <alt_read_cfi_width+0x330>
  801c44:	e0bffd43 	ldbu	r2,-11(fp)
  801c48:	10803fcc 	andi	r2,r2,255
  801c4c:	1004c03a 	cmpne	r2,r2,zero
  801c50:	1000151e 	bne	r2,zero,801ca8 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
  801c54:	e0ffff17 	ldw	r3,-4(fp)
  801c58:	00800084 	movi	r2,2
  801c5c:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
  801c60:	e0ffff17 	ldw	r3,-4(fp)
  801c64:	00800084 	movi	r2,2
  801c68:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  801c6c:	e0bfff17 	ldw	r2,-4(fp)
  801c70:	10800a17 	ldw	r2,40(r2)
  801c74:	10801404 	addi	r2,r2,80
  801c78:	1080002b 	ldhuio	r2,0(r2)
  801c7c:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
  801c80:	e0bffa0b 	ldhu	r2,-24(fp)
  801c84:	10800044 	addi	r2,r2,1
  801c88:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
  801c8c:	e0bffa0b 	ldhu	r2,-24(fp)
  801c90:	1080008c 	andi	r2,r2,2
  801c94:	1004c03a 	cmpne	r2,r2,zero
  801c98:	10011c1e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
  801c9c:	00bffb44 	movi	r2,-19
  801ca0:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
  801ca4:	00011906 	br	80210c <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801ca8:	e0bfff17 	ldw	r2,-4(fp)
  801cac:	11000a17 	ldw	r4,40(r2)
  801cb0:	01401544 	movi	r5,85
  801cb4:	01802604 	movi	r6,152
  801cb8:	0800fb00 	call	800fb0 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
  801cbc:	e03ffb15 	stw	zero,-20(fp)
  801cc0:	00000f06 	br	801d00 <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  801cc4:	e13ffb17 	ldw	r4,-20(fp)
  801cc8:	e0bfff17 	ldw	r2,-4(fp)
  801ccc:	10800a17 	ldw	r2,40(r2)
  801cd0:	1007883a 	mov	r3,r2
  801cd4:	e0bffb17 	ldw	r2,-20(fp)
  801cd8:	1885883a 	add	r2,r3,r2
  801cdc:	10801004 	addi	r2,r2,64
  801ce0:	10800023 	ldbuio	r2,0(r2)
  801ce4:	1007883a 	mov	r3,r2
  801ce8:	e0bffc04 	addi	r2,fp,-16
  801cec:	1105883a 	add	r2,r2,r4
  801cf0:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
  801cf4:	e0bffb17 	ldw	r2,-20(fp)
  801cf8:	10800044 	addi	r2,r2,1
  801cfc:	e0bffb15 	stw	r2,-20(fp)
  801d00:	e0bffb17 	ldw	r2,-20(fp)
  801d04:	10800310 	cmplti	r2,r2,12
  801d08:	103fee1e 	bne	r2,zero,801cc4 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
  801d0c:	e0bffc03 	ldbu	r2,-16(fp)
  801d10:	10803fcc 	andi	r2,r2,255
  801d14:	10801458 	cmpnei	r2,r2,81
  801d18:	1000411e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d1c:	e0bffc43 	ldbu	r2,-15(fp)
  801d20:	10803fcc 	andi	r2,r2,255
  801d24:	1004c03a 	cmpne	r2,r2,zero
  801d28:	10003d1e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d2c:	e0bffc83 	ldbu	r2,-14(fp)
  801d30:	10803fcc 	andi	r2,r2,255
  801d34:	1004c03a 	cmpne	r2,r2,zero
  801d38:	1000391e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d3c:	e0bffcc3 	ldbu	r2,-13(fp)
  801d40:	10803fcc 	andi	r2,r2,255
  801d44:	1004c03a 	cmpne	r2,r2,zero
  801d48:	1000351e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d4c:	e0bffd03 	ldbu	r2,-12(fp)
  801d50:	10803fcc 	andi	r2,r2,255
  801d54:	10801498 	cmpnei	r2,r2,82
  801d58:	1000311e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d5c:	e0bffd43 	ldbu	r2,-11(fp)
  801d60:	10803fcc 	andi	r2,r2,255
  801d64:	1004c03a 	cmpne	r2,r2,zero
  801d68:	10002d1e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d6c:	e0bffd83 	ldbu	r2,-10(fp)
  801d70:	10803fcc 	andi	r2,r2,255
  801d74:	1004c03a 	cmpne	r2,r2,zero
  801d78:	1000291e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d7c:	e0bffdc3 	ldbu	r2,-9(fp)
  801d80:	10803fcc 	andi	r2,r2,255
  801d84:	1004c03a 	cmpne	r2,r2,zero
  801d88:	1000251e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d8c:	e0bffe03 	ldbu	r2,-8(fp)
  801d90:	10803fcc 	andi	r2,r2,255
  801d94:	10801658 	cmpnei	r2,r2,89
  801d98:	1000211e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801d9c:	e0bffe43 	ldbu	r2,-7(fp)
  801da0:	10803fcc 	andi	r2,r2,255
  801da4:	1004c03a 	cmpne	r2,r2,zero
  801da8:	10001d1e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801dac:	e0bffe83 	ldbu	r2,-6(fp)
  801db0:	10803fcc 	andi	r2,r2,255
  801db4:	1004c03a 	cmpne	r2,r2,zero
  801db8:	1000191e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
  801dbc:	e0bffec3 	ldbu	r2,-5(fp)
  801dc0:	10803fcc 	andi	r2,r2,255
  801dc4:	1004c03a 	cmpne	r2,r2,zero
  801dc8:	1000151e 	bne	r2,zero,801e20 <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
  801dcc:	e0ffff17 	ldw	r3,-4(fp)
  801dd0:	00800104 	movi	r2,4
  801dd4:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
  801dd8:	e0ffff17 	ldw	r3,-4(fp)
  801ddc:	00800104 	movi	r2,4
  801de0:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  801de4:	e0bfff17 	ldw	r2,-4(fp)
  801de8:	10800a17 	ldw	r2,40(r2)
  801dec:	10802804 	addi	r2,r2,160
  801df0:	10800037 	ldwio	r2,0(r2)
  801df4:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
  801df8:	e0bffa0b 	ldhu	r2,-24(fp)
  801dfc:	10800044 	addi	r2,r2,1
  801e00:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
  801e04:	e0bffa0b 	ldhu	r2,-24(fp)
  801e08:	1080010c 	andi	r2,r2,4
  801e0c:	1004c03a 	cmpne	r2,r2,zero
  801e10:	1000be1e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
  801e14:	00bffb44 	movi	r2,-19
  801e18:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
  801e1c:	0000bb06 	br	80210c <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801e20:	e0bfff17 	ldw	r2,-4(fp)
  801e24:	11000a17 	ldw	r4,40(r2)
  801e28:	01401544 	movi	r5,85
  801e2c:	01802604 	movi	r6,152
  801e30:	0800f680 	call	800f68 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
  801e34:	e03ffb15 	stw	zero,-20(fp)
  801e38:	00000f06 	br	801e78 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  801e3c:	e13ffb17 	ldw	r4,-20(fp)
  801e40:	e0bfff17 	ldw	r2,-4(fp)
  801e44:	10800a17 	ldw	r2,40(r2)
  801e48:	1007883a 	mov	r3,r2
  801e4c:	e0bffb17 	ldw	r2,-20(fp)
  801e50:	1885883a 	add	r2,r3,r2
  801e54:	10801004 	addi	r2,r2,64
  801e58:	10800023 	ldbuio	r2,0(r2)
  801e5c:	1007883a 	mov	r3,r2
  801e60:	e0bffc04 	addi	r2,fp,-16
  801e64:	1105883a 	add	r2,r2,r4
  801e68:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
  801e6c:	e0bffb17 	ldw	r2,-20(fp)
  801e70:	10800044 	addi	r2,r2,1
  801e74:	e0bffb15 	stw	r2,-20(fp)
  801e78:	e0bffb17 	ldw	r2,-20(fp)
  801e7c:	10800310 	cmplti	r2,r2,12
  801e80:	103fee1e 	bne	r2,zero,801e3c <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
  801e84:	e0bffc03 	ldbu	r2,-16(fp)
  801e88:	10803fcc 	andi	r2,r2,255
  801e8c:	10801458 	cmpnei	r2,r2,81
  801e90:	1000411e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801e94:	e0bffc43 	ldbu	r2,-15(fp)
  801e98:	10803fcc 	andi	r2,r2,255
  801e9c:	1004c03a 	cmpne	r2,r2,zero
  801ea0:	10003d1e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801ea4:	e0bffc83 	ldbu	r2,-14(fp)
  801ea8:	10803fcc 	andi	r2,r2,255
  801eac:	10801458 	cmpnei	r2,r2,81
  801eb0:	1000391e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801eb4:	e0bffcc3 	ldbu	r2,-13(fp)
  801eb8:	10803fcc 	andi	r2,r2,255
  801ebc:	1004c03a 	cmpne	r2,r2,zero
  801ec0:	1000351e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801ec4:	e0bffd03 	ldbu	r2,-12(fp)
  801ec8:	10803fcc 	andi	r2,r2,255
  801ecc:	10801498 	cmpnei	r2,r2,82
  801ed0:	1000311e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801ed4:	e0bffd43 	ldbu	r2,-11(fp)
  801ed8:	10803fcc 	andi	r2,r2,255
  801edc:	1004c03a 	cmpne	r2,r2,zero
  801ee0:	10002d1e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801ee4:	e0bffd83 	ldbu	r2,-10(fp)
  801ee8:	10803fcc 	andi	r2,r2,255
  801eec:	10801498 	cmpnei	r2,r2,82
  801ef0:	1000291e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801ef4:	e0bffdc3 	ldbu	r2,-9(fp)
  801ef8:	10803fcc 	andi	r2,r2,255
  801efc:	1004c03a 	cmpne	r2,r2,zero
  801f00:	1000251e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801f04:	e0bffe03 	ldbu	r2,-8(fp)
  801f08:	10803fcc 	andi	r2,r2,255
  801f0c:	10801658 	cmpnei	r2,r2,89
  801f10:	1000211e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801f14:	e0bffe43 	ldbu	r2,-7(fp)
  801f18:	10803fcc 	andi	r2,r2,255
  801f1c:	1004c03a 	cmpne	r2,r2,zero
  801f20:	10001d1e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801f24:	e0bffe83 	ldbu	r2,-6(fp)
  801f28:	10803fcc 	andi	r2,r2,255
  801f2c:	10801658 	cmpnei	r2,r2,89
  801f30:	1000191e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
  801f34:	e0bffec3 	ldbu	r2,-5(fp)
  801f38:	10803fcc 	andi	r2,r2,255
  801f3c:	1004c03a 	cmpne	r2,r2,zero
  801f40:	1000151e 	bne	r2,zero,801f98 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
  801f44:	e0ffff17 	ldw	r3,-4(fp)
  801f48:	00800084 	movi	r2,2
  801f4c:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
  801f50:	e0ffff17 	ldw	r3,-4(fp)
  801f54:	00800104 	movi	r2,4
  801f58:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  801f5c:	e0bfff17 	ldw	r2,-4(fp)
  801f60:	10800a17 	ldw	r2,40(r2)
  801f64:	10802804 	addi	r2,r2,160
  801f68:	10800037 	ldwio	r2,0(r2)
  801f6c:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
  801f70:	e0bffa0b 	ldhu	r2,-24(fp)
  801f74:	10800044 	addi	r2,r2,1
  801f78:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
  801f7c:	e0bffa0b 	ldhu	r2,-24(fp)
  801f80:	1080010c 	andi	r2,r2,4
  801f84:	1004c03a 	cmpne	r2,r2,zero
  801f88:	1000601e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
  801f8c:	00bffb44 	movi	r2,-19
  801f90:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
  801f94:	00005d06 	br	80210c <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801f98:	e0bfff17 	ldw	r2,-4(fp)
  801f9c:	11000a17 	ldw	r4,40(r2)
  801fa0:	01401544 	movi	r5,85
  801fa4:	01802604 	movi	r6,152
  801fa8:	0800edc0 	call	800edc <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
  801fac:	e03ffb15 	stw	zero,-20(fp)
  801fb0:	00000f06 	br	801ff0 <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  801fb4:	e13ffb17 	ldw	r4,-20(fp)
  801fb8:	e0bfff17 	ldw	r2,-4(fp)
  801fbc:	10800a17 	ldw	r2,40(r2)
  801fc0:	1007883a 	mov	r3,r2
  801fc4:	e0bffb17 	ldw	r2,-20(fp)
  801fc8:	1885883a 	add	r2,r3,r2
  801fcc:	10801004 	addi	r2,r2,64
  801fd0:	10800023 	ldbuio	r2,0(r2)
  801fd4:	1007883a 	mov	r3,r2
  801fd8:	e0bffc04 	addi	r2,fp,-16
  801fdc:	1105883a 	add	r2,r2,r4
  801fe0:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
  801fe4:	e0bffb17 	ldw	r2,-20(fp)
  801fe8:	10800044 	addi	r2,r2,1
  801fec:	e0bffb15 	stw	r2,-20(fp)
  801ff0:	e0bffb17 	ldw	r2,-20(fp)
  801ff4:	10800310 	cmplti	r2,r2,12
  801ff8:	103fee1e 	bne	r2,zero,801fb4 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
  801ffc:	e0bffc03 	ldbu	r2,-16(fp)
  802000:	10803fcc 	andi	r2,r2,255
  802004:	10801458 	cmpnei	r2,r2,81
  802008:	1000401e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80200c:	e0bffc43 	ldbu	r2,-15(fp)
  802010:	10803fcc 	andi	r2,r2,255
  802014:	10801458 	cmpnei	r2,r2,81
  802018:	10003c1e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80201c:	e0bffc83 	ldbu	r2,-14(fp)
  802020:	10803fcc 	andi	r2,r2,255
  802024:	10801458 	cmpnei	r2,r2,81
  802028:	1000381e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80202c:	e0bffcc3 	ldbu	r2,-13(fp)
  802030:	10803fcc 	andi	r2,r2,255
  802034:	10801458 	cmpnei	r2,r2,81
  802038:	1000341e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80203c:	e0bffd03 	ldbu	r2,-12(fp)
  802040:	10803fcc 	andi	r2,r2,255
  802044:	10801498 	cmpnei	r2,r2,82
  802048:	1000301e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80204c:	e0bffd43 	ldbu	r2,-11(fp)
  802050:	10803fcc 	andi	r2,r2,255
  802054:	10801498 	cmpnei	r2,r2,82
  802058:	10002c1e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80205c:	e0bffd83 	ldbu	r2,-10(fp)
  802060:	10803fcc 	andi	r2,r2,255
  802064:	10801498 	cmpnei	r2,r2,82
  802068:	1000281e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80206c:	e0bffdc3 	ldbu	r2,-9(fp)
  802070:	10803fcc 	andi	r2,r2,255
  802074:	10801498 	cmpnei	r2,r2,82
  802078:	1000241e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80207c:	e0bffe03 	ldbu	r2,-8(fp)
  802080:	10803fcc 	andi	r2,r2,255
  802084:	10801658 	cmpnei	r2,r2,89
  802088:	1000201e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80208c:	e0bffe43 	ldbu	r2,-7(fp)
  802090:	10803fcc 	andi	r2,r2,255
  802094:	10801658 	cmpnei	r2,r2,89
  802098:	10001c1e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  80209c:	e0bffe83 	ldbu	r2,-6(fp)
  8020a0:	10803fcc 	andi	r2,r2,255
  8020a4:	10801658 	cmpnei	r2,r2,89
  8020a8:	1000181e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
  8020ac:	e0bffec3 	ldbu	r2,-5(fp)
  8020b0:	10803fcc 	andi	r2,r2,255
  8020b4:	10801658 	cmpnei	r2,r2,89
  8020b8:	1000141e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
  8020bc:	e0ffff17 	ldw	r3,-4(fp)
  8020c0:	00800044 	movi	r2,1
  8020c4:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
  8020c8:	e0ffff17 	ldw	r3,-4(fp)
  8020cc:	00800104 	movi	r2,4
  8020d0:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  8020d4:	e0bfff17 	ldw	r2,-4(fp)
  8020d8:	10800a17 	ldw	r2,40(r2)
  8020dc:	10802804 	addi	r2,r2,160
  8020e0:	10800037 	ldwio	r2,0(r2)
  8020e4:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
  8020e8:	e0bffa0b 	ldhu	r2,-24(fp)
  8020ec:	10800044 	addi	r2,r2,1
  8020f0:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
  8020f4:	e0bffa0b 	ldhu	r2,-24(fp)
  8020f8:	1080010c 	andi	r2,r2,4
  8020fc:	1004c03a 	cmpne	r2,r2,zero
  802100:	1000021e 	bne	r2,zero,80210c <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
  802104:	00bffb44 	movi	r2,-19
  802108:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
  80210c:	e0bff917 	ldw	r2,-28(fp)
}
  802110:	e037883a 	mov	sp,fp
  802114:	dfc00117 	ldw	ra,4(sp)
  802118:	df000017 	ldw	fp,0(sp)
  80211c:	dec00204 	addi	sp,sp,8
  802120:	f800283a 	ret

00802124 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
  802124:	defff904 	addi	sp,sp,-28
  802128:	dfc00615 	stw	ra,24(sp)
  80212c:	df000515 	stw	fp,20(sp)
  802130:	dc000415 	stw	r16,16(sp)
  802134:	df000404 	addi	fp,sp,16
  802138:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
  80213c:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
  802140:	e13fff17 	ldw	r4,-4(fp)
  802144:	01400544 	movi	r5,21
  802148:	080131c0 	call	80131c <alt_read_16bit_query_entry>
  80214c:	10ffffcc 	andi	r3,r2,65535
  802150:	e0bfff17 	ldw	r2,-4(fp)
  802154:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  802158:	e03ffd15 	stw	zero,-12(fp)
  80215c:	00001006 	br	8021a0 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
  802160:	e43ffd17 	ldw	r16,-12(fp)
  802164:	e0bfff17 	ldw	r2,-4(fp)
  802168:	11803417 	ldw	r6,208(r2)
  80216c:	e0bfff17 	ldw	r2,-4(fp)
  802170:	10c03217 	ldw	r3,200(r2)
  802174:	e0bffd17 	ldw	r2,-12(fp)
  802178:	188b883a 	add	r5,r3,r2
  80217c:	e13fff17 	ldw	r4,-4(fp)
  802180:	303ee83a 	callr	r6
  802184:	1007883a 	mov	r3,r2
  802188:	e0bffe04 	addi	r2,fp,-8
  80218c:	1405883a 	add	r2,r2,r16
  802190:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  802194:	e0bffd17 	ldw	r2,-12(fp)
  802198:	10800044 	addi	r2,r2,1
  80219c:	e0bffd15 	stw	r2,-12(fp)
  8021a0:	e0bffd17 	ldw	r2,-12(fp)
  8021a4:	108000d0 	cmplti	r2,r2,3
  8021a8:	103fed1e 	bne	r2,zero,802160 <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
  8021ac:	e0bffe03 	ldbu	r2,-8(fp)
  8021b0:	10803fcc 	andi	r2,r2,255
  8021b4:	10801418 	cmpnei	r2,r2,80
  8021b8:	1000081e 	bne	r2,zero,8021dc <alt_check_primary_table+0xb8>
  8021bc:	e0bffe43 	ldbu	r2,-7(fp)
  8021c0:	10803fcc 	andi	r2,r2,255
  8021c4:	10801498 	cmpnei	r2,r2,82
  8021c8:	1000041e 	bne	r2,zero,8021dc <alt_check_primary_table+0xb8>
  8021cc:	e0bffe83 	ldbu	r2,-6(fp)
  8021d0:	10803fcc 	andi	r2,r2,255
  8021d4:	10801260 	cmpeqi	r2,r2,73
  8021d8:	1000021e 	bne	r2,zero,8021e4 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
  8021dc:	00bffb44 	movi	r2,-19
  8021e0:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
  8021e4:	e0bffc17 	ldw	r2,-16(fp)
}
  8021e8:	e037883a 	mov	sp,fp
  8021ec:	dfc00217 	ldw	ra,8(sp)
  8021f0:	df000117 	ldw	fp,4(sp)
  8021f4:	dc000017 	ldw	r16,0(sp)
  8021f8:	dec00304 	addi	sp,sp,12
  8021fc:	f800283a 	ret

00802200 <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
  802200:	defffc04 	addi	sp,sp,-16
  802204:	dfc00315 	stw	ra,12(sp)
  802208:	df000215 	stw	fp,8(sp)
  80220c:	df000204 	addi	fp,sp,8
  802210:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  802214:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
  802218:	e13fff17 	ldw	r4,-4(fp)
  80221c:	080228c0 	call	80228c <alt_epcs_flash_query>
  802220:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
  802224:	e0bffe17 	ldw	r2,-8(fp)
  802228:	1004c03a 	cmpne	r2,r2,zero
  80222c:	1000031e 	bne	r2,zero,80223c <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
  802230:	e13fff17 	ldw	r4,-4(fp)
  802234:	08022540 	call	802254 <alt_flash_device_register>
  802238:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
  80223c:	e0bffe17 	ldw	r2,-8(fp)
}
  802240:	e037883a 	mov	sp,fp
  802244:	dfc00117 	ldw	ra,4(sp)
  802248:	df000017 	ldw	fp,0(sp)
  80224c:	dec00204 	addi	sp,sp,8
  802250:	f800283a 	ret

00802254 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  802254:	defffd04 	addi	sp,sp,-12
  802258:	dfc00215 	stw	ra,8(sp)
  80225c:	df000115 	stw	fp,4(sp)
  802260:	df000104 	addi	fp,sp,4
  802264:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
  802268:	e13fff17 	ldw	r4,-4(fp)
  80226c:	01402074 	movhi	r5,129
  802270:	29662a04 	addi	r5,r5,-26456
  802274:	0805bf40 	call	805bf4 <alt_dev_llist_insert>
}
  802278:	e037883a 	mov	sp,fp
  80227c:	dfc00117 	ldw	ra,4(sp)
  802280:	df000017 	ldw	fp,0(sp)
  802284:	dec00204 	addi	sp,sp,8
  802288:	f800283a 	ret

0080228c <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
  80228c:	defffc04 	addi	sp,sp,-16
  802290:	dfc00315 	stw	ra,12(sp)
  802294:	df000215 	stw	fp,8(sp)
  802298:	df000204 	addi	fp,sp,8
  80229c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  8022a0:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  8022a4:	e0bfff17 	ldw	r2,-4(fp)
  8022a8:	10003115 	stw	zero,196(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
  8022ac:	e0bfff17 	ldw	r2,-4(fp)
  8022b0:	11002d17 	ldw	r4,180(r2)
  8022b4:	08055b80 	call	8055b8 <epcs_read_electronic_signature>
  8022b8:	10c03fcc 	andi	r3,r2,255
  8022bc:	e0bfff17 	ldw	r2,-4(fp)
  8022c0:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
  8022c4:	e0bfff17 	ldw	r2,-4(fp)
  8022c8:	10802f17 	ldw	r2,188(r2)
  8022cc:	10800598 	cmpnei	r2,r2,22
  8022d0:	10000a1e 	bne	r2,zero,8022fc <alt_epcs_flash_query+0x70>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
  8022d4:	e0ffff17 	ldw	r3,-4(fp)
  8022d8:	00802034 	movhi	r2,128
  8022dc:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 128;
  8022e0:	e0ffff17 	ldw	r3,-4(fp)
  8022e4:	00802004 	movi	r2,128
  8022e8:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  8022ec:	e0ffff17 	ldw	r3,-4(fp)
  8022f0:	00800074 	movhi	r2,1
  8022f4:	18801015 	stw	r2,64(r3)
  8022f8:	00007306 	br	8024c8 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
  8022fc:	e0bfff17 	ldw	r2,-4(fp)
  802300:	10802f17 	ldw	r2,188(r2)
  802304:	10800518 	cmpnei	r2,r2,20
  802308:	10000a1e 	bne	r2,zero,802334 <alt_epcs_flash_query+0xa8>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
  80230c:	e0ffff17 	ldw	r3,-4(fp)
  802310:	00800834 	movhi	r2,32
  802314:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 32;
  802318:	e0ffff17 	ldw	r3,-4(fp)
  80231c:	00800804 	movi	r2,32
  802320:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  802324:	e0ffff17 	ldw	r3,-4(fp)
  802328:	00800074 	movhi	r2,1
  80232c:	18801015 	stw	r2,64(r3)
  802330:	00006506 	br	8024c8 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
  802334:	e0bfff17 	ldw	r2,-4(fp)
  802338:	10802f17 	ldw	r2,188(r2)
  80233c:	108004d8 	cmpnei	r2,r2,19
  802340:	10000a1e 	bne	r2,zero,80236c <alt_epcs_flash_query+0xe0>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
  802344:	e0ffff17 	ldw	r3,-4(fp)
  802348:	00800434 	movhi	r2,16
  80234c:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 16;
  802350:	e0ffff17 	ldw	r3,-4(fp)
  802354:	00800404 	movi	r2,16
  802358:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  80235c:	e0ffff17 	ldw	r3,-4(fp)
  802360:	00800074 	movhi	r2,1
  802364:	18801015 	stw	r2,64(r3)
  802368:	00005706 	br	8024c8 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
  80236c:	e0bfff17 	ldw	r2,-4(fp)
  802370:	10802f17 	ldw	r2,188(r2)
  802374:	10800498 	cmpnei	r2,r2,18
  802378:	10000a1e 	bne	r2,zero,8023a4 <alt_epcs_flash_query+0x118>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
  80237c:	e0ffff17 	ldw	r3,-4(fp)
  802380:	00800234 	movhi	r2,8
  802384:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 8;
  802388:	e0ffff17 	ldw	r3,-4(fp)
  80238c:	00800204 	movi	r2,8
  802390:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 65536;
  802394:	e0ffff17 	ldw	r3,-4(fp)
  802398:	00800074 	movhi	r2,1
  80239c:	18801015 	stw	r2,64(r3)
  8023a0:	00004906 	br	8024c8 <alt_epcs_flash_query+0x23c>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
  8023a4:	e0bfff17 	ldw	r2,-4(fp)
  8023a8:	10802f17 	ldw	r2,188(r2)
  8023ac:	10800418 	cmpnei	r2,r2,16
  8023b0:	10000a1e 	bne	r2,zero,8023dc <alt_epcs_flash_query+0x150>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
  8023b4:	e0ffff17 	ldw	r3,-4(fp)
  8023b8:	008000b4 	movhi	r2,2
  8023bc:	18800e15 	stw	r2,56(r3)
    flash->dev.region_info[0].number_of_blocks = 4;
  8023c0:	e0ffff17 	ldw	r3,-4(fp)
  8023c4:	00800104 	movi	r2,4
  8023c8:	18800f15 	stw	r2,60(r3)
    flash->dev.region_info[0].block_size = 32768;
  8023cc:	e0ffff17 	ldw	r3,-4(fp)
  8023d0:	00a00014 	movui	r2,32768
  8023d4:	18801015 	stw	r2,64(r3)
  8023d8:	00003b06 	br	8024c8 <alt_epcs_flash_query+0x23c>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
  8023dc:	e0bfff17 	ldw	r2,-4(fp)
  8023e0:	11002d17 	ldw	r4,180(r2)
  8023e4:	08056240 	call	805624 <epcs_read_device_id>
  8023e8:	1007883a 	mov	r3,r2
  8023ec:	e0bfff17 	ldw	r2,-4(fp)
  8023f0:	10c02f15 	stw	r3,188(r2)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
  8023f4:	e0bfff17 	ldw	r2,-4(fp)
  8023f8:	10c02f17 	ldw	r3,188(r2)
  8023fc:	00804034 	movhi	r2,256
  802400:	10bfffc4 	addi	r2,r2,-1
  802404:	1886703a 	and	r3,r3,r2
  802408:	00800874 	movhi	r2,33
  80240c:	10ae8604 	addi	r2,r2,-17896
  802410:	18800a1e 	bne	r3,r2,80243c <alt_epcs_flash_query+0x1b0>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
  802414:	e0ffff17 	ldw	r3,-4(fp)
  802418:	00804034 	movhi	r2,256
  80241c:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
  802420:	e0ffff17 	ldw	r3,-4(fp)
  802424:	00804004 	movi	r2,256
  802428:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
  80242c:	e0ffff17 	ldw	r3,-4(fp)
  802430:	00800074 	movhi	r2,1
  802434:	18801015 	stw	r2,64(r3)
  802438:	00002306 	br	8024c8 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
  80243c:	e0bfff17 	ldw	r2,-4(fp)
  802440:	10802f17 	ldw	r2,188(r2)
  802444:	10803fcc 	andi	r2,r2,255
  802448:	10800618 	cmpnei	r2,r2,24
  80244c:	10000a1e 	bne	r2,zero,802478 <alt_epcs_flash_query+0x1ec>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
  802450:	e0ffff17 	ldw	r3,-4(fp)
  802454:	00804034 	movhi	r2,256
  802458:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 64;
  80245c:	e0ffff17 	ldw	r3,-4(fp)
  802460:	00801004 	movi	r2,64
  802464:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 262144;
  802468:	e0ffff17 	ldw	r3,-4(fp)
  80246c:	00800134 	movhi	r2,4
  802470:	18801015 	stw	r2,64(r3)
  802474:	00001406 	br	8024c8 <alt_epcs_flash_query+0x23c>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
  802478:	e0bfff17 	ldw	r2,-4(fp)
  80247c:	10802f17 	ldw	r2,188(r2)
  802480:	10803fcc 	andi	r2,r2,255
  802484:	10800658 	cmpnei	r2,r2,25
  802488:	10000d1e 	bne	r2,zero,8024c0 <alt_epcs_flash_query+0x234>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
  80248c:	e0ffff17 	ldw	r3,-4(fp)
  802490:	00808034 	movhi	r2,512
  802494:	18800e15 	stw	r2,56(r3)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
  802498:	e0ffff17 	ldw	r3,-4(fp)
  80249c:	00808004 	movi	r2,512
  8024a0:	18800f15 	stw	r2,60(r3)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
  8024a4:	e0ffff17 	ldw	r3,-4(fp)
  8024a8:	00800074 	movhi	r2,1
  8024ac:	18801015 	stw	r2,64(r3)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
  8024b0:	e0ffff17 	ldw	r3,-4(fp)
  8024b4:	00800044 	movi	r2,1
  8024b8:	18803115 	stw	r2,196(r3)
  8024bc:	00000206 	br	8024c8 <alt_epcs_flash_query+0x23c>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
  8024c0:	00bffb44 	movi	r2,-19
  8024c4:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
  8024c8:	e0bfff17 	ldw	r2,-4(fp)
  8024cc:	10800e17 	ldw	r2,56(r2)
  8024d0:	1007883a 	mov	r3,r2
  8024d4:	e0bfff17 	ldw	r2,-4(fp)
  8024d8:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
  8024dc:	e0ffff17 	ldw	r3,-4(fp)
  8024e0:	00800044 	movi	r2,1
  8024e4:	18800c15 	stw	r2,48(r3)
  flash->dev.region_info[0].offset = 0;
  8024e8:	e0bfff17 	ldw	r2,-4(fp)
  8024ec:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
  8024f0:	e0ffff17 	ldw	r3,-4(fp)
  8024f4:	00804004 	movi	r2,256
  8024f8:	18803015 	stw	r2,192(r3)

  /* Consider clearing all BP bits here. */
  return ret_code;
  8024fc:	e0bffe17 	ldw	r2,-8(fp)
}
  802500:	e037883a 	mov	sp,fp
  802504:	dfc00117 	ldw	ra,4(sp)
  802508:	df000017 	ldw	fp,0(sp)
  80250c:	dec00204 	addi	sp,sp,8
  802510:	f800283a 	ret

00802514 <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
  802514:	deffeb04 	addi	sp,sp,-84
  802518:	dfc01415 	stw	ra,80(sp)
  80251c:	df001315 	stw	fp,76(sp)
  802520:	df001304 	addi	fp,sp,76
  802524:	e13ff915 	stw	r4,-28(fp)
  802528:	e17ffa15 	stw	r5,-24(fp)
  80252c:	e1bffb15 	stw	r6,-20(fp)
  802530:	e1fffc15 	stw	r7,-16(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  802534:	00800804 	movi	r2,32
  802538:	e0bff015 	stw	r2,-64(fp)
  int current_offset = 0;
  80253c:	e03fef15 	stw	zero,-68(fp)

  while (n > 0)
  802540:	00002c06 	br	8025f4 <alt_epcs_flash_memcmp+0xe0>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
  802544:	e0bff017 	ldw	r2,-64(fp)
  802548:	e0bfff15 	stw	r2,-4(fp)
  80254c:	e0fffc17 	ldw	r3,-16(fp)
  802550:	e0fffe15 	stw	r3,-8(fp)
  802554:	e0bfff17 	ldw	r2,-4(fp)
  802558:	e0fffe17 	ldw	r3,-8(fp)
  80255c:	10c0022e 	bgeu	r2,r3,802568 <alt_epcs_flash_memcmp+0x54>
  802560:	e0bfff17 	ldw	r2,-4(fp)
  802564:	e0bffe15 	stw	r2,-8(fp)
  802568:	e0fffe17 	ldw	r3,-8(fp)
  80256c:	e0ffee15 	stw	r3,-72(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
  802570:	e0fffb17 	ldw	r3,-20(fp)
  802574:	e0bfef17 	ldw	r2,-68(fp)
  802578:	188b883a 	add	r5,r3,r2
  80257c:	e1bff104 	addi	r6,fp,-60
  802580:	e13ff917 	ldw	r4,-28(fp)
  802584:	e1ffee17 	ldw	r7,-72(fp)
  802588:	0802b4c0 	call	802b4c <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
  80258c:	1004403a 	cmpge	r2,r2,zero
  802590:	1000031e 	bne	r2,zero,8025a0 <alt_epcs_flash_memcmp+0x8c>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
  802594:	00bfffc4 	movi	r2,-1
  802598:	e0bffd15 	stw	r2,-12(fp)
  80259c:	00001906 	br	802604 <alt_epcs_flash_memcmp+0xf0>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
  8025a0:	e0fffa17 	ldw	r3,-24(fp)
  8025a4:	e0bfef17 	ldw	r2,-68(fp)
  8025a8:	1889883a 	add	r4,r3,r2
  8025ac:	e1bfee17 	ldw	r6,-72(fp)
  8025b0:	e17ff104 	addi	r5,fp,-60
  8025b4:	08075400 	call	807540 <memcmp>
  8025b8:	e0bfed15 	stw	r2,-76(fp)
    if (this_chunk_cmp)
  8025bc:	e0bfed17 	ldw	r2,-76(fp)
  8025c0:	1005003a 	cmpeq	r2,r2,zero
  8025c4:	1000031e 	bne	r2,zero,8025d4 <alt_epcs_flash_memcmp+0xc0>
    {
      return this_chunk_cmp;
  8025c8:	e0ffed17 	ldw	r3,-76(fp)
  8025cc:	e0fffd15 	stw	r3,-12(fp)
  8025d0:	00000c06 	br	802604 <alt_epcs_flash_memcmp+0xf0>
    }

    n -= this_chunk_size;
  8025d4:	e0ffee17 	ldw	r3,-72(fp)
  8025d8:	e0bffc17 	ldw	r2,-16(fp)
  8025dc:	10c5c83a 	sub	r2,r2,r3
  8025e0:	e0bffc15 	stw	r2,-16(fp)
    current_offset += this_chunk_size;
  8025e4:	e0ffef17 	ldw	r3,-68(fp)
  8025e8:	e0bfee17 	ldw	r2,-72(fp)
  8025ec:	1885883a 	add	r2,r3,r2
  8025f0:	e0bfef15 	stw	r2,-68(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
  8025f4:	e0bffc17 	ldw	r2,-16(fp)
  8025f8:	1004c03a 	cmpne	r2,r2,zero
  8025fc:	103fd11e 	bne	r2,zero,802544 <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
  802600:	e03ffd15 	stw	zero,-12(fp)
  802604:	e0bffd17 	ldw	r2,-12(fp)
}
  802608:	e037883a 	mov	sp,fp
  80260c:	dfc00117 	ldw	ra,4(sp)
  802610:	df000017 	ldw	fp,0(sp)
  802614:	dec00204 	addi	sp,sp,8
  802618:	f800283a 	ret

0080261c <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
  80261c:	defff204 	addi	sp,sp,-56
  802620:	dfc00d15 	stw	ra,52(sp)
  802624:	df000c15 	stw	fp,48(sp)
  802628:	df000c04 	addi	fp,sp,48
  80262c:	e13ffa15 	stw	r4,-24(fp)
  802630:	e17ffb15 	stw	r5,-20(fp)
  802634:	e1bffc15 	stw	r6,-16(fp)
  802638:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
  80263c:	e03ff915 	stw	zero,-28(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  802640:	e03ff815 	stw	zero,-32(fp)
  802644:	00008b06 	br	802874 <alt_epcs_flash_write+0x258>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
  802648:	e0bff817 	ldw	r2,-32(fp)
  80264c:	e0fffa17 	ldw	r3,-24(fp)
  802650:	1004913a 	slli	r2,r2,4
  802654:	10c5883a 	add	r2,r2,r3
  802658:	10800d04 	addi	r2,r2,52
  80265c:	10c00017 	ldw	r3,0(r2)
  802660:	e0bffb17 	ldw	r2,-20(fp)
  802664:	10c08016 	blt	r2,r3,802868 <alt_epcs_flash_write+0x24c>
  802668:	e0bff817 	ldw	r2,-32(fp)
  80266c:	e0fffa17 	ldw	r3,-24(fp)
  802670:	1004913a 	slli	r2,r2,4
  802674:	10c5883a 	add	r2,r2,r3
  802678:	10800d04 	addi	r2,r2,52
  80267c:	11000017 	ldw	r4,0(r2)
  802680:	e0bff817 	ldw	r2,-32(fp)
  802684:	e0fffa17 	ldw	r3,-24(fp)
  802688:	1004913a 	slli	r2,r2,4
  80268c:	10c5883a 	add	r2,r2,r3
  802690:	10800e04 	addi	r2,r2,56
  802694:	10800017 	ldw	r2,0(r2)
  802698:	2087883a 	add	r3,r4,r2
  80269c:	e0bffb17 	ldw	r2,-20(fp)
  8026a0:	10c0710e 	bge	r2,r3,802868 <alt_epcs_flash_write+0x24c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
  8026a4:	e0bff817 	ldw	r2,-32(fp)
  8026a8:	e0fffa17 	ldw	r3,-24(fp)
  8026ac:	1004913a 	slli	r2,r2,4
  8026b0:	10c5883a 	add	r2,r2,r3
  8026b4:	10800d04 	addi	r2,r2,52
  8026b8:	10800017 	ldw	r2,0(r2)
  8026bc:	e0bff515 	stw	r2,-44(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
  8026c0:	e03ff715 	stw	zero,-36(fp)
  8026c4:	00006006 	br	802848 <alt_epcs_flash_write+0x22c>
      {
        if ((offset >= current_offset ) &&
  8026c8:	e0fffb17 	ldw	r3,-20(fp)
  8026cc:	e0bff517 	ldw	r2,-44(fp)
  8026d0:	18805116 	blt	r3,r2,802818 <alt_epcs_flash_write+0x1fc>
  8026d4:	e0bff817 	ldw	r2,-32(fp)
  8026d8:	e0fffa17 	ldw	r3,-24(fp)
  8026dc:	1004913a 	slli	r2,r2,4
  8026e0:	10c5883a 	add	r2,r2,r3
  8026e4:	10801004 	addi	r2,r2,64
  8026e8:	10c00017 	ldw	r3,0(r2)
  8026ec:	e0bff517 	ldw	r2,-44(fp)
  8026f0:	1887883a 	add	r3,r3,r2
  8026f4:	e0bffb17 	ldw	r2,-20(fp)
  8026f8:	10c0470e 	bge	r2,r3,802818 <alt_epcs_flash_write+0x1fc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
  8026fc:	e0bff817 	ldw	r2,-32(fp)
  802700:	e0fffa17 	ldw	r3,-24(fp)
  802704:	1004913a 	slli	r2,r2,4
  802708:	10c5883a 	add	r2,r2,r3
  80270c:	10801004 	addi	r2,r2,64
  802710:	10c00017 	ldw	r3,0(r2)
  802714:	e0bff517 	ldw	r2,-44(fp)
  802718:	1887883a 	add	r3,r3,r2
  80271c:	e0bffb17 	ldw	r2,-20(fp)
  802720:	1885c83a 	sub	r2,r3,r2
  802724:	e0bff615 	stw	r2,-40(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
  802728:	e0bff617 	ldw	r2,-40(fp)
  80272c:	e0bfff15 	stw	r2,-4(fp)
  802730:	e0fffd17 	ldw	r3,-12(fp)
  802734:	e0fffe15 	stw	r3,-8(fp)
  802738:	e0bfff17 	ldw	r2,-4(fp)
  80273c:	e0fffe17 	ldw	r3,-8(fp)
  802740:	10c0020e 	bge	r2,r3,80274c <alt_epcs_flash_write+0x130>
  802744:	e0bfff17 	ldw	r2,-4(fp)
  802748:	e0bffe15 	stw	r2,-8(fp)
  80274c:	e0fffe17 	ldw	r3,-8(fp)
  802750:	e0fff615 	stw	r3,-40(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
  802754:	e1fff617 	ldw	r7,-40(fp)
  802758:	e13ffa17 	ldw	r4,-24(fp)
  80275c:	e17ffc17 	ldw	r5,-16(fp)
  802760:	e1bffb17 	ldw	r6,-20(fp)
  802764:	08025140 	call	802514 <alt_epcs_flash_memcmp>
  802768:	1005003a 	cmpeq	r2,r2,zero
  80276c:	1000131e 	bne	r2,zero,8027bc <alt_epcs_flash_write+0x1a0>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
  802770:	e0bffa17 	ldw	r2,-24(fp)
  802774:	10800817 	ldw	r2,32(r2)
  802778:	e13ffa17 	ldw	r4,-24(fp)
  80277c:	e17ff517 	ldw	r5,-44(fp)
  802780:	103ee83a 	callr	r2
  802784:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
  802788:	e0bff917 	ldw	r2,-28(fp)
  80278c:	1004c03a 	cmpne	r2,r2,zero
  802790:	10000a1e 	bne	r2,zero,8027bc <alt_epcs_flash_write+0x1a0>
            {
              ret_code = (*flash_info->write_block)(
  802794:	e0bffa17 	ldw	r2,-24(fp)
  802798:	10c00917 	ldw	r3,36(r2)
  80279c:	e0bff617 	ldw	r2,-40(fp)
  8027a0:	d8800015 	stw	r2,0(sp)
  8027a4:	e13ffa17 	ldw	r4,-24(fp)
  8027a8:	e17ff517 	ldw	r5,-44(fp)
  8027ac:	e1bffb17 	ldw	r6,-20(fp)
  8027b0:	e1fffc17 	ldw	r7,-16(fp)
  8027b4:	183ee83a 	callr	r3
  8027b8:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
  8027bc:	e0fffd17 	ldw	r3,-12(fp)
  8027c0:	e0bff617 	ldw	r2,-40(fp)
  8027c4:	18802f26 	beq	r3,r2,802884 <alt_epcs_flash_write+0x268>
  8027c8:	e0bff917 	ldw	r2,-28(fp)
  8027cc:	1004c03a 	cmpne	r2,r2,zero
  8027d0:	10002c1e 	bne	r2,zero,802884 <alt_epcs_flash_write+0x268>
          {
            goto finished;
          }

          length -= data_to_write;
  8027d4:	e0fffd17 	ldw	r3,-12(fp)
  8027d8:	e0bff617 	ldw	r2,-40(fp)
  8027dc:	1885c83a 	sub	r2,r3,r2
  8027e0:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
  8027e4:	e0bff817 	ldw	r2,-32(fp)
  8027e8:	e0fffa17 	ldw	r3,-24(fp)
  8027ec:	1004913a 	slli	r2,r2,4
  8027f0:	10c5883a 	add	r2,r2,r3
  8027f4:	10801004 	addi	r2,r2,64
  8027f8:	10c00017 	ldw	r3,0(r2)
  8027fc:	e0bff517 	ldw	r2,-44(fp)
  802800:	1885883a 	add	r2,r3,r2
  802804:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
  802808:	e0fffc17 	ldw	r3,-16(fp)
  80280c:	e0bff617 	ldw	r2,-40(fp)
  802810:	1885883a 	add	r2,r3,r2
  802814:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
  802818:	e0bff817 	ldw	r2,-32(fp)
  80281c:	e0fffa17 	ldw	r3,-24(fp)
  802820:	1004913a 	slli	r2,r2,4
  802824:	10c5883a 	add	r2,r2,r3
  802828:	10801004 	addi	r2,r2,64
  80282c:	10c00017 	ldw	r3,0(r2)
  802830:	e0bff517 	ldw	r2,-44(fp)
  802834:	10c5883a 	add	r2,r2,r3
  802838:	e0bff515 	stw	r2,-44(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
  80283c:	e0bff717 	ldw	r2,-36(fp)
  802840:	10800044 	addi	r2,r2,1
  802844:	e0bff715 	stw	r2,-36(fp)
  802848:	e0bff817 	ldw	r2,-32(fp)
  80284c:	e0fffa17 	ldw	r3,-24(fp)
  802850:	1004913a 	slli	r2,r2,4
  802854:	10c5883a 	add	r2,r2,r3
  802858:	10800f04 	addi	r2,r2,60
  80285c:	10c00017 	ldw	r3,0(r2)
  802860:	e0bff717 	ldw	r2,-36(fp)
  802864:	10ff9816 	blt	r2,r3,8026c8 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  802868:	e0bff817 	ldw	r2,-32(fp)
  80286c:	10800044 	addi	r2,r2,1
  802870:	e0bff815 	stw	r2,-32(fp)
  802874:	e0bffa17 	ldw	r2,-24(fp)
  802878:	10c00c17 	ldw	r3,48(r2)
  80287c:	e0bff817 	ldw	r2,-32(fp)
  802880:	10ff7116 	blt	r2,r3,802648 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
  802884:	e0bff917 	ldw	r2,-28(fp)
}
  802888:	e037883a 	mov	sp,fp
  80288c:	dfc00117 	ldw	ra,4(sp)
  802890:	df000017 	ldw	fp,0(sp)
  802894:	dec00204 	addi	sp,sp,8
  802898:	f800283a 	ret

0080289c <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
  80289c:	defffa04 	addi	sp,sp,-24
  8028a0:	df000515 	stw	fp,20(sp)
  8028a4:	df000504 	addi	fp,sp,20
  8028a8:	e13ffd15 	stw	r4,-12(fp)
  8028ac:	e17ffe15 	stw	r5,-8(fp)
  8028b0:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  8028b4:	e03ffc15 	stw	zero,-16(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
  8028b8:	e0bffd17 	ldw	r2,-12(fp)
  8028bc:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
  8028c0:	e0bffb17 	ldw	r2,-20(fp)
  8028c4:	10c00c17 	ldw	r3,48(r2)
  8028c8:	e0bfff17 	ldw	r2,-4(fp)
  8028cc:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
  8028d0:	e0bffb17 	ldw	r2,-20(fp)
  8028d4:	10800c17 	ldw	r2,48(r2)
  8028d8:	1004c03a 	cmpne	r2,r2,zero
  8028dc:	1000031e 	bne	r2,zero,8028ec <alt_epcs_flash_get_info+0x50>
  {
    ret_code = -EIO;
  8028e0:	00bffec4 	movi	r2,-5
  8028e4:	e0bffc15 	stw	r2,-16(fp)
  8028e8:	00000b06 	br	802918 <alt_epcs_flash_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  8028ec:	e0bffb17 	ldw	r2,-20(fp)
  8028f0:	10800c17 	ldw	r2,48(r2)
  8028f4:	10800250 	cmplti	r2,r2,9
  8028f8:	1000031e 	bne	r2,zero,802908 <alt_epcs_flash_get_info+0x6c>
  {
    ret_code = -ENOMEM;
  8028fc:	00bffd04 	movi	r2,-12
  802900:	e0bffc15 	stw	r2,-16(fp)
  802904:	00000406 	br	802918 <alt_epcs_flash_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
  802908:	e0bffb17 	ldw	r2,-20(fp)
  80290c:	10c00d04 	addi	r3,r2,52
  802910:	e0bffe17 	ldw	r2,-8(fp)
  802914:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
  802918:	e0bffc17 	ldw	r2,-16(fp)
}
  80291c:	e037883a 	mov	sp,fp
  802920:	df000017 	ldw	fp,0(sp)
  802924:	dec00104 	addi	sp,sp,4
  802928:	f800283a 	ret

0080292c <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
  80292c:	defffa04 	addi	sp,sp,-24
  802930:	dfc00515 	stw	ra,20(sp)
  802934:	df000415 	stw	fp,16(sp)
  802938:	df000404 	addi	fp,sp,16
  80293c:	e13ffe15 	stw	r4,-8(fp)
  802940:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
  802944:	e03ffd15 	stw	zero,-12(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  802948:	e0bffe17 	ldw	r2,-8(fp)
  80294c:	e0bffc15 	stw	r2,-16(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
  802950:	e13ffe17 	ldw	r4,-8(fp)
  802954:	e17fff17 	ldw	r5,-4(fp)
  802958:	080299c0 	call	80299c <alt_epcs_test_address>
  80295c:	e0bffd15 	stw	r2,-12(fp)

  if (ret_code >= 0)
  802960:	e0bffd17 	ldw	r2,-12(fp)
  802964:	1004803a 	cmplt	r2,r2,zero
  802968:	1000061e 	bne	r2,zero,802984 <alt_epcs_flash_erase_block+0x58>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
  80296c:	e0bffc17 	ldw	r2,-16(fp)
  802970:	11002d17 	ldw	r4,180(r2)
  802974:	e17fff17 	ldw	r5,-4(fp)
  802978:	e0bffc17 	ldw	r2,-16(fp)
  80297c:	11803117 	ldw	r6,196(r2)
  802980:	08050e00 	call	8050e0 <epcs_sector_erase>
  }
  return ret_code;
  802984:	e0bffd17 	ldw	r2,-12(fp)
}
  802988:	e037883a 	mov	sp,fp
  80298c:	dfc00117 	ldw	ra,4(sp)
  802990:	df000017 	ldw	fp,0(sp)
  802994:	dec00204 	addi	sp,sp,8
  802998:	f800283a 	ret

0080299c <alt_epcs_test_address>:
}


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
  80299c:	defff904 	addi	sp,sp,-28
  8029a0:	df000615 	stw	fp,24(sp)
  8029a4:	df000604 	addi	fp,sp,24
  8029a8:	e13ffe15 	stw	r4,-8(fp)
  8029ac:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
  8029b0:	e03ffd15 	stw	zero,-12(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  8029b4:	e0bffe17 	ldw	r2,-8(fp)
  8029b8:	e0bffc15 	stw	r2,-16(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  8029bc:	e0bffc17 	ldw	r2,-16(fp)
  8029c0:	10800c17 	ldw	r2,48(r2)
  8029c4:	10bfffc4 	addi	r2,r2,-1
  8029c8:	e0bffb15 	stw	r2,-20(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
  8029cc:	e0bffb17 	ldw	r2,-20(fp)
  8029d0:	e0fffc17 	ldw	r3,-16(fp)
  8029d4:	1004913a 	slli	r2,r2,4
  8029d8:	10c5883a 	add	r2,r2,r3
  8029dc:	10800d04 	addi	r2,r2,52
  8029e0:	11000017 	ldw	r4,0(r2)
  8029e4:	e0bffb17 	ldw	r2,-20(fp)
  8029e8:	e0fffc17 	ldw	r3,-16(fp)
  8029ec:	1004913a 	slli	r2,r2,4
  8029f0:	10c5883a 	add	r2,r2,r3
  8029f4:	10800e04 	addi	r2,r2,56
  8029f8:	10800017 	ldw	r2,0(r2)
  8029fc:	2085883a 	add	r2,r4,r2
  802a00:	10bfffc4 	addi	r2,r2,-1
  802a04:	e0bffa15 	stw	r2,-24(fp)

  if (offset > last_device_address)
  802a08:	e0ffff17 	ldw	r3,-4(fp)
  802a0c:	e0bffa17 	ldw	r2,-24(fp)
  802a10:	10c0022e 	bgeu	r2,r3,802a1c <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
  802a14:	00bffec4 	movi	r2,-5
  802a18:	e0bffd15 	stw	r2,-12(fp)
  }
  return ret_code;
  802a1c:	e0bffd17 	ldw	r2,-12(fp)
}
  802a20:	e037883a 	mov	sp,fp
  802a24:	df000017 	ldw	fp,0(sp)
  802a28:	dec00104 	addi	sp,sp,4
  802a2c:	f800283a 	ret

00802a30 <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
  802a30:	defff204 	addi	sp,sp,-56
  802a34:	dfc00d15 	stw	ra,52(sp)
  802a38:	df000c15 	stw	fp,48(sp)
  802a3c:	df000c04 	addi	fp,sp,48
  802a40:	e13ffa15 	stw	r4,-24(fp)
  802a44:	e17ffb15 	stw	r5,-20(fp)
  802a48:	e1bffc15 	stw	r6,-16(fp)
  802a4c:	e1fffd15 	stw	r7,-12(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  802a50:	e0bffa17 	ldw	r2,-24(fp)
  802a54:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
  802a58:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
  802a5c:	e13ffa17 	ldw	r4,-24(fp)
  802a60:	e17ffc17 	ldw	r5,-16(fp)
  802a64:	080299c0 	call	80299c <alt_epcs_test_address>
  802a68:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
  802a6c:	e0bff917 	ldw	r2,-28(fp)
  802a70:	1004803a 	cmplt	r2,r2,zero
  802a74:	10002f1e 	bne	r2,zero,802b34 <alt_epcs_flash_write_block+0x104>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
  802a78:	00002b06 	br	802b28 <alt_epcs_flash_write_block+0xf8>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
  802a7c:	e0bff817 	ldw	r2,-32(fp)
  802a80:	10c03017 	ldw	r3,192(r2)
  802a84:	e0bffc17 	ldw	r2,-16(fp)
  802a88:	1887883a 	add	r3,r3,r2
  802a8c:	e0bff817 	ldw	r2,-32(fp)
  802a90:	10803017 	ldw	r2,192(r2)
  802a94:	0085c83a 	sub	r2,zero,r2
  802a98:	1884703a 	and	r2,r3,r2
  802a9c:	e0bff515 	stw	r2,-44(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
  802aa0:	e0fff517 	ldw	r3,-44(fp)
  802aa4:	e0bffc17 	ldw	r2,-16(fp)
  802aa8:	1885c83a 	sub	r2,r3,r2
  802aac:	e0c00217 	ldw	r3,8(fp)
  802ab0:	e0ffff15 	stw	r3,-4(fp)
  802ab4:	e0bffe15 	stw	r2,-8(fp)
  802ab8:	e0bfff17 	ldw	r2,-4(fp)
  802abc:	e0fffe17 	ldw	r3,-8(fp)
  802ac0:	10c0020e 	bge	r2,r3,802acc <alt_epcs_flash_write_block+0x9c>
  802ac4:	e0bfff17 	ldw	r2,-4(fp)
  802ac8:	e0bffe15 	stw	r2,-8(fp)
  802acc:	e0fffe17 	ldw	r3,-8(fp)
  802ad0:	e0fff615 	stw	r3,-40(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
  802ad4:	e0bff817 	ldw	r2,-32(fp)
  802ad8:	11002d17 	ldw	r4,180(r2)
  802adc:	e0fffd17 	ldw	r3,-12(fp)
  802ae0:	e0bff717 	ldw	r2,-36(fp)
  802ae4:	188d883a 	add	r6,r3,r2
  802ae8:	e0bff817 	ldw	r2,-32(fp)
  802aec:	10803117 	ldw	r2,196(r2)
  802af0:	d8800015 	stw	r2,0(sp)
  802af4:	e17ffc17 	ldw	r5,-16(fp)
  802af8:	e1fff617 	ldw	r7,-40(fp)
  802afc:	08054480 	call	805448 <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
  802b00:	e0c00217 	ldw	r3,8(fp)
  802b04:	e0bff617 	ldw	r2,-40(fp)
  802b08:	1885c83a 	sub	r2,r3,r2
  802b0c:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
  802b10:	e0fff717 	ldw	r3,-36(fp)
  802b14:	e0bff617 	ldw	r2,-40(fp)
  802b18:	1885883a 	add	r2,r3,r2
  802b1c:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
  802b20:	e0bff517 	ldw	r2,-44(fp)
  802b24:	e0bffc15 	stw	r2,-16(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
  802b28:	e0800217 	ldw	r2,8(fp)
  802b2c:	1004c03a 	cmpne	r2,r2,zero
  802b30:	103fd21e 	bne	r2,zero,802a7c <alt_epcs_flash_write_block+0x4c>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
  802b34:	e0bff917 	ldw	r2,-28(fp)
}
  802b38:	e037883a 	mov	sp,fp
  802b3c:	dfc00117 	ldw	ra,4(sp)
  802b40:	df000017 	ldw	fp,0(sp)
  802b44:	dec00204 	addi	sp,sp,8
  802b48:	f800283a 	ret

00802b4c <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
  802b4c:	defff704 	addi	sp,sp,-36
  802b50:	dfc00815 	stw	ra,32(sp)
  802b54:	df000715 	stw	fp,28(sp)
  802b58:	df000704 	addi	fp,sp,28
  802b5c:	e13ffc15 	stw	r4,-16(fp)
  802b60:	e17ffd15 	stw	r5,-12(fp)
  802b64:	e1bffe15 	stw	r6,-8(fp)
  802b68:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  802b6c:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  802b70:	e0bffc17 	ldw	r2,-16(fp)
  802b74:	e0bffa15 	stw	r2,-24(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
  802b78:	e13ffc17 	ldw	r4,-16(fp)
  802b7c:	e17ffd17 	ldw	r5,-12(fp)
  802b80:	080299c0 	call	80299c <alt_epcs_test_address>
  802b84:	e0bffb15 	stw	r2,-20(fp)

  if (ret_code >= 0)
  802b88:	e0bffb17 	ldw	r2,-20(fp)
  802b8c:	1004803a 	cmplt	r2,r2,zero
  802b90:	10000e1e 	bne	r2,zero,802bcc <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
  802b94:	e0bffa17 	ldw	r2,-24(fp)
  802b98:	11002d17 	ldw	r4,180(r2)
  802b9c:	e1bffe17 	ldw	r6,-8(fp)
  802ba0:	e0bffa17 	ldw	r2,-24(fp)
  802ba4:	10803117 	ldw	r2,196(r2)
  802ba8:	d8800015 	stw	r2,0(sp)
  802bac:	e17ffd17 	ldw	r5,-12(fp)
  802bb0:	e1ffff17 	ldw	r7,-4(fp)
  802bb4:	08052480 	call	805248 <epcs_read_buffer>
  802bb8:	e0bffb15 	stw	r2,-20(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
  802bbc:	e0fffb17 	ldw	r3,-20(fp)
  802bc0:	e0bfff17 	ldw	r2,-4(fp)
  802bc4:	1880011e 	bne	r3,r2,802bcc <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
  802bc8:	e03ffb15 	stw	zero,-20(fp)
    }
  }
  return ret_code;
  802bcc:	e0bffb17 	ldw	r2,-20(fp)
}
  802bd0:	e037883a 	mov	sp,fp
  802bd4:	dfc00117 	ldw	ra,4(sp)
  802bd8:	df000017 	ldw	fp,0(sp)
  802bdc:	dec00204 	addi	sp,sp,8
  802be0:	f800283a 	ret

00802be4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  802be4:	defffa04 	addi	sp,sp,-24
  802be8:	dfc00515 	stw	ra,20(sp)
  802bec:	df000415 	stw	fp,16(sp)
  802bf0:	df000404 	addi	fp,sp,16
  802bf4:	e13ffd15 	stw	r4,-12(fp)
  802bf8:	e17ffe15 	stw	r5,-8(fp)
  802bfc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802c00:	e0bffd17 	ldw	r2,-12(fp)
  802c04:	10800017 	ldw	r2,0(r2)
  802c08:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  802c0c:	e0bffc17 	ldw	r2,-16(fp)
  802c10:	11000a04 	addi	r4,r2,40
  802c14:	e0bffd17 	ldw	r2,-12(fp)
  802c18:	11c00217 	ldw	r7,8(r2)
  802c1c:	e17ffe17 	ldw	r5,-8(fp)
  802c20:	e1bfff17 	ldw	r6,-4(fp)
  802c24:	080322c0 	call	80322c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  802c28:	e037883a 	mov	sp,fp
  802c2c:	dfc00117 	ldw	ra,4(sp)
  802c30:	df000017 	ldw	fp,0(sp)
  802c34:	dec00204 	addi	sp,sp,8
  802c38:	f800283a 	ret

00802c3c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  802c3c:	defffa04 	addi	sp,sp,-24
  802c40:	dfc00515 	stw	ra,20(sp)
  802c44:	df000415 	stw	fp,16(sp)
  802c48:	df000404 	addi	fp,sp,16
  802c4c:	e13ffd15 	stw	r4,-12(fp)
  802c50:	e17ffe15 	stw	r5,-8(fp)
  802c54:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802c58:	e0bffd17 	ldw	r2,-12(fp)
  802c5c:	10800017 	ldw	r2,0(r2)
  802c60:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  802c64:	e0bffc17 	ldw	r2,-16(fp)
  802c68:	11000a04 	addi	r4,r2,40
  802c6c:	e0bffd17 	ldw	r2,-12(fp)
  802c70:	11c00217 	ldw	r7,8(r2)
  802c74:	e17ffe17 	ldw	r5,-8(fp)
  802c78:	e1bfff17 	ldw	r6,-4(fp)
  802c7c:	08034500 	call	803450 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  802c80:	e037883a 	mov	sp,fp
  802c84:	dfc00117 	ldw	ra,4(sp)
  802c88:	df000017 	ldw	fp,0(sp)
  802c8c:	dec00204 	addi	sp,sp,8
  802c90:	f800283a 	ret

00802c94 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  802c94:	defffc04 	addi	sp,sp,-16
  802c98:	dfc00315 	stw	ra,12(sp)
  802c9c:	df000215 	stw	fp,8(sp)
  802ca0:	df000204 	addi	fp,sp,8
  802ca4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802ca8:	e0bfff17 	ldw	r2,-4(fp)
  802cac:	10800017 	ldw	r2,0(r2)
  802cb0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  802cb4:	e0bffe17 	ldw	r2,-8(fp)
  802cb8:	11000a04 	addi	r4,r2,40
  802cbc:	e0bfff17 	ldw	r2,-4(fp)
  802cc0:	11400217 	ldw	r5,8(r2)
  802cc4:	08030c40 	call	8030c4 <altera_avalon_jtag_uart_close>
}
  802cc8:	e037883a 	mov	sp,fp
  802ccc:	dfc00117 	ldw	ra,4(sp)
  802cd0:	df000017 	ldw	fp,0(sp)
  802cd4:	dec00204 	addi	sp,sp,8
  802cd8:	f800283a 	ret

00802cdc <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  802cdc:	defffa04 	addi	sp,sp,-24
  802ce0:	dfc00515 	stw	ra,20(sp)
  802ce4:	df000415 	stw	fp,16(sp)
  802ce8:	df000404 	addi	fp,sp,16
  802cec:	e13ffd15 	stw	r4,-12(fp)
  802cf0:	e17ffe15 	stw	r5,-8(fp)
  802cf4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  802cf8:	e0bffd17 	ldw	r2,-12(fp)
  802cfc:	10800017 	ldw	r2,0(r2)
  802d00:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  802d04:	e0bffc17 	ldw	r2,-16(fp)
  802d08:	11000a04 	addi	r4,r2,40
  802d0c:	e17ffe17 	ldw	r5,-8(fp)
  802d10:	e1bfff17 	ldw	r6,-4(fp)
  802d14:	08031380 	call	803138 <altera_avalon_jtag_uart_ioctl>
}
  802d18:	e037883a 	mov	sp,fp
  802d1c:	dfc00117 	ldw	ra,4(sp)
  802d20:	df000017 	ldw	fp,0(sp)
  802d24:	dec00204 	addi	sp,sp,8
  802d28:	f800283a 	ret

00802d2c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  802d2c:	defffa04 	addi	sp,sp,-24
  802d30:	dfc00515 	stw	ra,20(sp)
  802d34:	df000415 	stw	fp,16(sp)
  802d38:	df000404 	addi	fp,sp,16
  802d3c:	e13ffd15 	stw	r4,-12(fp)
  802d40:	e17ffe15 	stw	r5,-8(fp)
  802d44:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802d48:	e0fffd17 	ldw	r3,-12(fp)
  802d4c:	00800044 	movi	r2,1
  802d50:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  802d54:	e0bffd17 	ldw	r2,-12(fp)
  802d58:	10800017 	ldw	r2,0(r2)
  802d5c:	11000104 	addi	r4,r2,4
  802d60:	e0bffd17 	ldw	r2,-12(fp)
  802d64:	10800817 	ldw	r2,32(r2)
  802d68:	1007883a 	mov	r3,r2
  802d6c:	2005883a 	mov	r2,r4
  802d70:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  802d74:	e13ffe17 	ldw	r4,-8(fp)
  802d78:	e17fff17 	ldw	r5,-4(fp)
  802d7c:	d8000015 	stw	zero,0(sp)
  802d80:	01802034 	movhi	r6,128
  802d84:	318b7b04 	addi	r6,r6,11756
  802d88:	e1fffd17 	ldw	r7,-12(fp)
  802d8c:	0805ea00 	call	805ea0 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  802d90:	e0bffd17 	ldw	r2,-12(fp)
  802d94:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  802d98:	e0bffd17 	ldw	r2,-12(fp)
  802d9c:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  802da0:	00802074 	movhi	r2,129
  802da4:	10a63604 	addi	r2,r2,-26408
  802da8:	10800017 	ldw	r2,0(r2)
  802dac:	100b883a 	mov	r5,r2
  802db0:	01802034 	movhi	r6,128
  802db4:	318c0504 	addi	r6,r6,12308
  802db8:	e1fffd17 	ldw	r7,-12(fp)
  802dbc:	08057540 	call	805754 <alt_alarm_start>
  802dc0:	1004403a 	cmpge	r2,r2,zero
  802dc4:	1000041e 	bne	r2,zero,802dd8 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  802dc8:	e0fffd17 	ldw	r3,-12(fp)
  802dcc:	00a00034 	movhi	r2,32768
  802dd0:	10bfffc4 	addi	r2,r2,-1
  802dd4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  802dd8:	e037883a 	mov	sp,fp
  802ddc:	dfc00117 	ldw	ra,4(sp)
  802de0:	df000017 	ldw	fp,0(sp)
  802de4:	dec00204 	addi	sp,sp,8
  802de8:	f800283a 	ret

00802dec <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  802dec:	defff804 	addi	sp,sp,-32
  802df0:	df000715 	stw	fp,28(sp)
  802df4:	df000704 	addi	fp,sp,28
  802df8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  802dfc:	e0bfff17 	ldw	r2,-4(fp)
  802e00:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
  802e04:	e0bffe17 	ldw	r2,-8(fp)
  802e08:	10800017 	ldw	r2,0(r2)
  802e0c:	e0bffd15 	stw	r2,-12(fp)
  802e10:	00000006 	br	802e14 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802e14:	e0bffd17 	ldw	r2,-12(fp)
  802e18:	10800104 	addi	r2,r2,4
  802e1c:	10800037 	ldwio	r2,0(r2)
  802e20:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  802e24:	e0bffc17 	ldw	r2,-16(fp)
  802e28:	1080c00c 	andi	r2,r2,768
  802e2c:	1005003a 	cmpeq	r2,r2,zero
  802e30:	1000741e 	bne	r2,zero,803004 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  802e34:	e0bffc17 	ldw	r2,-16(fp)
  802e38:	1080400c 	andi	r2,r2,256
  802e3c:	1005003a 	cmpeq	r2,r2,zero
  802e40:	1000351e 	bne	r2,zero,802f18 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  802e44:	00800074 	movhi	r2,1
  802e48:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802e4c:	e0bffe17 	ldw	r2,-8(fp)
  802e50:	10800a17 	ldw	r2,40(r2)
  802e54:	10800044 	addi	r2,r2,1
  802e58:	1081ffcc 	andi	r2,r2,2047
  802e5c:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
  802e60:	e0bffe17 	ldw	r2,-8(fp)
  802e64:	10c00b17 	ldw	r3,44(r2)
  802e68:	e0bffa17 	ldw	r2,-24(fp)
  802e6c:	18801626 	beq	r3,r2,802ec8 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  802e70:	e0bffd17 	ldw	r2,-12(fp)
  802e74:	10800037 	ldwio	r2,0(r2)
  802e78:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  802e7c:	e0bffb17 	ldw	r2,-20(fp)
  802e80:	10a0000c 	andi	r2,r2,32768
  802e84:	1005003a 	cmpeq	r2,r2,zero
  802e88:	10000f1e 	bne	r2,zero,802ec8 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  802e8c:	e0bffe17 	ldw	r2,-8(fp)
  802e90:	10c00a17 	ldw	r3,40(r2)
  802e94:	e0bffb17 	ldw	r2,-20(fp)
  802e98:	1009883a 	mov	r4,r2
  802e9c:	e0bffe17 	ldw	r2,-8(fp)
  802ea0:	1885883a 	add	r2,r3,r2
  802ea4:	10800e04 	addi	r2,r2,56
  802ea8:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802eac:	e0bffe17 	ldw	r2,-8(fp)
  802eb0:	10800a17 	ldw	r2,40(r2)
  802eb4:	10800044 	addi	r2,r2,1
  802eb8:	10c1ffcc 	andi	r3,r2,2047
  802ebc:	e0bffe17 	ldw	r2,-8(fp)
  802ec0:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  802ec4:	003fe106 	br	802e4c <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  802ec8:	e0bffb17 	ldw	r2,-20(fp)
  802ecc:	10bfffec 	andhi	r2,r2,65535
  802ed0:	1005003a 	cmpeq	r2,r2,zero
  802ed4:	1000101e 	bne	r2,zero,802f18 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802ed8:	e0bffe17 	ldw	r2,-8(fp)
  802edc:	10c00817 	ldw	r3,32(r2)
  802ee0:	00bfff84 	movi	r2,-2
  802ee4:	1886703a 	and	r3,r3,r2
  802ee8:	e0bffe17 	ldw	r2,-8(fp)
  802eec:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  802ef0:	e0bffd17 	ldw	r2,-12(fp)
  802ef4:	11000104 	addi	r4,r2,4
  802ef8:	e0bffe17 	ldw	r2,-8(fp)
  802efc:	10800817 	ldw	r2,32(r2)
  802f00:	1007883a 	mov	r3,r2
  802f04:	2005883a 	mov	r2,r4
  802f08:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802f0c:	e0bffd17 	ldw	r2,-12(fp)
  802f10:	10800104 	addi	r2,r2,4
  802f14:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  802f18:	e0bffc17 	ldw	r2,-16(fp)
  802f1c:	1080800c 	andi	r2,r2,512
  802f20:	1005003a 	cmpeq	r2,r2,zero
  802f24:	103fbb1e 	bne	r2,zero,802e14 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  802f28:	e0bffc17 	ldw	r2,-16(fp)
  802f2c:	10bfffec 	andhi	r2,r2,65535
  802f30:	1004d43a 	srli	r2,r2,16
  802f34:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  802f38:	00001506 	br	802f90 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  802f3c:	e13ffd17 	ldw	r4,-12(fp)
  802f40:	e0bffe17 	ldw	r2,-8(fp)
  802f44:	10c00d17 	ldw	r3,52(r2)
  802f48:	e0bffe17 	ldw	r2,-8(fp)
  802f4c:	1885883a 	add	r2,r3,r2
  802f50:	10820e04 	addi	r2,r2,2104
  802f54:	10800003 	ldbu	r2,0(r2)
  802f58:	10c03fcc 	andi	r3,r2,255
  802f5c:	18c0201c 	xori	r3,r3,128
  802f60:	18ffe004 	addi	r3,r3,-128
  802f64:	2005883a 	mov	r2,r4
  802f68:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802f6c:	e0bffe17 	ldw	r2,-8(fp)
  802f70:	10800d17 	ldw	r2,52(r2)
  802f74:	10800044 	addi	r2,r2,1
  802f78:	10c1ffcc 	andi	r3,r2,2047
  802f7c:	e0bffe17 	ldw	r2,-8(fp)
  802f80:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  802f84:	e0bff917 	ldw	r2,-28(fp)
  802f88:	10bfffc4 	addi	r2,r2,-1
  802f8c:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  802f90:	e0bff917 	ldw	r2,-28(fp)
  802f94:	1005003a 	cmpeq	r2,r2,zero
  802f98:	1000051e 	bne	r2,zero,802fb0 <altera_avalon_jtag_uart_irq+0x1c4>
  802f9c:	e0bffe17 	ldw	r2,-8(fp)
  802fa0:	10c00d17 	ldw	r3,52(r2)
  802fa4:	e0bffe17 	ldw	r2,-8(fp)
  802fa8:	10800c17 	ldw	r2,48(r2)
  802fac:	18bfe31e 	bne	r3,r2,802f3c <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  802fb0:	e0bff917 	ldw	r2,-28(fp)
  802fb4:	1005003a 	cmpeq	r2,r2,zero
  802fb8:	103f961e 	bne	r2,zero,802e14 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  802fbc:	e0bffe17 	ldw	r2,-8(fp)
  802fc0:	10c00817 	ldw	r3,32(r2)
  802fc4:	00bfff44 	movi	r2,-3
  802fc8:	1886703a 	and	r3,r3,r2
  802fcc:	e0bffe17 	ldw	r2,-8(fp)
  802fd0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  802fd4:	e0bffe17 	ldw	r2,-8(fp)
  802fd8:	10800017 	ldw	r2,0(r2)
  802fdc:	11000104 	addi	r4,r2,4
  802fe0:	e0bffe17 	ldw	r2,-8(fp)
  802fe4:	10800817 	ldw	r2,32(r2)
  802fe8:	1007883a 	mov	r3,r2
  802fec:	2005883a 	mov	r2,r4
  802ff0:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  802ff4:	e0bffd17 	ldw	r2,-12(fp)
  802ff8:	10800104 	addi	r2,r2,4
  802ffc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  803000:	003f8406 	br	802e14 <altera_avalon_jtag_uart_irq+0x28>
}
  803004:	e037883a 	mov	sp,fp
  803008:	df000017 	ldw	fp,0(sp)
  80300c:	dec00104 	addi	sp,sp,4
  803010:	f800283a 	ret

00803014 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  803014:	defffc04 	addi	sp,sp,-16
  803018:	df000315 	stw	fp,12(sp)
  80301c:	df000304 	addi	fp,sp,12
  803020:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  803024:	e0bfff17 	ldw	r2,-4(fp)
  803028:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  80302c:	e0bffe17 	ldw	r2,-8(fp)
  803030:	10800017 	ldw	r2,0(r2)
  803034:	10800104 	addi	r2,r2,4
  803038:	10800037 	ldwio	r2,0(r2)
  80303c:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  803040:	e0bffd17 	ldw	r2,-12(fp)
  803044:	1081000c 	andi	r2,r2,1024
  803048:	1005003a 	cmpeq	r2,r2,zero
  80304c:	10000c1e 	bne	r2,zero,803080 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  803050:	e0bffe17 	ldw	r2,-8(fp)
  803054:	10800017 	ldw	r2,0(r2)
  803058:	11000104 	addi	r4,r2,4
  80305c:	e0bffe17 	ldw	r2,-8(fp)
  803060:	10800817 	ldw	r2,32(r2)
  803064:	10810014 	ori	r2,r2,1024
  803068:	1007883a 	mov	r3,r2
  80306c:	2005883a 	mov	r2,r4
  803070:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
  803074:	e0bffe17 	ldw	r2,-8(fp)
  803078:	10000915 	stw	zero,36(r2)
  80307c:	00000a06 	br	8030a8 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  803080:	e0bffe17 	ldw	r2,-8(fp)
  803084:	10c00917 	ldw	r3,36(r2)
  803088:	00a00034 	movhi	r2,32768
  80308c:	10bfff04 	addi	r2,r2,-4
  803090:	10c00536 	bltu	r2,r3,8030a8 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
  803094:	e0bffe17 	ldw	r2,-8(fp)
  803098:	10800917 	ldw	r2,36(r2)
  80309c:	10c00044 	addi	r3,r2,1
  8030a0:	e0bffe17 	ldw	r2,-8(fp)
  8030a4:	10c00915 	stw	r3,36(r2)
  8030a8:	00802074 	movhi	r2,129
  8030ac:	10a63604 	addi	r2,r2,-26408
  8030b0:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  8030b4:	e037883a 	mov	sp,fp
  8030b8:	df000017 	ldw	fp,0(sp)
  8030bc:	dec00104 	addi	sp,sp,4
  8030c0:	f800283a 	ret

008030c4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  8030c4:	defffc04 	addi	sp,sp,-16
  8030c8:	df000315 	stw	fp,12(sp)
  8030cc:	df000304 	addi	fp,sp,12
  8030d0:	e13ffd15 	stw	r4,-12(fp)
  8030d4:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  8030d8:	00000706 	br	8030f8 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
  8030dc:	e0bffe17 	ldw	r2,-8(fp)
  8030e0:	1090000c 	andi	r2,r2,16384
  8030e4:	1005003a 	cmpeq	r2,r2,zero
  8030e8:	1000031e 	bne	r2,zero,8030f8 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
  8030ec:	00bffd44 	movi	r2,-11
  8030f0:	e0bfff15 	stw	r2,-4(fp)
  8030f4:	00000b06 	br	803124 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  8030f8:	e0bffd17 	ldw	r2,-12(fp)
  8030fc:	10c00d17 	ldw	r3,52(r2)
  803100:	e0bffd17 	ldw	r2,-12(fp)
  803104:	10800c17 	ldw	r2,48(r2)
  803108:	18800526 	beq	r3,r2,803120 <altera_avalon_jtag_uart_close+0x5c>
  80310c:	e0bffd17 	ldw	r2,-12(fp)
  803110:	10c00917 	ldw	r3,36(r2)
  803114:	e0bffd17 	ldw	r2,-12(fp)
  803118:	10800117 	ldw	r2,4(r2)
  80311c:	18bfef36 	bltu	r3,r2,8030dc <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  803120:	e03fff15 	stw	zero,-4(fp)
  803124:	e0bfff17 	ldw	r2,-4(fp)
}
  803128:	e037883a 	mov	sp,fp
  80312c:	df000017 	ldw	fp,0(sp)
  803130:	dec00104 	addi	sp,sp,4
  803134:	f800283a 	ret

00803138 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  803138:	defff804 	addi	sp,sp,-32
  80313c:	df000715 	stw	fp,28(sp)
  803140:	df000704 	addi	fp,sp,28
  803144:	e13ffb15 	stw	r4,-20(fp)
  803148:	e17ffc15 	stw	r5,-16(fp)
  80314c:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
  803150:	00bff9c4 	movi	r2,-25
  803154:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
  803158:	e0bffc17 	ldw	r2,-16(fp)
  80315c:	e0bfff15 	stw	r2,-4(fp)
  803160:	e0ffff17 	ldw	r3,-4(fp)
  803164:	189a8060 	cmpeqi	r2,r3,27137
  803168:	1000041e 	bne	r2,zero,80317c <altera_avalon_jtag_uart_ioctl+0x44>
  80316c:	e0ffff17 	ldw	r3,-4(fp)
  803170:	189a80a0 	cmpeqi	r2,r3,27138
  803174:	10001b1e 	bne	r2,zero,8031e4 <altera_avalon_jtag_uart_ioctl+0xac>
  803178:	00002706 	br	803218 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  80317c:	e0bffb17 	ldw	r2,-20(fp)
  803180:	10c00117 	ldw	r3,4(r2)
  803184:	00a00034 	movhi	r2,32768
  803188:	10bfffc4 	addi	r2,r2,-1
  80318c:	18802226 	beq	r3,r2,803218 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
  803190:	e0bffd17 	ldw	r2,-12(fp)
  803194:	10800017 	ldw	r2,0(r2)
  803198:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  80319c:	e0bff917 	ldw	r2,-28(fp)
  8031a0:	10800090 	cmplti	r2,r2,2
  8031a4:	1000071e 	bne	r2,zero,8031c4 <altera_avalon_jtag_uart_ioctl+0x8c>
  8031a8:	e0fff917 	ldw	r3,-28(fp)
  8031ac:	00a00034 	movhi	r2,32768
  8031b0:	10bfffc4 	addi	r2,r2,-1
  8031b4:	18800326 	beq	r3,r2,8031c4 <altera_avalon_jtag_uart_ioctl+0x8c>
  8031b8:	e0bff917 	ldw	r2,-28(fp)
  8031bc:	e0bffe15 	stw	r2,-8(fp)
  8031c0:	00000306 	br	8031d0 <altera_avalon_jtag_uart_ioctl+0x98>
  8031c4:	00e00034 	movhi	r3,32768
  8031c8:	18ffff84 	addi	r3,r3,-2
  8031cc:	e0fffe15 	stw	r3,-8(fp)
  8031d0:	e0bffb17 	ldw	r2,-20(fp)
  8031d4:	e0fffe17 	ldw	r3,-8(fp)
  8031d8:	10c00115 	stw	r3,4(r2)
      rc = 0;
  8031dc:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
  8031e0:	00000d06 	br	803218 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  8031e4:	e0bffb17 	ldw	r2,-20(fp)
  8031e8:	10c00117 	ldw	r3,4(r2)
  8031ec:	00a00034 	movhi	r2,32768
  8031f0:	10bfffc4 	addi	r2,r2,-1
  8031f4:	18800826 	beq	r3,r2,803218 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  8031f8:	e13ffd17 	ldw	r4,-12(fp)
  8031fc:	e0bffb17 	ldw	r2,-20(fp)
  803200:	10c00917 	ldw	r3,36(r2)
  803204:	e0bffb17 	ldw	r2,-20(fp)
  803208:	10800117 	ldw	r2,4(r2)
  80320c:	1885803a 	cmpltu	r2,r3,r2
  803210:	20800015 	stw	r2,0(r4)
      rc = 0;
  803214:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
  803218:	e0bffa17 	ldw	r2,-24(fp)
}
  80321c:	e037883a 	mov	sp,fp
  803220:	df000017 	ldw	fp,0(sp)
  803224:	dec00104 	addi	sp,sp,4
  803228:	f800283a 	ret

0080322c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  80322c:	defff204 	addi	sp,sp,-56
  803230:	dfc00d15 	stw	ra,52(sp)
  803234:	df000c15 	stw	fp,48(sp)
  803238:	df000c04 	addi	fp,sp,48
  80323c:	e13ffb15 	stw	r4,-20(fp)
  803240:	e17ffc15 	stw	r5,-16(fp)
  803244:	e1bffd15 	stw	r6,-12(fp)
  803248:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
  80324c:	e0bffc17 	ldw	r2,-16(fp)
  803250:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  803254:	00004806 	br	803378 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  803258:	e0bffb17 	ldw	r2,-20(fp)
  80325c:	10800a17 	ldw	r2,40(r2)
  803260:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  803264:	e0bffb17 	ldw	r2,-20(fp)
  803268:	10800b17 	ldw	r2,44(r2)
  80326c:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
  803270:	e0fff717 	ldw	r3,-36(fp)
  803274:	e0bff617 	ldw	r2,-40(fp)
  803278:	18800536 	bltu	r3,r2,803290 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  80327c:	e0bff717 	ldw	r2,-36(fp)
  803280:	e0fff617 	ldw	r3,-40(fp)
  803284:	10c5c83a 	sub	r2,r2,r3
  803288:	e0bff815 	stw	r2,-32(fp)
  80328c:	00000406 	br	8032a0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  803290:	00820004 	movi	r2,2048
  803294:	e0fff617 	ldw	r3,-40(fp)
  803298:	10c5c83a 	sub	r2,r2,r3
  80329c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
  8032a0:	e0bff817 	ldw	r2,-32(fp)
  8032a4:	1005003a 	cmpeq	r2,r2,zero
  8032a8:	10001f1e 	bne	r2,zero,803328 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
  8032ac:	e0fffd17 	ldw	r3,-12(fp)
  8032b0:	e0bff817 	ldw	r2,-32(fp)
  8032b4:	1880022e 	bgeu	r3,r2,8032c0 <altera_avalon_jtag_uart_read+0x94>
        n = space;
  8032b8:	e0bffd17 	ldw	r2,-12(fp)
  8032bc:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  8032c0:	e0bffb17 	ldw	r2,-20(fp)
  8032c4:	10c00e04 	addi	r3,r2,56
  8032c8:	e0bff617 	ldw	r2,-40(fp)
  8032cc:	1887883a 	add	r3,r3,r2
  8032d0:	e0bffa17 	ldw	r2,-24(fp)
  8032d4:	1009883a 	mov	r4,r2
  8032d8:	180b883a 	mov	r5,r3
  8032dc:	e1bff817 	ldw	r6,-32(fp)
  8032e0:	08075b40 	call	8075b4 <memcpy>
      ptr   += n;
  8032e4:	e0fff817 	ldw	r3,-32(fp)
  8032e8:	e0bffa17 	ldw	r2,-24(fp)
  8032ec:	10c5883a 	add	r2,r2,r3
  8032f0:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
  8032f4:	e0fffd17 	ldw	r3,-12(fp)
  8032f8:	e0bff817 	ldw	r2,-32(fp)
  8032fc:	1885c83a 	sub	r2,r3,r2
  803300:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  803304:	e0fff617 	ldw	r3,-40(fp)
  803308:	e0bff817 	ldw	r2,-32(fp)
  80330c:	1885883a 	add	r2,r3,r2
  803310:	10c1ffcc 	andi	r3,r2,2047
  803314:	e0bffb17 	ldw	r2,-20(fp)
  803318:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  80331c:	e0bffd17 	ldw	r2,-12(fp)
  803320:	10800048 	cmpgei	r2,r2,1
  803324:	103fcc1e 	bne	r2,zero,803258 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
  803328:	e0fffa17 	ldw	r3,-24(fp)
  80332c:	e0bffc17 	ldw	r2,-16(fp)
  803330:	1880141e 	bne	r3,r2,803384 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  803334:	e0bffe17 	ldw	r2,-8(fp)
  803338:	1090000c 	andi	r2,r2,16384
  80333c:	1004c03a 	cmpne	r2,r2,zero
  803340:	1000101e 	bne	r2,zero,803384 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  803344:	e0bffb17 	ldw	r2,-20(fp)
  803348:	10c00a17 	ldw	r3,40(r2)
  80334c:	e0bff717 	ldw	r2,-36(fp)
  803350:	1880051e 	bne	r3,r2,803368 <altera_avalon_jtag_uart_read+0x13c>
  803354:	e0bffb17 	ldw	r2,-20(fp)
  803358:	10c00917 	ldw	r3,36(r2)
  80335c:	e0bffb17 	ldw	r2,-20(fp)
  803360:	10800117 	ldw	r2,4(r2)
  803364:	18bff736 	bltu	r3,r2,803344 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  803368:	e0bffb17 	ldw	r2,-20(fp)
  80336c:	10c00a17 	ldw	r3,40(r2)
  803370:	e0bff717 	ldw	r2,-36(fp)
  803374:	18800326 	beq	r3,r2,803384 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  803378:	e0bffd17 	ldw	r2,-12(fp)
  80337c:	10800048 	cmpgei	r2,r2,1
  803380:	103fb51e 	bne	r2,zero,803258 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  803384:	e0fffa17 	ldw	r3,-24(fp)
  803388:	e0bffc17 	ldw	r2,-16(fp)
  80338c:	18801926 	beq	r3,r2,8033f4 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803390:	0005303a 	rdctl	r2,status
  803394:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803398:	e0fff517 	ldw	r3,-44(fp)
  80339c:	00bfff84 	movi	r2,-2
  8033a0:	1884703a 	and	r2,r3,r2
  8033a4:	1001703a 	wrctl	status,r2
  
  return context;
  8033a8:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  8033ac:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  8033b0:	e0bffb17 	ldw	r2,-20(fp)
  8033b4:	10800817 	ldw	r2,32(r2)
  8033b8:	10c00054 	ori	r3,r2,1
  8033bc:	e0bffb17 	ldw	r2,-20(fp)
  8033c0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8033c4:	e0bffb17 	ldw	r2,-20(fp)
  8033c8:	10800017 	ldw	r2,0(r2)
  8033cc:	11000104 	addi	r4,r2,4
  8033d0:	e0bffb17 	ldw	r2,-20(fp)
  8033d4:	10800817 	ldw	r2,32(r2)
  8033d8:	1007883a 	mov	r3,r2
  8033dc:	2005883a 	mov	r2,r4
  8033e0:	10c00035 	stwio	r3,0(r2)
  8033e4:	e0bff917 	ldw	r2,-28(fp)
  8033e8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8033ec:	e0bff417 	ldw	r2,-48(fp)
  8033f0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  8033f4:	e0fffa17 	ldw	r3,-24(fp)
  8033f8:	e0bffc17 	ldw	r2,-16(fp)
  8033fc:	18800526 	beq	r3,r2,803414 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
  803400:	e0fffa17 	ldw	r3,-24(fp)
  803404:	e0bffc17 	ldw	r2,-16(fp)
  803408:	1887c83a 	sub	r3,r3,r2
  80340c:	e0ffff15 	stw	r3,-4(fp)
  803410:	00000906 	br	803438 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
  803414:	e0bffe17 	ldw	r2,-8(fp)
  803418:	1090000c 	andi	r2,r2,16384
  80341c:	1005003a 	cmpeq	r2,r2,zero
  803420:	1000031e 	bne	r2,zero,803430 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  803424:	00bffd44 	movi	r2,-11
  803428:	e0bfff15 	stw	r2,-4(fp)
  80342c:	00000206 	br	803438 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
  803430:	00bffec4 	movi	r2,-5
  803434:	e0bfff15 	stw	r2,-4(fp)
  803438:	e0bfff17 	ldw	r2,-4(fp)
}
  80343c:	e037883a 	mov	sp,fp
  803440:	dfc00117 	ldw	ra,4(sp)
  803444:	df000017 	ldw	fp,0(sp)
  803448:	dec00204 	addi	sp,sp,8
  80344c:	f800283a 	ret

00803450 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  803450:	defff204 	addi	sp,sp,-56
  803454:	dfc00d15 	stw	ra,52(sp)
  803458:	df000c15 	stw	fp,48(sp)
  80345c:	df000c04 	addi	fp,sp,48
  803460:	e13ffb15 	stw	r4,-20(fp)
  803464:	e17ffc15 	stw	r5,-16(fp)
  803468:	e1bffd15 	stw	r6,-12(fp)
  80346c:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  803470:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  803474:	e0bffc17 	ldw	r2,-16(fp)
  803478:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80347c:	00003a06 	br	803568 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  803480:	e0bffb17 	ldw	r2,-20(fp)
  803484:	10800c17 	ldw	r2,48(r2)
  803488:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
  80348c:	e0bffb17 	ldw	r2,-20(fp)
  803490:	10800d17 	ldw	r2,52(r2)
  803494:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
  803498:	e0fffa17 	ldw	r3,-24(fp)
  80349c:	e0bff917 	ldw	r2,-28(fp)
  8034a0:	1880062e 	bgeu	r3,r2,8034bc <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  8034a4:	e0fff917 	ldw	r3,-28(fp)
  8034a8:	e0bffa17 	ldw	r2,-24(fp)
  8034ac:	1885c83a 	sub	r2,r3,r2
  8034b0:	10bfffc4 	addi	r2,r2,-1
  8034b4:	e0bff815 	stw	r2,-32(fp)
  8034b8:	00000c06 	br	8034ec <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
  8034bc:	e0bff917 	ldw	r2,-28(fp)
  8034c0:	1005003a 	cmpeq	r2,r2,zero
  8034c4:	1000051e 	bne	r2,zero,8034dc <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  8034c8:	00820004 	movi	r2,2048
  8034cc:	e0fffa17 	ldw	r3,-24(fp)
  8034d0:	10c5c83a 	sub	r2,r2,r3
  8034d4:	e0bff815 	stw	r2,-32(fp)
  8034d8:	00000406 	br	8034ec <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  8034dc:	0081ffc4 	movi	r2,2047
  8034e0:	e0fffa17 	ldw	r3,-24(fp)
  8034e4:	10c5c83a 	sub	r2,r2,r3
  8034e8:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
  8034ec:	e0bff817 	ldw	r2,-32(fp)
  8034f0:	1005003a 	cmpeq	r2,r2,zero
  8034f4:	10001f1e 	bne	r2,zero,803574 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
  8034f8:	e0fffd17 	ldw	r3,-12(fp)
  8034fc:	e0bff817 	ldw	r2,-32(fp)
  803500:	1880022e 	bgeu	r3,r2,80350c <altera_avalon_jtag_uart_write+0xbc>
        n = count;
  803504:	e0bffd17 	ldw	r2,-12(fp)
  803508:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  80350c:	e0bffb17 	ldw	r2,-20(fp)
  803510:	10c20e04 	addi	r3,r2,2104
  803514:	e0bffa17 	ldw	r2,-24(fp)
  803518:	1885883a 	add	r2,r3,r2
  80351c:	e0fffc17 	ldw	r3,-16(fp)
  803520:	1009883a 	mov	r4,r2
  803524:	180b883a 	mov	r5,r3
  803528:	e1bff817 	ldw	r6,-32(fp)
  80352c:	08075b40 	call	8075b4 <memcpy>
      ptr   += n;
  803530:	e0fff817 	ldw	r3,-32(fp)
  803534:	e0bffc17 	ldw	r2,-16(fp)
  803538:	10c5883a 	add	r2,r2,r3
  80353c:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
  803540:	e0fffd17 	ldw	r3,-12(fp)
  803544:	e0bff817 	ldw	r2,-32(fp)
  803548:	1885c83a 	sub	r2,r3,r2
  80354c:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  803550:	e0fffa17 	ldw	r3,-24(fp)
  803554:	e0bff817 	ldw	r2,-32(fp)
  803558:	1885883a 	add	r2,r3,r2
  80355c:	10c1ffcc 	andi	r3,r2,2047
  803560:	e0bffb17 	ldw	r2,-20(fp)
  803564:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  803568:	e0bffd17 	ldw	r2,-12(fp)
  80356c:	10800048 	cmpgei	r2,r2,1
  803570:	103fc31e 	bne	r2,zero,803480 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803574:	0005303a 	rdctl	r2,status
  803578:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80357c:	e0fff517 	ldw	r3,-44(fp)
  803580:	00bfff84 	movi	r2,-2
  803584:	1884703a 	and	r2,r3,r2
  803588:	1001703a 	wrctl	status,r2
  
  return context;
  80358c:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  803590:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  803594:	e0bffb17 	ldw	r2,-20(fp)
  803598:	10800817 	ldw	r2,32(r2)
  80359c:	10c00094 	ori	r3,r2,2
  8035a0:	e0bffb17 	ldw	r2,-20(fp)
  8035a4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  8035a8:	e0bffb17 	ldw	r2,-20(fp)
  8035ac:	10800017 	ldw	r2,0(r2)
  8035b0:	11000104 	addi	r4,r2,4
  8035b4:	e0bffb17 	ldw	r2,-20(fp)
  8035b8:	10800817 	ldw	r2,32(r2)
  8035bc:	1007883a 	mov	r3,r2
  8035c0:	2005883a 	mov	r2,r4
  8035c4:	10c00035 	stwio	r3,0(r2)
  8035c8:	e0bff717 	ldw	r2,-36(fp)
  8035cc:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8035d0:	e0bff417 	ldw	r2,-48(fp)
  8035d4:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  8035d8:	e0bffd17 	ldw	r2,-12(fp)
  8035dc:	10800050 	cmplti	r2,r2,1
  8035e0:	1000111e 	bne	r2,zero,803628 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
  8035e4:	e0bffe17 	ldw	r2,-8(fp)
  8035e8:	1090000c 	andi	r2,r2,16384
  8035ec:	1004c03a 	cmpne	r2,r2,zero
  8035f0:	1000101e 	bne	r2,zero,803634 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  8035f4:	e0bffb17 	ldw	r2,-20(fp)
  8035f8:	10c00d17 	ldw	r3,52(r2)
  8035fc:	e0bff917 	ldw	r2,-28(fp)
  803600:	1880051e 	bne	r3,r2,803618 <altera_avalon_jtag_uart_write+0x1c8>
  803604:	e0bffb17 	ldw	r2,-20(fp)
  803608:	10c00917 	ldw	r3,36(r2)
  80360c:	e0bffb17 	ldw	r2,-20(fp)
  803610:	10800117 	ldw	r2,4(r2)
  803614:	18bff736 	bltu	r3,r2,8035f4 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
  803618:	e0bffb17 	ldw	r2,-20(fp)
  80361c:	10c00d17 	ldw	r3,52(r2)
  803620:	e0bff917 	ldw	r2,-28(fp)
  803624:	18800326 	beq	r3,r2,803634 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
  803628:	e0bffd17 	ldw	r2,-12(fp)
  80362c:	10800048 	cmpgei	r2,r2,1
  803630:	103fcd1e 	bne	r2,zero,803568 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  803634:	e0fffc17 	ldw	r3,-16(fp)
  803638:	e0bff617 	ldw	r2,-40(fp)
  80363c:	18800526 	beq	r3,r2,803654 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
  803640:	e0fffc17 	ldw	r3,-16(fp)
  803644:	e0bff617 	ldw	r2,-40(fp)
  803648:	1887c83a 	sub	r3,r3,r2
  80364c:	e0ffff15 	stw	r3,-4(fp)
  803650:	00000906 	br	803678 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
  803654:	e0bffe17 	ldw	r2,-8(fp)
  803658:	1090000c 	andi	r2,r2,16384
  80365c:	1005003a 	cmpeq	r2,r2,zero
  803660:	1000031e 	bne	r2,zero,803670 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
  803664:	00bffd44 	movi	r2,-11
  803668:	e0bfff15 	stw	r2,-4(fp)
  80366c:	00000206 	br	803678 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  803670:	00bffec4 	movi	r2,-5
  803674:	e0bfff15 	stw	r2,-4(fp)
  803678:	e0bfff17 	ldw	r2,-4(fp)
}
  80367c:	e037883a 	mov	sp,fp
  803680:	dfc00117 	ldw	ra,4(sp)
  803684:	df000017 	ldw	fp,0(sp)
  803688:	dec00204 	addi	sp,sp,8
  80368c:	f800283a 	ret

00803690 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  803690:	defffa04 	addi	sp,sp,-24
  803694:	dfc00515 	stw	ra,20(sp)
  803698:	df000415 	stw	fp,16(sp)
  80369c:	df000404 	addi	fp,sp,16
  8036a0:	e13ffe15 	stw	r4,-8(fp)
  8036a4:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
  8036a8:	e0bffe17 	ldw	r2,-8(fp)
  8036ac:	10800017 	ldw	r2,0(r2)
  8036b0:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  8036b4:	008003f4 	movhi	r2,15
  8036b8:	10909004 	addi	r2,r2,16960
  8036bc:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  8036c0:	e0bffe17 	ldw	r2,-8(fp)
  8036c4:	10800803 	ldbu	r2,32(r2)
  8036c8:	10803fcc 	andi	r2,r2,255
  8036cc:	1080201c 	xori	r2,r2,128
  8036d0:	10bfe004 	addi	r2,r2,-128
  8036d4:	1004c03a 	cmpne	r2,r2,zero
  8036d8:	1000161e 	bne	r2,zero,803734 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8036dc:	00000a06 	br	803708 <lcd_write_command+0x78>
    if (--i == 0)
  8036e0:	e0bffc17 	ldw	r2,-16(fp)
  8036e4:	10bfffc4 	addi	r2,r2,-1
  8036e8:	e0bffc15 	stw	r2,-16(fp)
  8036ec:	e0bffc17 	ldw	r2,-16(fp)
  8036f0:	1004c03a 	cmpne	r2,r2,zero
  8036f4:	1000041e 	bne	r2,zero,803708 <lcd_write_command+0x78>
    {
      sp->broken = 1;
  8036f8:	e0fffe17 	ldw	r3,-8(fp)
  8036fc:	00800044 	movi	r2,1
  803700:	18800805 	stb	r2,32(r3)
      return;
  803704:	00000b06 	br	803734 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  803708:	e0bffd17 	ldw	r2,-12(fp)
  80370c:	10800104 	addi	r2,r2,4
  803710:	10800037 	ldwio	r2,0(r2)
  803714:	1080200c 	andi	r2,r2,128
  803718:	1004c03a 	cmpne	r2,r2,zero
  80371c:	103ff01e 	bne	r2,zero,8036e0 <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  803720:	01001904 	movi	r4,100
  803724:	08003480 	call	800348 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  803728:	e0bffd17 	ldw	r2,-12(fp)
  80372c:	e0ffff03 	ldbu	r3,-4(fp)
  803730:	10c00035 	stwio	r3,0(r2)
}
  803734:	e037883a 	mov	sp,fp
  803738:	dfc00117 	ldw	ra,4(sp)
  80373c:	df000017 	ldw	fp,0(sp)
  803740:	dec00204 	addi	sp,sp,8
  803744:	f800283a 	ret

00803748 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  803748:	defffa04 	addi	sp,sp,-24
  80374c:	dfc00515 	stw	ra,20(sp)
  803750:	df000415 	stw	fp,16(sp)
  803754:	df000404 	addi	fp,sp,16
  803758:	e13ffe15 	stw	r4,-8(fp)
  80375c:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
  803760:	e0bffe17 	ldw	r2,-8(fp)
  803764:	10800017 	ldw	r2,0(r2)
  803768:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  80376c:	008003f4 	movhi	r2,15
  803770:	10909004 	addi	r2,r2,16960
  803774:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  803778:	e0bffe17 	ldw	r2,-8(fp)
  80377c:	10800803 	ldbu	r2,32(r2)
  803780:	10803fcc 	andi	r2,r2,255
  803784:	1080201c 	xori	r2,r2,128
  803788:	10bfe004 	addi	r2,r2,-128
  80378c:	1004c03a 	cmpne	r2,r2,zero
  803790:	10001d1e 	bne	r2,zero,803808 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  803794:	00000a06 	br	8037c0 <lcd_write_data+0x78>
    if (--i == 0)
  803798:	e0bffc17 	ldw	r2,-16(fp)
  80379c:	10bfffc4 	addi	r2,r2,-1
  8037a0:	e0bffc15 	stw	r2,-16(fp)
  8037a4:	e0bffc17 	ldw	r2,-16(fp)
  8037a8:	1004c03a 	cmpne	r2,r2,zero
  8037ac:	1000041e 	bne	r2,zero,8037c0 <lcd_write_data+0x78>
    {
      sp->broken = 1;
  8037b0:	e0fffe17 	ldw	r3,-8(fp)
  8037b4:	00800044 	movi	r2,1
  8037b8:	18800805 	stb	r2,32(r3)
      return;
  8037bc:	00001206 	br	803808 <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  8037c0:	e0bffd17 	ldw	r2,-12(fp)
  8037c4:	10800104 	addi	r2,r2,4
  8037c8:	10800037 	ldwio	r2,0(r2)
  8037cc:	1080200c 	andi	r2,r2,128
  8037d0:	1004c03a 	cmpne	r2,r2,zero
  8037d4:	103ff01e 	bne	r2,zero,803798 <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  8037d8:	01001904 	movi	r4,100
  8037dc:	08003480 	call	800348 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  8037e0:	e0bffd17 	ldw	r2,-12(fp)
  8037e4:	10800204 	addi	r2,r2,8
  8037e8:	e0ffff03 	ldbu	r3,-4(fp)
  8037ec:	10c00035 	stwio	r3,0(r2)

  sp->address++;
  8037f0:	e0bffe17 	ldw	r2,-8(fp)
  8037f4:	108008c3 	ldbu	r2,35(r2)
  8037f8:	10800044 	addi	r2,r2,1
  8037fc:	1007883a 	mov	r3,r2
  803800:	e0bffe17 	ldw	r2,-8(fp)
  803804:	10c008c5 	stb	r3,35(r2)
}
  803808:	e037883a 	mov	sp,fp
  80380c:	dfc00117 	ldw	ra,4(sp)
  803810:	df000017 	ldw	fp,0(sp)
  803814:	dec00204 	addi	sp,sp,8
  803818:	f800283a 	ret

0080381c <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  80381c:	defffc04 	addi	sp,sp,-16
  803820:	dfc00315 	stw	ra,12(sp)
  803824:	df000215 	stw	fp,8(sp)
  803828:	df000204 	addi	fp,sp,8
  80382c:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  803830:	e13fff17 	ldw	r4,-4(fp)
  803834:	01400044 	movi	r5,1
  803838:	08036900 	call	803690 <lcd_write_command>

  sp->x = 0;
  80383c:	e0bfff17 	ldw	r2,-4(fp)
  803840:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  803844:	e0bfff17 	ldw	r2,-4(fp)
  803848:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  80384c:	e0bfff17 	ldw	r2,-4(fp)
  803850:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803854:	e03ffe15 	stw	zero,-8(fp)
  803858:	00001906 	br	8038c0 <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  80385c:	e0bffe17 	ldw	r2,-8(fp)
  803860:	108018e4 	muli	r2,r2,99
  803864:	10c01004 	addi	r3,r2,64
  803868:	e0bfff17 	ldw	r2,-4(fp)
  80386c:	1889883a 	add	r4,r3,r2
  803870:	01400804 	movi	r5,32
  803874:	01801444 	movi	r6,81
  803878:	08076540 	call	807654 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  80387c:	e0bffe17 	ldw	r2,-8(fp)
  803880:	108018e4 	muli	r2,r2,99
  803884:	10c00c04 	addi	r3,r2,48
  803888:	e0bfff17 	ldw	r2,-4(fp)
  80388c:	1889883a 	add	r4,r3,r2
  803890:	01400804 	movi	r5,32
  803894:	01800404 	movi	r6,16
  803898:	08076540 	call	807654 <memset>
    sp->line[y].width = 0;
  80389c:	e0bffe17 	ldw	r2,-8(fp)
  8038a0:	e0ffff17 	ldw	r3,-4(fp)
  8038a4:	108018e4 	muli	r2,r2,99
  8038a8:	10c5883a 	add	r2,r2,r3
  8038ac:	10802404 	addi	r2,r2,144
  8038b0:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8038b4:	e0bffe17 	ldw	r2,-8(fp)
  8038b8:	10800044 	addi	r2,r2,1
  8038bc:	e0bffe15 	stw	r2,-8(fp)
  8038c0:	e0bffe17 	ldw	r2,-8(fp)
  8038c4:	10800090 	cmplti	r2,r2,2
  8038c8:	103fe41e 	bne	r2,zero,80385c <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  8038cc:	e037883a 	mov	sp,fp
  8038d0:	dfc00117 	ldw	ra,4(sp)
  8038d4:	df000017 	ldw	fp,0(sp)
  8038d8:	dec00204 	addi	sp,sp,8
  8038dc:	f800283a 	ret

008038e0 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  8038e0:	defff604 	addi	sp,sp,-40
  8038e4:	dfc00915 	stw	ra,36(sp)
  8038e8:	df000815 	stw	fp,32(sp)
  8038ec:	dc000715 	stw	r16,28(sp)
  8038f0:	df000704 	addi	fp,sp,28
  8038f4:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  8038f8:	e0bfff17 	ldw	r2,-4(fp)
  8038fc:	10800943 	ldbu	r2,37(r2)
  803900:	10803fcc 	andi	r2,r2,255
  803904:	1080201c 	xori	r2,r2,128
  803908:	10bfe004 	addi	r2,r2,-128
  80390c:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803910:	e03ffe15 	stw	zero,-8(fp)
  803914:	00006406 	br	803aa8 <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  803918:	e0bffe17 	ldw	r2,-8(fp)
  80391c:	e0ffff17 	ldw	r3,-4(fp)
  803920:	108018e4 	muli	r2,r2,99
  803924:	10c5883a 	add	r2,r2,r3
  803928:	10802404 	addi	r2,r2,144
  80392c:	10800043 	ldbu	r2,1(r2)
  803930:	10803fcc 	andi	r2,r2,255
  803934:	1080201c 	xori	r2,r2,128
  803938:	10bfe004 	addi	r2,r2,-128
  80393c:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  803940:	e0bffe17 	ldw	r2,-8(fp)
  803944:	e0ffff17 	ldw	r3,-4(fp)
  803948:	108018e4 	muli	r2,r2,99
  80394c:	10c5883a 	add	r2,r2,r3
  803950:	10802404 	addi	r2,r2,144
  803954:	10800083 	ldbu	r2,2(r2)
  803958:	10c03fcc 	andi	r3,r2,255
  80395c:	e0bffc17 	ldw	r2,-16(fp)
  803960:	1885383a 	mul	r2,r3,r2
  803964:	1005d23a 	srai	r2,r2,8
  803968:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
  80396c:	e0fffa17 	ldw	r3,-24(fp)
  803970:	e0bffb17 	ldw	r2,-20(fp)
  803974:	18800116 	blt	r3,r2,80397c <lcd_repaint_screen+0x9c>
      offset = 0;
  803978:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  80397c:	e03ffd15 	stw	zero,-12(fp)
  803980:	00004306 	br	803a90 <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  803984:	e43ffe17 	ldw	r16,-8(fp)
  803988:	e0fffd17 	ldw	r3,-12(fp)
  80398c:	e0bffa17 	ldw	r2,-24(fp)
  803990:	1889883a 	add	r4,r3,r2
  803994:	e17ffb17 	ldw	r5,-20(fp)
  803998:	0807b240 	call	807b24 <__modsi3>
  80399c:	1009883a 	mov	r4,r2
  8039a0:	e0ffff17 	ldw	r3,-4(fp)
  8039a4:	808018e4 	muli	r2,r16,99
  8039a8:	10c5883a 	add	r2,r2,r3
  8039ac:	1105883a 	add	r2,r2,r4
  8039b0:	10801004 	addi	r2,r2,64
  8039b4:	10800003 	ldbu	r2,0(r2)
  8039b8:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  8039bc:	e0bffe17 	ldw	r2,-8(fp)
  8039c0:	e13ffd17 	ldw	r4,-12(fp)
  8039c4:	e0ffff17 	ldw	r3,-4(fp)
  8039c8:	108018e4 	muli	r2,r2,99
  8039cc:	10c5883a 	add	r2,r2,r3
  8039d0:	1105883a 	add	r2,r2,r4
  8039d4:	10800c04 	addi	r2,r2,48
  8039d8:	10800003 	ldbu	r2,0(r2)
  8039dc:	10c03fcc 	andi	r3,r2,255
  8039e0:	18c0201c 	xori	r3,r3,128
  8039e4:	18ffe004 	addi	r3,r3,-128
  8039e8:	e0bff947 	ldb	r2,-27(fp)
  8039ec:	18802526 	beq	r3,r2,803a84 <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  8039f0:	e0fffe17 	ldw	r3,-8(fp)
  8039f4:	d0a00004 	addi	r2,gp,-32768
  8039f8:	1885883a 	add	r2,r3,r2
  8039fc:	10800003 	ldbu	r2,0(r2)
  803a00:	1007883a 	mov	r3,r2
  803a04:	e0bffd17 	ldw	r2,-12(fp)
  803a08:	1885883a 	add	r2,r3,r2
  803a0c:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
  803a10:	e0fff903 	ldbu	r3,-28(fp)
  803a14:	e0bfff17 	ldw	r2,-4(fp)
  803a18:	108008c3 	ldbu	r2,35(r2)
  803a1c:	10803fcc 	andi	r2,r2,255
  803a20:	1080201c 	xori	r2,r2,128
  803a24:	10bfe004 	addi	r2,r2,-128
  803a28:	18800926 	beq	r3,r2,803a50 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  803a2c:	e0fff903 	ldbu	r3,-28(fp)
  803a30:	00bfe004 	movi	r2,-128
  803a34:	1884b03a 	or	r2,r3,r2
  803a38:	11403fcc 	andi	r5,r2,255
  803a3c:	e13fff17 	ldw	r4,-4(fp)
  803a40:	08036900 	call	803690 <lcd_write_command>
          sp->address = address;
  803a44:	e0fff903 	ldbu	r3,-28(fp)
  803a48:	e0bfff17 	ldw	r2,-4(fp)
  803a4c:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  803a50:	e0bff943 	ldbu	r2,-27(fp)
  803a54:	11403fcc 	andi	r5,r2,255
  803a58:	e13fff17 	ldw	r4,-4(fp)
  803a5c:	08037480 	call	803748 <lcd_write_data>
        sp->line[y].visible[x] = c;
  803a60:	e0bffe17 	ldw	r2,-8(fp)
  803a64:	e13ffd17 	ldw	r4,-12(fp)
  803a68:	e0ffff17 	ldw	r3,-4(fp)
  803a6c:	108018e4 	muli	r2,r2,99
  803a70:	10c5883a 	add	r2,r2,r3
  803a74:	1105883a 	add	r2,r2,r4
  803a78:	10c00c04 	addi	r3,r2,48
  803a7c:	e0bff943 	ldbu	r2,-27(fp)
  803a80:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  803a84:	e0bffd17 	ldw	r2,-12(fp)
  803a88:	10800044 	addi	r2,r2,1
  803a8c:	e0bffd15 	stw	r2,-12(fp)
  803a90:	e0bffd17 	ldw	r2,-12(fp)
  803a94:	10800410 	cmplti	r2,r2,16
  803a98:	103fba1e 	bne	r2,zero,803984 <lcd_repaint_screen+0xa4>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803a9c:	e0bffe17 	ldw	r2,-8(fp)
  803aa0:	10800044 	addi	r2,r2,1
  803aa4:	e0bffe15 	stw	r2,-8(fp)
  803aa8:	e0bffe17 	ldw	r2,-8(fp)
  803aac:	10800090 	cmplti	r2,r2,2
  803ab0:	103f991e 	bne	r2,zero,803918 <lcd_repaint_screen+0x38>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  803ab4:	e037883a 	mov	sp,fp
  803ab8:	dfc00217 	ldw	ra,8(sp)
  803abc:	df000117 	ldw	fp,4(sp)
  803ac0:	dc000017 	ldw	r16,0(sp)
  803ac4:	dec00304 	addi	sp,sp,12
  803ac8:	f800283a 	ret

00803acc <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  803acc:	defffc04 	addi	sp,sp,-16
  803ad0:	dfc00315 	stw	ra,12(sp)
  803ad4:	df000215 	stw	fp,8(sp)
  803ad8:	df000204 	addi	fp,sp,8
  803adc:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803ae0:	e03ffe15 	stw	zero,-8(fp)
  803ae4:	00001d06 	br	803b5c <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  803ae8:	e0bffe17 	ldw	r2,-8(fp)
  803aec:	10800048 	cmpgei	r2,r2,1
  803af0:	10000f1e 	bne	r2,zero,803b30 <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  803af4:	e0bffe17 	ldw	r2,-8(fp)
  803af8:	108018e4 	muli	r2,r2,99
  803afc:	10c01004 	addi	r3,r2,64
  803b00:	e0bfff17 	ldw	r2,-4(fp)
  803b04:	1889883a 	add	r4,r3,r2
  803b08:	e0bffe17 	ldw	r2,-8(fp)
  803b0c:	10800044 	addi	r2,r2,1
  803b10:	108018e4 	muli	r2,r2,99
  803b14:	10c01004 	addi	r3,r2,64
  803b18:	e0bfff17 	ldw	r2,-4(fp)
  803b1c:	1885883a 	add	r2,r3,r2
  803b20:	100b883a 	mov	r5,r2
  803b24:	01801404 	movi	r6,80
  803b28:	08075b40 	call	8075b4 <memcpy>
  803b2c:	00000806 	br	803b50 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  803b30:	e0bffe17 	ldw	r2,-8(fp)
  803b34:	108018e4 	muli	r2,r2,99
  803b38:	10c01004 	addi	r3,r2,64
  803b3c:	e0bfff17 	ldw	r2,-4(fp)
  803b40:	1889883a 	add	r4,r3,r2
  803b44:	01400804 	movi	r5,32
  803b48:	01801404 	movi	r6,80
  803b4c:	08076540 	call	807654 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  803b50:	e0bffe17 	ldw	r2,-8(fp)
  803b54:	10800044 	addi	r2,r2,1
  803b58:	e0bffe15 	stw	r2,-8(fp)
  803b5c:	e0bffe17 	ldw	r2,-8(fp)
  803b60:	10800090 	cmplti	r2,r2,2
  803b64:	103fe01e 	bne	r2,zero,803ae8 <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  803b68:	e0bfff17 	ldw	r2,-4(fp)
  803b6c:	10800883 	ldbu	r2,34(r2)
  803b70:	10bfffc4 	addi	r2,r2,-1
  803b74:	1007883a 	mov	r3,r2
  803b78:	e0bfff17 	ldw	r2,-4(fp)
  803b7c:	10c00885 	stb	r3,34(r2)
}
  803b80:	e037883a 	mov	sp,fp
  803b84:	dfc00117 	ldw	ra,4(sp)
  803b88:	df000017 	ldw	fp,0(sp)
  803b8c:	dec00204 	addi	sp,sp,8
  803b90:	f800283a 	ret

00803b94 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  803b94:	defff804 	addi	sp,sp,-32
  803b98:	dfc00715 	stw	ra,28(sp)
  803b9c:	df000615 	stw	fp,24(sp)
  803ba0:	df000604 	addi	fp,sp,24
  803ba4:	e13ffd15 	stw	r4,-12(fp)
  803ba8:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
  803bac:	e03ffc15 	stw	zero,-16(fp)
  803bb0:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
  803bb4:	e0bffd17 	ldw	r2,-12(fp)
  803bb8:	10800a03 	ldbu	r2,40(r2)
  803bbc:	10803fcc 	andi	r2,r2,255
  803bc0:	1080201c 	xori	r2,r2,128
  803bc4:	10bfe004 	addi	r2,r2,-128
  803bc8:	108016d8 	cmpnei	r2,r2,91
  803bcc:	1000491e 	bne	r2,zero,803cf4 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
  803bd0:	e0bffd17 	ldw	r2,-12(fp)
  803bd4:	10800a04 	addi	r2,r2,40
  803bd8:	10800044 	addi	r2,r2,1
  803bdc:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
  803be0:	00000d06 	br	803c18 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  803be4:	e0bffc17 	ldw	r2,-16(fp)
  803be8:	10c002a4 	muli	r3,r2,10
  803bec:	e0bffa17 	ldw	r2,-24(fp)
  803bf0:	10800003 	ldbu	r2,0(r2)
  803bf4:	10803fcc 	andi	r2,r2,255
  803bf8:	1080201c 	xori	r2,r2,128
  803bfc:	10bfe004 	addi	r2,r2,-128
  803c00:	1885883a 	add	r2,r3,r2
  803c04:	10bff404 	addi	r2,r2,-48
  803c08:	e0bffc15 	stw	r2,-16(fp)
  803c0c:	e0bffa17 	ldw	r2,-24(fp)
  803c10:	10800044 	addi	r2,r2,1
  803c14:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  803c18:	e0bffa17 	ldw	r2,-24(fp)
  803c1c:	10800003 	ldbu	r2,0(r2)
  803c20:	10803fcc 	andi	r2,r2,255
  803c24:	1080201c 	xori	r2,r2,128
  803c28:	10bfe004 	addi	r2,r2,-128
  803c2c:	1007883a 	mov	r3,r2
  803c30:	00802074 	movhi	r2,129
  803c34:	10a62f04 	addi	r2,r2,-26436
  803c38:	10800017 	ldw	r2,0(r2)
  803c3c:	1885883a 	add	r2,r3,r2
  803c40:	10800003 	ldbu	r2,0(r2)
  803c44:	10803fcc 	andi	r2,r2,255
  803c48:	1080010c 	andi	r2,r2,4
  803c4c:	1004c03a 	cmpne	r2,r2,zero
  803c50:	103fe41e 	bne	r2,zero,803be4 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  803c54:	e0bffa17 	ldw	r2,-24(fp)
  803c58:	10800003 	ldbu	r2,0(r2)
  803c5c:	10803fcc 	andi	r2,r2,255
  803c60:	1080201c 	xori	r2,r2,128
  803c64:	10bfe004 	addi	r2,r2,-128
  803c68:	10800ed8 	cmpnei	r2,r2,59
  803c6c:	1000231e 	bne	r2,zero,803cfc <lcd_handle_escape+0x168>
    {
      ptr++;
  803c70:	e0bffa17 	ldw	r2,-24(fp)
  803c74:	10800044 	addi	r2,r2,1
  803c78:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
  803c7c:	00000d06 	br	803cb4 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  803c80:	e0bffb17 	ldw	r2,-20(fp)
  803c84:	10c002a4 	muli	r3,r2,10
  803c88:	e0bffa17 	ldw	r2,-24(fp)
  803c8c:	10800003 	ldbu	r2,0(r2)
  803c90:	10803fcc 	andi	r2,r2,255
  803c94:	1080201c 	xori	r2,r2,128
  803c98:	10bfe004 	addi	r2,r2,-128
  803c9c:	1885883a 	add	r2,r3,r2
  803ca0:	10bff404 	addi	r2,r2,-48
  803ca4:	e0bffb15 	stw	r2,-20(fp)
  803ca8:	e0bffa17 	ldw	r2,-24(fp)
  803cac:	10800044 	addi	r2,r2,1
  803cb0:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  803cb4:	e0bffa17 	ldw	r2,-24(fp)
  803cb8:	10800003 	ldbu	r2,0(r2)
  803cbc:	10803fcc 	andi	r2,r2,255
  803cc0:	1080201c 	xori	r2,r2,128
  803cc4:	10bfe004 	addi	r2,r2,-128
  803cc8:	1007883a 	mov	r3,r2
  803ccc:	00802074 	movhi	r2,129
  803cd0:	10a62f04 	addi	r2,r2,-26436
  803cd4:	10800017 	ldw	r2,0(r2)
  803cd8:	1885883a 	add	r2,r3,r2
  803cdc:	10800003 	ldbu	r2,0(r2)
  803ce0:	10803fcc 	andi	r2,r2,255
  803ce4:	1080010c 	andi	r2,r2,4
  803ce8:	1004c03a 	cmpne	r2,r2,zero
  803cec:	103fe41e 	bne	r2,zero,803c80 <lcd_handle_escape+0xec>
  803cf0:	00000206 	br	803cfc <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  803cf4:	00bfffc4 	movi	r2,-1
  803cf8:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
  803cfc:	e0bffe07 	ldb	r2,-8(fp)
  803d00:	e0bfff15 	stw	r2,-4(fp)
  803d04:	e0ffff17 	ldw	r3,-4(fp)
  803d08:	188012a0 	cmpeqi	r2,r3,74
  803d0c:	10002f1e 	bne	r2,zero,803dcc <lcd_handle_escape+0x238>
  803d10:	e0ffff17 	ldw	r3,-4(fp)
  803d14:	188012c8 	cmpgei	r2,r3,75
  803d18:	1000041e 	bne	r2,zero,803d2c <lcd_handle_escape+0x198>
  803d1c:	e0ffff17 	ldw	r3,-4(fp)
  803d20:	18801220 	cmpeqi	r2,r3,72
  803d24:	1000081e 	bne	r2,zero,803d48 <lcd_handle_escape+0x1b4>
  803d28:	00004906 	br	803e50 <lcd_handle_escape+0x2bc>
  803d2c:	e0ffff17 	ldw	r3,-4(fp)
  803d30:	188012e0 	cmpeqi	r2,r3,75
  803d34:	10002b1e 	bne	r2,zero,803de4 <lcd_handle_escape+0x250>
  803d38:	e0ffff17 	ldw	r3,-4(fp)
  803d3c:	188019a0 	cmpeqi	r2,r3,102
  803d40:	1000011e 	bne	r2,zero,803d48 <lcd_handle_escape+0x1b4>
  803d44:	00004206 	br	803e50 <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  803d48:	e0bffb17 	ldw	r2,-20(fp)
  803d4c:	10800050 	cmplti	r2,r2,1
  803d50:	1000051e 	bne	r2,zero,803d68 <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
  803d54:	e0bffb17 	ldw	r2,-20(fp)
  803d58:	10bfffc4 	addi	r2,r2,-1
  803d5c:	1007883a 	mov	r3,r2
  803d60:	e0bffd17 	ldw	r2,-12(fp)
  803d64:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  803d68:	e0bffc17 	ldw	r2,-16(fp)
  803d6c:	10800050 	cmplti	r2,r2,1
  803d70:	1000371e 	bne	r2,zero,803e50 <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
  803d74:	e0bffc17 	ldw	r2,-16(fp)
  803d78:	10bfffc4 	addi	r2,r2,-1
  803d7c:	1007883a 	mov	r3,r2
  803d80:	e0bffd17 	ldw	r2,-12(fp)
  803d84:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  803d88:	e0bffd17 	ldw	r2,-12(fp)
  803d8c:	10800883 	ldbu	r2,34(r2)
  803d90:	10803fcc 	andi	r2,r2,255
  803d94:	10800170 	cmpltui	r2,r2,5
  803d98:	1000061e 	bne	r2,zero,803db4 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
  803d9c:	e0fffd17 	ldw	r3,-12(fp)
  803da0:	00800104 	movi	r2,4
  803da4:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
  803da8:	00000206 	br	803db4 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
  803dac:	e13ffd17 	ldw	r4,-12(fp)
  803db0:	0803acc0 	call	803acc <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  803db4:	e0bffd17 	ldw	r2,-12(fp)
  803db8:	10800883 	ldbu	r2,34(r2)
  803dbc:	10803fcc 	andi	r2,r2,255
  803dc0:	108000e8 	cmpgeui	r2,r2,3
  803dc4:	103ff91e 	bne	r2,zero,803dac <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
  803dc8:	00002106 	br	803e50 <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  803dcc:	e0bffc17 	ldw	r2,-16(fp)
  803dd0:	10800098 	cmpnei	r2,r2,2
  803dd4:	10001e1e 	bne	r2,zero,803e50 <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
  803dd8:	e13ffd17 	ldw	r4,-12(fp)
  803ddc:	080381c0 	call	80381c <lcd_clear_screen>
    break;
  803de0:	00001b06 	br	803e50 <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  803de4:	e0bffc17 	ldw	r2,-16(fp)
  803de8:	10800048 	cmpgei	r2,r2,1
  803dec:	1000181e 	bne	r2,zero,803e50 <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  803df0:	e0bffd17 	ldw	r2,-12(fp)
  803df4:	10800843 	ldbu	r2,33(r2)
  803df8:	10803fcc 	andi	r2,r2,255
  803dfc:	10801428 	cmpgeui	r2,r2,80
  803e00:	1000131e 	bne	r2,zero,803e50 <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  803e04:	e0bffd17 	ldw	r2,-12(fp)
  803e08:	10800883 	ldbu	r2,34(r2)
  803e0c:	10803fcc 	andi	r2,r2,255
  803e10:	108018e4 	muli	r2,r2,99
  803e14:	10c01004 	addi	r3,r2,64
  803e18:	e0bffd17 	ldw	r2,-12(fp)
  803e1c:	1887883a 	add	r3,r3,r2
  803e20:	e0bffd17 	ldw	r2,-12(fp)
  803e24:	10800843 	ldbu	r2,33(r2)
  803e28:	10803fcc 	andi	r2,r2,255
  803e2c:	1889883a 	add	r4,r3,r2
  803e30:	e0bffd17 	ldw	r2,-12(fp)
  803e34:	10800843 	ldbu	r2,33(r2)
  803e38:	10c03fcc 	andi	r3,r2,255
  803e3c:	00801404 	movi	r2,80
  803e40:	10c5c83a 	sub	r2,r2,r3
  803e44:	100d883a 	mov	r6,r2
  803e48:	01400804 	movi	r5,32
  803e4c:	08076540 	call	807654 <memset>
    }
    break;
  }
}
  803e50:	e037883a 	mov	sp,fp
  803e54:	dfc00117 	ldw	ra,4(sp)
  803e58:	df000017 	ldw	fp,0(sp)
  803e5c:	dec00204 	addi	sp,sp,8
  803e60:	f800283a 	ret

00803e64 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  803e64:	defff204 	addi	sp,sp,-56
  803e68:	dfc00d15 	stw	ra,52(sp)
  803e6c:	df000c15 	stw	fp,48(sp)
  803e70:	dc000b15 	stw	r16,44(sp)
  803e74:	df000b04 	addi	fp,sp,44
  803e78:	e13ffc15 	stw	r4,-16(fp)
  803e7c:	e17ffd15 	stw	r5,-12(fp)
  803e80:	e1bffe15 	stw	r6,-8(fp)
  803e84:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  803e88:	e0bffe17 	ldw	r2,-8(fp)
  803e8c:	1007883a 	mov	r3,r2
  803e90:	e0bffd17 	ldw	r2,-12(fp)
  803e94:	10c5883a 	add	r2,r2,r3
  803e98:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  803e9c:	e0fffc17 	ldw	r3,-16(fp)
  803ea0:	00800044 	movi	r2,1
  803ea4:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
  803ea8:	0000a206 	br	804134 <altera_avalon_lcd_16207_write+0x2d0>
  {
    char c = *ptr;
  803eac:	e0bffd17 	ldw	r2,-12(fp)
  803eb0:	10800003 	ldbu	r2,0(r2)
  803eb4:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
  803eb8:	e0bffc17 	ldw	r2,-16(fp)
  803ebc:	10800903 	ldbu	r2,36(r2)
  803ec0:	10803fcc 	andi	r2,r2,255
  803ec4:	1080201c 	xori	r2,r2,128
  803ec8:	10bfe004 	addi	r2,r2,-128
  803ecc:	1004803a 	cmplt	r2,r2,zero
  803ed0:	10003b1e 	bne	r2,zero,803fc0 <altera_avalon_lcd_16207_write+0x15c>
    {
      unsigned int esccount = sp->esccount;
  803ed4:	e0bffc17 	ldw	r2,-16(fp)
  803ed8:	10800903 	ldbu	r2,36(r2)
  803edc:	10803fcc 	andi	r2,r2,255
  803ee0:	1080201c 	xori	r2,r2,128
  803ee4:	10bfe004 	addi	r2,r2,-128
  803ee8:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  803eec:	e0bff717 	ldw	r2,-36(fp)
  803ef0:	1004c03a 	cmpne	r2,r2,zero
  803ef4:	1000031e 	bne	r2,zero,803f04 <altera_avalon_lcd_16207_write+0xa0>
  803ef8:	e0bff807 	ldb	r2,-32(fp)
  803efc:	108016d8 	cmpnei	r2,r2,91
  803f00:	1000111e 	bne	r2,zero,803f48 <altera_avalon_lcd_16207_write+0xe4>
  803f04:	e0bff717 	ldw	r2,-36(fp)
  803f08:	1005003a 	cmpeq	r2,r2,zero
  803f0c:	10001a1e 	bne	r2,zero,803f78 <altera_avalon_lcd_16207_write+0x114>
  803f10:	e0bff807 	ldb	r2,-32(fp)
  803f14:	1007883a 	mov	r3,r2
  803f18:	00802074 	movhi	r2,129
  803f1c:	10a62f04 	addi	r2,r2,-26436
  803f20:	10800017 	ldw	r2,0(r2)
  803f24:	1885883a 	add	r2,r3,r2
  803f28:	10800003 	ldbu	r2,0(r2)
  803f2c:	10803fcc 	andi	r2,r2,255
  803f30:	1080010c 	andi	r2,r2,4
  803f34:	1004c03a 	cmpne	r2,r2,zero
  803f38:	10000f1e 	bne	r2,zero,803f78 <altera_avalon_lcd_16207_write+0x114>
  803f3c:	e0bff807 	ldb	r2,-32(fp)
  803f40:	10800ee0 	cmpeqi	r2,r2,59
  803f44:	10000c1e 	bne	r2,zero,803f78 <altera_avalon_lcd_16207_write+0x114>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
  803f48:	e0fff717 	ldw	r3,-36(fp)
  803f4c:	e0bffc17 	ldw	r2,-16(fp)
  803f50:	1885883a 	add	r2,r3,r2
  803f54:	10800a04 	addi	r2,r2,40
  803f58:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  803f5c:	e17ff807 	ldb	r5,-32(fp)
  803f60:	e13ffc17 	ldw	r4,-16(fp)
  803f64:	0803b940 	call	803b94 <lcd_handle_escape>

        sp->esccount = -1;
  803f68:	e0fffc17 	ldw	r3,-16(fp)
  803f6c:	00bfffc4 	movi	r2,-1
  803f70:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  803f74:	00006c06 	br	804128 <altera_avalon_lcd_16207_write+0x2c4>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  803f78:	e0bffc17 	ldw	r2,-16(fp)
  803f7c:	10800903 	ldbu	r2,36(r2)
  803f80:	10803fcc 	andi	r2,r2,255
  803f84:	108001e8 	cmpgeui	r2,r2,7
  803f88:	1000671e 	bne	r2,zero,804128 <altera_avalon_lcd_16207_write+0x2c4>
      {
        sp->escape[esccount] = c;
  803f8c:	e0fff717 	ldw	r3,-36(fp)
  803f90:	e0bffc17 	ldw	r2,-16(fp)
  803f94:	1885883a 	add	r2,r3,r2
  803f98:	10c00a04 	addi	r3,r2,40
  803f9c:	e0bff803 	ldbu	r2,-32(fp)
  803fa0:	18800005 	stb	r2,0(r3)
        sp->esccount++;
  803fa4:	e0bffc17 	ldw	r2,-16(fp)
  803fa8:	10800903 	ldbu	r2,36(r2)
  803fac:	10800044 	addi	r2,r2,1
  803fb0:	1007883a 	mov	r3,r2
  803fb4:	e0bffc17 	ldw	r2,-16(fp)
  803fb8:	10c00905 	stb	r3,36(r2)
  803fbc:	00005a06 	br	804128 <altera_avalon_lcd_16207_write+0x2c4>
      }
    }
    else if (c == 27) /* ESC */
  803fc0:	e0bff807 	ldb	r2,-32(fp)
  803fc4:	108006d8 	cmpnei	r2,r2,27
  803fc8:	1000031e 	bne	r2,zero,803fd8 <altera_avalon_lcd_16207_write+0x174>
    {
      sp->esccount = 0;
  803fcc:	e0bffc17 	ldw	r2,-16(fp)
  803fd0:	10000905 	stb	zero,36(r2)
  803fd4:	00005406 	br	804128 <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\r')
  803fd8:	e0bff807 	ldb	r2,-32(fp)
  803fdc:	10800358 	cmpnei	r2,r2,13
  803fe0:	1000031e 	bne	r2,zero,803ff0 <altera_avalon_lcd_16207_write+0x18c>
    {
      sp->x = 0;
  803fe4:	e0bffc17 	ldw	r2,-16(fp)
  803fe8:	10000845 	stb	zero,33(r2)
  803fec:	00004e06 	br	804128 <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\n')
  803ff0:	e0bff807 	ldb	r2,-32(fp)
  803ff4:	10800298 	cmpnei	r2,r2,10
  803ff8:	1000101e 	bne	r2,zero,80403c <altera_avalon_lcd_16207_write+0x1d8>
    {
      sp->x = 0;
  803ffc:	e0bffc17 	ldw	r2,-16(fp)
  804000:	10000845 	stb	zero,33(r2)
      sp->y++;
  804004:	e0bffc17 	ldw	r2,-16(fp)
  804008:	10800883 	ldbu	r2,34(r2)
  80400c:	10800044 	addi	r2,r2,1
  804010:	1007883a 	mov	r3,r2
  804014:	e0bffc17 	ldw	r2,-16(fp)
  804018:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  80401c:	e0bffc17 	ldw	r2,-16(fp)
  804020:	10800883 	ldbu	r2,34(r2)
  804024:	10803fcc 	andi	r2,r2,255
  804028:	108000f0 	cmpltui	r2,r2,3
  80402c:	10003e1e 	bne	r2,zero,804128 <altera_avalon_lcd_16207_write+0x2c4>
        lcd_scroll_up(sp);
  804030:	e13ffc17 	ldw	r4,-16(fp)
  804034:	0803acc0 	call	803acc <lcd_scroll_up>
  804038:	00003b06 	br	804128 <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (c == '\b')
  80403c:	e0bff807 	ldb	r2,-32(fp)
  804040:	10800218 	cmpnei	r2,r2,8
  804044:	10000c1e 	bne	r2,zero,804078 <altera_avalon_lcd_16207_write+0x214>
    {
      if (sp->x > 0)
  804048:	e0bffc17 	ldw	r2,-16(fp)
  80404c:	10800843 	ldbu	r2,33(r2)
  804050:	10803fcc 	andi	r2,r2,255
  804054:	1005003a 	cmpeq	r2,r2,zero
  804058:	1000331e 	bne	r2,zero,804128 <altera_avalon_lcd_16207_write+0x2c4>
        sp->x--;
  80405c:	e0bffc17 	ldw	r2,-16(fp)
  804060:	10800843 	ldbu	r2,33(r2)
  804064:	10bfffc4 	addi	r2,r2,-1
  804068:	1007883a 	mov	r3,r2
  80406c:	e0bffc17 	ldw	r2,-16(fp)
  804070:	10c00845 	stb	r3,33(r2)
  804074:	00002c06 	br	804128 <altera_avalon_lcd_16207_write+0x2c4>
    }
    else if (isprint(c))
  804078:	e0bff807 	ldb	r2,-32(fp)
  80407c:	1007883a 	mov	r3,r2
  804080:	00802074 	movhi	r2,129
  804084:	10a62f04 	addi	r2,r2,-26436
  804088:	10800017 	ldw	r2,0(r2)
  80408c:	1885883a 	add	r2,r3,r2
  804090:	10800003 	ldbu	r2,0(r2)
  804094:	10803fcc 	andi	r2,r2,255
  804098:	1080201c 	xori	r2,r2,128
  80409c:	10bfe004 	addi	r2,r2,-128
  8040a0:	108025cc 	andi	r2,r2,151
  8040a4:	1005003a 	cmpeq	r2,r2,zero
  8040a8:	10001f1e 	bne	r2,zero,804128 <altera_avalon_lcd_16207_write+0x2c4>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  8040ac:	e0bffc17 	ldw	r2,-16(fp)
  8040b0:	10800883 	ldbu	r2,34(r2)
  8040b4:	10803fcc 	andi	r2,r2,255
  8040b8:	108000b0 	cmpltui	r2,r2,2
  8040bc:	1000021e 	bne	r2,zero,8040c8 <altera_avalon_lcd_16207_write+0x264>
        lcd_scroll_up(sp);
  8040c0:	e13ffc17 	ldw	r4,-16(fp)
  8040c4:	0803acc0 	call	803acc <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  8040c8:	e0bffc17 	ldw	r2,-16(fp)
  8040cc:	10800843 	ldbu	r2,33(r2)
  8040d0:	10803fcc 	andi	r2,r2,255
  8040d4:	10801428 	cmpgeui	r2,r2,80
  8040d8:	10000d1e 	bne	r2,zero,804110 <altera_avalon_lcd_16207_write+0x2ac>
        sp->line[sp->y].data[sp->x] = c;
  8040dc:	e0bffc17 	ldw	r2,-16(fp)
  8040e0:	10800883 	ldbu	r2,34(r2)
  8040e4:	11003fcc 	andi	r4,r2,255
  8040e8:	e0bffc17 	ldw	r2,-16(fp)
  8040ec:	10800843 	ldbu	r2,33(r2)
  8040f0:	11403fcc 	andi	r5,r2,255
  8040f4:	e0fffc17 	ldw	r3,-16(fp)
  8040f8:	208018e4 	muli	r2,r4,99
  8040fc:	10c5883a 	add	r2,r2,r3
  804100:	1145883a 	add	r2,r2,r5
  804104:	10c01004 	addi	r3,r2,64
  804108:	e0bff803 	ldbu	r2,-32(fp)
  80410c:	18800005 	stb	r2,0(r3)

      sp->x++;
  804110:	e0bffc17 	ldw	r2,-16(fp)
  804114:	10800843 	ldbu	r2,33(r2)
  804118:	10800044 	addi	r2,r2,1
  80411c:	1007883a 	mov	r3,r2
  804120:	e0bffc17 	ldw	r2,-16(fp)
  804124:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  804128:	e0bffd17 	ldw	r2,-12(fp)
  80412c:	10800044 	addi	r2,r2,1
  804130:	e0bffd15 	stw	r2,-12(fp)
  804134:	e0fffd17 	ldw	r3,-12(fp)
  804138:	e0bffb17 	ldw	r2,-20(fp)
  80413c:	18bf5b36 	bltu	r3,r2,803eac <altera_avalon_lcd_16207_write+0x48>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  804140:	00800404 	movi	r2,16
  804144:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804148:	e03ffa15 	stw	zero,-24(fp)
  80414c:	00003606 	br	804228 <altera_avalon_lcd_16207_write+0x3c4>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  804150:	00801404 	movi	r2,80
  804154:	e0bff615 	stw	r2,-40(fp)
  804158:	00001106 	br	8041a0 <altera_avalon_lcd_16207_write+0x33c>
      if (sp->line[y].data[width-1] != ' ')
  80415c:	e13ffa17 	ldw	r4,-24(fp)
  804160:	e0bff617 	ldw	r2,-40(fp)
  804164:	117fffc4 	addi	r5,r2,-1
  804168:	e0fffc17 	ldw	r3,-16(fp)
  80416c:	208018e4 	muli	r2,r4,99
  804170:	10c5883a 	add	r2,r2,r3
  804174:	1145883a 	add	r2,r2,r5
  804178:	10801004 	addi	r2,r2,64
  80417c:	10800003 	ldbu	r2,0(r2)
  804180:	10803fcc 	andi	r2,r2,255
  804184:	1080201c 	xori	r2,r2,128
  804188:	10bfe004 	addi	r2,r2,-128
  80418c:	10800818 	cmpnei	r2,r2,32
  804190:	1000061e 	bne	r2,zero,8041ac <altera_avalon_lcd_16207_write+0x348>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  804194:	e0bff617 	ldw	r2,-40(fp)
  804198:	10bfffc4 	addi	r2,r2,-1
  80419c:	e0bff615 	stw	r2,-40(fp)
  8041a0:	e0bff617 	ldw	r2,-40(fp)
  8041a4:	10800048 	cmpgei	r2,r2,1
  8041a8:	103fec1e 	bne	r2,zero,80415c <altera_avalon_lcd_16207_write+0x2f8>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  8041ac:	e0bff617 	ldw	r2,-40(fp)
  8041b0:	10800448 	cmpgei	r2,r2,17
  8041b4:	1000031e 	bne	r2,zero,8041c4 <altera_avalon_lcd_16207_write+0x360>
      width = ALT_LCD_WIDTH;
  8041b8:	00800404 	movi	r2,16
  8041bc:	e0bff615 	stw	r2,-40(fp)
  8041c0:	00000306 	br	8041d0 <altera_avalon_lcd_16207_write+0x36c>
    else
      width++;
  8041c4:	e0bff617 	ldw	r2,-40(fp)
  8041c8:	10800044 	addi	r2,r2,1
  8041cc:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
  8041d0:	e13ffa17 	ldw	r4,-24(fp)
  8041d4:	e0bff617 	ldw	r2,-40(fp)
  8041d8:	100b883a 	mov	r5,r2
  8041dc:	e0fffc17 	ldw	r3,-16(fp)
  8041e0:	208018e4 	muli	r2,r4,99
  8041e4:	10c5883a 	add	r2,r2,r3
  8041e8:	10802404 	addi	r2,r2,144
  8041ec:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
  8041f0:	e0fff917 	ldw	r3,-28(fp)
  8041f4:	e0bff617 	ldw	r2,-40(fp)
  8041f8:	1880020e 	bge	r3,r2,804204 <altera_avalon_lcd_16207_write+0x3a0>
      widthmax = width;
  8041fc:	e0bff617 	ldw	r2,-40(fp)
  804200:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  804204:	e0bffa17 	ldw	r2,-24(fp)
  804208:	e0fffc17 	ldw	r3,-16(fp)
  80420c:	108018e4 	muli	r2,r2,99
  804210:	10c5883a 	add	r2,r2,r3
  804214:	10802404 	addi	r2,r2,144
  804218:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80421c:	e0bffa17 	ldw	r2,-24(fp)
  804220:	10800044 	addi	r2,r2,1
  804224:	e0bffa15 	stw	r2,-24(fp)
  804228:	e0bffa17 	ldw	r2,-24(fp)
  80422c:	10800090 	cmplti	r2,r2,2
  804230:	103fc71e 	bne	r2,zero,804150 <altera_avalon_lcd_16207_write+0x2ec>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  804234:	e0bff917 	ldw	r2,-28(fp)
  804238:	10800448 	cmpgei	r2,r2,17
  80423c:	1000031e 	bne	r2,zero,80424c <altera_avalon_lcd_16207_write+0x3e8>
    sp->scrollmax = 0;
  804240:	e0bffc17 	ldw	r2,-16(fp)
  804244:	10000985 	stb	zero,38(r2)
  804248:	00002d06 	br	804300 <altera_avalon_lcd_16207_write+0x49c>
  else
  {
    widthmax *= 2;
  80424c:	e0bff917 	ldw	r2,-28(fp)
  804250:	1085883a 	add	r2,r2,r2
  804254:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
  804258:	e0bff917 	ldw	r2,-28(fp)
  80425c:	1007883a 	mov	r3,r2
  804260:	e0bffc17 	ldw	r2,-16(fp)
  804264:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  804268:	e03ffa15 	stw	zero,-24(fp)
  80426c:	00002106 	br	8042f4 <altera_avalon_lcd_16207_write+0x490>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  804270:	e0bffa17 	ldw	r2,-24(fp)
  804274:	e0fffc17 	ldw	r3,-16(fp)
  804278:	108018e4 	muli	r2,r2,99
  80427c:	10c5883a 	add	r2,r2,r3
  804280:	10802404 	addi	r2,r2,144
  804284:	10800043 	ldbu	r2,1(r2)
  804288:	10803fcc 	andi	r2,r2,255
  80428c:	1080201c 	xori	r2,r2,128
  804290:	10bfe004 	addi	r2,r2,-128
  804294:	10800450 	cmplti	r2,r2,17
  804298:	1000131e 	bne	r2,zero,8042e8 <altera_avalon_lcd_16207_write+0x484>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  80429c:	e43ffa17 	ldw	r16,-24(fp)
  8042a0:	e0bffa17 	ldw	r2,-24(fp)
  8042a4:	e0fffc17 	ldw	r3,-16(fp)
  8042a8:	108018e4 	muli	r2,r2,99
  8042ac:	10c5883a 	add	r2,r2,r3
  8042b0:	10802404 	addi	r2,r2,144
  8042b4:	10800043 	ldbu	r2,1(r2)
  8042b8:	10803fcc 	andi	r2,r2,255
  8042bc:	1080201c 	xori	r2,r2,128
  8042c0:	10bfe004 	addi	r2,r2,-128
  8042c4:	1008923a 	slli	r4,r2,8
  8042c8:	e17ff917 	ldw	r5,-28(fp)
  8042cc:	0807ac40 	call	807ac4 <__divsi3>
  8042d0:	1009883a 	mov	r4,r2
  8042d4:	e0fffc17 	ldw	r3,-16(fp)
  8042d8:	808018e4 	muli	r2,r16,99
  8042dc:	10c5883a 	add	r2,r2,r3
  8042e0:	10802404 	addi	r2,r2,144
  8042e4:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8042e8:	e0bffa17 	ldw	r2,-24(fp)
  8042ec:	10800044 	addi	r2,r2,1
  8042f0:	e0bffa15 	stw	r2,-24(fp)
  8042f4:	e0bffa17 	ldw	r2,-24(fp)
  8042f8:	10800090 	cmplti	r2,r2,2
  8042fc:	103fdc1e 	bne	r2,zero,804270 <altera_avalon_lcd_16207_write+0x40c>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  804300:	e0bffc17 	ldw	r2,-16(fp)
  804304:	10800943 	ldbu	r2,37(r2)
  804308:	10803fcc 	andi	r2,r2,255
  80430c:	1080201c 	xori	r2,r2,128
  804310:	10bfe004 	addi	r2,r2,-128
  804314:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
  804318:	e13ffc17 	ldw	r4,-16(fp)
  80431c:	08038e00 	call	8038e0 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  804320:	e0bffc17 	ldw	r2,-16(fp)
  804324:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  804328:	e0bffc17 	ldw	r2,-16(fp)
  80432c:	10800943 	ldbu	r2,37(r2)
  804330:	10c03fcc 	andi	r3,r2,255
  804334:	18c0201c 	xori	r3,r3,128
  804338:	18ffe004 	addi	r3,r3,-128
  80433c:	e0bff517 	ldw	r2,-44(fp)
  804340:	18800426 	beq	r3,r2,804354 <altera_avalon_lcd_16207_write+0x4f0>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  804344:	e0fffc17 	ldw	r3,-16(fp)
  804348:	00800044 	movi	r2,1
  80434c:	188009c5 	stb	r2,39(r3)
  }
  804350:	003feb06 	br	804300 <altera_avalon_lcd_16207_write+0x49c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  804354:	e0bffe17 	ldw	r2,-8(fp)
}
  804358:	e037883a 	mov	sp,fp
  80435c:	dfc00217 	ldw	ra,8(sp)
  804360:	df000117 	ldw	fp,4(sp)
  804364:	dc000017 	ldw	r16,0(sp)
  804368:	dec00304 	addi	sp,sp,12
  80436c:	f800283a 	ret

00804370 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  804370:	defffc04 	addi	sp,sp,-16
  804374:	dfc00315 	stw	ra,12(sp)
  804378:	df000215 	stw	fp,8(sp)
  80437c:	df000204 	addi	fp,sp,8
  804380:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  804384:	e0bfff17 	ldw	r2,-4(fp)
  804388:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  80438c:	e0bffe17 	ldw	r2,-8(fp)
  804390:	10800943 	ldbu	r2,37(r2)
  804394:	10803fcc 	andi	r2,r2,255
  804398:	1080201c 	xori	r2,r2,128
  80439c:	10bfe004 	addi	r2,r2,-128
  8043a0:	10c00044 	addi	r3,r2,1
  8043a4:	e0bffe17 	ldw	r2,-8(fp)
  8043a8:	10800983 	ldbu	r2,38(r2)
  8043ac:	10803fcc 	andi	r2,r2,255
  8043b0:	1080201c 	xori	r2,r2,128
  8043b4:	10bfe004 	addi	r2,r2,-128
  8043b8:	18800316 	blt	r3,r2,8043c8 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
  8043bc:	e0bffe17 	ldw	r2,-8(fp)
  8043c0:	10000945 	stb	zero,37(r2)
  8043c4:	00000606 	br	8043e0 <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
  8043c8:	e0bffe17 	ldw	r2,-8(fp)
  8043cc:	10800943 	ldbu	r2,37(r2)
  8043d0:	10800044 	addi	r2,r2,1
  8043d4:	1007883a 	mov	r3,r2
  8043d8:	e0bffe17 	ldw	r2,-8(fp)
  8043dc:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  8043e0:	e0bffe17 	ldw	r2,-8(fp)
  8043e4:	10800983 	ldbu	r2,38(r2)
  8043e8:	10803fcc 	andi	r2,r2,255
  8043ec:	1080201c 	xori	r2,r2,128
  8043f0:	10bfe004 	addi	r2,r2,-128
  8043f4:	10800050 	cmplti	r2,r2,1
  8043f8:	1000091e 	bne	r2,zero,804420 <alt_lcd_16207_timeout+0xb0>
  8043fc:	e0bffe17 	ldw	r2,-8(fp)
  804400:	108009c3 	ldbu	r2,39(r2)
  804404:	10803fcc 	andi	r2,r2,255
  804408:	1080201c 	xori	r2,r2,128
  80440c:	10bfe004 	addi	r2,r2,-128
  804410:	1004c03a 	cmpne	r2,r2,zero
  804414:	1000021e 	bne	r2,zero,804420 <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
  804418:	e13ffe17 	ldw	r4,-8(fp)
  80441c:	08038e00 	call	8038e0 <lcd_repaint_screen>

  return sp->period;
  804420:	e0bffe17 	ldw	r2,-8(fp)
  804424:	10800717 	ldw	r2,28(r2)
}
  804428:	e037883a 	mov	sp,fp
  80442c:	dfc00117 	ldw	ra,4(sp)
  804430:	df000017 	ldw	fp,0(sp)
  804434:	dec00204 	addi	sp,sp,8
  804438:	f800283a 	ret

0080443c <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  80443c:	defffc04 	addi	sp,sp,-16
  804440:	dfc00315 	stw	ra,12(sp)
  804444:	df000215 	stw	fp,8(sp)
  804448:	df000204 	addi	fp,sp,8
  80444c:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  804450:	e0bfff17 	ldw	r2,-4(fp)
  804454:	10800017 	ldw	r2,0(r2)
  804458:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  80445c:	e0bfff17 	ldw	r2,-4(fp)
  804460:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  804464:	010ea604 	movi	r4,15000
  804468:	08003480 	call	800348 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  80446c:	e0bffe17 	ldw	r2,-8(fp)
  804470:	1007883a 	mov	r3,r2
  804474:	00800c04 	movi	r2,48
  804478:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  80447c:	01040104 	movi	r4,4100
  804480:	08003480 	call	800348 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  804484:	e0bffe17 	ldw	r2,-8(fp)
  804488:	1007883a 	mov	r3,r2
  80448c:	00800c04 	movi	r2,48
  804490:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  804494:	0100fa04 	movi	r4,1000
  804498:	08003480 	call	800348 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  80449c:	e0bffe17 	ldw	r2,-8(fp)
  8044a0:	1007883a 	mov	r3,r2
  8044a4:	00800c04 	movi	r2,48
  8044a8:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  8044ac:	e13fff17 	ldw	r4,-4(fp)
  8044b0:	01400e04 	movi	r5,56
  8044b4:	08036900 	call	803690 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  8044b8:	e13fff17 	ldw	r4,-4(fp)
  8044bc:	01400204 	movi	r5,8
  8044c0:	08036900 	call	803690 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  8044c4:	e13fff17 	ldw	r4,-4(fp)
  8044c8:	080381c0 	call	80381c <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  8044cc:	e13fff17 	ldw	r4,-4(fp)
  8044d0:	01400184 	movi	r5,6
  8044d4:	08036900 	call	803690 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  8044d8:	e13fff17 	ldw	r4,-4(fp)
  8044dc:	01400304 	movi	r5,12
  8044e0:	08036900 	call	803690 <lcd_write_command>

  sp->esccount = -1;
  8044e4:	e0ffff17 	ldw	r3,-4(fp)
  8044e8:	00bfffc4 	movi	r2,-1
  8044ec:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
  8044f0:	e0bfff17 	ldw	r2,-4(fp)
  8044f4:	11000a04 	addi	r4,r2,40
  8044f8:	000b883a 	mov	r5,zero
  8044fc:	01800204 	movi	r6,8
  804500:	08076540 	call	807654 <memset>

  sp->scrollpos = 0;
  804504:	e0bfff17 	ldw	r2,-4(fp)
  804508:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  80450c:	e0bfff17 	ldw	r2,-4(fp)
  804510:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  804514:	e0bfff17 	ldw	r2,-4(fp)
  804518:	100009c5 	stb	zero,39(r2)
  80451c:	00802074 	movhi	r2,129
  804520:	10a63604 	addi	r2,r2,-26408
  804524:	10800017 	ldw	r2,0(r2)
  804528:	1009883a 	mov	r4,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  80452c:	01400284 	movi	r5,10
  804530:	0807b840 	call	807b84 <__udivsi3>
  804534:	1007883a 	mov	r3,r2
  804538:	e0bfff17 	ldw	r2,-4(fp)
  80453c:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  804540:	e0bfff17 	ldw	r2,-4(fp)
  804544:	11000104 	addi	r4,r2,4
  804548:	e0bfff17 	ldw	r2,-4(fp)
  80454c:	10800717 	ldw	r2,28(r2)
  804550:	100b883a 	mov	r5,r2
  804554:	01802034 	movhi	r6,128
  804558:	3190dc04 	addi	r6,r6,17264
  80455c:	e1ffff17 	ldw	r7,-4(fp)
  804560:	08057540 	call	805754 <alt_alarm_start>
}
  804564:	e037883a 	mov	sp,fp
  804568:	dfc00117 	ldw	ra,4(sp)
  80456c:	df000017 	ldw	fp,0(sp)
  804570:	dec00204 	addi	sp,sp,8
  804574:	f800283a 	ret

00804578 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  804578:	defffa04 	addi	sp,sp,-24
  80457c:	dfc00515 	stw	ra,20(sp)
  804580:	df000415 	stw	fp,16(sp)
  804584:	df000404 	addi	fp,sp,16
  804588:	e13ffd15 	stw	r4,-12(fp)
  80458c:	e17ffe15 	stw	r5,-8(fp)
  804590:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  804594:	e0bffd17 	ldw	r2,-12(fp)
  804598:	10800017 	ldw	r2,0(r2)
  80459c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  8045a0:	e0bffc17 	ldw	r2,-16(fp)
  8045a4:	11000a04 	addi	r4,r2,40
  8045a8:	e0bffd17 	ldw	r2,-12(fp)
  8045ac:	11c00217 	ldw	r7,8(r2)
  8045b0:	e17ffe17 	ldw	r5,-8(fp)
  8045b4:	e1bfff17 	ldw	r6,-4(fp)
  8045b8:	0803e640 	call	803e64 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  8045bc:	e037883a 	mov	sp,fp
  8045c0:	dfc00117 	ldw	ra,4(sp)
  8045c4:	df000017 	ldw	fp,0(sp)
  8045c8:	dec00204 	addi	sp,sp,8
  8045cc:	f800283a 	ret

008045d0 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  8045d0:	defffa04 	addi	sp,sp,-24
  8045d4:	dfc00515 	stw	ra,20(sp)
  8045d8:	df000415 	stw	fp,16(sp)
  8045dc:	df000404 	addi	fp,sp,16
  8045e0:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  8045e4:	e0bfff17 	ldw	r2,-4(fp)
  8045e8:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  8045ec:	e0bfff17 	ldw	r2,-4(fp)
  8045f0:	10800104 	addi	r2,r2,4
  8045f4:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8045f8:	0005303a 	rdctl	r2,status
  8045fc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804600:	e0fffd17 	ldw	r3,-12(fp)
  804604:	00bfff84 	movi	r2,-2
  804608:	1884703a 	and	r2,r3,r2
  80460c:	1001703a 	wrctl	status,r2
  
  return context;
  804610:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  804614:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
  804618:	08066640 	call	806664 <alt_tick>
  80461c:	e0bffe17 	ldw	r2,-8(fp)
  804620:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804624:	e0bffc17 	ldw	r2,-16(fp)
  804628:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  80462c:	e037883a 	mov	sp,fp
  804630:	dfc00117 	ldw	ra,4(sp)
  804634:	df000017 	ldw	fp,0(sp)
  804638:	dec00204 	addi	sp,sp,8
  80463c:	f800283a 	ret

00804640 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  804640:	defff804 	addi	sp,sp,-32
  804644:	dfc00715 	stw	ra,28(sp)
  804648:	df000615 	stw	fp,24(sp)
  80464c:	df000604 	addi	fp,sp,24
  804650:	e13ffc15 	stw	r4,-16(fp)
  804654:	e17ffd15 	stw	r5,-12(fp)
  804658:	e1bffe15 	stw	r6,-8(fp)
  80465c:	e1ffff15 	stw	r7,-4(fp)
  804660:	e0bfff17 	ldw	r2,-4(fp)
  804664:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  804668:	00802074 	movhi	r2,129
  80466c:	10a63604 	addi	r2,r2,-26408
  804670:	10800017 	ldw	r2,0(r2)
  804674:	1004c03a 	cmpne	r2,r2,zero
  804678:	1000041e 	bne	r2,zero,80468c <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
  80467c:	00c02074 	movhi	r3,129
  804680:	18e63604 	addi	r3,r3,-26408
  804684:	e0bffb17 	ldw	r2,-20(fp)
  804688:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  80468c:	e0bffc17 	ldw	r2,-16(fp)
  804690:	10800104 	addi	r2,r2,4
  804694:	1007883a 	mov	r3,r2
  804698:	008001c4 	movi	r2,7
  80469c:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  8046a0:	d8000015 	stw	zero,0(sp)
  8046a4:	e13ffd17 	ldw	r4,-12(fp)
  8046a8:	e17ffe17 	ldw	r5,-8(fp)
  8046ac:	01802034 	movhi	r6,128
  8046b0:	31917404 	addi	r6,r6,17872
  8046b4:	e1fffc17 	ldw	r7,-16(fp)
  8046b8:	0805ea00 	call	805ea0 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  8046bc:	e037883a 	mov	sp,fp
  8046c0:	dfc00117 	ldw	ra,4(sp)
  8046c4:	df000017 	ldw	fp,0(sp)
  8046c8:	dec00204 	addi	sp,sp,8
  8046cc:	f800283a 	ret

008046d0 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  8046d0:	defffa04 	addi	sp,sp,-24
  8046d4:	dfc00515 	stw	ra,20(sp)
  8046d8:	df000415 	stw	fp,16(sp)
  8046dc:	df000404 	addi	fp,sp,16
  8046e0:	e13ffd15 	stw	r4,-12(fp)
  8046e4:	e17ffe15 	stw	r5,-8(fp)
  8046e8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8046ec:	e0bffd17 	ldw	r2,-12(fp)
  8046f0:	10800017 	ldw	r2,0(r2)
  8046f4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  8046f8:	e0bffc17 	ldw	r2,-16(fp)
  8046fc:	11000a04 	addi	r4,r2,40
  804700:	e0bffd17 	ldw	r2,-12(fp)
  804704:	11c00217 	ldw	r7,8(r2)
  804708:	e17ffe17 	ldw	r5,-8(fp)
  80470c:	e1bfff17 	ldw	r6,-4(fp)
  804710:	0804bc80 	call	804bc8 <altera_avalon_uart_read>
      fd->fd_flags);
}
  804714:	e037883a 	mov	sp,fp
  804718:	dfc00117 	ldw	ra,4(sp)
  80471c:	df000017 	ldw	fp,0(sp)
  804720:	dec00204 	addi	sp,sp,8
  804724:	f800283a 	ret

00804728 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  804728:	defffa04 	addi	sp,sp,-24
  80472c:	dfc00515 	stw	ra,20(sp)
  804730:	df000415 	stw	fp,16(sp)
  804734:	df000404 	addi	fp,sp,16
  804738:	e13ffd15 	stw	r4,-12(fp)
  80473c:	e17ffe15 	stw	r5,-8(fp)
  804740:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  804744:	e0bffd17 	ldw	r2,-12(fp)
  804748:	10800017 	ldw	r2,0(r2)
  80474c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  804750:	e0bffc17 	ldw	r2,-16(fp)
  804754:	11000a04 	addi	r4,r2,40
  804758:	e0bffd17 	ldw	r2,-12(fp)
  80475c:	11c00217 	ldw	r7,8(r2)
  804760:	e17ffe17 	ldw	r5,-8(fp)
  804764:	e1bfff17 	ldw	r6,-4(fp)
  804768:	0804e580 	call	804e58 <altera_avalon_uart_write>
      fd->fd_flags);
}
  80476c:	e037883a 	mov	sp,fp
  804770:	dfc00117 	ldw	ra,4(sp)
  804774:	df000017 	ldw	fp,0(sp)
  804778:	dec00204 	addi	sp,sp,8
  80477c:	f800283a 	ret

00804780 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  804780:	defffc04 	addi	sp,sp,-16
  804784:	dfc00315 	stw	ra,12(sp)
  804788:	df000215 	stw	fp,8(sp)
  80478c:	df000204 	addi	fp,sp,8
  804790:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  804794:	e0bfff17 	ldw	r2,-4(fp)
  804798:	10800017 	ldw	r2,0(r2)
  80479c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  8047a0:	e0bffe17 	ldw	r2,-8(fp)
  8047a4:	11000a04 	addi	r4,r2,40
  8047a8:	e0bfff17 	ldw	r2,-4(fp)
  8047ac:	11400217 	ldw	r5,8(r2)
  8047b0:	0804b680 	call	804b68 <altera_avalon_uart_close>
}
  8047b4:	e037883a 	mov	sp,fp
  8047b8:	dfc00117 	ldw	ra,4(sp)
  8047bc:	df000017 	ldw	fp,0(sp)
  8047c0:	dec00204 	addi	sp,sp,8
  8047c4:	f800283a 	ret

008047c8 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  8047c8:	defff704 	addi	sp,sp,-36
  8047cc:	dfc00815 	stw	ra,32(sp)
  8047d0:	df000715 	stw	fp,28(sp)
  8047d4:	df000704 	addi	fp,sp,28
  8047d8:	e13ffc15 	stw	r4,-16(fp)
  8047dc:	e17ffd15 	stw	r5,-12(fp)
  8047e0:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
  8047e4:	e0bffc17 	ldw	r2,-16(fp)
  8047e8:	10800017 	ldw	r2,0(r2)
  8047ec:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  8047f0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  8047f4:	1004c03a 	cmpne	r2,r2,zero
  8047f8:	1000061e 	bne	r2,zero,804814 <altera_avalon_uart_init+0x4c>
  8047fc:	0005883a 	mov	r2,zero
  804800:	1004c03a 	cmpne	r2,r2,zero
  804804:	1000031e 	bne	r2,zero,804814 <altera_avalon_uart_init+0x4c>
  804808:	0005883a 	mov	r2,zero
  80480c:	1005003a 	cmpeq	r2,r2,zero
  804810:	1000031e 	bne	r2,zero,804820 <altera_avalon_uart_init+0x58>
  804814:	00800044 	movi	r2,1
  804818:	e0bfff15 	stw	r2,-4(fp)
  80481c:	00000106 	br	804824 <altera_avalon_uart_init+0x5c>
  804820:	e03fff15 	stw	zero,-4(fp)
  804824:	e0bfff17 	ldw	r2,-4(fp)
  804828:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  80482c:	e0bffa17 	ldw	r2,-24(fp)
  804830:	1004c03a 	cmpne	r2,r2,zero
  804834:	1000111e 	bne	r2,zero,80487c <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  804838:	e0fffc17 	ldw	r3,-16(fp)
  80483c:	00832004 	movi	r2,3200
  804840:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  804844:	e0bffb17 	ldw	r2,-20(fp)
  804848:	11000304 	addi	r4,r2,12
  80484c:	e0bffc17 	ldw	r2,-16(fp)
  804850:	10800117 	ldw	r2,4(r2)
  804854:	1007883a 	mov	r3,r2
  804858:	2005883a 	mov	r2,r4
  80485c:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  804860:	d8000015 	stw	zero,0(sp)
  804864:	e13ffd17 	ldw	r4,-12(fp)
  804868:	e17ffe17 	ldw	r5,-8(fp)
  80486c:	01802034 	movhi	r6,128
  804870:	31922404 	addi	r6,r6,18576
  804874:	e1fffc17 	ldw	r7,-16(fp)
  804878:	0805ea00 	call	805ea0 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  80487c:	e037883a 	mov	sp,fp
  804880:	dfc00117 	ldw	ra,4(sp)
  804884:	df000017 	ldw	fp,0(sp)
  804888:	dec00204 	addi	sp,sp,8
  80488c:	f800283a 	ret

00804890 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  804890:	defffa04 	addi	sp,sp,-24
  804894:	dfc00515 	stw	ra,20(sp)
  804898:	df000415 	stw	fp,16(sp)
  80489c:	df000404 	addi	fp,sp,16
  8048a0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  8048a4:	e0bfff17 	ldw	r2,-4(fp)
  8048a8:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
  8048ac:	e0bffd17 	ldw	r2,-12(fp)
  8048b0:	10800017 	ldw	r2,0(r2)
  8048b4:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  8048b8:	e0bffc17 	ldw	r2,-16(fp)
  8048bc:	10800204 	addi	r2,r2,8
  8048c0:	10800037 	ldwio	r2,0(r2)
  8048c4:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  8048c8:	e0bffc17 	ldw	r2,-16(fp)
  8048cc:	10800204 	addi	r2,r2,8
  8048d0:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  8048d4:	e0bffc17 	ldw	r2,-16(fp)
  8048d8:	10800204 	addi	r2,r2,8
  8048dc:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  8048e0:	e0bffe17 	ldw	r2,-8(fp)
  8048e4:	1080200c 	andi	r2,r2,128
  8048e8:	1005003a 	cmpeq	r2,r2,zero
  8048ec:	1000031e 	bne	r2,zero,8048fc <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
  8048f0:	e13ffd17 	ldw	r4,-12(fp)
  8048f4:	e17ffe17 	ldw	r5,-8(fp)
  8048f8:	080492c0 	call	80492c <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  8048fc:	e0bffe17 	ldw	r2,-8(fp)
  804900:	1081100c 	andi	r2,r2,1088
  804904:	1005003a 	cmpeq	r2,r2,zero
  804908:	1000031e 	bne	r2,zero,804918 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  80490c:	e13ffd17 	ldw	r4,-12(fp)
  804910:	e17ffe17 	ldw	r5,-8(fp)
  804914:	0804a0c0 	call	804a0c <altera_avalon_uart_txirq>
  }
  

}
  804918:	e037883a 	mov	sp,fp
  80491c:	dfc00117 	ldw	ra,4(sp)
  804920:	df000017 	ldw	fp,0(sp)
  804924:	dec00204 	addi	sp,sp,8
  804928:	f800283a 	ret

0080492c <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  80492c:	defffc04 	addi	sp,sp,-16
  804930:	df000315 	stw	fp,12(sp)
  804934:	df000304 	addi	fp,sp,12
  804938:	e13ffe15 	stw	r4,-8(fp)
  80493c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  804940:	e0bfff17 	ldw	r2,-4(fp)
  804944:	108000cc 	andi	r2,r2,3
  804948:	1004c03a 	cmpne	r2,r2,zero
  80494c:	10002b1e 	bne	r2,zero,8049fc <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  804950:	e0bffe17 	ldw	r2,-8(fp)
  804954:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  804958:	e0bffe17 	ldw	r2,-8(fp)
  80495c:	10800317 	ldw	r2,12(r2)
  804960:	10800044 	addi	r2,r2,1
  804964:	10800fcc 	andi	r2,r2,63
  804968:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  80496c:	e0bffe17 	ldw	r2,-8(fp)
  804970:	11000317 	ldw	r4,12(r2)
  804974:	e0bffe17 	ldw	r2,-8(fp)
  804978:	10800017 	ldw	r2,0(r2)
  80497c:	10800037 	ldwio	r2,0(r2)
  804980:	1007883a 	mov	r3,r2
  804984:	e0bffe17 	ldw	r2,-8(fp)
  804988:	2085883a 	add	r2,r4,r2
  80498c:	10800704 	addi	r2,r2,28
  804990:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
  804994:	e0fffe17 	ldw	r3,-8(fp)
  804998:	e0bffd17 	ldw	r2,-12(fp)
  80499c:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8049a0:	e0bffe17 	ldw	r2,-8(fp)
  8049a4:	10800317 	ldw	r2,12(r2)
  8049a8:	10800044 	addi	r2,r2,1
  8049ac:	10800fcc 	andi	r2,r2,63
  8049b0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  8049b4:	e0bffe17 	ldw	r2,-8(fp)
  8049b8:	10c00217 	ldw	r3,8(r2)
  8049bc:	e0bffd17 	ldw	r2,-12(fp)
  8049c0:	18800e1e 	bne	r3,r2,8049fc <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  8049c4:	e0bffe17 	ldw	r2,-8(fp)
  8049c8:	10c00117 	ldw	r3,4(r2)
  8049cc:	00bfdfc4 	movi	r2,-129
  8049d0:	1886703a 	and	r3,r3,r2
  8049d4:	e0bffe17 	ldw	r2,-8(fp)
  8049d8:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  8049dc:	e0bffe17 	ldw	r2,-8(fp)
  8049e0:	10800017 	ldw	r2,0(r2)
  8049e4:	11000304 	addi	r4,r2,12
  8049e8:	e0bffe17 	ldw	r2,-8(fp)
  8049ec:	10800117 	ldw	r2,4(r2)
  8049f0:	1007883a 	mov	r3,r2
  8049f4:	2005883a 	mov	r2,r4
  8049f8:	10c00035 	stwio	r3,0(r2)
  }   
}
  8049fc:	e037883a 	mov	sp,fp
  804a00:	df000017 	ldw	fp,0(sp)
  804a04:	dec00104 	addi	sp,sp,4
  804a08:	f800283a 	ret

00804a0c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  804a0c:	defffd04 	addi	sp,sp,-12
  804a10:	df000215 	stw	fp,8(sp)
  804a14:	df000204 	addi	fp,sp,8
  804a18:	e13ffe15 	stw	r4,-8(fp)
  804a1c:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  804a20:	e0bffe17 	ldw	r2,-8(fp)
  804a24:	10c00417 	ldw	r3,16(r2)
  804a28:	e0bffe17 	ldw	r2,-8(fp)
  804a2c:	10800517 	ldw	r2,20(r2)
  804a30:	18803626 	beq	r3,r2,804b0c <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  804a34:	e0bffe17 	ldw	r2,-8(fp)
  804a38:	10800617 	ldw	r2,24(r2)
  804a3c:	1080008c 	andi	r2,r2,2
  804a40:	1005003a 	cmpeq	r2,r2,zero
  804a44:	1000041e 	bne	r2,zero,804a58 <altera_avalon_uart_txirq+0x4c>
  804a48:	e0bfff17 	ldw	r2,-4(fp)
  804a4c:	1082000c 	andi	r2,r2,2048
  804a50:	1005003a 	cmpeq	r2,r2,zero
  804a54:	10001e1e 	bne	r2,zero,804ad0 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  804a58:	e0bffe17 	ldw	r2,-8(fp)
  804a5c:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  804a60:	e0bffe17 	ldw	r2,-8(fp)
  804a64:	10800017 	ldw	r2,0(r2)
  804a68:	11000104 	addi	r4,r2,4
  804a6c:	e0bffe17 	ldw	r2,-8(fp)
  804a70:	10c00417 	ldw	r3,16(r2)
  804a74:	e0bffe17 	ldw	r2,-8(fp)
  804a78:	1885883a 	add	r2,r3,r2
  804a7c:	10801704 	addi	r2,r2,92
  804a80:	10800003 	ldbu	r2,0(r2)
  804a84:	10c03fcc 	andi	r3,r2,255
  804a88:	2005883a 	mov	r2,r4
  804a8c:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  804a90:	e0bffe17 	ldw	r2,-8(fp)
  804a94:	10800417 	ldw	r2,16(r2)
  804a98:	10c00044 	addi	r3,r2,1
  804a9c:	e0bffe17 	ldw	r2,-8(fp)
  804aa0:	10c00415 	stw	r3,16(r2)
  804aa4:	e0bffe17 	ldw	r2,-8(fp)
  804aa8:	10800417 	ldw	r2,16(r2)
  804aac:	10c00fcc 	andi	r3,r2,63
  804ab0:	e0bffe17 	ldw	r2,-8(fp)
  804ab4:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  804ab8:	e0bffe17 	ldw	r2,-8(fp)
  804abc:	10800117 	ldw	r2,4(r2)
  804ac0:	10c01014 	ori	r3,r2,64
  804ac4:	e0bffe17 	ldw	r2,-8(fp)
  804ac8:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  804acc:	00000f06 	br	804b0c <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  804ad0:	e0bffe17 	ldw	r2,-8(fp)
  804ad4:	10800017 	ldw	r2,0(r2)
  804ad8:	10800204 	addi	r2,r2,8
  804adc:	10800037 	ldwio	r2,0(r2)
  804ae0:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  804ae4:	e0bfff17 	ldw	r2,-4(fp)
  804ae8:	1082000c 	andi	r2,r2,2048
  804aec:	1004c03a 	cmpne	r2,r2,zero
  804af0:	1000061e 	bne	r2,zero,804b0c <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  804af4:	e0bffe17 	ldw	r2,-8(fp)
  804af8:	10c00117 	ldw	r3,4(r2)
  804afc:	00bfefc4 	movi	r2,-65
  804b00:	1886703a 	and	r3,r3,r2
  804b04:	e0bffe17 	ldw	r2,-8(fp)
  804b08:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  804b0c:	e0bffe17 	ldw	r2,-8(fp)
  804b10:	10c00417 	ldw	r3,16(r2)
  804b14:	e0bffe17 	ldw	r2,-8(fp)
  804b18:	10800517 	ldw	r2,20(r2)
  804b1c:	1880061e 	bne	r3,r2,804b38 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804b20:	e0bffe17 	ldw	r2,-8(fp)
  804b24:	10c00117 	ldw	r3,4(r2)
  804b28:	00beefc4 	movi	r2,-1089
  804b2c:	1886703a 	and	r3,r3,r2
  804b30:	e0bffe17 	ldw	r2,-8(fp)
  804b34:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804b38:	e0bffe17 	ldw	r2,-8(fp)
  804b3c:	10800017 	ldw	r2,0(r2)
  804b40:	11000304 	addi	r4,r2,12
  804b44:	e0bffe17 	ldw	r2,-8(fp)
  804b48:	10800117 	ldw	r2,4(r2)
  804b4c:	1007883a 	mov	r3,r2
  804b50:	2005883a 	mov	r2,r4
  804b54:	10c00035 	stwio	r3,0(r2)
}
  804b58:	e037883a 	mov	sp,fp
  804b5c:	df000017 	ldw	fp,0(sp)
  804b60:	dec00104 	addi	sp,sp,4
  804b64:	f800283a 	ret

00804b68 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  804b68:	defffc04 	addi	sp,sp,-16
  804b6c:	df000315 	stw	fp,12(sp)
  804b70:	df000304 	addi	fp,sp,12
  804b74:	e13ffd15 	stw	r4,-12(fp)
  804b78:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  804b7c:	00000706 	br	804b9c <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
  804b80:	e0bffe17 	ldw	r2,-8(fp)
  804b84:	1090000c 	andi	r2,r2,16384
  804b88:	1005003a 	cmpeq	r2,r2,zero
  804b8c:	1000031e 	bne	r2,zero,804b9c <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
  804b90:	00bffd44 	movi	r2,-11
  804b94:	e0bfff15 	stw	r2,-4(fp)
  804b98:	00000606 	br	804bb4 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  804b9c:	e0bffd17 	ldw	r2,-12(fp)
  804ba0:	10c00417 	ldw	r3,16(r2)
  804ba4:	e0bffd17 	ldw	r2,-12(fp)
  804ba8:	10800517 	ldw	r2,20(r2)
  804bac:	18bff41e 	bne	r3,r2,804b80 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  804bb0:	e03fff15 	stw	zero,-4(fp)
  804bb4:	e0bfff17 	ldw	r2,-4(fp)
}
  804bb8:	e037883a 	mov	sp,fp
  804bbc:	df000017 	ldw	fp,0(sp)
  804bc0:	dec00104 	addi	sp,sp,4
  804bc4:	f800283a 	ret

00804bc8 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  804bc8:	defff004 	addi	sp,sp,-64
  804bcc:	dfc00f15 	stw	ra,60(sp)
  804bd0:	df000e15 	stw	fp,56(sp)
  804bd4:	df000e04 	addi	fp,sp,56
  804bd8:	e13ffb15 	stw	r4,-20(fp)
  804bdc:	e17ffc15 	stw	r5,-16(fp)
  804be0:	e1bffd15 	stw	r6,-12(fp)
  804be4:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
  804be8:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
  804bec:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  804bf0:	e0bffe17 	ldw	r2,-8(fp)
  804bf4:	1090000c 	andi	r2,r2,16384
  804bf8:	1005003a 	cmpeq	r2,r2,zero
  804bfc:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
  804c00:	e0bffb17 	ldw	r2,-20(fp)
  804c04:	10800217 	ldw	r2,8(r2)
  804c08:	10800044 	addi	r2,r2,1
  804c0c:	10800fcc 	andi	r2,r2,63
  804c10:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  804c14:	00001906 	br	804c7c <altera_avalon_uart_read+0xb4>
    {
      count++;
  804c18:	e0bff617 	ldw	r2,-40(fp)
  804c1c:	10800044 	addi	r2,r2,1
  804c20:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  804c24:	e0bffb17 	ldw	r2,-20(fp)
  804c28:	10c00217 	ldw	r3,8(r2)
  804c2c:	e0bffb17 	ldw	r2,-20(fp)
  804c30:	1885883a 	add	r2,r3,r2
  804c34:	10800704 	addi	r2,r2,28
  804c38:	10800003 	ldbu	r2,0(r2)
  804c3c:	1007883a 	mov	r3,r2
  804c40:	e0bffc17 	ldw	r2,-16(fp)
  804c44:	10c00005 	stb	r3,0(r2)
  804c48:	e0bffc17 	ldw	r2,-16(fp)
  804c4c:	10800044 	addi	r2,r2,1
  804c50:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
  804c54:	e0bffb17 	ldw	r2,-20(fp)
  804c58:	10800217 	ldw	r2,8(r2)
  804c5c:	10c00044 	addi	r3,r2,1
  804c60:	e0bffb17 	ldw	r2,-20(fp)
  804c64:	10c00215 	stw	r3,8(r2)
  804c68:	e0bffb17 	ldw	r2,-20(fp)
  804c6c:	10800217 	ldw	r2,8(r2)
  804c70:	10c00fcc 	andi	r3,r2,63
  804c74:	e0bffb17 	ldw	r2,-20(fp)
  804c78:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  804c7c:	e0fff617 	ldw	r3,-40(fp)
  804c80:	e0bffd17 	ldw	r2,-12(fp)
  804c84:	1880050e 	bge	r3,r2,804c9c <altera_avalon_uart_read+0xd4>
  804c88:	e0bffb17 	ldw	r2,-20(fp)
  804c8c:	10c00217 	ldw	r3,8(r2)
  804c90:	e0bffb17 	ldw	r2,-20(fp)
  804c94:	10800317 	ldw	r2,12(r2)
  804c98:	18bfdf1e 	bne	r3,r2,804c18 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  804c9c:	e0bff617 	ldw	r2,-40(fp)
  804ca0:	1004c03a 	cmpne	r2,r2,zero
  804ca4:	1000271e 	bne	r2,zero,804d44 <altera_avalon_uart_read+0x17c>
  804ca8:	e0bffb17 	ldw	r2,-20(fp)
  804cac:	10c00217 	ldw	r3,8(r2)
  804cb0:	e0bffb17 	ldw	r2,-20(fp)
  804cb4:	10800317 	ldw	r2,12(r2)
  804cb8:	1880221e 	bne	r3,r2,804d44 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
  804cbc:	e0bff917 	ldw	r2,-28(fp)
  804cc0:	1004c03a 	cmpne	r2,r2,zero
  804cc4:	1000061e 	bne	r2,zero,804ce0 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  804cc8:	0804df80 	call	804df8 <alt_get_errno>
  804ccc:	00c002c4 	movi	r3,11
  804cd0:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
  804cd4:	00800044 	movi	r2,1
  804cd8:	e0bff705 	stb	r2,-36(fp)
        break;
  804cdc:	00001f06 	br	804d5c <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804ce0:	0005303a 	rdctl	r2,status
  804ce4:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804ce8:	e0fff517 	ldw	r3,-44(fp)
  804cec:	00bfff84 	movi	r2,-2
  804cf0:	1884703a 	and	r2,r3,r2
  804cf4:	1001703a 	wrctl	status,r2
  
  return context;
  804cf8:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  804cfc:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  804d00:	e0bffb17 	ldw	r2,-20(fp)
  804d04:	10800117 	ldw	r2,4(r2)
  804d08:	10c02014 	ori	r3,r2,128
  804d0c:	e0bffb17 	ldw	r2,-20(fp)
  804d10:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804d14:	e0bffb17 	ldw	r2,-20(fp)
  804d18:	10800017 	ldw	r2,0(r2)
  804d1c:	11000304 	addi	r4,r2,12
  804d20:	e0bffb17 	ldw	r2,-20(fp)
  804d24:	10800117 	ldw	r2,4(r2)
  804d28:	1007883a 	mov	r3,r2
  804d2c:	2005883a 	mov	r2,r4
  804d30:	10c00035 	stwio	r3,0(r2)
  804d34:	e0bffa17 	ldw	r2,-24(fp)
  804d38:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804d3c:	e0bff417 	ldw	r2,-48(fp)
  804d40:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  804d44:	e0bff617 	ldw	r2,-40(fp)
  804d48:	1004c03a 	cmpne	r2,r2,zero
  804d4c:	1000031e 	bne	r2,zero,804d5c <altera_avalon_uart_read+0x194>
  804d50:	e0bffd17 	ldw	r2,-12(fp)
  804d54:	1004c03a 	cmpne	r2,r2,zero
  804d58:	103fc81e 	bne	r2,zero,804c7c <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804d5c:	0005303a 	rdctl	r2,status
  804d60:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804d64:	e0fff317 	ldw	r3,-52(fp)
  804d68:	00bfff84 	movi	r2,-2
  804d6c:	1884703a 	and	r2,r3,r2
  804d70:	1001703a 	wrctl	status,r2
  
  return context;
  804d74:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  804d78:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  804d7c:	e0bffb17 	ldw	r2,-20(fp)
  804d80:	10800117 	ldw	r2,4(r2)
  804d84:	10c02014 	ori	r3,r2,128
  804d88:	e0bffb17 	ldw	r2,-20(fp)
  804d8c:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804d90:	e0bffb17 	ldw	r2,-20(fp)
  804d94:	10800017 	ldw	r2,0(r2)
  804d98:	11000304 	addi	r4,r2,12
  804d9c:	e0bffb17 	ldw	r2,-20(fp)
  804da0:	10800117 	ldw	r2,4(r2)
  804da4:	1007883a 	mov	r3,r2
  804da8:	2005883a 	mov	r2,r4
  804dac:	10c00035 	stwio	r3,0(r2)
  804db0:	e0bffa17 	ldw	r2,-24(fp)
  804db4:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804db8:	e0bff217 	ldw	r2,-56(fp)
  804dbc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  804dc0:	e0bff703 	ldbu	r2,-36(fp)
  804dc4:	1005003a 	cmpeq	r2,r2,zero
  804dc8:	1000031e 	bne	r2,zero,804dd8 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
  804dcc:	00bffd04 	movi	r2,-12
  804dd0:	e0bfff15 	stw	r2,-4(fp)
  804dd4:	00000206 	br	804de0 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
  804dd8:	e0bff617 	ldw	r2,-40(fp)
  804ddc:	e0bfff15 	stw	r2,-4(fp)
  804de0:	e0bfff17 	ldw	r2,-4(fp)
  }
}
  804de4:	e037883a 	mov	sp,fp
  804de8:	dfc00117 	ldw	ra,4(sp)
  804dec:	df000017 	ldw	fp,0(sp)
  804df0:	dec00204 	addi	sp,sp,8
  804df4:	f800283a 	ret

00804df8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804df8:	defffd04 	addi	sp,sp,-12
  804dfc:	dfc00215 	stw	ra,8(sp)
  804e00:	df000115 	stw	fp,4(sp)
  804e04:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  804e08:	00802074 	movhi	r2,129
  804e0c:	10a62904 	addi	r2,r2,-26460
  804e10:	10800017 	ldw	r2,0(r2)
  804e14:	1005003a 	cmpeq	r2,r2,zero
  804e18:	1000061e 	bne	r2,zero,804e34 <alt_get_errno+0x3c>
  804e1c:	00802074 	movhi	r2,129
  804e20:	10a62904 	addi	r2,r2,-26460
  804e24:	10800017 	ldw	r2,0(r2)
  804e28:	103ee83a 	callr	r2
  804e2c:	e0bfff15 	stw	r2,-4(fp)
  804e30:	00000306 	br	804e40 <alt_get_errno+0x48>
  804e34:	00802074 	movhi	r2,129
  804e38:	10a63804 	addi	r2,r2,-26400
  804e3c:	e0bfff15 	stw	r2,-4(fp)
  804e40:	e0bfff17 	ldw	r2,-4(fp)
}
  804e44:	e037883a 	mov	sp,fp
  804e48:	dfc00117 	ldw	ra,4(sp)
  804e4c:	df000017 	ldw	fp,0(sp)
  804e50:	dec00204 	addi	sp,sp,8
  804e54:	f800283a 	ret

00804e58 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  804e58:	defff204 	addi	sp,sp,-56
  804e5c:	dfc00d15 	stw	ra,52(sp)
  804e60:	df000c15 	stw	fp,48(sp)
  804e64:	df000c04 	addi	fp,sp,48
  804e68:	e13ffc15 	stw	r4,-16(fp)
  804e6c:	e17ffd15 	stw	r5,-12(fp)
  804e70:	e1bffe15 	stw	r6,-8(fp)
  804e74:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  804e78:	e0bffe17 	ldw	r2,-8(fp)
  804e7c:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  804e80:	e0bfff17 	ldw	r2,-4(fp)
  804e84:	1090000c 	andi	r2,r2,16384
  804e88:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  804e8c:	00004006 	br	804f90 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  804e90:	e0bffc17 	ldw	r2,-16(fp)
  804e94:	10800517 	ldw	r2,20(r2)
  804e98:	10800044 	addi	r2,r2,1
  804e9c:	10800fcc 	andi	r2,r2,63
  804ea0:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  804ea4:	e0bffc17 	ldw	r2,-16(fp)
  804ea8:	10c00417 	ldw	r3,16(r2)
  804eac:	e0bff917 	ldw	r2,-28(fp)
  804eb0:	1880251e 	bne	r3,r2,804f48 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
  804eb4:	e0bffa17 	ldw	r2,-24(fp)
  804eb8:	1005003a 	cmpeq	r2,r2,zero
  804ebc:	1000051e 	bne	r2,zero,804ed4 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  804ec0:	08050200 	call	805020 <alt_get_errno>
  804ec4:	1007883a 	mov	r3,r2
  804ec8:	008002c4 	movi	r2,11
  804ecc:	18800015 	stw	r2,0(r3)
        break;
  804ed0:	00003206 	br	804f9c <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804ed4:	0005303a 	rdctl	r2,status
  804ed8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804edc:	e0fff717 	ldw	r3,-36(fp)
  804ee0:	00bfff84 	movi	r2,-2
  804ee4:	1884703a 	and	r2,r3,r2
  804ee8:	1001703a 	wrctl	status,r2
  
  return context;
  804eec:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  804ef0:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804ef4:	e0bffc17 	ldw	r2,-16(fp)
  804ef8:	10800117 	ldw	r2,4(r2)
  804efc:	10c11014 	ori	r3,r2,1088
  804f00:	e0bffc17 	ldw	r2,-16(fp)
  804f04:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804f08:	e0bffc17 	ldw	r2,-16(fp)
  804f0c:	10800017 	ldw	r2,0(r2)
  804f10:	11000304 	addi	r4,r2,12
  804f14:	e0bffc17 	ldw	r2,-16(fp)
  804f18:	10800117 	ldw	r2,4(r2)
  804f1c:	1007883a 	mov	r3,r2
  804f20:	2005883a 	mov	r2,r4
  804f24:	10c00035 	stwio	r3,0(r2)
  804f28:	e0bffb17 	ldw	r2,-20(fp)
  804f2c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804f30:	e0bff617 	ldw	r2,-40(fp)
  804f34:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  804f38:	e0bffc17 	ldw	r2,-16(fp)
  804f3c:	10c00417 	ldw	r3,16(r2)
  804f40:	e0bff917 	ldw	r2,-28(fp)
  804f44:	18bffc26 	beq	r3,r2,804f38 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
  804f48:	e0bff817 	ldw	r2,-32(fp)
  804f4c:	10bfffc4 	addi	r2,r2,-1
  804f50:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  804f54:	e0bffc17 	ldw	r2,-16(fp)
  804f58:	10c00517 	ldw	r3,20(r2)
  804f5c:	e0bffd17 	ldw	r2,-12(fp)
  804f60:	10800003 	ldbu	r2,0(r2)
  804f64:	1009883a 	mov	r4,r2
  804f68:	e0bffc17 	ldw	r2,-16(fp)
  804f6c:	1885883a 	add	r2,r3,r2
  804f70:	10801704 	addi	r2,r2,92
  804f74:	11000005 	stb	r4,0(r2)
  804f78:	e0bffd17 	ldw	r2,-12(fp)
  804f7c:	10800044 	addi	r2,r2,1
  804f80:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
  804f84:	e0fffc17 	ldw	r3,-16(fp)
  804f88:	e0bff917 	ldw	r2,-28(fp)
  804f8c:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  804f90:	e0bff817 	ldw	r2,-32(fp)
  804f94:	1004c03a 	cmpne	r2,r2,zero
  804f98:	103fbd1e 	bne	r2,zero,804e90 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804f9c:	0005303a 	rdctl	r2,status
  804fa0:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804fa4:	e0fff517 	ldw	r3,-44(fp)
  804fa8:	00bfff84 	movi	r2,-2
  804fac:	1884703a 	and	r2,r3,r2
  804fb0:	1001703a 	wrctl	status,r2
  
  return context;
  804fb4:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  804fb8:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  804fbc:	e0bffc17 	ldw	r2,-16(fp)
  804fc0:	10800117 	ldw	r2,4(r2)
  804fc4:	10c11014 	ori	r3,r2,1088
  804fc8:	e0bffc17 	ldw	r2,-16(fp)
  804fcc:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  804fd0:	e0bffc17 	ldw	r2,-16(fp)
  804fd4:	10800017 	ldw	r2,0(r2)
  804fd8:	11000304 	addi	r4,r2,12
  804fdc:	e0bffc17 	ldw	r2,-16(fp)
  804fe0:	10800117 	ldw	r2,4(r2)
  804fe4:	1007883a 	mov	r3,r2
  804fe8:	2005883a 	mov	r2,r4
  804fec:	10c00035 	stwio	r3,0(r2)
  804ff0:	e0bffb17 	ldw	r2,-20(fp)
  804ff4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804ff8:	e0bff417 	ldw	r2,-48(fp)
  804ffc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  805000:	e0fffe17 	ldw	r3,-8(fp)
  805004:	e0bff817 	ldw	r2,-32(fp)
  805008:	1885c83a 	sub	r2,r3,r2
}
  80500c:	e037883a 	mov	sp,fp
  805010:	dfc00117 	ldw	ra,4(sp)
  805014:	df000017 	ldw	fp,0(sp)
  805018:	dec00204 	addi	sp,sp,8
  80501c:	f800283a 	ret

00805020 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805020:	defffd04 	addi	sp,sp,-12
  805024:	dfc00215 	stw	ra,8(sp)
  805028:	df000115 	stw	fp,4(sp)
  80502c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  805030:	00802074 	movhi	r2,129
  805034:	10a62904 	addi	r2,r2,-26460
  805038:	10800017 	ldw	r2,0(r2)
  80503c:	1005003a 	cmpeq	r2,r2,zero
  805040:	1000061e 	bne	r2,zero,80505c <alt_get_errno+0x3c>
  805044:	00802074 	movhi	r2,129
  805048:	10a62904 	addi	r2,r2,-26460
  80504c:	10800017 	ldw	r2,0(r2)
  805050:	103ee83a 	callr	r2
  805054:	e0bfff15 	stw	r2,-4(fp)
  805058:	00000306 	br	805068 <alt_get_errno+0x48>
  80505c:	00802074 	movhi	r2,129
  805060:	10a63804 	addi	r2,r2,-26400
  805064:	e0bfff15 	stw	r2,-4(fp)
  805068:	e0bfff17 	ldw	r2,-4(fp)
}
  80506c:	e037883a 	mov	sp,fp
  805070:	dfc00117 	ldw	ra,4(sp)
  805074:	df000017 	ldw	fp,0(sp)
  805078:	dec00204 	addi	sp,sp,8
  80507c:	f800283a 	ret

00805080 <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
  805080:	defff904 	addi	sp,sp,-28
  805084:	dfc00615 	stw	ra,24(sp)
  805088:	df000515 	stw	fp,20(sp)
  80508c:	df000504 	addi	fp,sp,20
  805090:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
  805094:	00800144 	movi	r2,5
  805098:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
  80509c:	00800044 	movi	r2,1
  8050a0:	d8800015 	stw	r2,0(sp)
  8050a4:	e0bffe44 	addi	r2,fp,-7
  8050a8:	d8800115 	stw	r2,4(sp)
  8050ac:	d8000215 	stw	zero,8(sp)
  8050b0:	e13fff17 	ldw	r4,-4(fp)
  8050b4:	000b883a 	mov	r5,zero
  8050b8:	01800044 	movi	r6,1
  8050bc:	e1fffe04 	addi	r7,fp,-8
  8050c0:	08070500 	call	807050 <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
  8050c4:	e0bffe43 	ldbu	r2,-7(fp)
  8050c8:	10803fcc 	andi	r2,r2,255
}
  8050cc:	e037883a 	mov	sp,fp
  8050d0:	dfc00117 	ldw	ra,4(sp)
  8050d4:	df000017 	ldw	fp,0(sp)
  8050d8:	dec00204 	addi	sp,sp,8
  8050dc:	f800283a 	ret

008050e0 <epcs_sector_erase>:
  {
  }
}

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
  8050e0:	defff604 	addi	sp,sp,-40
  8050e4:	dfc00915 	stw	ra,36(sp)
  8050e8:	df000815 	stw	fp,32(sp)
  8050ec:	df000804 	addi	fp,sp,32
  8050f0:	e13ffd15 	stw	r4,-12(fp)
  8050f4:	e17ffe15 	stw	r5,-8(fp)
  8050f8:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
  8050fc:	e0bfff17 	ldw	r2,-4(fp)
  805100:	1005003a 	cmpeq	r2,r2,zero
  805104:	1000121e 	bne	r2,zero,805150 <epcs_sector_erase+0x70>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
  805108:	00bff604 	movi	r2,-40
  80510c:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 24) & 0xFF;
  805110:	e0bffe17 	ldw	r2,-8(fp)
  805114:	1004d63a 	srli	r2,r2,24
  805118:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 16) & 0xFF;
  80511c:	e0bffe17 	ldw	r2,-8(fp)
  805120:	1004d43a 	srli	r2,r2,16
  805124:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = (offset >> 8) & 0xFF;
  805128:	e0bffe17 	ldw	r2,-8(fp)
  80512c:	1004d23a 	srli	r2,r2,8
  805130:	e0bffc05 	stb	r2,-16(fp)
      se[4] = offset & 0xFF;
  805134:	e0bffe17 	ldw	r2,-8(fp)
  805138:	e0bffc45 	stb	r2,-15(fp)
      len   = 5;
  80513c:	00800144 	movi	r2,5
  805140:	e0bffb05 	stb	r2,-20(fp)
      epcs_enter_4_bytes_mode(base);
  805144:	e13ffd17 	ldw	r4,-12(fp)
  805148:	08056a40 	call	8056a4 <epcs_enter_4_bytes_mode>
  80514c:	00000c06 	br	805180 <epcs_sector_erase+0xa0>
  }
  else
  {
      se[0] = epcs_se;
  805150:	00bff604 	movi	r2,-40
  805154:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 16) & 0xFF;
  805158:	e0bffe17 	ldw	r2,-8(fp)
  80515c:	1004d43a 	srli	r2,r2,16
  805160:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 8) & 0xFF;
  805164:	e0bffe17 	ldw	r2,-8(fp)
  805168:	1004d23a 	srli	r2,r2,8
  80516c:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = offset & 0xFF;
  805170:	e0bffe17 	ldw	r2,-8(fp)
  805174:	e0bffc05 	stb	r2,-16(fp)
      len   = 4;
  805178:	00800104 	movi	r2,4
  80517c:	e0bffb05 	stb	r2,-20(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
  805180:	e13ffd17 	ldw	r4,-12(fp)
  805184:	08053940 	call	805394 <epcs_write_enable>

  alt_avalon_spi_command(
  805188:	e1bffb03 	ldbu	r6,-20(fp)
  80518c:	e1fffb44 	addi	r7,fp,-19
  805190:	d8000015 	stw	zero,0(sp)
  805194:	d8000115 	stw	zero,4(sp)
  805198:	d8000215 	stw	zero,8(sp)
  80519c:	e13ffd17 	ldw	r4,-12(fp)
  8051a0:	000b883a 	mov	r5,zero
  8051a4:	08070500 	call	807050 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
  8051a8:	e13ffd17 	ldw	r4,-12(fp)
  8051ac:	08051d80 	call	8051d8 <epcs_await_wip_released>

  if(four_bytes_mode)
  8051b0:	e0bfff17 	ldw	r2,-4(fp)
  8051b4:	1005003a 	cmpeq	r2,r2,zero
  8051b8:	1000021e 	bne	r2,zero,8051c4 <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
  8051bc:	e13ffd17 	ldw	r4,-12(fp)
  8051c0:	08056fc0 	call	8056fc <epcs_exit_4_bytes_mode>
  }
}
  8051c4:	e037883a 	mov	sp,fp
  8051c8:	dfc00117 	ldw	ra,4(sp)
  8051cc:	df000017 	ldw	fp,0(sp)
  8051d0:	dec00204 	addi	sp,sp,8
  8051d4:	f800283a 	ret

008051d8 <epcs_await_wip_released>:
{
  return epcs_read_status_register(base) & 1;
}

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
  8051d8:	defffd04 	addi	sp,sp,-12
  8051dc:	dfc00215 	stw	ra,8(sp)
  8051e0:	df000115 	stw	fp,4(sp)
  8051e4:	df000104 	addi	fp,sp,4
  8051e8:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
  8051ec:	e13fff17 	ldw	r4,-4(fp)
  8051f0:	08052100 	call	805210 <epcs_test_wip>
  8051f4:	1004c03a 	cmpne	r2,r2,zero
  8051f8:	103ffc1e 	bne	r2,zero,8051ec <epcs_await_wip_released+0x14>
  {
  }
}
  8051fc:	e037883a 	mov	sp,fp
  805200:	dfc00117 	ldw	ra,4(sp)
  805204:	df000017 	ldw	fp,0(sp)
  805208:	dec00204 	addi	sp,sp,8
  80520c:	f800283a 	ret

00805210 <epcs_test_wip>:

  return status;
}

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
  805210:	defffd04 	addi	sp,sp,-12
  805214:	dfc00215 	stw	ra,8(sp)
  805218:	df000115 	stw	fp,4(sp)
  80521c:	df000104 	addi	fp,sp,4
  805220:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
  805224:	e13fff17 	ldw	r4,-4(fp)
  805228:	08050800 	call	805080 <epcs_read_status_register>
  80522c:	10803fcc 	andi	r2,r2,255
  805230:	1080004c 	andi	r2,r2,1
}
  805234:	e037883a 	mov	sp,fp
  805238:	dfc00117 	ldw	ra,4(sp)
  80523c:	df000017 	ldw	fp,0(sp)
  805240:	dec00204 	addi	sp,sp,8
  805244:	f800283a 	ret

00805248 <epcs_read_buffer>:
  }
}

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
  805248:	defff404 	addi	sp,sp,-48
  80524c:	dfc00b15 	stw	ra,44(sp)
  805250:	df000a15 	stw	fp,40(sp)
  805254:	df000a04 	addi	fp,sp,40
  805258:	e13ffc15 	stw	r4,-16(fp)
  80525c:	e17ffd15 	stw	r5,-12(fp)
  805260:	e1bffe15 	stw	r6,-8(fp)
  805264:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
  805268:	008000c4 	movi	r2,3
  80526c:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
  805270:	e0800217 	ldw	r2,8(fp)
  805274:	1005003a 	cmpeq	r2,r2,zero
  805278:	10001c1e 	bne	r2,zero,8052ec <epcs_read_buffer+0xa4>
  {
        read_command[1] = (offset >> 24) & 0xFF;
  80527c:	e0bffd17 	ldw	r2,-12(fp)
  805280:	1005d63a 	srai	r2,r2,24
  805284:	1007883a 	mov	r3,r2
  805288:	00bfffc4 	movi	r2,-1
  80528c:	1884703a 	and	r2,r3,r2
  805290:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
  805294:	e0bffd17 	ldw	r2,-12(fp)
  805298:	1005d43a 	srai	r2,r2,16
  80529c:	1007883a 	mov	r3,r2
  8052a0:	00bfffc4 	movi	r2,-1
  8052a4:	1884703a 	and	r2,r3,r2
  8052a8:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
  8052ac:	e0bffd17 	ldw	r2,-12(fp)
  8052b0:	1005d23a 	srai	r2,r2,8
  8052b4:	1007883a 	mov	r3,r2
  8052b8:	00bfffc4 	movi	r2,-1
  8052bc:	1884703a 	and	r2,r3,r2
  8052c0:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
  8052c4:	e0bffd17 	ldw	r2,-12(fp)
  8052c8:	1007883a 	mov	r3,r2
  8052cc:	00bfffc4 	movi	r2,-1
  8052d0:	1884703a 	and	r2,r3,r2
  8052d4:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
  8052d8:	00800144 	movi	r2,5
  8052dc:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
  8052e0:	e13ffc17 	ldw	r4,-16(fp)
  8052e4:	08056a40 	call	8056a4 <epcs_enter_4_bytes_mode>
  8052e8:	00001306 	br	805338 <epcs_read_buffer+0xf0>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
  8052ec:	e0bffd17 	ldw	r2,-12(fp)
  8052f0:	1005d43a 	srai	r2,r2,16
  8052f4:	1007883a 	mov	r3,r2
  8052f8:	00bfffc4 	movi	r2,-1
  8052fc:	1884703a 	and	r2,r3,r2
  805300:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
  805304:	e0bffd17 	ldw	r2,-12(fp)
  805308:	1005d23a 	srai	r2,r2,8
  80530c:	1007883a 	mov	r3,r2
  805310:	00bfffc4 	movi	r2,-1
  805314:	1884703a 	and	r2,r3,r2
  805318:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
  80531c:	e0bffd17 	ldw	r2,-12(fp)
  805320:	1007883a 	mov	r3,r2
  805324:	00bfffc4 	movi	r2,-1
  805328:	1884703a 	and	r2,r3,r2
  80532c:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
  805330:	00800104 	movi	r2,4
  805334:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
  805338:	e13ffc17 	ldw	r4,-16(fp)
  80533c:	08051d80 	call	8051d8 <epcs_await_wip_released>

  alt_avalon_spi_command(
  805340:	e0bfff17 	ldw	r2,-4(fp)
  805344:	e1fffa04 	addi	r7,fp,-24
  805348:	d8800015 	stw	r2,0(sp)
  80534c:	e0bffe17 	ldw	r2,-8(fp)
  805350:	d8800115 	stw	r2,4(sp)
  805354:	d8000215 	stw	zero,8(sp)
  805358:	e13ffc17 	ldw	r4,-16(fp)
  80535c:	000b883a 	mov	r5,zero
  805360:	e1bff917 	ldw	r6,-28(fp)
  805364:	08070500 	call	807050 <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
  805368:	e0800217 	ldw	r2,8(fp)
  80536c:	1005003a 	cmpeq	r2,r2,zero
  805370:	1000021e 	bne	r2,zero,80537c <epcs_read_buffer+0x134>
  {
    epcs_exit_4_bytes_mode(base);
  805374:	e13ffc17 	ldw	r4,-16(fp)
  805378:	08056fc0 	call	8056fc <epcs_exit_4_bytes_mode>
  }

  return length;
  80537c:	e0bfff17 	ldw	r2,-4(fp)
}
  805380:	e037883a 	mov	sp,fp
  805384:	dfc00117 	ldw	ra,4(sp)
  805388:	df000017 	ldw	fp,0(sp)
  80538c:	dec00204 	addi	sp,sp,8
  805390:	f800283a 	ret

00805394 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
  805394:	defff904 	addi	sp,sp,-28
  805398:	dfc00615 	stw	ra,24(sp)
  80539c:	df000515 	stw	fp,20(sp)
  8053a0:	df000504 	addi	fp,sp,20
  8053a4:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
  8053a8:	00800184 	movi	r2,6
  8053ac:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
  8053b0:	d8000015 	stw	zero,0(sp)
  8053b4:	d8000115 	stw	zero,4(sp)
  8053b8:	d8000215 	stw	zero,8(sp)
  8053bc:	e13fff17 	ldw	r4,-4(fp)
  8053c0:	000b883a 	mov	r5,zero
  8053c4:	01800044 	movi	r6,1
  8053c8:	e1fffe04 	addi	r7,fp,-8
  8053cc:	08070500 	call	807050 <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
  8053d0:	e037883a 	mov	sp,fp
  8053d4:	dfc00117 	ldw	ra,4(sp)
  8053d8:	df000017 	ldw	fp,0(sp)
  8053dc:	dec00204 	addi	sp,sp,8
  8053e0:	f800283a 	ret

008053e4 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
  8053e4:	defff804 	addi	sp,sp,-32
  8053e8:	dfc00715 	stw	ra,28(sp)
  8053ec:	df000615 	stw	fp,24(sp)
  8053f0:	df000604 	addi	fp,sp,24
  8053f4:	e13ffe15 	stw	r4,-8(fp)
  8053f8:	e17fff05 	stb	r5,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
  8053fc:	00800044 	movi	r2,1
  805400:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
  805404:	e0bfff03 	ldbu	r2,-4(fp)
  805408:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
  80540c:	d8000015 	stw	zero,0(sp)
  805410:	d8000115 	stw	zero,4(sp)
  805414:	d8000215 	stw	zero,8(sp)
  805418:	e13ffe17 	ldw	r4,-8(fp)
  80541c:	000b883a 	mov	r5,zero
  805420:	01800084 	movi	r6,2
  805424:	e1fffd04 	addi	r7,fp,-12
  805428:	08070500 	call	807050 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
  80542c:	e13ffe17 	ldw	r4,-8(fp)
  805430:	08051d80 	call	8051d8 <epcs_await_wip_released>
}
  805434:	e037883a 	mov	sp,fp
  805438:	dfc00117 	ldw	ra,4(sp)
  80543c:	df000017 	ldw	fp,0(sp)
  805440:	dec00204 	addi	sp,sp,8
  805444:	f800283a 	ret

00805448 <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
  805448:	defff404 	addi	sp,sp,-48
  80544c:	dfc00b15 	stw	ra,44(sp)
  805450:	df000a15 	stw	fp,40(sp)
  805454:	df000a04 	addi	fp,sp,40
  805458:	e13ffc15 	stw	r4,-16(fp)
  80545c:	e17ffd15 	stw	r5,-12(fp)
  805460:	e1bffe15 	stw	r6,-8(fp)
  805464:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
  805468:	00800084 	movi	r2,2
  80546c:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
  805470:	e0800217 	ldw	r2,8(fp)
  805474:	1005003a 	cmpeq	r2,r2,zero
  805478:	10001c1e 	bne	r2,zero,8054ec <epcs_write_buffer+0xa4>
  {
      pp[1] = (offset >> 24) & 0xFF;
  80547c:	e0bffd17 	ldw	r2,-12(fp)
  805480:	1005d63a 	srai	r2,r2,24
  805484:	1007883a 	mov	r3,r2
  805488:	00bfffc4 	movi	r2,-1
  80548c:	1884703a 	and	r2,r3,r2
  805490:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
  805494:	e0bffd17 	ldw	r2,-12(fp)
  805498:	1005d43a 	srai	r2,r2,16
  80549c:	1007883a 	mov	r3,r2
  8054a0:	00bfffc4 	movi	r2,-1
  8054a4:	1884703a 	and	r2,r3,r2
  8054a8:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
  8054ac:	e0bffd17 	ldw	r2,-12(fp)
  8054b0:	1005d23a 	srai	r2,r2,8
  8054b4:	1007883a 	mov	r3,r2
  8054b8:	00bfffc4 	movi	r2,-1
  8054bc:	1884703a 	and	r2,r3,r2
  8054c0:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
  8054c4:	e0bffd17 	ldw	r2,-12(fp)
  8054c8:	1007883a 	mov	r3,r2
  8054cc:	00bfffc4 	movi	r2,-1
  8054d0:	1884703a 	and	r2,r3,r2
  8054d4:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
  8054d8:	00800144 	movi	r2,5
  8054dc:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
  8054e0:	e13ffc17 	ldw	r4,-16(fp)
  8054e4:	08056a40 	call	8056a4 <epcs_enter_4_bytes_mode>
  8054e8:	00001306 	br	805538 <epcs_write_buffer+0xf0>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
  8054ec:	e0bffd17 	ldw	r2,-12(fp)
  8054f0:	1005d43a 	srai	r2,r2,16
  8054f4:	1007883a 	mov	r3,r2
  8054f8:	00bfffc4 	movi	r2,-1
  8054fc:	1884703a 	and	r2,r3,r2
  805500:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
  805504:	e0bffd17 	ldw	r2,-12(fp)
  805508:	1005d23a 	srai	r2,r2,8
  80550c:	1007883a 	mov	r3,r2
  805510:	00bfffc4 	movi	r2,-1
  805514:	1884703a 	and	r2,r3,r2
  805518:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
  80551c:	e0bffd17 	ldw	r2,-12(fp)
  805520:	1007883a 	mov	r3,r2
  805524:	00bfffc4 	movi	r2,-1
  805528:	1884703a 	and	r2,r3,r2
  80552c:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
  805530:	00800104 	movi	r2,4
  805534:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
  805538:	e13ffc17 	ldw	r4,-16(fp)
  80553c:	08053940 	call	805394 <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
  805540:	e1fffa04 	addi	r7,fp,-24
  805544:	d8000015 	stw	zero,0(sp)
  805548:	d8000115 	stw	zero,4(sp)
  80554c:	00800044 	movi	r2,1
  805550:	d8800215 	stw	r2,8(sp)
  805554:	e13ffc17 	ldw	r4,-16(fp)
  805558:	000b883a 	mov	r5,zero
  80555c:	e1bff917 	ldw	r6,-28(fp)
  805560:	08070500 	call	807050 <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
  805564:	e1bfff17 	ldw	r6,-4(fp)
  805568:	d8000015 	stw	zero,0(sp)
  80556c:	d8000115 	stw	zero,4(sp)
  805570:	d8000215 	stw	zero,8(sp)
  805574:	e13ffc17 	ldw	r4,-16(fp)
  805578:	000b883a 	mov	r5,zero
  80557c:	e1fffe17 	ldw	r7,-8(fp)
  805580:	08070500 	call	807050 <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
  805584:	e13ffc17 	ldw	r4,-16(fp)
  805588:	08051d80 	call	8051d8 <epcs_await_wip_released>

  if(four_bytes_mode)
  80558c:	e0800217 	ldw	r2,8(fp)
  805590:	1005003a 	cmpeq	r2,r2,zero
  805594:	1000021e 	bne	r2,zero,8055a0 <epcs_write_buffer+0x158>
  {
    epcs_exit_4_bytes_mode(base);
  805598:	e13ffc17 	ldw	r4,-16(fp)
  80559c:	08056fc0 	call	8056fc <epcs_exit_4_bytes_mode>
  }

  return length;
  8055a0:	e0bfff17 	ldw	r2,-4(fp)
}
  8055a4:	e037883a 	mov	sp,fp
  8055a8:	dfc00117 	ldw	ra,4(sp)
  8055ac:	df000017 	ldw	fp,0(sp)
  8055b0:	dec00204 	addi	sp,sp,8
  8055b4:	f800283a 	ret

008055b8 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
  8055b8:	defff804 	addi	sp,sp,-32
  8055bc:	dfc00715 	stw	ra,28(sp)
  8055c0:	df000615 	stw	fp,24(sp)
  8055c4:	df000604 	addi	fp,sp,24
  8055c8:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
  8055cc:	00bfeac4 	movi	r2,-85
  8055d0:	e0bffd05 	stb	r2,-12(fp)
  8055d4:	e03ffd45 	stb	zero,-11(fp)
  8055d8:	e03ffd85 	stb	zero,-10(fp)
  8055dc:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
  8055e0:	00800044 	movi	r2,1
  8055e4:	d8800015 	stw	r2,0(sp)
  8055e8:	e0bffe04 	addi	r2,fp,-8
  8055ec:	d8800115 	stw	r2,4(sp)
  8055f0:	d8000215 	stw	zero,8(sp)
  8055f4:	e13fff17 	ldw	r4,-4(fp)
  8055f8:	000b883a 	mov	r5,zero
  8055fc:	01800104 	movi	r6,4
  805600:	e1fffd04 	addi	r7,fp,-12
  805604:	08070500 	call	807050 <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
  805608:	e0bffe03 	ldbu	r2,-8(fp)
  80560c:	10803fcc 	andi	r2,r2,255
}
  805610:	e037883a 	mov	sp,fp
  805614:	dfc00117 	ldw	ra,4(sp)
  805618:	df000017 	ldw	fp,0(sp)
  80561c:	dec00204 	addi	sp,sp,8
  805620:	f800283a 	ret

00805624 <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
  805624:	defff904 	addi	sp,sp,-28
  805628:	dfc00615 	stw	ra,24(sp)
  80562c:	df000515 	stw	fp,20(sp)
  805630:	df000504 	addi	fp,sp,20
  805634:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
  805638:	00bfe7c4 	movi	r2,-97
  80563c:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
  805640:	008000c4 	movi	r2,3
  805644:	d8800015 	stw	r2,0(sp)
  805648:	e0bffe44 	addi	r2,fp,-7
  80564c:	d8800115 	stw	r2,4(sp)
  805650:	d8000215 	stw	zero,8(sp)
  805654:	e13fff17 	ldw	r4,-4(fp)
  805658:	000b883a 	mov	r5,zero
  80565c:	01800044 	movi	r6,1
  805660:	e1fffe04 	addi	r7,fp,-8
  805664:	08070500 	call	807050 <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
  805668:	e0bffe43 	ldbu	r2,-7(fp)
  80566c:	10803fcc 	andi	r2,r2,255
  805670:	1006943a 	slli	r3,r2,16
  805674:	e0bffe83 	ldbu	r2,-6(fp)
  805678:	10803fcc 	andi	r2,r2,255
  80567c:	1004923a 	slli	r2,r2,8
  805680:	1886b03a 	or	r3,r3,r2
  805684:	e0bffec3 	ldbu	r2,-5(fp)
  805688:	10803fcc 	andi	r2,r2,255
  80568c:	1884b03a 	or	r2,r3,r2
}
  805690:	e037883a 	mov	sp,fp
  805694:	dfc00117 	ldw	ra,4(sp)
  805698:	df000017 	ldw	fp,0(sp)
  80569c:	dec00204 	addi	sp,sp,8
  8056a0:	f800283a 	ret

008056a4 <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
  8056a4:	defff904 	addi	sp,sp,-28
  8056a8:	dfc00615 	stw	ra,24(sp)
  8056ac:	df000515 	stw	fp,20(sp)
  8056b0:	df000504 	addi	fp,sp,20
  8056b4:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
  8056b8:	00bfedc4 	movi	r2,-73
  8056bc:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
  8056c0:	e13fff17 	ldw	r4,-4(fp)
  8056c4:	08053940 	call	805394 <epcs_write_enable>

  alt_avalon_spi_command(
  8056c8:	d8000015 	stw	zero,0(sp)
  8056cc:	d8000115 	stw	zero,4(sp)
  8056d0:	d8000215 	stw	zero,8(sp)
  8056d4:	e13fff17 	ldw	r4,-4(fp)
  8056d8:	000b883a 	mov	r5,zero
  8056dc:	01800044 	movi	r6,1
  8056e0:	e1fffe04 	addi	r7,fp,-8
  8056e4:	08070500 	call	807050 <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
  8056e8:	e037883a 	mov	sp,fp
  8056ec:	dfc00117 	ldw	ra,4(sp)
  8056f0:	df000017 	ldw	fp,0(sp)
  8056f4:	dec00204 	addi	sp,sp,8
  8056f8:	f800283a 	ret

008056fc <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
  8056fc:	defff904 	addi	sp,sp,-28
  805700:	dfc00615 	stw	ra,24(sp)
  805704:	df000515 	stw	fp,20(sp)
  805708:	df000504 	addi	fp,sp,20
  80570c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
  805710:	00bffa44 	movi	r2,-23
  805714:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
  805718:	e13fff17 	ldw	r4,-4(fp)
  80571c:	08053940 	call	805394 <epcs_write_enable>

  alt_avalon_spi_command(
  805720:	d8000015 	stw	zero,0(sp)
  805724:	d8000115 	stw	zero,4(sp)
  805728:	d8000215 	stw	zero,8(sp)
  80572c:	e13fff17 	ldw	r4,-4(fp)
  805730:	000b883a 	mov	r5,zero
  805734:	01800044 	movi	r6,1
  805738:	e1fffe04 	addi	r7,fp,-8
  80573c:	08070500 	call	807050 <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
  805740:	e037883a 	mov	sp,fp
  805744:	dfc00117 	ldw	ra,4(sp)
  805748:	df000017 	ldw	fp,0(sp)
  80574c:	dec00204 	addi	sp,sp,8
  805750:	f800283a 	ret

00805754 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  805754:	defff404 	addi	sp,sp,-48
  805758:	df000b15 	stw	fp,44(sp)
  80575c:	df000b04 	addi	fp,sp,44
  805760:	e13ffb15 	stw	r4,-20(fp)
  805764:	e17ffc15 	stw	r5,-16(fp)
  805768:	e1bffd15 	stw	r6,-12(fp)
  80576c:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  805770:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  805774:	00802074 	movhi	r2,129
  805778:	10a63604 	addi	r2,r2,-26408
  80577c:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
  805780:	1005003a 	cmpeq	r2,r2,zero
  805784:	1000411e 	bne	r2,zero,80588c <alt_alarm_start+0x138>
  {
    if (alarm)
  805788:	e0bffb17 	ldw	r2,-20(fp)
  80578c:	1005003a 	cmpeq	r2,r2,zero
  805790:	10003b1e 	bne	r2,zero,805880 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
  805794:	e0fffb17 	ldw	r3,-20(fp)
  805798:	e0bffd17 	ldw	r2,-12(fp)
  80579c:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
  8057a0:	e0fffb17 	ldw	r3,-20(fp)
  8057a4:	e0bffe17 	ldw	r2,-8(fp)
  8057a8:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8057ac:	0005303a 	rdctl	r2,status
  8057b0:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8057b4:	e0fff817 	ldw	r3,-32(fp)
  8057b8:	00bfff84 	movi	r2,-2
  8057bc:	1884703a 	and	r2,r3,r2
  8057c0:	1001703a 	wrctl	status,r2
  
  return context;
  8057c4:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
  8057c8:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  8057cc:	00802074 	movhi	r2,129
  8057d0:	10a63704 	addi	r2,r2,-26404
  8057d4:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
  8057d8:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  8057dc:	e0fffc17 	ldw	r3,-16(fp)
  8057e0:	e0bff917 	ldw	r2,-28(fp)
  8057e4:	1885883a 	add	r2,r3,r2
  8057e8:	10c00044 	addi	r3,r2,1
  8057ec:	e0bffb17 	ldw	r2,-20(fp)
  8057f0:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  8057f4:	e0bffb17 	ldw	r2,-20(fp)
  8057f8:	10c00217 	ldw	r3,8(r2)
  8057fc:	e0bff917 	ldw	r2,-28(fp)
  805800:	1880042e 	bgeu	r3,r2,805814 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
  805804:	e0fffb17 	ldw	r3,-20(fp)
  805808:	00800044 	movi	r2,1
  80580c:	18800405 	stb	r2,16(r3)
  805810:	00000206 	br	80581c <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
  805814:	e0bffb17 	ldw	r2,-20(fp)
  805818:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  80581c:	e0fffb17 	ldw	r3,-20(fp)
  805820:	00802074 	movhi	r2,129
  805824:	10a62d04 	addi	r2,r2,-26444
  805828:	e0bff615 	stw	r2,-40(fp)
  80582c:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  805830:	e0fff717 	ldw	r3,-36(fp)
  805834:	e0bff617 	ldw	r2,-40(fp)
  805838:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
  80583c:	e0bff617 	ldw	r2,-40(fp)
  805840:	10c00017 	ldw	r3,0(r2)
  805844:	e0bff717 	ldw	r2,-36(fp)
  805848:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  80584c:	e0bff617 	ldw	r2,-40(fp)
  805850:	10c00017 	ldw	r3,0(r2)
  805854:	e0bff717 	ldw	r2,-36(fp)
  805858:	18800115 	stw	r2,4(r3)
  list->next           = entry;
  80585c:	e0fff617 	ldw	r3,-40(fp)
  805860:	e0bff717 	ldw	r2,-36(fp)
  805864:	18800015 	stw	r2,0(r3)
  805868:	e0bffa17 	ldw	r2,-24(fp)
  80586c:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805870:	e0bff517 	ldw	r2,-44(fp)
  805874:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  805878:	e03fff15 	stw	zero,-4(fp)
  80587c:	00000506 	br	805894 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
  805880:	00bffa84 	movi	r2,-22
  805884:	e0bfff15 	stw	r2,-4(fp)
  805888:	00000206 	br	805894 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
  80588c:	00bfde84 	movi	r2,-134
  805890:	e0bfff15 	stw	r2,-4(fp)
  805894:	e0bfff17 	ldw	r2,-4(fp)
  }
}
  805898:	e037883a 	mov	sp,fp
  80589c:	df000017 	ldw	fp,0(sp)
  8058a0:	dec00104 	addi	sp,sp,4
  8058a4:	f800283a 	ret

008058a8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  8058a8:	defffa04 	addi	sp,sp,-24
  8058ac:	dfc00515 	stw	ra,20(sp)
  8058b0:	df000415 	stw	fp,16(sp)
  8058b4:	df000404 	addi	fp,sp,16
  8058b8:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  8058bc:	008000c4 	movi	r2,3
  8058c0:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
  8058c4:	e0fffc17 	ldw	r3,-16(fp)
  8058c8:	008003f4 	movhi	r2,15
  8058cc:	10909004 	addi	r2,r2,16960
  8058d0:	188b383a 	mul	r5,r3,r2
  8058d4:	0100bef4 	movhi	r4,763
  8058d8:	213c2004 	addi	r4,r4,-3968
  8058dc:	0807b840 	call	807b84 <__udivsi3>
  8058e0:	100b883a 	mov	r5,r2
  8058e4:	01200034 	movhi	r4,32768
  8058e8:	213fffc4 	addi	r4,r4,-1
  8058ec:	0807b840 	call	807b84 <__udivsi3>
  8058f0:	100b883a 	mov	r5,r2
  8058f4:	e13fff17 	ldw	r4,-4(fp)
  8058f8:	0807b840 	call	807b84 <__udivsi3>
  8058fc:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  805900:	e0bffd17 	ldw	r2,-12(fp)
  805904:	1005003a 	cmpeq	r2,r2,zero
  805908:	1000281e 	bne	r2,zero,8059ac <alt_busy_sleep+0x104>
  {
    for(i=0;i<big_loops;i++)
  80590c:	e03ffe15 	stw	zero,-8(fp)
  805910:	00001606 	br	80596c <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  805914:	00a00034 	movhi	r2,32768
  805918:	10bfffc4 	addi	r2,r2,-1
  80591c:	10bfffc4 	addi	r2,r2,-1
  805920:	103ffe1e 	bne	r2,zero,80591c <alt_busy_sleep+0x74>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  805924:	e0fffc17 	ldw	r3,-16(fp)
  805928:	008003f4 	movhi	r2,15
  80592c:	10909004 	addi	r2,r2,16960
  805930:	188b383a 	mul	r5,r3,r2
  805934:	0100bef4 	movhi	r4,763
  805938:	213c2004 	addi	r4,r4,-3968
  80593c:	0807b840 	call	807b84 <__udivsi3>
  805940:	100b883a 	mov	r5,r2
  805944:	01200034 	movhi	r4,32768
  805948:	213fffc4 	addi	r4,r4,-1
  80594c:	0807b840 	call	807b84 <__udivsi3>
  805950:	1007883a 	mov	r3,r2
  805954:	e0bfff17 	ldw	r2,-4(fp)
  805958:	10c5c83a 	sub	r2,r2,r3
  80595c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  805960:	e0bffe17 	ldw	r2,-8(fp)
  805964:	10800044 	addi	r2,r2,1
  805968:	e0bffe15 	stw	r2,-8(fp)
  80596c:	e0fffe17 	ldw	r3,-8(fp)
  805970:	e0bffd17 	ldw	r2,-12(fp)
  805974:	18bfe716 	blt	r3,r2,805914 <alt_busy_sleep+0x6c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  805978:	e0fffc17 	ldw	r3,-16(fp)
  80597c:	008003f4 	movhi	r2,15
  805980:	10909004 	addi	r2,r2,16960
  805984:	188b383a 	mul	r5,r3,r2
  805988:	0100bef4 	movhi	r4,763
  80598c:	213c2004 	addi	r4,r4,-3968
  805990:	0807b840 	call	807b84 <__udivsi3>
  805994:	1007883a 	mov	r3,r2
  805998:	e0bfff17 	ldw	r2,-4(fp)
  80599c:	1885383a 	mul	r2,r3,r2
  8059a0:	10bfffc4 	addi	r2,r2,-1
  8059a4:	103ffe1e 	bne	r2,zero,8059a0 <alt_busy_sleep+0xf8>
  8059a8:	00000c06 	br	8059dc <alt_busy_sleep+0x134>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  8059ac:	e0fffc17 	ldw	r3,-16(fp)
  8059b0:	008003f4 	movhi	r2,15
  8059b4:	10909004 	addi	r2,r2,16960
  8059b8:	188b383a 	mul	r5,r3,r2
  8059bc:	0100bef4 	movhi	r4,763
  8059c0:	213c2004 	addi	r4,r4,-3968
  8059c4:	0807b840 	call	807b84 <__udivsi3>
  8059c8:	1007883a 	mov	r3,r2
  8059cc:	e0bfff17 	ldw	r2,-4(fp)
  8059d0:	1885383a 	mul	r2,r3,r2
  8059d4:	10bfffc4 	addi	r2,r2,-1
  8059d8:	00bffe16 	blt	zero,r2,8059d4 <alt_busy_sleep+0x12c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  8059dc:	0005883a 	mov	r2,zero
}
  8059e0:	e037883a 	mov	sp,fp
  8059e4:	dfc00117 	ldw	ra,4(sp)
  8059e8:	df000017 	ldw	fp,0(sp)
  8059ec:	dec00204 	addi	sp,sp,8
  8059f0:	f800283a 	ret

008059f4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  8059f4:	defff804 	addi	sp,sp,-32
  8059f8:	dfc00715 	stw	ra,28(sp)
  8059fc:	df000615 	stw	fp,24(sp)
  805a00:	df000604 	addi	fp,sp,24
  805a04:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  805a08:	e0bffc17 	ldw	r2,-16(fp)
  805a0c:	1004803a 	cmplt	r2,r2,zero
  805a10:	1000081e 	bne	r2,zero,805a34 <close+0x40>
  805a14:	e0bffc17 	ldw	r2,-16(fp)
  805a18:	10800324 	muli	r2,r2,12
  805a1c:	1007883a 	mov	r3,r2
  805a20:	00802074 	movhi	r2,129
  805a24:	10a4c304 	addi	r2,r2,-27892
  805a28:	1887883a 	add	r3,r3,r2
  805a2c:	e0ffff15 	stw	r3,-4(fp)
  805a30:	00000106 	br	805a38 <close+0x44>
  805a34:	e03fff15 	stw	zero,-4(fp)
  805a38:	e0bfff17 	ldw	r2,-4(fp)
  805a3c:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
  805a40:	e0bffb17 	ldw	r2,-20(fp)
  805a44:	1005003a 	cmpeq	r2,r2,zero
  805a48:	10001d1e 	bne	r2,zero,805ac0 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  805a4c:	e0bffb17 	ldw	r2,-20(fp)
  805a50:	10800017 	ldw	r2,0(r2)
  805a54:	10800417 	ldw	r2,16(r2)
  805a58:	1005003a 	cmpeq	r2,r2,zero
  805a5c:	1000071e 	bne	r2,zero,805a7c <close+0x88>
  805a60:	e0bffb17 	ldw	r2,-20(fp)
  805a64:	10800017 	ldw	r2,0(r2)
  805a68:	10800417 	ldw	r2,16(r2)
  805a6c:	e13ffb17 	ldw	r4,-20(fp)
  805a70:	103ee83a 	callr	r2
  805a74:	e0bffe15 	stw	r2,-8(fp)
  805a78:	00000106 	br	805a80 <close+0x8c>
  805a7c:	e03ffe15 	stw	zero,-8(fp)
  805a80:	e0bffe17 	ldw	r2,-8(fp)
  805a84:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  805a88:	e13ffc17 	ldw	r4,-16(fp)
  805a8c:	080656c0 	call	80656c <alt_release_fd>
    if (rval < 0)
  805a90:	e0bffa17 	ldw	r2,-24(fp)
  805a94:	1004403a 	cmpge	r2,r2,zero
  805a98:	1000071e 	bne	r2,zero,805ab8 <close+0xc4>
    {
      ALT_ERRNO = -rval;
  805a9c:	0805af00 	call	805af0 <alt_get_errno>
  805aa0:	e0fffa17 	ldw	r3,-24(fp)
  805aa4:	00c7c83a 	sub	r3,zero,r3
  805aa8:	10c00015 	stw	r3,0(r2)
      return -1;
  805aac:	00bfffc4 	movi	r2,-1
  805ab0:	e0bffd15 	stw	r2,-12(fp)
  805ab4:	00000806 	br	805ad8 <close+0xe4>
    }
    return 0;
  805ab8:	e03ffd15 	stw	zero,-12(fp)
  805abc:	00000606 	br	805ad8 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  805ac0:	0805af00 	call	805af0 <alt_get_errno>
  805ac4:	1007883a 	mov	r3,r2
  805ac8:	00801444 	movi	r2,81
  805acc:	18800015 	stw	r2,0(r3)
    return -1;
  805ad0:	00bfffc4 	movi	r2,-1
  805ad4:	e0bffd15 	stw	r2,-12(fp)
  805ad8:	e0bffd17 	ldw	r2,-12(fp)
  }
}
  805adc:	e037883a 	mov	sp,fp
  805ae0:	dfc00117 	ldw	ra,4(sp)
  805ae4:	df000017 	ldw	fp,0(sp)
  805ae8:	dec00204 	addi	sp,sp,8
  805aec:	f800283a 	ret

00805af0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805af0:	defffd04 	addi	sp,sp,-12
  805af4:	dfc00215 	stw	ra,8(sp)
  805af8:	df000115 	stw	fp,4(sp)
  805afc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  805b00:	00802074 	movhi	r2,129
  805b04:	10a62904 	addi	r2,r2,-26460
  805b08:	10800017 	ldw	r2,0(r2)
  805b0c:	1005003a 	cmpeq	r2,r2,zero
  805b10:	1000061e 	bne	r2,zero,805b2c <alt_get_errno+0x3c>
  805b14:	00802074 	movhi	r2,129
  805b18:	10a62904 	addi	r2,r2,-26460
  805b1c:	10800017 	ldw	r2,0(r2)
  805b20:	103ee83a 	callr	r2
  805b24:	e0bfff15 	stw	r2,-4(fp)
  805b28:	00000306 	br	805b38 <alt_get_errno+0x48>
  805b2c:	00802074 	movhi	r2,129
  805b30:	10a63804 	addi	r2,r2,-26400
  805b34:	e0bfff15 	stw	r2,-4(fp)
  805b38:	e0bfff17 	ldw	r2,-4(fp)
}
  805b3c:	e037883a 	mov	sp,fp
  805b40:	dfc00117 	ldw	ra,4(sp)
  805b44:	df000017 	ldw	fp,0(sp)
  805b48:	dec00204 	addi	sp,sp,8
  805b4c:	f800283a 	ret

00805b50 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
  805b50:	defffb04 	addi	sp,sp,-20
  805b54:	df000415 	stw	fp,16(sp)
  805b58:	df000404 	addi	fp,sp,16
  805b5c:	e13ffe15 	stw	r4,-8(fp)
  805b60:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
  805b64:	e0fffe17 	ldw	r3,-8(fp)
  805b68:	e0bfff17 	ldw	r2,-4(fp)
  805b6c:	1885883a 	add	r2,r3,r2
  805b70:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
  805b74:	e0bffe17 	ldw	r2,-8(fp)
  805b78:	e0bffd15 	stw	r2,-12(fp)
  805b7c:	00000506 	br	805b94 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
  805b80:	e0bffd17 	ldw	r2,-12(fp)
  805b84:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
  805b88:	e0bffd17 	ldw	r2,-12(fp)
  805b8c:	10800104 	addi	r2,r2,4
  805b90:	e0bffd15 	stw	r2,-12(fp)
  805b94:	e0fffd17 	ldw	r3,-12(fp)
  805b98:	e0bffc17 	ldw	r2,-16(fp)
  805b9c:	18bff836 	bltu	r3,r2,805b80 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
  805ba0:	e0bffe17 	ldw	r2,-8(fp)
  805ba4:	108000cc 	andi	r2,r2,3
  805ba8:	1005003a 	cmpeq	r2,r2,zero
  805bac:	1000021e 	bne	r2,zero,805bb8 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
  805bb0:	e0bffd17 	ldw	r2,-12(fp)
  805bb4:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  805bb8:	e037883a 	mov	sp,fp
  805bbc:	df000017 	ldw	fp,0(sp)
  805bc0:	dec00104 	addi	sp,sp,4
  805bc4:	f800283a 	ret

00805bc8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  805bc8:	defffc04 	addi	sp,sp,-16
  805bcc:	df000315 	stw	fp,12(sp)
  805bd0:	df000304 	addi	fp,sp,12
  805bd4:	e13ffd15 	stw	r4,-12(fp)
  805bd8:	e17ffe15 	stw	r5,-8(fp)
  805bdc:	e1bfff15 	stw	r6,-4(fp)
  return len;
  805be0:	e0bfff17 	ldw	r2,-4(fp)
}
  805be4:	e037883a 	mov	sp,fp
  805be8:	df000017 	ldw	fp,0(sp)
  805bec:	dec00104 	addi	sp,sp,4
  805bf0:	f800283a 	ret

00805bf4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  805bf4:	defff904 	addi	sp,sp,-28
  805bf8:	dfc00615 	stw	ra,24(sp)
  805bfc:	df000515 	stw	fp,20(sp)
  805c00:	df000504 	addi	fp,sp,20
  805c04:	e13ffd15 	stw	r4,-12(fp)
  805c08:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  805c0c:	e0bffd17 	ldw	r2,-12(fp)
  805c10:	1005003a 	cmpeq	r2,r2,zero
  805c14:	1000041e 	bne	r2,zero,805c28 <alt_dev_llist_insert+0x34>
  805c18:	e0bffd17 	ldw	r2,-12(fp)
  805c1c:	10800217 	ldw	r2,8(r2)
  805c20:	1004c03a 	cmpne	r2,r2,zero
  805c24:	1000071e 	bne	r2,zero,805c44 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
  805c28:	0805ca80 	call	805ca8 <alt_get_errno>
  805c2c:	1007883a 	mov	r3,r2
  805c30:	00800584 	movi	r2,22
  805c34:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  805c38:	00bffa84 	movi	r2,-22
  805c3c:	e0bfff15 	stw	r2,-4(fp)
  805c40:	00001306 	br	805c90 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  805c44:	e0fffd17 	ldw	r3,-12(fp)
  805c48:	e0bffe17 	ldw	r2,-8(fp)
  805c4c:	e0bffb15 	stw	r2,-20(fp)
  805c50:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  805c54:	e0fffc17 	ldw	r3,-16(fp)
  805c58:	e0bffb17 	ldw	r2,-20(fp)
  805c5c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
  805c60:	e0bffb17 	ldw	r2,-20(fp)
  805c64:	10c00017 	ldw	r3,0(r2)
  805c68:	e0bffc17 	ldw	r2,-16(fp)
  805c6c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  805c70:	e0bffb17 	ldw	r2,-20(fp)
  805c74:	10c00017 	ldw	r3,0(r2)
  805c78:	e0bffc17 	ldw	r2,-16(fp)
  805c7c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
  805c80:	e0fffb17 	ldw	r3,-20(fp)
  805c84:	e0bffc17 	ldw	r2,-16(fp)
  805c88:	18800015 	stw	r2,0(r3)

  return 0;  
  805c8c:	e03fff15 	stw	zero,-4(fp)
  805c90:	e0bfff17 	ldw	r2,-4(fp)
}
  805c94:	e037883a 	mov	sp,fp
  805c98:	dfc00117 	ldw	ra,4(sp)
  805c9c:	df000017 	ldw	fp,0(sp)
  805ca0:	dec00204 	addi	sp,sp,8
  805ca4:	f800283a 	ret

00805ca8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  805ca8:	defffd04 	addi	sp,sp,-12
  805cac:	dfc00215 	stw	ra,8(sp)
  805cb0:	df000115 	stw	fp,4(sp)
  805cb4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  805cb8:	00802074 	movhi	r2,129
  805cbc:	10a62904 	addi	r2,r2,-26460
  805cc0:	10800017 	ldw	r2,0(r2)
  805cc4:	1005003a 	cmpeq	r2,r2,zero
  805cc8:	1000061e 	bne	r2,zero,805ce4 <alt_get_errno+0x3c>
  805ccc:	00802074 	movhi	r2,129
  805cd0:	10a62904 	addi	r2,r2,-26460
  805cd4:	10800017 	ldw	r2,0(r2)
  805cd8:	103ee83a 	callr	r2
  805cdc:	e0bfff15 	stw	r2,-4(fp)
  805ce0:	00000306 	br	805cf0 <alt_get_errno+0x48>
  805ce4:	00802074 	movhi	r2,129
  805ce8:	10a63804 	addi	r2,r2,-26400
  805cec:	e0bfff15 	stw	r2,-4(fp)
  805cf0:	e0bfff17 	ldw	r2,-4(fp)
}
  805cf4:	e037883a 	mov	sp,fp
  805cf8:	dfc00117 	ldw	ra,4(sp)
  805cfc:	df000017 	ldw	fp,0(sp)
  805d00:	dec00204 	addi	sp,sp,8
  805d04:	f800283a 	ret

00805d08 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  805d08:	defffd04 	addi	sp,sp,-12
  805d0c:	dfc00215 	stw	ra,8(sp)
  805d10:	df000115 	stw	fp,4(sp)
  805d14:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  805d18:	00bfff04 	movi	r2,-4
  805d1c:	00c02034 	movhi	r3,128
  805d20:	18defe04 	addi	r3,r3,31736
  805d24:	1885883a 	add	r2,r3,r2
  805d28:	e0bfff15 	stw	r2,-4(fp)
  805d2c:	00000606 	br	805d48 <_do_ctors+0x40>
        (*ctor) (); 
  805d30:	e0bfff17 	ldw	r2,-4(fp)
  805d34:	10800017 	ldw	r2,0(r2)
  805d38:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  805d3c:	e0bfff17 	ldw	r2,-4(fp)
  805d40:	10bfff04 	addi	r2,r2,-4
  805d44:	e0bfff15 	stw	r2,-4(fp)
  805d48:	e0ffff17 	ldw	r3,-4(fp)
  805d4c:	00802034 	movhi	r2,128
  805d50:	109efd04 	addi	r2,r2,31732
  805d54:	18bff62e 	bgeu	r3,r2,805d30 <_do_ctors+0x28>
        (*ctor) (); 
}
  805d58:	e037883a 	mov	sp,fp
  805d5c:	dfc00117 	ldw	ra,4(sp)
  805d60:	df000017 	ldw	fp,0(sp)
  805d64:	dec00204 	addi	sp,sp,8
  805d68:	f800283a 	ret

00805d6c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  805d6c:	defffd04 	addi	sp,sp,-12
  805d70:	dfc00215 	stw	ra,8(sp)
  805d74:	df000115 	stw	fp,4(sp)
  805d78:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  805d7c:	00bfff04 	movi	r2,-4
  805d80:	00c02034 	movhi	r3,128
  805d84:	18defe04 	addi	r3,r3,31736
  805d88:	1885883a 	add	r2,r3,r2
  805d8c:	e0bfff15 	stw	r2,-4(fp)
  805d90:	00000606 	br	805dac <_do_dtors+0x40>
        (*dtor) (); 
  805d94:	e0bfff17 	ldw	r2,-4(fp)
  805d98:	10800017 	ldw	r2,0(r2)
  805d9c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  805da0:	e0bfff17 	ldw	r2,-4(fp)
  805da4:	10bfff04 	addi	r2,r2,-4
  805da8:	e0bfff15 	stw	r2,-4(fp)
  805dac:	e0ffff17 	ldw	r3,-4(fp)
  805db0:	00802034 	movhi	r2,128
  805db4:	109efe04 	addi	r2,r2,31736
  805db8:	18bff62e 	bgeu	r3,r2,805d94 <_do_dtors+0x28>
        (*dtor) (); 
}
  805dbc:	e037883a 	mov	sp,fp
  805dc0:	dfc00117 	ldw	ra,4(sp)
  805dc4:	df000017 	ldw	fp,0(sp)
  805dc8:	dec00204 	addi	sp,sp,8
  805dcc:	f800283a 	ret

00805dd0 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
  805dd0:	defffb04 	addi	sp,sp,-20
  805dd4:	dfc00415 	stw	ra,16(sp)
  805dd8:	df000315 	stw	fp,12(sp)
  805ddc:	df000304 	addi	fp,sp,12
  805de0:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
  805de4:	e13ffe17 	ldw	r4,-8(fp)
  805de8:	d1600704 	addi	r5,gp,-32740
  805dec:	08072880 	call	807288 <alt_find_dev>
  805df0:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
  805df4:	e0bffd17 	ldw	r2,-12(fp)
  805df8:	1005003a 	cmpeq	r2,r2,zero
  805dfc:	10000b1e 	bne	r2,zero,805e2c <alt_flash_open_dev+0x5c>
  805e00:	e0bffd17 	ldw	r2,-12(fp)
  805e04:	10800317 	ldw	r2,12(r2)
  805e08:	1005003a 	cmpeq	r2,r2,zero
  805e0c:	1000071e 	bne	r2,zero,805e2c <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
  805e10:	e0bffd17 	ldw	r2,-12(fp)
  805e14:	10800317 	ldw	r2,12(r2)
  805e18:	e13ffd17 	ldw	r4,-12(fp)
  805e1c:	e17ffe17 	ldw	r5,-8(fp)
  805e20:	103ee83a 	callr	r2
  805e24:	e0bfff15 	stw	r2,-4(fp)
  805e28:	00000206 	br	805e34 <alt_flash_open_dev+0x64>
  }

  return dev;
  805e2c:	e0bffd17 	ldw	r2,-12(fp)
  805e30:	e0bfff15 	stw	r2,-4(fp)
  805e34:	e0bfff17 	ldw	r2,-4(fp)
}
  805e38:	e037883a 	mov	sp,fp
  805e3c:	dfc00117 	ldw	ra,4(sp)
  805e40:	df000017 	ldw	fp,0(sp)
  805e44:	dec00204 	addi	sp,sp,8
  805e48:	f800283a 	ret

00805e4c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
  805e4c:	defffd04 	addi	sp,sp,-12
  805e50:	dfc00215 	stw	ra,8(sp)
  805e54:	df000115 	stw	fp,4(sp)
  805e58:	df000104 	addi	fp,sp,4
  805e5c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
  805e60:	e0bfff17 	ldw	r2,-4(fp)
  805e64:	1005003a 	cmpeq	r2,r2,zero
  805e68:	1000081e 	bne	r2,zero,805e8c <alt_flash_close_dev+0x40>
  805e6c:	e0bfff17 	ldw	r2,-4(fp)
  805e70:	10800417 	ldw	r2,16(r2)
  805e74:	1005003a 	cmpeq	r2,r2,zero
  805e78:	1000041e 	bne	r2,zero,805e8c <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
  805e7c:	e0bfff17 	ldw	r2,-4(fp)
  805e80:	10800417 	ldw	r2,16(r2)
  805e84:	e13fff17 	ldw	r4,-4(fp)
  805e88:	103ee83a 	callr	r2
  }
  return;
}
  805e8c:	e037883a 	mov	sp,fp
  805e90:	dfc00117 	ldw	ra,4(sp)
  805e94:	df000017 	ldw	fp,0(sp)
  805e98:	dec00204 	addi	sp,sp,8
  805e9c:	f800283a 	ret

00805ea0 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  805ea0:	defff904 	addi	sp,sp,-28
  805ea4:	dfc00615 	stw	ra,24(sp)
  805ea8:	df000515 	stw	fp,20(sp)
  805eac:	df000504 	addi	fp,sp,20
  805eb0:	e13ffc15 	stw	r4,-16(fp)
  805eb4:	e17ffd15 	stw	r5,-12(fp)
  805eb8:	e1bffe15 	stw	r6,-8(fp)
  805ebc:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  805ec0:	e0800217 	ldw	r2,8(fp)
  805ec4:	d8800015 	stw	r2,0(sp)
  805ec8:	e13ffc17 	ldw	r4,-16(fp)
  805ecc:	e17ffd17 	ldw	r5,-12(fp)
  805ed0:	e1bffe17 	ldw	r6,-8(fp)
  805ed4:	e1ffff17 	ldw	r7,-4(fp)
  805ed8:	08060740 	call	806074 <alt_iic_isr_register>
}  
  805edc:	e037883a 	mov	sp,fp
  805ee0:	dfc00117 	ldw	ra,4(sp)
  805ee4:	df000017 	ldw	fp,0(sp)
  805ee8:	dec00204 	addi	sp,sp,8
  805eec:	f800283a 	ret

00805ef0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  805ef0:	defff904 	addi	sp,sp,-28
  805ef4:	df000615 	stw	fp,24(sp)
  805ef8:	df000604 	addi	fp,sp,24
  805efc:	e13ffe15 	stw	r4,-8(fp)
  805f00:	e17fff15 	stw	r5,-4(fp)
  805f04:	e0bfff17 	ldw	r2,-4(fp)
  805f08:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805f0c:	0005303a 	rdctl	r2,status
  805f10:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805f14:	e0fffb17 	ldw	r3,-20(fp)
  805f18:	00bfff84 	movi	r2,-2
  805f1c:	1884703a 	and	r2,r3,r2
  805f20:	1001703a 	wrctl	status,r2
  
  return context;
  805f24:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  805f28:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
  805f2c:	e0fffc17 	ldw	r3,-16(fp)
  805f30:	00800044 	movi	r2,1
  805f34:	10c4983a 	sll	r2,r2,r3
  805f38:	1007883a 	mov	r3,r2
  805f3c:	00802074 	movhi	r2,129
  805f40:	10a63504 	addi	r2,r2,-26412
  805f44:	10800017 	ldw	r2,0(r2)
  805f48:	1886b03a 	or	r3,r3,r2
  805f4c:	00802074 	movhi	r2,129
  805f50:	10a63504 	addi	r2,r2,-26412
  805f54:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  805f58:	00802074 	movhi	r2,129
  805f5c:	10a63504 	addi	r2,r2,-26412
  805f60:	10800017 	ldw	r2,0(r2)
  805f64:	100170fa 	wrctl	ienable,r2
  805f68:	e0bffd17 	ldw	r2,-12(fp)
  805f6c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805f70:	e0bffa17 	ldw	r2,-24(fp)
  805f74:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  805f78:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
  805f7c:	e037883a 	mov	sp,fp
  805f80:	df000017 	ldw	fp,0(sp)
  805f84:	dec00104 	addi	sp,sp,4
  805f88:	f800283a 	ret

00805f8c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  805f8c:	defff904 	addi	sp,sp,-28
  805f90:	df000615 	stw	fp,24(sp)
  805f94:	df000604 	addi	fp,sp,24
  805f98:	e13ffe15 	stw	r4,-8(fp)
  805f9c:	e17fff15 	stw	r5,-4(fp)
  805fa0:	e0bfff17 	ldw	r2,-4(fp)
  805fa4:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805fa8:	0005303a 	rdctl	r2,status
  805fac:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805fb0:	e0fffb17 	ldw	r3,-20(fp)
  805fb4:	00bfff84 	movi	r2,-2
  805fb8:	1884703a 	and	r2,r3,r2
  805fbc:	1001703a 	wrctl	status,r2
  
  return context;
  805fc0:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  805fc4:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
  805fc8:	e0fffc17 	ldw	r3,-16(fp)
  805fcc:	00800044 	movi	r2,1
  805fd0:	10c4983a 	sll	r2,r2,r3
  805fd4:	0084303a 	nor	r2,zero,r2
  805fd8:	1007883a 	mov	r3,r2
  805fdc:	00802074 	movhi	r2,129
  805fe0:	10a63504 	addi	r2,r2,-26412
  805fe4:	10800017 	ldw	r2,0(r2)
  805fe8:	1886703a 	and	r3,r3,r2
  805fec:	00802074 	movhi	r2,129
  805ff0:	10a63504 	addi	r2,r2,-26412
  805ff4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  805ff8:	00802074 	movhi	r2,129
  805ffc:	10a63504 	addi	r2,r2,-26412
  806000:	10800017 	ldw	r2,0(r2)
  806004:	100170fa 	wrctl	ienable,r2
  806008:	e0bffd17 	ldw	r2,-12(fp)
  80600c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806010:	e0bffa17 	ldw	r2,-24(fp)
  806014:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  806018:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
  80601c:	e037883a 	mov	sp,fp
  806020:	df000017 	ldw	fp,0(sp)
  806024:	dec00104 	addi	sp,sp,4
  806028:	f800283a 	ret

0080602c <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  80602c:	defffc04 	addi	sp,sp,-16
  806030:	df000315 	stw	fp,12(sp)
  806034:	df000304 	addi	fp,sp,12
  806038:	e13ffe15 	stw	r4,-8(fp)
  80603c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  806040:	000530fa 	rdctl	r2,ienable
  806044:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  806048:	e0ffff17 	ldw	r3,-4(fp)
  80604c:	00800044 	movi	r2,1
  806050:	10c4983a 	sll	r2,r2,r3
  806054:	1007883a 	mov	r3,r2
  806058:	e0bffd17 	ldw	r2,-12(fp)
  80605c:	1884703a 	and	r2,r3,r2
  806060:	1004c03a 	cmpne	r2,r2,zero
}
  806064:	e037883a 	mov	sp,fp
  806068:	df000017 	ldw	fp,0(sp)
  80606c:	dec00104 	addi	sp,sp,4
  806070:	f800283a 	ret

00806074 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  806074:	defff404 	addi	sp,sp,-48
  806078:	dfc00b15 	stw	ra,44(sp)
  80607c:	df000a15 	stw	fp,40(sp)
  806080:	df000a04 	addi	fp,sp,40
  806084:	e13ffb15 	stw	r4,-20(fp)
  806088:	e17ffc15 	stw	r5,-16(fp)
  80608c:	e1bffd15 	stw	r6,-12(fp)
  806090:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
  806094:	00bffa84 	movi	r2,-22
  806098:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  80609c:	e0bffc17 	ldw	r2,-16(fp)
  8060a0:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  8060a4:	e0bff917 	ldw	r2,-28(fp)
  8060a8:	10800808 	cmpgei	r2,r2,32
  8060ac:	1000291e 	bne	r2,zero,806154 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8060b0:	0005303a 	rdctl	r2,status
  8060b4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8060b8:	e0fff717 	ldw	r3,-36(fp)
  8060bc:	00bfff84 	movi	r2,-2
  8060c0:	1884703a 	and	r2,r3,r2
  8060c4:	1001703a 	wrctl	status,r2
  
  return context;
  8060c8:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  8060cc:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
  8060d0:	e0bff917 	ldw	r2,-28(fp)
  8060d4:	00c02074 	movhi	r3,129
  8060d8:	18e63904 	addi	r3,r3,-26396
  8060dc:	100490fa 	slli	r2,r2,3
  8060e0:	10c7883a 	add	r3,r2,r3
  8060e4:	e0bffd17 	ldw	r2,-12(fp)
  8060e8:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
  8060ec:	e0bff917 	ldw	r2,-28(fp)
  8060f0:	00c02074 	movhi	r3,129
  8060f4:	18e63904 	addi	r3,r3,-26396
  8060f8:	100490fa 	slli	r2,r2,3
  8060fc:	10c5883a 	add	r2,r2,r3
  806100:	10c00104 	addi	r3,r2,4
  806104:	e0bffe17 	ldw	r2,-8(fp)
  806108:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  80610c:	e0bffd17 	ldw	r2,-12(fp)
  806110:	1005003a 	cmpeq	r2,r2,zero
  806114:	1000051e 	bne	r2,zero,80612c <alt_iic_isr_register+0xb8>
  806118:	e17ff917 	ldw	r5,-28(fp)
  80611c:	e13ffb17 	ldw	r4,-20(fp)
  806120:	0805ef00 	call	805ef0 <alt_ic_irq_enable>
  806124:	e0bfff15 	stw	r2,-4(fp)
  806128:	00000406 	br	80613c <alt_iic_isr_register+0xc8>
  80612c:	e17ff917 	ldw	r5,-28(fp)
  806130:	e13ffb17 	ldw	r4,-20(fp)
  806134:	0805f8c0 	call	805f8c <alt_ic_irq_disable>
  806138:	e0bfff15 	stw	r2,-4(fp)
  80613c:	e0bfff17 	ldw	r2,-4(fp)
  806140:	e0bffa15 	stw	r2,-24(fp)
  806144:	e0bff817 	ldw	r2,-32(fp)
  806148:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80614c:	e0bff617 	ldw	r2,-40(fp)
  806150:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  806154:	e0bffa17 	ldw	r2,-24(fp)
}
  806158:	e037883a 	mov	sp,fp
  80615c:	dfc00117 	ldw	ra,4(sp)
  806160:	df000017 	ldw	fp,0(sp)
  806164:	dec00204 	addi	sp,sp,8
  806168:	f800283a 	ret

0080616c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  80616c:	defff904 	addi	sp,sp,-28
  806170:	dfc00615 	stw	ra,24(sp)
  806174:	df000515 	stw	fp,20(sp)
  806178:	df000504 	addi	fp,sp,20
  80617c:	e13ffc15 	stw	r4,-16(fp)
  806180:	e17ffd15 	stw	r5,-12(fp)
  806184:	e1bffe15 	stw	r6,-8(fp)
  806188:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  80618c:	e13ffd17 	ldw	r4,-12(fp)
  806190:	e17ffe17 	ldw	r5,-8(fp)
  806194:	e1bfff17 	ldw	r6,-4(fp)
  806198:	08063840 	call	806384 <open>
  80619c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  8061a0:	e0bffb17 	ldw	r2,-20(fp)
  8061a4:	1004803a 	cmplt	r2,r2,zero
  8061a8:	10001c1e 	bne	r2,zero,80621c <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
  8061ac:	e0bffb17 	ldw	r2,-20(fp)
  8061b0:	00c02074 	movhi	r3,129
  8061b4:	18e4c304 	addi	r3,r3,-27892
  8061b8:	10800324 	muli	r2,r2,12
  8061bc:	10c5883a 	add	r2,r2,r3
  8061c0:	10c00017 	ldw	r3,0(r2)
  8061c4:	e0bffc17 	ldw	r2,-16(fp)
  8061c8:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  8061cc:	e0bffb17 	ldw	r2,-20(fp)
  8061d0:	00c02074 	movhi	r3,129
  8061d4:	18e4c304 	addi	r3,r3,-27892
  8061d8:	10800324 	muli	r2,r2,12
  8061dc:	10c5883a 	add	r2,r2,r3
  8061e0:	10800104 	addi	r2,r2,4
  8061e4:	10c00017 	ldw	r3,0(r2)
  8061e8:	e0bffc17 	ldw	r2,-16(fp)
  8061ec:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  8061f0:	e0bffb17 	ldw	r2,-20(fp)
  8061f4:	00c02074 	movhi	r3,129
  8061f8:	18e4c304 	addi	r3,r3,-27892
  8061fc:	10800324 	muli	r2,r2,12
  806200:	10c5883a 	add	r2,r2,r3
  806204:	10800204 	addi	r2,r2,8
  806208:	10c00017 	ldw	r3,0(r2)
  80620c:	e0bffc17 	ldw	r2,-16(fp)
  806210:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  806214:	e13ffb17 	ldw	r4,-20(fp)
  806218:	080656c0 	call	80656c <alt_release_fd>
  }
} 
  80621c:	e037883a 	mov	sp,fp
  806220:	dfc00117 	ldw	ra,4(sp)
  806224:	df000017 	ldw	fp,0(sp)
  806228:	dec00204 	addi	sp,sp,8
  80622c:	f800283a 	ret

00806230 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  806230:	defffb04 	addi	sp,sp,-20
  806234:	dfc00415 	stw	ra,16(sp)
  806238:	df000315 	stw	fp,12(sp)
  80623c:	df000304 	addi	fp,sp,12
  806240:	e13ffd15 	stw	r4,-12(fp)
  806244:	e17ffe15 	stw	r5,-8(fp)
  806248:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  80624c:	01002074 	movhi	r4,129
  806250:	2124c604 	addi	r4,r4,-27880
  806254:	e17ffd17 	ldw	r5,-12(fp)
  806258:	01800044 	movi	r6,1
  80625c:	01c07fc4 	movi	r7,511
  806260:	080616c0 	call	80616c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  806264:	01002074 	movhi	r4,129
  806268:	2124c304 	addi	r4,r4,-27892
  80626c:	e17ffe17 	ldw	r5,-8(fp)
  806270:	000d883a 	mov	r6,zero
  806274:	01c07fc4 	movi	r7,511
  806278:	080616c0 	call	80616c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  80627c:	01002074 	movhi	r4,129
  806280:	2124c904 	addi	r4,r4,-27868
  806284:	e17fff17 	ldw	r5,-4(fp)
  806288:	01800044 	movi	r6,1
  80628c:	01c07fc4 	movi	r7,511
  806290:	080616c0 	call	80616c <alt_open_fd>
}  
  806294:	e037883a 	mov	sp,fp
  806298:	dfc00117 	ldw	ra,4(sp)
  80629c:	df000017 	ldw	fp,0(sp)
  8062a0:	dec00204 	addi	sp,sp,8
  8062a4:	f800283a 	ret

008062a8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  8062a8:	defffc04 	addi	sp,sp,-16
  8062ac:	df000315 	stw	fp,12(sp)
  8062b0:	df000304 	addi	fp,sp,12
  8062b4:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  8062b8:	e0bffe17 	ldw	r2,-8(fp)
  8062bc:	10800217 	ldw	r2,8(r2)
  8062c0:	10d00034 	orhi	r3,r2,16384
  8062c4:	e0bffe17 	ldw	r2,-8(fp)
  8062c8:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  8062cc:	e03ffd15 	stw	zero,-12(fp)
  8062d0:	00002006 	br	806354 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  8062d4:	e0bffd17 	ldw	r2,-12(fp)
  8062d8:	00c02074 	movhi	r3,129
  8062dc:	18e4c304 	addi	r3,r3,-27892
  8062e0:	10800324 	muli	r2,r2,12
  8062e4:	10c5883a 	add	r2,r2,r3
  8062e8:	10c00017 	ldw	r3,0(r2)
  8062ec:	e0bffe17 	ldw	r2,-8(fp)
  8062f0:	10800017 	ldw	r2,0(r2)
  8062f4:	1880141e 	bne	r3,r2,806348 <alt_file_locked+0xa0>
  8062f8:	e0bffd17 	ldw	r2,-12(fp)
  8062fc:	00c02074 	movhi	r3,129
  806300:	18e4c304 	addi	r3,r3,-27892
  806304:	10800324 	muli	r2,r2,12
  806308:	10c5883a 	add	r2,r2,r3
  80630c:	10800204 	addi	r2,r2,8
  806310:	10800017 	ldw	r2,0(r2)
  806314:	1004403a 	cmpge	r2,r2,zero
  806318:	10000b1e 	bne	r2,zero,806348 <alt_file_locked+0xa0>
  80631c:	e0bffd17 	ldw	r2,-12(fp)
  806320:	10800324 	muli	r2,r2,12
  806324:	1007883a 	mov	r3,r2
  806328:	00802074 	movhi	r2,129
  80632c:	10a4c304 	addi	r2,r2,-27892
  806330:	1887883a 	add	r3,r3,r2
  806334:	e0bffe17 	ldw	r2,-8(fp)
  806338:	18800326 	beq	r3,r2,806348 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  80633c:	00bffcc4 	movi	r2,-13
  806340:	e0bfff15 	stw	r2,-4(fp)
  806344:	00000a06 	br	806370 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  806348:	e0bffd17 	ldw	r2,-12(fp)
  80634c:	10800044 	addi	r2,r2,1
  806350:	e0bffd15 	stw	r2,-12(fp)
  806354:	00802074 	movhi	r2,129
  806358:	10a62804 	addi	r2,r2,-26464
  80635c:	10800017 	ldw	r2,0(r2)
  806360:	1007883a 	mov	r3,r2
  806364:	e0bffd17 	ldw	r2,-12(fp)
  806368:	18bfda2e 	bgeu	r3,r2,8062d4 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  80636c:	e03fff15 	stw	zero,-4(fp)
  806370:	e0bfff17 	ldw	r2,-4(fp)
}
  806374:	e037883a 	mov	sp,fp
  806378:	df000017 	ldw	fp,0(sp)
  80637c:	dec00104 	addi	sp,sp,4
  806380:	f800283a 	ret

00806384 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  806384:	defff404 	addi	sp,sp,-48
  806388:	dfc00b15 	stw	ra,44(sp)
  80638c:	df000a15 	stw	fp,40(sp)
  806390:	df000a04 	addi	fp,sp,40
  806394:	e13ffb15 	stw	r4,-20(fp)
  806398:	e17ffc15 	stw	r5,-16(fp)
  80639c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  8063a0:	00bfffc4 	movi	r2,-1
  8063a4:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
  8063a8:	00bffb44 	movi	r2,-19
  8063ac:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
  8063b0:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  8063b4:	e13ffb17 	ldw	r4,-20(fp)
  8063b8:	01402074 	movhi	r5,129
  8063bc:	29662604 	addi	r5,r5,-26472
  8063c0:	08072880 	call	807288 <alt_find_dev>
  8063c4:	e0bffa15 	stw	r2,-24(fp)
  8063c8:	e0bffa17 	ldw	r2,-24(fp)
  8063cc:	1004c03a 	cmpne	r2,r2,zero
  8063d0:	1000051e 	bne	r2,zero,8063e8 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  8063d4:	e13ffb17 	ldw	r4,-20(fp)
  8063d8:	080731c0 	call	80731c <alt_find_file>
  8063dc:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
  8063e0:	00800044 	movi	r2,1
  8063e4:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  8063e8:	e0bffa17 	ldw	r2,-24(fp)
  8063ec:	1005003a 	cmpeq	r2,r2,zero
  8063f0:	1000301e 	bne	r2,zero,8064b4 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
  8063f4:	e13ffa17 	ldw	r4,-24(fp)
  8063f8:	080743c0 	call	80743c <alt_get_fd>
  8063fc:	e0bff815 	stw	r2,-32(fp)
  806400:	e0bff817 	ldw	r2,-32(fp)
  806404:	1004403a 	cmpge	r2,r2,zero
  806408:	1000031e 	bne	r2,zero,806418 <open+0x94>
    {
      status = index;
  80640c:	e0bff817 	ldw	r2,-32(fp)
  806410:	e0bff715 	stw	r2,-36(fp)
  806414:	00002906 	br	8064bc <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
  806418:	e0bff817 	ldw	r2,-32(fp)
  80641c:	10800324 	muli	r2,r2,12
  806420:	1007883a 	mov	r3,r2
  806424:	00802074 	movhi	r2,129
  806428:	10a4c304 	addi	r2,r2,-27892
  80642c:	1885883a 	add	r2,r3,r2
  806430:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  806434:	e0fffc17 	ldw	r3,-16(fp)
  806438:	00900034 	movhi	r2,16384
  80643c:	10bfffc4 	addi	r2,r2,-1
  806440:	1886703a 	and	r3,r3,r2
  806444:	e0bff917 	ldw	r2,-28(fp)
  806448:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  80644c:	e0bff617 	ldw	r2,-40(fp)
  806450:	1004c03a 	cmpne	r2,r2,zero
  806454:	1000061e 	bne	r2,zero,806470 <open+0xec>
  806458:	e13ff917 	ldw	r4,-28(fp)
  80645c:	08062a80 	call	8062a8 <alt_file_locked>
  806460:	e0bff715 	stw	r2,-36(fp)
  806464:	e0bff717 	ldw	r2,-36(fp)
  806468:	1004803a 	cmplt	r2,r2,zero
  80646c:	1000131e 	bne	r2,zero,8064bc <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  806470:	e0bffa17 	ldw	r2,-24(fp)
  806474:	10800317 	ldw	r2,12(r2)
  806478:	1005003a 	cmpeq	r2,r2,zero
  80647c:	1000091e 	bne	r2,zero,8064a4 <open+0x120>
  806480:	e0bffa17 	ldw	r2,-24(fp)
  806484:	10800317 	ldw	r2,12(r2)
  806488:	e13ff917 	ldw	r4,-28(fp)
  80648c:	e17ffb17 	ldw	r5,-20(fp)
  806490:	e1bffc17 	ldw	r6,-16(fp)
  806494:	e1fffd17 	ldw	r7,-12(fp)
  806498:	103ee83a 	callr	r2
  80649c:	e0bfff15 	stw	r2,-4(fp)
  8064a0:	00000106 	br	8064a8 <open+0x124>
  8064a4:	e03fff15 	stw	zero,-4(fp)
  8064a8:	e0bfff17 	ldw	r2,-4(fp)
  8064ac:	e0bff715 	stw	r2,-36(fp)
  8064b0:	00000206 	br	8064bc <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
  8064b4:	00bffb44 	movi	r2,-19
  8064b8:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  8064bc:	e0bff717 	ldw	r2,-36(fp)
  8064c0:	1004403a 	cmpge	r2,r2,zero
  8064c4:	1000091e 	bne	r2,zero,8064ec <open+0x168>
  {
    alt_release_fd (index);  
  8064c8:	e13ff817 	ldw	r4,-32(fp)
  8064cc:	080656c0 	call	80656c <alt_release_fd>
    ALT_ERRNO = -status;
  8064d0:	080650c0 	call	80650c <alt_get_errno>
  8064d4:	e0fff717 	ldw	r3,-36(fp)
  8064d8:	00c7c83a 	sub	r3,zero,r3
  8064dc:	10c00015 	stw	r3,0(r2)
    return -1;
  8064e0:	00bfffc4 	movi	r2,-1
  8064e4:	e0bffe15 	stw	r2,-8(fp)
  8064e8:	00000206 	br	8064f4 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
  8064ec:	e0bff817 	ldw	r2,-32(fp)
  8064f0:	e0bffe15 	stw	r2,-8(fp)
  8064f4:	e0bffe17 	ldw	r2,-8(fp)
}
  8064f8:	e037883a 	mov	sp,fp
  8064fc:	dfc00117 	ldw	ra,4(sp)
  806500:	df000017 	ldw	fp,0(sp)
  806504:	dec00204 	addi	sp,sp,8
  806508:	f800283a 	ret

0080650c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80650c:	defffd04 	addi	sp,sp,-12
  806510:	dfc00215 	stw	ra,8(sp)
  806514:	df000115 	stw	fp,4(sp)
  806518:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  80651c:	00802074 	movhi	r2,129
  806520:	10a62904 	addi	r2,r2,-26460
  806524:	10800017 	ldw	r2,0(r2)
  806528:	1005003a 	cmpeq	r2,r2,zero
  80652c:	1000061e 	bne	r2,zero,806548 <alt_get_errno+0x3c>
  806530:	00802074 	movhi	r2,129
  806534:	10a62904 	addi	r2,r2,-26460
  806538:	10800017 	ldw	r2,0(r2)
  80653c:	103ee83a 	callr	r2
  806540:	e0bfff15 	stw	r2,-4(fp)
  806544:	00000306 	br	806554 <alt_get_errno+0x48>
  806548:	00802074 	movhi	r2,129
  80654c:	10a63804 	addi	r2,r2,-26400
  806550:	e0bfff15 	stw	r2,-4(fp)
  806554:	e0bfff17 	ldw	r2,-4(fp)
}
  806558:	e037883a 	mov	sp,fp
  80655c:	dfc00117 	ldw	ra,4(sp)
  806560:	df000017 	ldw	fp,0(sp)
  806564:	dec00204 	addi	sp,sp,8
  806568:	f800283a 	ret

0080656c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  80656c:	defffe04 	addi	sp,sp,-8
  806570:	df000115 	stw	fp,4(sp)
  806574:	df000104 	addi	fp,sp,4
  806578:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  80657c:	e0bfff17 	ldw	r2,-4(fp)
  806580:	108000d0 	cmplti	r2,r2,3
  806584:	10000d1e 	bne	r2,zero,8065bc <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  806588:	e0bfff17 	ldw	r2,-4(fp)
  80658c:	00c02074 	movhi	r3,129
  806590:	18e4c304 	addi	r3,r3,-27892
  806594:	10800324 	muli	r2,r2,12
  806598:	10c5883a 	add	r2,r2,r3
  80659c:	10800204 	addi	r2,r2,8
  8065a0:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  8065a4:	e0bfff17 	ldw	r2,-4(fp)
  8065a8:	00c02074 	movhi	r3,129
  8065ac:	18e4c304 	addi	r3,r3,-27892
  8065b0:	10800324 	muli	r2,r2,12
  8065b4:	10c5883a 	add	r2,r2,r3
  8065b8:	10000015 	stw	zero,0(r2)
  }
}
  8065bc:	e037883a 	mov	sp,fp
  8065c0:	df000017 	ldw	fp,0(sp)
  8065c4:	dec00104 	addi	sp,sp,4
  8065c8:	f800283a 	ret

008065cc <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  8065cc:	defffa04 	addi	sp,sp,-24
  8065d0:	df000515 	stw	fp,20(sp)
  8065d4:	df000504 	addi	fp,sp,20
  8065d8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8065dc:	0005303a 	rdctl	r2,status
  8065e0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8065e4:	e0fffd17 	ldw	r3,-12(fp)
  8065e8:	00bfff84 	movi	r2,-2
  8065ec:	1884703a 	and	r2,r3,r2
  8065f0:	1001703a 	wrctl	status,r2
  
  return context;
  8065f4:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  8065f8:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
  8065fc:	e0bfff17 	ldw	r2,-4(fp)
  806600:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  806604:	e0bffc17 	ldw	r2,-16(fp)
  806608:	10c00017 	ldw	r3,0(r2)
  80660c:	e0bffc17 	ldw	r2,-16(fp)
  806610:	10800117 	ldw	r2,4(r2)
  806614:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
  806618:	e0bffc17 	ldw	r2,-16(fp)
  80661c:	10c00117 	ldw	r3,4(r2)
  806620:	e0bffc17 	ldw	r2,-16(fp)
  806624:	10800017 	ldw	r2,0(r2)
  806628:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  80662c:	e0fffc17 	ldw	r3,-16(fp)
  806630:	e0bffc17 	ldw	r2,-16(fp)
  806634:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
  806638:	e0fffc17 	ldw	r3,-16(fp)
  80663c:	e0bffc17 	ldw	r2,-16(fp)
  806640:	18800015 	stw	r2,0(r3)
  806644:	e0bffe17 	ldw	r2,-8(fp)
  806648:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80664c:	e0bffb17 	ldw	r2,-20(fp)
  806650:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  806654:	e037883a 	mov	sp,fp
  806658:	df000017 	ldw	fp,0(sp)
  80665c:	dec00104 	addi	sp,sp,4
  806660:	f800283a 	ret

00806664 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  806664:	defffb04 	addi	sp,sp,-20
  806668:	dfc00415 	stw	ra,16(sp)
  80666c:	df000315 	stw	fp,12(sp)
  806670:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  806674:	d0a00a17 	ldw	r2,-32728(gp)
  806678:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  80667c:	d0a01417 	ldw	r2,-32688(gp)
  806680:	10800044 	addi	r2,r2,1
  806684:	d0a01415 	stw	r2,-32688(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  806688:	00003106 	br	806750 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
  80668c:	e0bffe17 	ldw	r2,-8(fp)
  806690:	10800017 	ldw	r2,0(r2)
  806694:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  806698:	e0bffe17 	ldw	r2,-8(fp)
  80669c:	10800403 	ldbu	r2,16(r2)
  8066a0:	10803fcc 	andi	r2,r2,255
  8066a4:	1005003a 	cmpeq	r2,r2,zero
  8066a8:	1000051e 	bne	r2,zero,8066c0 <alt_tick+0x5c>
  8066ac:	d0a01417 	ldw	r2,-32688(gp)
  8066b0:	1004c03a 	cmpne	r2,r2,zero
  8066b4:	1000021e 	bne	r2,zero,8066c0 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
  8066b8:	e0bffe17 	ldw	r2,-8(fp)
  8066bc:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  8066c0:	e0bffe17 	ldw	r2,-8(fp)
  8066c4:	10c00217 	ldw	r3,8(r2)
  8066c8:	d0a01417 	ldw	r2,-32688(gp)
  8066cc:	10c01e36 	bltu	r2,r3,806748 <alt_tick+0xe4>
  8066d0:	e0bffe17 	ldw	r2,-8(fp)
  8066d4:	10800403 	ldbu	r2,16(r2)
  8066d8:	10803fcc 	andi	r2,r2,255
  8066dc:	1004c03a 	cmpne	r2,r2,zero
  8066e0:	1000191e 	bne	r2,zero,806748 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
  8066e4:	e0bffe17 	ldw	r2,-8(fp)
  8066e8:	10c00317 	ldw	r3,12(r2)
  8066ec:	e0bffe17 	ldw	r2,-8(fp)
  8066f0:	11000517 	ldw	r4,20(r2)
  8066f4:	183ee83a 	callr	r3
  8066f8:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  8066fc:	e0bffd17 	ldw	r2,-12(fp)
  806700:	1004c03a 	cmpne	r2,r2,zero
  806704:	1000031e 	bne	r2,zero,806714 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
  806708:	e13ffe17 	ldw	r4,-8(fp)
  80670c:	08065cc0 	call	8065cc <alt_alarm_stop>
  806710:	00000d06 	br	806748 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
  806714:	e0bffe17 	ldw	r2,-8(fp)
  806718:	10c00217 	ldw	r3,8(r2)
  80671c:	e0bffd17 	ldw	r2,-12(fp)
  806720:	1887883a 	add	r3,r3,r2
  806724:	e0bffe17 	ldw	r2,-8(fp)
  806728:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  80672c:	e0bffe17 	ldw	r2,-8(fp)
  806730:	10c00217 	ldw	r3,8(r2)
  806734:	d0a01417 	ldw	r2,-32688(gp)
  806738:	1880032e 	bgeu	r3,r2,806748 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
  80673c:	e0fffe17 	ldw	r3,-8(fp)
  806740:	00800044 	movi	r2,1
  806744:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
  806748:	e0bfff17 	ldw	r2,-4(fp)
  80674c:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  806750:	d0e00a04 	addi	r3,gp,-32728
  806754:	e0bffe17 	ldw	r2,-8(fp)
  806758:	10ffcc1e 	bne	r2,r3,80668c <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
  80675c:	e037883a 	mov	sp,fp
  806760:	dfc00117 	ldw	ra,4(sp)
  806764:	df000017 	ldw	fp,0(sp)
  806768:	dec00204 	addi	sp,sp,8
  80676c:	f800283a 	ret

00806770 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
  806770:	deffff04 	addi	sp,sp,-4
  806774:	df000015 	stw	fp,0(sp)
  806778:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  80677c:	000170fa 	wrctl	ienable,zero
}
  806780:	e037883a 	mov	sp,fp
  806784:	df000017 	ldw	fp,0(sp)
  806788:	dec00104 	addi	sp,sp,4
  80678c:	f800283a 	ret

00806790 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  806790:	defff704 	addi	sp,sp,-36
  806794:	dfc00815 	stw	ra,32(sp)
  806798:	df000715 	stw	fp,28(sp)
  80679c:	df000704 	addi	fp,sp,28
  8067a0:	e13ffc15 	stw	r4,-16(fp)
  8067a4:	e17ffd15 	stw	r5,-12(fp)
  8067a8:	e1bffe15 	stw	r6,-8(fp)
  8067ac:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  8067b0:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  8067b4:	e0bffc17 	ldw	r2,-16(fp)
  8067b8:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  8067bc:	e1bfff17 	ldw	r6,-4(fp)
  8067c0:	00802034 	movhi	r2,128
  8067c4:	109acd04 	addi	r2,r2,27444
  8067c8:	d8800015 	stw	r2,0(sp)
  8067cc:	e13ffa17 	ldw	r4,-24(fp)
  8067d0:	e17ffe17 	ldw	r5,-8(fp)
  8067d4:	e1c00217 	ldw	r7,8(fp)
  8067d8:	0800a800 	call	800a80 <alt_flash_program_block>
  8067dc:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
  8067e0:	e0bffb17 	ldw	r2,-20(fp)
}
  8067e4:	e037883a 	mov	sp,fp
  8067e8:	dfc00117 	ldw	ra,4(sp)
  8067ec:	df000017 	ldw	fp,0(sp)
  8067f0:	dec00204 	addi	sp,sp,8
  8067f4:	f800283a 	ret

008067f8 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
  8067f8:	defff804 	addi	sp,sp,-32
  8067fc:	dfc00715 	stw	ra,28(sp)
  806800:	df000615 	stw	fp,24(sp)
  806804:	df000604 	addi	fp,sp,24
  806808:	e13ffe15 	stw	r4,-8(fp)
  80680c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
  806810:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  806814:	e0bffe17 	ldw	r2,-8(fp)
  806818:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  80681c:	e0bffa17 	ldw	r2,-24(fp)
  806820:	10c03317 	ldw	r3,204(r2)
  806824:	e0bffa17 	ldw	r2,-24(fp)
  806828:	11000a17 	ldw	r4,40(r2)
  80682c:	01415544 	movi	r5,1365
  806830:	01802a84 	movi	r6,170
  806834:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  806838:	e0bffa17 	ldw	r2,-24(fp)
  80683c:	10c03317 	ldw	r3,204(r2)
  806840:	e0bffa17 	ldw	r2,-24(fp)
  806844:	11000a17 	ldw	r4,40(r2)
  806848:	0140aa84 	movi	r5,682
  80684c:	01801544 	movi	r6,85
  806850:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
  806854:	e0bffa17 	ldw	r2,-24(fp)
  806858:	10c03317 	ldw	r3,204(r2)
  80685c:	e0bffa17 	ldw	r2,-24(fp)
  806860:	11000a17 	ldw	r4,40(r2)
  806864:	01415544 	movi	r5,1365
  806868:	01802004 	movi	r6,128
  80686c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  806870:	e0bffa17 	ldw	r2,-24(fp)
  806874:	10c03317 	ldw	r3,204(r2)
  806878:	e0bffa17 	ldw	r2,-24(fp)
  80687c:	11000a17 	ldw	r4,40(r2)
  806880:	01415544 	movi	r5,1365
  806884:	01802a84 	movi	r6,170
  806888:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  80688c:	e0bffa17 	ldw	r2,-24(fp)
  806890:	10c03317 	ldw	r3,204(r2)
  806894:	e0bffa17 	ldw	r2,-24(fp)
  806898:	11000a17 	ldw	r4,40(r2)
  80689c:	0140aa84 	movi	r5,682
  8068a0:	01801544 	movi	r6,85
  8068a4:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
  8068a8:	e0bffa17 	ldw	r2,-24(fp)
  8068ac:	11803517 	ldw	r6,212(r2)
  8068b0:	e0bffa17 	ldw	r2,-24(fp)
  8068b4:	10800a17 	ldw	r2,40(r2)
  8068b8:	1007883a 	mov	r3,r2
  8068bc:	e0bfff17 	ldw	r2,-4(fp)
  8068c0:	1889883a 	add	r4,r3,r2
  8068c4:	01400c04 	movi	r5,48
  8068c8:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
  8068cc:	0109c404 	movi	r4,10000
  8068d0:	08003480 	call	800348 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
  8068d4:	00800c84 	movi	r2,50
  8068d8:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  8068dc:	e0bffa17 	ldw	r2,-24(fp)
  8068e0:	10800a17 	ldw	r2,40(r2)
  8068e4:	1007883a 	mov	r3,r2
  8068e8:	e0bfff17 	ldw	r2,-4(fp)
  8068ec:	1885883a 	add	r2,r3,r2
  8068f0:	10800023 	ldbuio	r2,0(r2)
  8068f4:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
  8068f8:	0100fa04 	movi	r4,1000
  8068fc:	08003480 	call	800348 <usleep>
    timeout--;
  806900:	e0bffb17 	ldw	r2,-20(fp)
  806904:	10bfffc4 	addi	r2,r2,-1
  806908:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
  80690c:	e0bffd03 	ldbu	r2,-12(fp)
  806910:	10803fcc 	andi	r2,r2,255
  806914:	1080020c 	andi	r2,r2,8
  806918:	1004c03a 	cmpne	r2,r2,zero
  80691c:	1000031e 	bne	r2,zero,80692c <alt_erase_block_amd+0x134>
  806920:	e0bffb17 	ldw	r2,-20(fp)
  806924:	10800048 	cmpgei	r2,r2,1
  806928:	103fec1e 	bne	r2,zero,8068dc <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
  80692c:	e0bffa17 	ldw	r2,-24(fp)
  806930:	10803117 	ldw	r2,196(r2)
  806934:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  806938:	00001706 	br	806998 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  80693c:	e0bffa17 	ldw	r2,-24(fp)
  806940:	10800a17 	ldw	r2,40(r2)
  806944:	1007883a 	mov	r3,r2
  806948:	e0bfff17 	ldw	r2,-4(fp)
  80694c:	1885883a 	add	r2,r3,r2
  806950:	10800023 	ldbuio	r2,0(r2)
  806954:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
  806958:	e0bffd03 	ldbu	r2,-12(fp)
  80695c:	10803fcc 	andi	r2,r2,255
  806960:	1080201c 	xori	r2,r2,128
  806964:	10bfe004 	addi	r2,r2,-128
  806968:	1004803a 	cmplt	r2,r2,zero
  80696c:	10000d1e 	bne	r2,zero,8069a4 <alt_erase_block_amd+0x1ac>
  806970:	e0bffd03 	ldbu	r2,-12(fp)
  806974:	10803fcc 	andi	r2,r2,255
  806978:	1080080c 	andi	r2,r2,32
  80697c:	1004c03a 	cmpne	r2,r2,zero
  806980:	1000081e 	bne	r2,zero,8069a4 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
  806984:	0100fa04 	movi	r4,1000
  806988:	08003480 	call	800348 <usleep>
    timeout -= 1000;
  80698c:	e0bffb17 	ldw	r2,-20(fp)
  806990:	10bf0604 	addi	r2,r2,-1000
  806994:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  806998:	e0bffb17 	ldw	r2,-20(fp)
  80699c:	10800048 	cmpgei	r2,r2,1
  8069a0:	103fe61e 	bne	r2,zero,80693c <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
  8069a4:	e0bffb17 	ldw	r2,-20(fp)
  8069a8:	10800048 	cmpgei	r2,r2,1
  8069ac:	1000031e 	bne	r2,zero,8069bc <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
  8069b0:	00bfe304 	movi	r2,-116
  8069b4:	e0bffc15 	stw	r2,-16(fp)
  8069b8:	00000f06 	br	8069f8 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  8069bc:	e0bffa17 	ldw	r2,-24(fp)
  8069c0:	10800a17 	ldw	r2,40(r2)
  8069c4:	1007883a 	mov	r3,r2
  8069c8:	e0bfff17 	ldw	r2,-4(fp)
  8069cc:	1885883a 	add	r2,r3,r2
  8069d0:	10800023 	ldbuio	r2,0(r2)
  8069d4:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
  8069d8:	e0bffd03 	ldbu	r2,-12(fp)
  8069dc:	10803fcc 	andi	r2,r2,255
  8069e0:	1080201c 	xori	r2,r2,128
  8069e4:	10bfe004 	addi	r2,r2,-128
  8069e8:	1004803a 	cmplt	r2,r2,zero
  8069ec:	1000021e 	bne	r2,zero,8069f8 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
  8069f0:	00bffec4 	movi	r2,-5
  8069f4:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
  8069f8:	e0bffc17 	ldw	r2,-16(fp)
}
  8069fc:	e037883a 	mov	sp,fp
  806a00:	dfc00117 	ldw	ra,4(sp)
  806a04:	df000017 	ldw	fp,0(sp)
  806a08:	dec00204 	addi	sp,sp,8
  806a0c:	f800283a 	ret

00806a10 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
  806a10:	defff804 	addi	sp,sp,-32
  806a14:	dfc00715 	stw	ra,28(sp)
  806a18:	df000615 	stw	fp,24(sp)
  806a1c:	df000604 	addi	fp,sp,24
  806a20:	e13ffd15 	stw	r4,-12(fp)
  806a24:	e17ffe15 	stw	r5,-8(fp)
  806a28:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  806a2c:	e0bffd17 	ldw	r2,-12(fp)
  806a30:	10803017 	ldw	r2,192(r2)
  806a34:	10801924 	muli	r2,r2,100
  806a38:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
  806a3c:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  806a40:	e0bffd17 	ldw	r2,-12(fp)
  806a44:	10800a17 	ldw	r2,40(r2)
  806a48:	1007883a 	mov	r3,r2
  806a4c:	e0bffe17 	ldw	r2,-8(fp)
  806a50:	1885883a 	add	r2,r3,r2
  806a54:	10800023 	ldbuio	r2,0(r2)
  806a58:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
  806a5c:	00001706 	br	806abc <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
  806a60:	e0bffc03 	ldbu	r2,-16(fp)
  806a64:	10803fcc 	andi	r2,r2,255
  806a68:	10c0200c 	andi	r3,r2,128
  806a6c:	e0bfff03 	ldbu	r2,-4(fp)
  806a70:	1080200c 	andi	r2,r2,128
  806a74:	18801426 	beq	r3,r2,806ac8 <alt_wait_for_command_to_complete_amd+0xb8>
  806a78:	e0bffc03 	ldbu	r2,-16(fp)
  806a7c:	10803fcc 	andi	r2,r2,255
  806a80:	1080080c 	andi	r2,r2,32
  806a84:	1004c03a 	cmpne	r2,r2,zero
  806a88:	10000f1e 	bne	r2,zero,806ac8 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
  806a8c:	01000044 	movi	r4,1
  806a90:	08003480 	call	800348 <usleep>
    timeout--;
  806a94:	e0bffb17 	ldw	r2,-20(fp)
  806a98:	10bfffc4 	addi	r2,r2,-1
  806a9c:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  806aa0:	e0bffd17 	ldw	r2,-12(fp)
  806aa4:	10800a17 	ldw	r2,40(r2)
  806aa8:	1007883a 	mov	r3,r2
  806aac:	e0bffe17 	ldw	r2,-8(fp)
  806ab0:	1885883a 	add	r2,r3,r2
  806ab4:	10800023 	ldbuio	r2,0(r2)
  806ab8:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  806abc:	e0bffb17 	ldw	r2,-20(fp)
  806ac0:	10800048 	cmpgei	r2,r2,1
  806ac4:	103fe61e 	bne	r2,zero,806a60 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
  806ac8:	e0bffb17 	ldw	r2,-20(fp)
  806acc:	1004c03a 	cmpne	r2,r2,zero
  806ad0:	1000031e 	bne	r2,zero,806ae0 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
  806ad4:	00bfe304 	movi	r2,-116
  806ad8:	e0bffa15 	stw	r2,-24(fp)
  806adc:	00000f06 	br	806b1c <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  806ae0:	e0bffd17 	ldw	r2,-12(fp)
  806ae4:	10800a17 	ldw	r2,40(r2)
  806ae8:	1007883a 	mov	r3,r2
  806aec:	e0bffe17 	ldw	r2,-8(fp)
  806af0:	1885883a 	add	r2,r3,r2
  806af4:	10800023 	ldbuio	r2,0(r2)
  806af8:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
  806afc:	e0bffc03 	ldbu	r2,-16(fp)
  806b00:	10803fcc 	andi	r2,r2,255
  806b04:	10c0200c 	andi	r3,r2,128
  806b08:	e0bfff03 	ldbu	r2,-4(fp)
  806b0c:	1080200c 	andi	r2,r2,128
  806b10:	18800226 	beq	r3,r2,806b1c <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
  806b14:	00bffec4 	movi	r2,-5
  806b18:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
  806b1c:	e0bffa17 	ldw	r2,-24(fp)
}
  806b20:	e037883a 	mov	sp,fp
  806b24:	dfc00117 	ldw	ra,4(sp)
  806b28:	df000017 	ldw	fp,0(sp)
  806b2c:	dec00204 	addi	sp,sp,8
  806b30:	f800283a 	ret

00806b34 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
  806b34:	defff904 	addi	sp,sp,-28
  806b38:	dfc00615 	stw	ra,24(sp)
  806b3c:	df000515 	stw	fp,20(sp)
  806b40:	df000504 	addi	fp,sp,20
  806b44:	e13ffd15 	stw	r4,-12(fp)
  806b48:	e17ffe15 	stw	r5,-8(fp)
  806b4c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  806b50:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  806b54:	e0bffd17 	ldw	r2,-12(fp)
  806b58:	10c03317 	ldw	r3,204(r2)
  806b5c:	e0bffd17 	ldw	r2,-12(fp)
  806b60:	11000a17 	ldw	r4,40(r2)
  806b64:	01415544 	movi	r5,1365
  806b68:	01802a84 	movi	r6,170
  806b6c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  806b70:	e0bffd17 	ldw	r2,-12(fp)
  806b74:	10c03317 	ldw	r3,204(r2)
  806b78:	e0bffd17 	ldw	r2,-12(fp)
  806b7c:	11000a17 	ldw	r4,40(r2)
  806b80:	0140aa84 	movi	r5,682
  806b84:	01801544 	movi	r6,85
  806b88:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
  806b8c:	e0bffd17 	ldw	r2,-12(fp)
  806b90:	10c03317 	ldw	r3,204(r2)
  806b94:	e0bffd17 	ldw	r2,-12(fp)
  806b98:	11000a17 	ldw	r4,40(r2)
  806b9c:	01415544 	movi	r5,1365
  806ba0:	01802804 	movi	r6,160
  806ba4:	183ee83a 	callr	r3
  
  value = *src_addr;
  806ba8:	e0bfff17 	ldw	r2,-4(fp)
  806bac:	10800003 	ldbu	r2,0(r2)
  806bb0:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
  806bb4:	e13ffd17 	ldw	r4,-12(fp)
  806bb8:	e17ffe17 	ldw	r5,-8(fp)
  806bbc:	e1bfff17 	ldw	r6,-4(fp)
  806bc0:	080091c0 	call	80091c <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
  806bc4:	e1bffb03 	ldbu	r6,-20(fp)
  806bc8:	e13ffd17 	ldw	r4,-12(fp)
  806bcc:	e17ffe17 	ldw	r5,-8(fp)
  806bd0:	0806a100 	call	806a10 <alt_wait_for_command_to_complete_amd>
  806bd4:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
  806bd8:	e0bffc17 	ldw	r2,-16(fp)
  
}
  806bdc:	e037883a 	mov	sp,fp
  806be0:	dfc00117 	ldw	ra,4(sp)
  806be4:	df000017 	ldw	fp,0(sp)
  806be8:	dec00204 	addi	sp,sp,8
  806bec:	f800283a 	ret

00806bf0 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  806bf0:	defff704 	addi	sp,sp,-36
  806bf4:	dfc00815 	stw	ra,32(sp)
  806bf8:	df000715 	stw	fp,28(sp)
  806bfc:	df000704 	addi	fp,sp,28
  806c00:	e13ffc15 	stw	r4,-16(fp)
  806c04:	e17ffd15 	stw	r5,-12(fp)
  806c08:	e1bffe15 	stw	r6,-8(fp)
  806c0c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  806c10:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  806c14:	e0bffc17 	ldw	r2,-16(fp)
  806c18:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  806c1c:	e13ffa17 	ldw	r4,-24(fp)
  806c20:	e17ffd17 	ldw	r5,-12(fp)
  806c24:	0806de80 	call	806de8 <alt_unlock_block_intel>
  806c28:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
  806c2c:	e0bffb17 	ldw	r2,-20(fp)
  806c30:	1004c03a 	cmpne	r2,r2,zero
  806c34:	1000091e 	bne	r2,zero,806c5c <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  806c38:	e1bfff17 	ldw	r6,-4(fp)
  806c3c:	00802034 	movhi	r2,128
  806c40:	109bdd04 	addi	r2,r2,28532
  806c44:	d8800015 	stw	r2,0(sp)
  806c48:	e13ffa17 	ldw	r4,-24(fp)
  806c4c:	e17ffe17 	ldw	r5,-8(fp)
  806c50:	e1c00217 	ldw	r7,8(fp)
  806c54:	0800a800 	call	800a80 <alt_flash_program_block>
  806c58:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
  806c5c:	e0bffb17 	ldw	r2,-20(fp)
}
  806c60:	e037883a 	mov	sp,fp
  806c64:	dfc00117 	ldw	ra,4(sp)
  806c68:	df000017 	ldw	fp,0(sp)
  806c6c:	dec00204 	addi	sp,sp,8
  806c70:	f800283a 	ret

00806c74 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
  806c74:	defff804 	addi	sp,sp,-32
  806c78:	dfc00715 	stw	ra,28(sp)
  806c7c:	df000615 	stw	fp,24(sp)
  806c80:	df000604 	addi	fp,sp,24
  806c84:	e13ffe15 	stw	r4,-8(fp)
  806c88:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
  806c8c:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  806c90:	e0bffe17 	ldw	r2,-8(fp)
  806c94:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
  806c98:	e0bffb17 	ldw	r2,-20(fp)
  806c9c:	10803117 	ldw	r2,196(r2)
  806ca0:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  806ca4:	e13ffb17 	ldw	r4,-20(fp)
  806ca8:	e17fff17 	ldw	r5,-4(fp)
  806cac:	0806de80 	call	806de8 <alt_unlock_block_intel>
  806cb0:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
  806cb4:	e0bffc17 	ldw	r2,-16(fp)
  806cb8:	1004c03a 	cmpne	r2,r2,zero
  806cbc:	1000441e 	bne	r2,zero,806dd0 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
  806cc0:	e0bffb17 	ldw	r2,-20(fp)
  806cc4:	11803517 	ldw	r6,212(r2)
  806cc8:	e0bffb17 	ldw	r2,-20(fp)
  806ccc:	10800a17 	ldw	r2,40(r2)
  806cd0:	1007883a 	mov	r3,r2
  806cd4:	e0bfff17 	ldw	r2,-4(fp)
  806cd8:	1889883a 	add	r4,r3,r2
  806cdc:	01400804 	movi	r5,32
  806ce0:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  806ce4:	e0bffb17 	ldw	r2,-20(fp)
  806ce8:	11803517 	ldw	r6,212(r2)
  806cec:	e0bffb17 	ldw	r2,-20(fp)
  806cf0:	10800a17 	ldw	r2,40(r2)
  806cf4:	1007883a 	mov	r3,r2
  806cf8:	e0bfff17 	ldw	r2,-4(fp)
  806cfc:	1889883a 	add	r4,r3,r2
  806d00:	01403404 	movi	r5,208
  806d04:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  806d08:	e0bffb17 	ldw	r2,-20(fp)
  806d0c:	10800a17 	ldw	r2,40(r2)
  806d10:	1007883a 	mov	r3,r2
  806d14:	e0bfff17 	ldw	r2,-4(fp)
  806d18:	1885883a 	add	r2,r3,r2
  806d1c:	10800023 	ldbuio	r2,0(r2)
  806d20:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
  806d24:	e0bffd03 	ldbu	r2,-12(fp)
  806d28:	10803fcc 	andi	r2,r2,255
  806d2c:	1080201c 	xori	r2,r2,128
  806d30:	10bfe004 	addi	r2,r2,-128
  806d34:	1004803a 	cmplt	r2,r2,zero
  806d38:	1000081e 	bne	r2,zero,806d5c <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
  806d3c:	0100fa04 	movi	r4,1000
  806d40:	08003480 	call	800348 <usleep>
      timeout -= 1000;
  806d44:	e0bffa17 	ldw	r2,-24(fp)
  806d48:	10bf0604 	addi	r2,r2,-1000
  806d4c:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
  806d50:	e0bffa17 	ldw	r2,-24(fp)
  806d54:	10800048 	cmpgei	r2,r2,1
  806d58:	103feb1e 	bne	r2,zero,806d08 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
  806d5c:	e0bffa17 	ldw	r2,-24(fp)
  806d60:	10800048 	cmpgei	r2,r2,1
  806d64:	1000031e 	bne	r2,zero,806d74 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
  806d68:	00bfe304 	movi	r2,-116
  806d6c:	e0bffc15 	stw	r2,-16(fp)
  806d70:	00000e06 	br	806dac <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
  806d74:	e0bffd03 	ldbu	r2,-12(fp)
  806d78:	10803fcc 	andi	r2,r2,255
  806d7c:	10801fcc 	andi	r2,r2,127
  806d80:	1005003a 	cmpeq	r2,r2,zero
  806d84:	1000091e 	bne	r2,zero,806dac <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  806d88:	00bffec4 	movi	r2,-5
  806d8c:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  806d90:	e0bffb17 	ldw	r2,-20(fp)
  806d94:	10800a17 	ldw	r2,40(r2)
  806d98:	1007883a 	mov	r3,r2
  806d9c:	e0bfff17 	ldw	r2,-4(fp)
  806da0:	1885883a 	add	r2,r3,r2
  806da4:	10800023 	ldbuio	r2,0(r2)
  806da8:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  806dac:	e0bffb17 	ldw	r2,-20(fp)
  806db0:	11803517 	ldw	r6,212(r2)
  806db4:	e0bffb17 	ldw	r2,-20(fp)
  806db8:	10800a17 	ldw	r2,40(r2)
  806dbc:	1007883a 	mov	r3,r2
  806dc0:	e0bfff17 	ldw	r2,-4(fp)
  806dc4:	1889883a 	add	r4,r3,r2
  806dc8:	01403fc4 	movi	r5,255
  806dcc:	303ee83a 	callr	r6
  }
  
  return ret_code;
  806dd0:	e0bffc17 	ldw	r2,-16(fp)
}
  806dd4:	e037883a 	mov	sp,fp
  806dd8:	dfc00117 	ldw	ra,4(sp)
  806ddc:	df000017 	ldw	fp,0(sp)
  806de0:	dec00204 	addi	sp,sp,8
  806de4:	f800283a 	ret

00806de8 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
  806de8:	defff904 	addi	sp,sp,-28
  806dec:	dfc00615 	stw	ra,24(sp)
  806df0:	df000515 	stw	fp,20(sp)
  806df4:	df000504 	addi	fp,sp,20
  806df8:	e13ffe15 	stw	r4,-8(fp)
  806dfc:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
  806e00:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
  806e04:	e0bffe17 	ldw	r2,-8(fp)
  806e08:	10803017 	ldw	r2,192(r2)
  806e0c:	10801924 	muli	r2,r2,100
  806e10:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
  806e14:	e0bffe17 	ldw	r2,-8(fp)
  806e18:	11803517 	ldw	r6,212(r2)
  806e1c:	e0bffe17 	ldw	r2,-8(fp)
  806e20:	10800a17 	ldw	r2,40(r2)
  806e24:	1007883a 	mov	r3,r2
  806e28:	e0bfff17 	ldw	r2,-4(fp)
  806e2c:	1889883a 	add	r4,r3,r2
  806e30:	01402404 	movi	r5,144
  806e34:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
  806e38:	e0bffe17 	ldw	r2,-8(fp)
  806e3c:	10800a17 	ldw	r2,40(r2)
  806e40:	1007883a 	mov	r3,r2
  806e44:	e0bfff17 	ldw	r2,-4(fp)
  806e48:	1885883a 	add	r2,r3,r2
  806e4c:	10800104 	addi	r2,r2,4
  806e50:	10800023 	ldbuio	r2,0(r2)
  806e54:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
  806e58:	e0bffd43 	ldbu	r2,-11(fp)
  806e5c:	1080004c 	andi	r2,r2,1
  806e60:	10803fcc 	andi	r2,r2,255
  806e64:	1005003a 	cmpeq	r2,r2,zero
  806e68:	1000331e 	bne	r2,zero,806f38 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
  806e6c:	e0bffe17 	ldw	r2,-8(fp)
  806e70:	11803517 	ldw	r6,212(r2)
  806e74:	e0bffe17 	ldw	r2,-8(fp)
  806e78:	10800a17 	ldw	r2,40(r2)
  806e7c:	1007883a 	mov	r3,r2
  806e80:	e0bfff17 	ldw	r2,-4(fp)
  806e84:	1889883a 	add	r4,r3,r2
  806e88:	01401804 	movi	r5,96
  806e8c:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  806e90:	e0bffe17 	ldw	r2,-8(fp)
  806e94:	11803517 	ldw	r6,212(r2)
  806e98:	e0bffe17 	ldw	r2,-8(fp)
  806e9c:	10800a17 	ldw	r2,40(r2)
  806ea0:	1007883a 	mov	r3,r2
  806ea4:	e0bfff17 	ldw	r2,-4(fp)
  806ea8:	1889883a 	add	r4,r3,r2
  806eac:	01403404 	movi	r5,208
  806eb0:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  806eb4:	e0bffe17 	ldw	r2,-8(fp)
  806eb8:	10800a17 	ldw	r2,40(r2)
  806ebc:	1007883a 	mov	r3,r2
  806ec0:	e0bfff17 	ldw	r2,-4(fp)
  806ec4:	1885883a 	add	r2,r3,r2
  806ec8:	10800023 	ldbuio	r2,0(r2)
  806ecc:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
  806ed0:	e0bffd03 	ldbu	r2,-12(fp)
  806ed4:	10803fcc 	andi	r2,r2,255
  806ed8:	1080201c 	xori	r2,r2,128
  806edc:	10bfe004 	addi	r2,r2,-128
  806ee0:	1004803a 	cmplt	r2,r2,zero
  806ee4:	1000081e 	bne	r2,zero,806f08 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
  806ee8:	e0bffb17 	ldw	r2,-20(fp)
  806eec:	10bfffc4 	addi	r2,r2,-1
  806ef0:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
  806ef4:	01000044 	movi	r4,1
  806ef8:	08003480 	call	800348 <usleep>
    }while(timeout > 0);
  806efc:	e0bffb17 	ldw	r2,-20(fp)
  806f00:	10800048 	cmpgei	r2,r2,1
  806f04:	103feb1e 	bne	r2,zero,806eb4 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
  806f08:	e0bffb17 	ldw	r2,-20(fp)
  806f0c:	1004c03a 	cmpne	r2,r2,zero
  806f10:	1000031e 	bne	r2,zero,806f20 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
  806f14:	00bfe304 	movi	r2,-116
  806f18:	e0bffc15 	stw	r2,-16(fp)
  806f1c:	00000606 	br	806f38 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
  806f20:	e0bffd03 	ldbu	r2,-12(fp)
  806f24:	10801fcc 	andi	r2,r2,127
  806f28:	1005003a 	cmpeq	r2,r2,zero
  806f2c:	1000021e 	bne	r2,zero,806f38 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  806f30:	00bffec4 	movi	r2,-5
  806f34:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  806f38:	e0bffe17 	ldw	r2,-8(fp)
  806f3c:	11803517 	ldw	r6,212(r2)
  806f40:	e0bffe17 	ldw	r2,-8(fp)
  806f44:	10800a17 	ldw	r2,40(r2)
  806f48:	1007883a 	mov	r3,r2
  806f4c:	e0bfff17 	ldw	r2,-4(fp)
  806f50:	1889883a 	add	r4,r3,r2
  806f54:	01403fc4 	movi	r5,255
  806f58:	303ee83a 	callr	r6

  return ret_code;
  806f5c:	e0bffc17 	ldw	r2,-16(fp)
}
  806f60:	e037883a 	mov	sp,fp
  806f64:	dfc00117 	ldw	ra,4(sp)
  806f68:	df000017 	ldw	fp,0(sp)
  806f6c:	dec00204 	addi	sp,sp,8
  806f70:	f800283a 	ret

00806f74 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
  806f74:	defff904 	addi	sp,sp,-28
  806f78:	dfc00615 	stw	ra,24(sp)
  806f7c:	df000515 	stw	fp,20(sp)
  806f80:	df000504 	addi	fp,sp,20
  806f84:	e13ffd15 	stw	r4,-12(fp)
  806f88:	e17ffe15 	stw	r5,-8(fp)
  806f8c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  806f90:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
  806f94:	e0bffd17 	ldw	r2,-12(fp)
  806f98:	11803517 	ldw	r6,212(r2)
  806f9c:	e0bffd17 	ldw	r2,-12(fp)
  806fa0:	10800a17 	ldw	r2,40(r2)
  806fa4:	1007883a 	mov	r3,r2
  806fa8:	e0bffe17 	ldw	r2,-8(fp)
  806fac:	1889883a 	add	r4,r3,r2
  806fb0:	01401004 	movi	r5,64
  806fb4:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
  806fb8:	e13ffd17 	ldw	r4,-12(fp)
  806fbc:	e17ffe17 	ldw	r5,-8(fp)
  806fc0:	e1bfff17 	ldw	r6,-4(fp)
  806fc4:	080091c0 	call	80091c <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
  806fc8:	e0bffd17 	ldw	r2,-12(fp)
  806fcc:	10800a17 	ldw	r2,40(r2)
  806fd0:	1007883a 	mov	r3,r2
  806fd4:	e0bffe17 	ldw	r2,-8(fp)
  806fd8:	1885883a 	add	r2,r3,r2
  806fdc:	10800023 	ldbuio	r2,0(r2)
  806fe0:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
  806fe4:	e0bffb03 	ldbu	r2,-20(fp)
  806fe8:	10803fcc 	andi	r2,r2,255
  806fec:	1080201c 	xori	r2,r2,128
  806ff0:	10bfe004 	addi	r2,r2,-128
  806ff4:	1004403a 	cmpge	r2,r2,zero
  806ff8:	103ff31e 	bne	r2,zero,806fc8 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
  806ffc:	e0bffb03 	ldbu	r2,-20(fp)
  807000:	10801fcc 	andi	r2,r2,127
  807004:	1005003a 	cmpeq	r2,r2,zero
  807008:	1000021e 	bne	r2,zero,807014 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
  80700c:	00bffec4 	movi	r2,-5
  807010:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
  807014:	e0bffd17 	ldw	r2,-12(fp)
  807018:	11803517 	ldw	r6,212(r2)
  80701c:	e0bffd17 	ldw	r2,-12(fp)
  807020:	10800a17 	ldw	r2,40(r2)
  807024:	1007883a 	mov	r3,r2
  807028:	e0bffe17 	ldw	r2,-8(fp)
  80702c:	1889883a 	add	r4,r3,r2
  807030:	01403fc4 	movi	r5,255
  807034:	303ee83a 	callr	r6
  
  return ret_code;
  807038:	e0bffc17 	ldw	r2,-16(fp)
}
  80703c:	e037883a 	mov	sp,fp
  807040:	dfc00117 	ldw	ra,4(sp)
  807044:	df000017 	ldw	fp,0(sp)
  807048:	dec00204 	addi	sp,sp,8
  80704c:	f800283a 	ret

00807050 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
  807050:	defff404 	addi	sp,sp,-48
  807054:	df000b15 	stw	fp,44(sp)
  807058:	df000b04 	addi	fp,sp,44
  80705c:	e13ffc15 	stw	r4,-16(fp)
  807060:	e17ffd15 	stw	r5,-12(fp)
  807064:	e1bffe15 	stw	r6,-8(fp)
  807068:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
  80706c:	e0fffe17 	ldw	r3,-8(fp)
  807070:	e0bfff17 	ldw	r2,-4(fp)
  807074:	10c5883a 	add	r2,r2,r3
  807078:	e0bffb15 	stw	r2,-20(fp)
  alt_u8 * read_end = read_data + read_length;
  80707c:	e0c00117 	ldw	r3,4(fp)
  807080:	e0800217 	ldw	r2,8(fp)
  807084:	10c5883a 	add	r2,r2,r3
  807088:	e0bffa15 	stw	r2,-24(fp)

  alt_u32 write_zeros = read_length;
  80708c:	e0800117 	ldw	r2,4(fp)
  807090:	e0bff915 	stw	r2,-28(fp)
  alt_u32 read_ignore = write_length;
  807094:	e0bffe17 	ldw	r2,-8(fp)
  807098:	e0bff815 	stw	r2,-32(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
  80709c:	00800044 	movi	r2,1
  8070a0:	e0bff615 	stw	r2,-40(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
  8070a4:	e0bffc17 	ldw	r2,-16(fp)
  8070a8:	11000504 	addi	r4,r2,20
  8070ac:	e0fffd17 	ldw	r3,-12(fp)
  8070b0:	00800044 	movi	r2,1
  8070b4:	10c6983a 	sll	r3,r2,r3
  8070b8:	2005883a 	mov	r2,r4
  8070bc:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
  8070c0:	e0800317 	ldw	r2,12(fp)
  8070c4:	1080008c 	andi	r2,r2,2
  8070c8:	1004c03a 	cmpne	r2,r2,zero
  8070cc:	1000051e 	bne	r2,zero,8070e4 <alt_avalon_spi_command+0x94>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
  8070d0:	e0bffc17 	ldw	r2,-16(fp)
  8070d4:	10800304 	addi	r2,r2,12
  8070d8:	1007883a 	mov	r3,r2
  8070dc:	00810004 	movi	r2,1024
  8070e0:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
  8070e4:	e0bffc17 	ldw	r2,-16(fp)
  8070e8:	10800037 	ldwio	r2,0(r2)
  8070ec:	00000006 	br	8070f0 <alt_avalon_spi_command+0xa0>
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
  8070f0:	e0bffc17 	ldw	r2,-16(fp)
  8070f4:	10800204 	addi	r2,r2,8
  8070f8:	10800037 	ldwio	r2,0(r2)
  8070fc:	e0bff715 	stw	r2,-36(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
  807100:	e0bff717 	ldw	r2,-36(fp)
  807104:	1080100c 	andi	r2,r2,64
  807108:	1005003a 	cmpeq	r2,r2,zero
  80710c:	1000031e 	bne	r2,zero,80711c <alt_avalon_spi_command+0xcc>
  807110:	e0bff617 	ldw	r2,-40(fp)
  807114:	1004c03a 	cmpne	r2,r2,zero
  807118:	1000041e 	bne	r2,zero,80712c <alt_avalon_spi_command+0xdc>
  80711c:	e0bff717 	ldw	r2,-36(fp)
  807120:	1080200c 	andi	r2,r2,128
  807124:	1005003a 	cmpeq	r2,r2,zero
  807128:	103ff11e 	bne	r2,zero,8070f0 <alt_avalon_spi_command+0xa0>

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
  80712c:	e0bff717 	ldw	r2,-36(fp)
  807130:	1080100c 	andi	r2,r2,64
  807134:	1005003a 	cmpeq	r2,r2,zero
  807138:	1000201e 	bne	r2,zero,8071bc <alt_avalon_spi_command+0x16c>
  80713c:	e0bff617 	ldw	r2,-40(fp)
  807140:	10800050 	cmplti	r2,r2,1
  807144:	10001d1e 	bne	r2,zero,8071bc <alt_avalon_spi_command+0x16c>
    {
      credits--;
  807148:	e0bff617 	ldw	r2,-40(fp)
  80714c:	10bfffc4 	addi	r2,r2,-1
  807150:	e0bff615 	stw	r2,-40(fp)

      if (write_data < write_end)
  807154:	e0ffff17 	ldw	r3,-4(fp)
  807158:	e0bffb17 	ldw	r2,-20(fp)
  80715c:	18800b2e 	bgeu	r3,r2,80718c <alt_avalon_spi_command+0x13c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
  807160:	e0bffc17 	ldw	r2,-16(fp)
  807164:	11000104 	addi	r4,r2,4
  807168:	e0bfff17 	ldw	r2,-4(fp)
  80716c:	10800003 	ldbu	r2,0(r2)
  807170:	10c03fcc 	andi	r3,r2,255
  807174:	e0bfff17 	ldw	r2,-4(fp)
  807178:	10800044 	addi	r2,r2,1
  80717c:	e0bfff15 	stw	r2,-4(fp)
  807180:	2005883a 	mov	r2,r4
  807184:	10c00035 	stwio	r3,0(r2)
  807188:	00000c06 	br	8071bc <alt_avalon_spi_command+0x16c>
      else if (write_zeros > 0)
  80718c:	e0bff917 	ldw	r2,-28(fp)
  807190:	1005003a 	cmpeq	r2,r2,zero
  807194:	1000071e 	bne	r2,zero,8071b4 <alt_avalon_spi_command+0x164>
      {
        write_zeros--;
  807198:	e0bff917 	ldw	r2,-28(fp)
  80719c:	10bfffc4 	addi	r2,r2,-1
  8071a0:	e0bff915 	stw	r2,-28(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
  8071a4:	e0bffc17 	ldw	r2,-16(fp)
  8071a8:	10800104 	addi	r2,r2,4
  8071ac:	10000035 	stwio	zero,0(r2)
  8071b0:	00000206 	br	8071bc <alt_avalon_spi_command+0x16c>
      }
      else
        credits = -1024;
  8071b4:	00bf0004 	movi	r2,-1024
  8071b8:	e0bff615 	stw	r2,-40(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
  8071bc:	e0bff717 	ldw	r2,-36(fp)
  8071c0:	1080200c 	andi	r2,r2,128
  8071c4:	1005003a 	cmpeq	r2,r2,zero
  8071c8:	103fc91e 	bne	r2,zero,8070f0 <alt_avalon_spi_command+0xa0>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
  8071cc:	e0bffc17 	ldw	r2,-16(fp)
  8071d0:	10800037 	ldwio	r2,0(r2)
  8071d4:	e0bff515 	stw	r2,-44(fp)

      if (read_ignore > 0)
  8071d8:	e0bff817 	ldw	r2,-32(fp)
  8071dc:	1005003a 	cmpeq	r2,r2,zero
  8071e0:	1000041e 	bne	r2,zero,8071f4 <alt_avalon_spi_command+0x1a4>
        read_ignore--;
  8071e4:	e0bff817 	ldw	r2,-32(fp)
  8071e8:	10bfffc4 	addi	r2,r2,-1
  8071ec:	e0bff815 	stw	r2,-32(fp)
  8071f0:	00000706 	br	807210 <alt_avalon_spi_command+0x1c0>
      else
        *read_data++ = (alt_u8)rxdata;
  8071f4:	e0bff517 	ldw	r2,-44(fp)
  8071f8:	1007883a 	mov	r3,r2
  8071fc:	e0800217 	ldw	r2,8(fp)
  807200:	10c00005 	stb	r3,0(r2)
  807204:	e0800217 	ldw	r2,8(fp)
  807208:	10800044 	addi	r2,r2,1
  80720c:	e0800215 	stw	r2,8(fp)
      credits++;
  807210:	e0bff617 	ldw	r2,-40(fp)
  807214:	10800044 	addi	r2,r2,1
  807218:	e0bff615 	stw	r2,-40(fp)

      if (read_ignore == 0 && read_data == read_end)
  80721c:	e0bff817 	ldw	r2,-32(fp)
  807220:	1004c03a 	cmpne	r2,r2,zero
  807224:	103fb21e 	bne	r2,zero,8070f0 <alt_avalon_spi_command+0xa0>
  807228:	e0c00217 	ldw	r3,8(fp)
  80722c:	e0bffa17 	ldw	r2,-24(fp)
  807230:	18800126 	beq	r3,r2,807238 <alt_avalon_spi_command+0x1e8>
        break;
    }
    
  }
  807234:	003fae06 	br	8070f0 <alt_avalon_spi_command+0xa0>

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
  807238:	e0bffc17 	ldw	r2,-16(fp)
  80723c:	10800204 	addi	r2,r2,8
  807240:	10800037 	ldwio	r2,0(r2)
  807244:	e0bff715 	stw	r2,-36(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
  807248:	e0bff717 	ldw	r2,-36(fp)
  80724c:	1080080c 	andi	r2,r2,32
  807250:	1005003a 	cmpeq	r2,r2,zero
  807254:	103ff81e 	bne	r2,zero,807238 <alt_avalon_spi_command+0x1e8>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
  807258:	e0800317 	ldw	r2,12(fp)
  80725c:	1080004c 	andi	r2,r2,1
  807260:	1004c03a 	cmpne	r2,r2,zero
  807264:	1000031e 	bne	r2,zero,807274 <alt_avalon_spi_command+0x224>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
  807268:	e0bffc17 	ldw	r2,-16(fp)
  80726c:	10800304 	addi	r2,r2,12
  807270:	10000035 	stwio	zero,0(r2)

  return read_length;
  807274:	e0800117 	ldw	r2,4(fp)
}
  807278:	e037883a 	mov	sp,fp
  80727c:	df000017 	ldw	fp,0(sp)
  807280:	dec00104 	addi	sp,sp,4
  807284:	f800283a 	ret

00807288 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  807288:	defff904 	addi	sp,sp,-28
  80728c:	dfc00615 	stw	ra,24(sp)
  807290:	df000515 	stw	fp,20(sp)
  807294:	df000504 	addi	fp,sp,20
  807298:	e13ffd15 	stw	r4,-12(fp)
  80729c:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
  8072a0:	e0bffe17 	ldw	r2,-8(fp)
  8072a4:	10800017 	ldw	r2,0(r2)
  8072a8:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  8072ac:	e13ffd17 	ldw	r4,-12(fp)
  8072b0:	08076ec0 	call	8076ec <strlen>
  8072b4:	10800044 	addi	r2,r2,1
  8072b8:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8072bc:	00000d06 	br	8072f4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  8072c0:	e0bffc17 	ldw	r2,-16(fp)
  8072c4:	11000217 	ldw	r4,8(r2)
  8072c8:	e1bffb17 	ldw	r6,-20(fp)
  8072cc:	e17ffd17 	ldw	r5,-12(fp)
  8072d0:	08075400 	call	807540 <memcmp>
  8072d4:	1004c03a 	cmpne	r2,r2,zero
  8072d8:	1000031e 	bne	r2,zero,8072e8 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  8072dc:	e0bffc17 	ldw	r2,-16(fp)
  8072e0:	e0bfff15 	stw	r2,-4(fp)
  8072e4:	00000706 	br	807304 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  8072e8:	e0bffc17 	ldw	r2,-16(fp)
  8072ec:	10800017 	ldw	r2,0(r2)
  8072f0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8072f4:	e0fffe17 	ldw	r3,-8(fp)
  8072f8:	e0bffc17 	ldw	r2,-16(fp)
  8072fc:	10fff01e 	bne	r2,r3,8072c0 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  807300:	e03fff15 	stw	zero,-4(fp)
  807304:	e0bfff17 	ldw	r2,-4(fp)
}
  807308:	e037883a 	mov	sp,fp
  80730c:	dfc00117 	ldw	ra,4(sp)
  807310:	df000017 	ldw	fp,0(sp)
  807314:	dec00204 	addi	sp,sp,8
  807318:	f800283a 	ret

0080731c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  80731c:	defffa04 	addi	sp,sp,-24
  807320:	dfc00515 	stw	ra,20(sp)
  807324:	df000415 	stw	fp,16(sp)
  807328:	df000404 	addi	fp,sp,16
  80732c:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  807330:	00802074 	movhi	r2,129
  807334:	10a62404 	addi	r2,r2,-26480
  807338:	10800017 	ldw	r2,0(r2)
  80733c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  807340:	00003306 	br	807410 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
  807344:	e0bffd17 	ldw	r2,-12(fp)
  807348:	11000217 	ldw	r4,8(r2)
  80734c:	08076ec0 	call	8076ec <strlen>
  807350:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
  807354:	e0bffd17 	ldw	r2,-12(fp)
  807358:	10c00217 	ldw	r3,8(r2)
  80735c:	e0bffc17 	ldw	r2,-16(fp)
  807360:	1885883a 	add	r2,r3,r2
  807364:	10bfffc4 	addi	r2,r2,-1
  807368:	10800003 	ldbu	r2,0(r2)
  80736c:	10803fcc 	andi	r2,r2,255
  807370:	1080201c 	xori	r2,r2,128
  807374:	10bfe004 	addi	r2,r2,-128
  807378:	10800bd8 	cmpnei	r2,r2,47
  80737c:	1000031e 	bne	r2,zero,80738c <alt_find_file+0x70>
    {
      len -= 1;
  807380:	e0bffc17 	ldw	r2,-16(fp)
  807384:	10bfffc4 	addi	r2,r2,-1
  807388:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  80738c:	e0bffc17 	ldw	r2,-16(fp)
  807390:	1007883a 	mov	r3,r2
  807394:	e0bffe17 	ldw	r2,-8(fp)
  807398:	1885883a 	add	r2,r3,r2
  80739c:	10800003 	ldbu	r2,0(r2)
  8073a0:	10803fcc 	andi	r2,r2,255
  8073a4:	1080201c 	xori	r2,r2,128
  8073a8:	10bfe004 	addi	r2,r2,-128
  8073ac:	10800be0 	cmpeqi	r2,r2,47
  8073b0:	10000a1e 	bne	r2,zero,8073dc <alt_find_file+0xc0>
  8073b4:	e0bffc17 	ldw	r2,-16(fp)
  8073b8:	1007883a 	mov	r3,r2
  8073bc:	e0bffe17 	ldw	r2,-8(fp)
  8073c0:	1885883a 	add	r2,r3,r2
  8073c4:	10800003 	ldbu	r2,0(r2)
  8073c8:	10803fcc 	andi	r2,r2,255
  8073cc:	1080201c 	xori	r2,r2,128
  8073d0:	10bfe004 	addi	r2,r2,-128
  8073d4:	1004c03a 	cmpne	r2,r2,zero
  8073d8:	10000a1e 	bne	r2,zero,807404 <alt_find_file+0xe8>
  8073dc:	e0bffd17 	ldw	r2,-12(fp)
  8073e0:	11000217 	ldw	r4,8(r2)
  8073e4:	e1bffc17 	ldw	r6,-16(fp)
  8073e8:	e17ffe17 	ldw	r5,-8(fp)
  8073ec:	08075400 	call	807540 <memcmp>
  8073f0:	1004c03a 	cmpne	r2,r2,zero
  8073f4:	1000031e 	bne	r2,zero,807404 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  8073f8:	e0bffd17 	ldw	r2,-12(fp)
  8073fc:	e0bfff15 	stw	r2,-4(fp)
  807400:	00000806 	br	807424 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
  807404:	e0bffd17 	ldw	r2,-12(fp)
  807408:	10800017 	ldw	r2,0(r2)
  80740c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  807410:	00c02074 	movhi	r3,129
  807414:	18e62404 	addi	r3,r3,-26480
  807418:	e0bffd17 	ldw	r2,-12(fp)
  80741c:	10ffc91e 	bne	r2,r3,807344 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  807420:	e03fff15 	stw	zero,-4(fp)
  807424:	e0bfff17 	ldw	r2,-4(fp)
}
  807428:	e037883a 	mov	sp,fp
  80742c:	dfc00117 	ldw	ra,4(sp)
  807430:	df000017 	ldw	fp,0(sp)
  807434:	dec00204 	addi	sp,sp,8
  807438:	f800283a 	ret

0080743c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  80743c:	defffc04 	addi	sp,sp,-16
  807440:	df000315 	stw	fp,12(sp)
  807444:	df000304 	addi	fp,sp,12
  807448:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  80744c:	00bffa04 	movi	r2,-24
  807450:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  807454:	e03ffe15 	stw	zero,-8(fp)
  807458:	00001e06 	br	8074d4 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
  80745c:	e0bffe17 	ldw	r2,-8(fp)
  807460:	00c02074 	movhi	r3,129
  807464:	18e4c304 	addi	r3,r3,-27892
  807468:	10800324 	muli	r2,r2,12
  80746c:	10c5883a 	add	r2,r2,r3
  807470:	10800017 	ldw	r2,0(r2)
  807474:	1004c03a 	cmpne	r2,r2,zero
  807478:	1000131e 	bne	r2,zero,8074c8 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
  80747c:	e0bffe17 	ldw	r2,-8(fp)
  807480:	00c02074 	movhi	r3,129
  807484:	18e4c304 	addi	r3,r3,-27892
  807488:	10800324 	muli	r2,r2,12
  80748c:	10c7883a 	add	r3,r2,r3
  807490:	e0bfff17 	ldw	r2,-4(fp)
  807494:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
  807498:	00802074 	movhi	r2,129
  80749c:	10a62804 	addi	r2,r2,-26464
  8074a0:	10c00017 	ldw	r3,0(r2)
  8074a4:	e0bffe17 	ldw	r2,-8(fp)
  8074a8:	1880040e 	bge	r3,r2,8074bc <alt_get_fd+0x80>
      {
        alt_max_fd = i;
  8074ac:	00c02074 	movhi	r3,129
  8074b0:	18e62804 	addi	r3,r3,-26464
  8074b4:	e0bffe17 	ldw	r2,-8(fp)
  8074b8:	18800015 	stw	r2,0(r3)
      }
      rc = i;
  8074bc:	e0bffe17 	ldw	r2,-8(fp)
  8074c0:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
  8074c4:	00000606 	br	8074e0 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  8074c8:	e0bffe17 	ldw	r2,-8(fp)
  8074cc:	10800044 	addi	r2,r2,1
  8074d0:	e0bffe15 	stw	r2,-8(fp)
  8074d4:	e0bffe17 	ldw	r2,-8(fp)
  8074d8:	10800810 	cmplti	r2,r2,32
  8074dc:	103fdf1e 	bne	r2,zero,80745c <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  8074e0:	e0bffd17 	ldw	r2,-12(fp)
}
  8074e4:	e037883a 	mov	sp,fp
  8074e8:	df000017 	ldw	fp,0(sp)
  8074ec:	dec00104 	addi	sp,sp,4
  8074f0:	f800283a 	ret

008074f4 <atexit>:
  8074f4:	200b883a 	mov	r5,r4
  8074f8:	000d883a 	mov	r6,zero
  8074fc:	0009883a 	mov	r4,zero
  807500:	000f883a 	mov	r7,zero
  807504:	08077601 	jmpi	807760 <__register_exitproc>

00807508 <exit>:
  807508:	defffe04 	addi	sp,sp,-8
  80750c:	000b883a 	mov	r5,zero
  807510:	dc000015 	stw	r16,0(sp)
  807514:	dfc00115 	stw	ra,4(sp)
  807518:	2021883a 	mov	r16,r4
  80751c:	08078980 	call	807898 <__call_exitprocs>
  807520:	00802074 	movhi	r2,129
  807524:	10a63104 	addi	r2,r2,-26428
  807528:	11000017 	ldw	r4,0(r2)
  80752c:	20800f17 	ldw	r2,60(r4)
  807530:	10000126 	beq	r2,zero,807538 <exit+0x30>
  807534:	103ee83a 	callr	r2
  807538:	8009883a 	mov	r4,r16
  80753c:	0807bd40 	call	807bd4 <_exit>

00807540 <memcmp>:
  807540:	00c000c4 	movi	r3,3
  807544:	1980032e 	bgeu	r3,r6,807554 <memcmp+0x14>
  807548:	2144b03a 	or	r2,r4,r5
  80754c:	10c4703a 	and	r2,r2,r3
  807550:	10000f26 	beq	r2,zero,807590 <memcmp+0x50>
  807554:	31ffffc4 	addi	r7,r6,-1
  807558:	3000061e 	bne	r6,zero,807574 <memcmp+0x34>
  80755c:	00000a06 	br	807588 <memcmp+0x48>
  807560:	39ffffc4 	addi	r7,r7,-1
  807564:	00bfffc4 	movi	r2,-1
  807568:	21000044 	addi	r4,r4,1
  80756c:	29400044 	addi	r5,r5,1
  807570:	38800526 	beq	r7,r2,807588 <memcmp+0x48>
  807574:	20c00003 	ldbu	r3,0(r4)
  807578:	28800003 	ldbu	r2,0(r5)
  80757c:	18bff826 	beq	r3,r2,807560 <memcmp+0x20>
  807580:	1885c83a 	sub	r2,r3,r2
  807584:	f800283a 	ret
  807588:	0005883a 	mov	r2,zero
  80758c:	f800283a 	ret
  807590:	180f883a 	mov	r7,r3
  807594:	20c00017 	ldw	r3,0(r4)
  807598:	28800017 	ldw	r2,0(r5)
  80759c:	18bfed1e 	bne	r3,r2,807554 <memcmp+0x14>
  8075a0:	31bfff04 	addi	r6,r6,-4
  8075a4:	21000104 	addi	r4,r4,4
  8075a8:	29400104 	addi	r5,r5,4
  8075ac:	39bff936 	bltu	r7,r6,807594 <memcmp+0x54>
  8075b0:	003fe806 	br	807554 <memcmp+0x14>

008075b4 <memcpy>:
  8075b4:	01c003c4 	movi	r7,15
  8075b8:	2007883a 	mov	r3,r4
  8075bc:	3980032e 	bgeu	r7,r6,8075cc <memcpy+0x18>
  8075c0:	2904b03a 	or	r2,r5,r4
  8075c4:	108000cc 	andi	r2,r2,3
  8075c8:	10000926 	beq	r2,zero,8075f0 <memcpy+0x3c>
  8075cc:	30000626 	beq	r6,zero,8075e8 <memcpy+0x34>
  8075d0:	30cd883a 	add	r6,r6,r3
  8075d4:	28800003 	ldbu	r2,0(r5)
  8075d8:	29400044 	addi	r5,r5,1
  8075dc:	18800005 	stb	r2,0(r3)
  8075e0:	18c00044 	addi	r3,r3,1
  8075e4:	30fffb1e 	bne	r6,r3,8075d4 <memcpy+0x20>
  8075e8:	2005883a 	mov	r2,r4
  8075ec:	f800283a 	ret
  8075f0:	3811883a 	mov	r8,r7
  8075f4:	200f883a 	mov	r7,r4
  8075f8:	28c00017 	ldw	r3,0(r5)
  8075fc:	31bffc04 	addi	r6,r6,-16
  807600:	38c00015 	stw	r3,0(r7)
  807604:	28800117 	ldw	r2,4(r5)
  807608:	38800115 	stw	r2,4(r7)
  80760c:	28c00217 	ldw	r3,8(r5)
  807610:	38c00215 	stw	r3,8(r7)
  807614:	28800317 	ldw	r2,12(r5)
  807618:	29400404 	addi	r5,r5,16
  80761c:	38800315 	stw	r2,12(r7)
  807620:	39c00404 	addi	r7,r7,16
  807624:	41bff436 	bltu	r8,r6,8075f8 <memcpy+0x44>
  807628:	008000c4 	movi	r2,3
  80762c:	1180072e 	bgeu	r2,r6,80764c <memcpy+0x98>
  807630:	1007883a 	mov	r3,r2
  807634:	28800017 	ldw	r2,0(r5)
  807638:	31bfff04 	addi	r6,r6,-4
  80763c:	29400104 	addi	r5,r5,4
  807640:	38800015 	stw	r2,0(r7)
  807644:	39c00104 	addi	r7,r7,4
  807648:	19bffa36 	bltu	r3,r6,807634 <memcpy+0x80>
  80764c:	3807883a 	mov	r3,r7
  807650:	003fde06 	br	8075cc <memcpy+0x18>

00807654 <memset>:
  807654:	008000c4 	movi	r2,3
  807658:	29403fcc 	andi	r5,r5,255
  80765c:	2007883a 	mov	r3,r4
  807660:	1180022e 	bgeu	r2,r6,80766c <memset+0x18>
  807664:	2084703a 	and	r2,r4,r2
  807668:	10000826 	beq	r2,zero,80768c <memset+0x38>
  80766c:	30000526 	beq	r6,zero,807684 <memset+0x30>
  807670:	2805883a 	mov	r2,r5
  807674:	30cd883a 	add	r6,r6,r3
  807678:	18800005 	stb	r2,0(r3)
  80767c:	18c00044 	addi	r3,r3,1
  807680:	19bffd1e 	bne	r3,r6,807678 <memset+0x24>
  807684:	2005883a 	mov	r2,r4
  807688:	f800283a 	ret
  80768c:	2804923a 	slli	r2,r5,8
  807690:	020003c4 	movi	r8,15
  807694:	200f883a 	mov	r7,r4
  807698:	2884b03a 	or	r2,r5,r2
  80769c:	1006943a 	slli	r3,r2,16
  8076a0:	10c6b03a 	or	r3,r2,r3
  8076a4:	41800a2e 	bgeu	r8,r6,8076d0 <memset+0x7c>
  8076a8:	4005883a 	mov	r2,r8
  8076ac:	31bffc04 	addi	r6,r6,-16
  8076b0:	38c00015 	stw	r3,0(r7)
  8076b4:	38c00115 	stw	r3,4(r7)
  8076b8:	38c00215 	stw	r3,8(r7)
  8076bc:	38c00315 	stw	r3,12(r7)
  8076c0:	39c00404 	addi	r7,r7,16
  8076c4:	11bff936 	bltu	r2,r6,8076ac <memset+0x58>
  8076c8:	008000c4 	movi	r2,3
  8076cc:	1180052e 	bgeu	r2,r6,8076e4 <memset+0x90>
  8076d0:	31bfff04 	addi	r6,r6,-4
  8076d4:	008000c4 	movi	r2,3
  8076d8:	38c00015 	stw	r3,0(r7)
  8076dc:	39c00104 	addi	r7,r7,4
  8076e0:	11bffb36 	bltu	r2,r6,8076d0 <memset+0x7c>
  8076e4:	3807883a 	mov	r3,r7
  8076e8:	003fe006 	br	80766c <memset+0x18>

008076ec <strlen>:
  8076ec:	208000cc 	andi	r2,r4,3
  8076f0:	2011883a 	mov	r8,r4
  8076f4:	1000161e 	bne	r2,zero,807750 <strlen+0x64>
  8076f8:	20c00017 	ldw	r3,0(r4)
  8076fc:	017fbff4 	movhi	r5,65279
  807700:	297fbfc4 	addi	r5,r5,-257
  807704:	01e02074 	movhi	r7,32897
  807708:	39e02004 	addi	r7,r7,-32640
  80770c:	1945883a 	add	r2,r3,r5
  807710:	11c4703a 	and	r2,r2,r7
  807714:	00c6303a 	nor	r3,zero,r3
  807718:	1886703a 	and	r3,r3,r2
  80771c:	18000c1e 	bne	r3,zero,807750 <strlen+0x64>
  807720:	280d883a 	mov	r6,r5
  807724:	380b883a 	mov	r5,r7
  807728:	21000104 	addi	r4,r4,4
  80772c:	20800017 	ldw	r2,0(r4)
  807730:	1187883a 	add	r3,r2,r6
  807734:	1946703a 	and	r3,r3,r5
  807738:	0084303a 	nor	r2,zero,r2
  80773c:	10c4703a 	and	r2,r2,r3
  807740:	103ff926 	beq	r2,zero,807728 <strlen+0x3c>
  807744:	20800007 	ldb	r2,0(r4)
  807748:	10000326 	beq	r2,zero,807758 <strlen+0x6c>
  80774c:	21000044 	addi	r4,r4,1
  807750:	20800007 	ldb	r2,0(r4)
  807754:	103ffd1e 	bne	r2,zero,80774c <strlen+0x60>
  807758:	2205c83a 	sub	r2,r4,r8
  80775c:	f800283a 	ret

00807760 <__register_exitproc>:
  807760:	defffa04 	addi	sp,sp,-24
  807764:	00802074 	movhi	r2,129
  807768:	10a63104 	addi	r2,r2,-26428
  80776c:	dc000015 	stw	r16,0(sp)
  807770:	14000017 	ldw	r16,0(r2)
  807774:	dd000415 	stw	r20,16(sp)
  807778:	2829883a 	mov	r20,r5
  80777c:	81405217 	ldw	r5,328(r16)
  807780:	dcc00315 	stw	r19,12(sp)
  807784:	dc800215 	stw	r18,8(sp)
  807788:	dc400115 	stw	r17,4(sp)
  80778c:	dfc00515 	stw	ra,20(sp)
  807790:	2023883a 	mov	r17,r4
  807794:	3027883a 	mov	r19,r6
  807798:	3825883a 	mov	r18,r7
  80779c:	28002526 	beq	r5,zero,807834 <__register_exitproc+0xd4>
  8077a0:	29000117 	ldw	r4,4(r5)
  8077a4:	008007c4 	movi	r2,31
  8077a8:	11002716 	blt	r2,r4,807848 <__register_exitproc+0xe8>
  8077ac:	8800101e 	bne	r17,zero,8077f0 <__register_exitproc+0x90>
  8077b0:	2105883a 	add	r2,r4,r4
  8077b4:	1085883a 	add	r2,r2,r2
  8077b8:	20c00044 	addi	r3,r4,1
  8077bc:	1145883a 	add	r2,r2,r5
  8077c0:	0009883a 	mov	r4,zero
  8077c4:	15000215 	stw	r20,8(r2)
  8077c8:	28c00115 	stw	r3,4(r5)
  8077cc:	2005883a 	mov	r2,r4
  8077d0:	dfc00517 	ldw	ra,20(sp)
  8077d4:	dd000417 	ldw	r20,16(sp)
  8077d8:	dcc00317 	ldw	r19,12(sp)
  8077dc:	dc800217 	ldw	r18,8(sp)
  8077e0:	dc400117 	ldw	r17,4(sp)
  8077e4:	dc000017 	ldw	r16,0(sp)
  8077e8:	dec00604 	addi	sp,sp,24
  8077ec:	f800283a 	ret
  8077f0:	29802204 	addi	r6,r5,136
  8077f4:	00800044 	movi	r2,1
  8077f8:	110e983a 	sll	r7,r2,r4
  8077fc:	30c04017 	ldw	r3,256(r6)
  807800:	2105883a 	add	r2,r4,r4
  807804:	1085883a 	add	r2,r2,r2
  807808:	1185883a 	add	r2,r2,r6
  80780c:	19c6b03a 	or	r3,r3,r7
  807810:	14802015 	stw	r18,128(r2)
  807814:	14c00015 	stw	r19,0(r2)
  807818:	00800084 	movi	r2,2
  80781c:	30c04015 	stw	r3,256(r6)
  807820:	88bfe31e 	bne	r17,r2,8077b0 <__register_exitproc+0x50>
  807824:	30804117 	ldw	r2,260(r6)
  807828:	11c4b03a 	or	r2,r2,r7
  80782c:	30804115 	stw	r2,260(r6)
  807830:	003fdf06 	br	8077b0 <__register_exitproc+0x50>
  807834:	00802074 	movhi	r2,129
  807838:	10a67904 	addi	r2,r2,-26140
  80783c:	100b883a 	mov	r5,r2
  807840:	80805215 	stw	r2,328(r16)
  807844:	003fd606 	br	8077a0 <__register_exitproc+0x40>
  807848:	00800034 	movhi	r2,0
  80784c:	10800004 	addi	r2,r2,0
  807850:	1000021e 	bne	r2,zero,80785c <__register_exitproc+0xfc>
  807854:	013fffc4 	movi	r4,-1
  807858:	003fdc06 	br	8077cc <__register_exitproc+0x6c>
  80785c:	01006404 	movi	r4,400
  807860:	103ee83a 	callr	r2
  807864:	1007883a 	mov	r3,r2
  807868:	103ffa26 	beq	r2,zero,807854 <__register_exitproc+0xf4>
  80786c:	80805217 	ldw	r2,328(r16)
  807870:	180b883a 	mov	r5,r3
  807874:	18000115 	stw	zero,4(r3)
  807878:	18800015 	stw	r2,0(r3)
  80787c:	80c05215 	stw	r3,328(r16)
  807880:	18006215 	stw	zero,392(r3)
  807884:	18006315 	stw	zero,396(r3)
  807888:	0009883a 	mov	r4,zero
  80788c:	883fc826 	beq	r17,zero,8077b0 <__register_exitproc+0x50>
  807890:	003fd706 	br	8077f0 <__register_exitproc+0x90>

00807894 <register_fini>:
  807894:	f800283a 	ret

00807898 <__call_exitprocs>:
  807898:	00802074 	movhi	r2,129
  80789c:	10a63104 	addi	r2,r2,-26428
  8078a0:	10800017 	ldw	r2,0(r2)
  8078a4:	defff304 	addi	sp,sp,-52
  8078a8:	df000b15 	stw	fp,44(sp)
  8078ac:	d8800115 	stw	r2,4(sp)
  8078b0:	00800034 	movhi	r2,0
  8078b4:	10800004 	addi	r2,r2,0
  8078b8:	1005003a 	cmpeq	r2,r2,zero
  8078bc:	d8800215 	stw	r2,8(sp)
  8078c0:	d8800117 	ldw	r2,4(sp)
  8078c4:	dd400815 	stw	r21,32(sp)
  8078c8:	dd000715 	stw	r20,28(sp)
  8078cc:	10805204 	addi	r2,r2,328
  8078d0:	dfc00c15 	stw	ra,48(sp)
  8078d4:	ddc00a15 	stw	r23,40(sp)
  8078d8:	dd800915 	stw	r22,36(sp)
  8078dc:	dcc00615 	stw	r19,24(sp)
  8078e0:	dc800515 	stw	r18,20(sp)
  8078e4:	dc400415 	stw	r17,16(sp)
  8078e8:	dc000315 	stw	r16,12(sp)
  8078ec:	282b883a 	mov	r21,r5
  8078f0:	2039883a 	mov	fp,r4
  8078f4:	d8800015 	stw	r2,0(sp)
  8078f8:	2829003a 	cmpeq	r20,r5,zero
  8078fc:	d8800117 	ldw	r2,4(sp)
  807900:	14405217 	ldw	r17,328(r2)
  807904:	88001026 	beq	r17,zero,807948 <__call_exitprocs+0xb0>
  807908:	ddc00017 	ldw	r23,0(sp)
  80790c:	88800117 	ldw	r2,4(r17)
  807910:	8c802204 	addi	r18,r17,136
  807914:	143fffc4 	addi	r16,r2,-1
  807918:	80000916 	blt	r16,zero,807940 <__call_exitprocs+0xa8>
  80791c:	05bfffc4 	movi	r22,-1
  807920:	a000151e 	bne	r20,zero,807978 <__call_exitprocs+0xe0>
  807924:	8409883a 	add	r4,r16,r16
  807928:	2105883a 	add	r2,r4,r4
  80792c:	1485883a 	add	r2,r2,r18
  807930:	10c02017 	ldw	r3,128(r2)
  807934:	a8c01126 	beq	r21,r3,80797c <__call_exitprocs+0xe4>
  807938:	843fffc4 	addi	r16,r16,-1
  80793c:	85bff81e 	bne	r16,r22,807920 <__call_exitprocs+0x88>
  807940:	d8800217 	ldw	r2,8(sp)
  807944:	10003126 	beq	r2,zero,807a0c <__call_exitprocs+0x174>
  807948:	dfc00c17 	ldw	ra,48(sp)
  80794c:	df000b17 	ldw	fp,44(sp)
  807950:	ddc00a17 	ldw	r23,40(sp)
  807954:	dd800917 	ldw	r22,36(sp)
  807958:	dd400817 	ldw	r21,32(sp)
  80795c:	dd000717 	ldw	r20,28(sp)
  807960:	dcc00617 	ldw	r19,24(sp)
  807964:	dc800517 	ldw	r18,20(sp)
  807968:	dc400417 	ldw	r17,16(sp)
  80796c:	dc000317 	ldw	r16,12(sp)
  807970:	dec00d04 	addi	sp,sp,52
  807974:	f800283a 	ret
  807978:	8409883a 	add	r4,r16,r16
  80797c:	88c00117 	ldw	r3,4(r17)
  807980:	2105883a 	add	r2,r4,r4
  807984:	1445883a 	add	r2,r2,r17
  807988:	18ffffc4 	addi	r3,r3,-1
  80798c:	11800217 	ldw	r6,8(r2)
  807990:	1c001526 	beq	r3,r16,8079e8 <__call_exitprocs+0x150>
  807994:	10000215 	stw	zero,8(r2)
  807998:	303fe726 	beq	r6,zero,807938 <__call_exitprocs+0xa0>
  80799c:	00c00044 	movi	r3,1
  8079a0:	1c06983a 	sll	r3,r3,r16
  8079a4:	90804017 	ldw	r2,256(r18)
  8079a8:	8cc00117 	ldw	r19,4(r17)
  8079ac:	1884703a 	and	r2,r3,r2
  8079b0:	10001426 	beq	r2,zero,807a04 <__call_exitprocs+0x16c>
  8079b4:	90804117 	ldw	r2,260(r18)
  8079b8:	1884703a 	and	r2,r3,r2
  8079bc:	10000c1e 	bne	r2,zero,8079f0 <__call_exitprocs+0x158>
  8079c0:	2105883a 	add	r2,r4,r4
  8079c4:	1485883a 	add	r2,r2,r18
  8079c8:	11400017 	ldw	r5,0(r2)
  8079cc:	e009883a 	mov	r4,fp
  8079d0:	303ee83a 	callr	r6
  8079d4:	88800117 	ldw	r2,4(r17)
  8079d8:	98bfc81e 	bne	r19,r2,8078fc <__call_exitprocs+0x64>
  8079dc:	b8800017 	ldw	r2,0(r23)
  8079e0:	147fd526 	beq	r2,r17,807938 <__call_exitprocs+0xa0>
  8079e4:	003fc506 	br	8078fc <__call_exitprocs+0x64>
  8079e8:	8c000115 	stw	r16,4(r17)
  8079ec:	003fea06 	br	807998 <__call_exitprocs+0x100>
  8079f0:	2105883a 	add	r2,r4,r4
  8079f4:	1485883a 	add	r2,r2,r18
  8079f8:	11000017 	ldw	r4,0(r2)
  8079fc:	303ee83a 	callr	r6
  807a00:	003ff406 	br	8079d4 <__call_exitprocs+0x13c>
  807a04:	303ee83a 	callr	r6
  807a08:	003ff206 	br	8079d4 <__call_exitprocs+0x13c>
  807a0c:	88800117 	ldw	r2,4(r17)
  807a10:	1000081e 	bne	r2,zero,807a34 <__call_exitprocs+0x19c>
  807a14:	89000017 	ldw	r4,0(r17)
  807a18:	20000726 	beq	r4,zero,807a38 <__call_exitprocs+0x1a0>
  807a1c:	b9000015 	stw	r4,0(r23)
  807a20:	8809883a 	mov	r4,r17
  807a24:	00000000 	call	0 <__alt_mem_sdram_0-0x800000>
  807a28:	bc400017 	ldw	r17,0(r23)
  807a2c:	883fb71e 	bne	r17,zero,80790c <__call_exitprocs+0x74>
  807a30:	003fc506 	br	807948 <__call_exitprocs+0xb0>
  807a34:	89000017 	ldw	r4,0(r17)
  807a38:	882f883a 	mov	r23,r17
  807a3c:	2023883a 	mov	r17,r4
  807a40:	883fb21e 	bne	r17,zero,80790c <__call_exitprocs+0x74>
  807a44:	003fc006 	br	807948 <__call_exitprocs+0xb0>

00807a48 <udivmodsi4>:
  807a48:	29001b2e 	bgeu	r5,r4,807ab8 <udivmodsi4+0x70>
  807a4c:	28001a16 	blt	r5,zero,807ab8 <udivmodsi4+0x70>
  807a50:	00800044 	movi	r2,1
  807a54:	0007883a 	mov	r3,zero
  807a58:	01c007c4 	movi	r7,31
  807a5c:	00000306 	br	807a6c <udivmodsi4+0x24>
  807a60:	19c01326 	beq	r3,r7,807ab0 <udivmodsi4+0x68>
  807a64:	18c00044 	addi	r3,r3,1
  807a68:	28000416 	blt	r5,zero,807a7c <udivmodsi4+0x34>
  807a6c:	294b883a 	add	r5,r5,r5
  807a70:	1085883a 	add	r2,r2,r2
  807a74:	293ffa36 	bltu	r5,r4,807a60 <udivmodsi4+0x18>
  807a78:	10000d26 	beq	r2,zero,807ab0 <udivmodsi4+0x68>
  807a7c:	0007883a 	mov	r3,zero
  807a80:	21400236 	bltu	r4,r5,807a8c <udivmodsi4+0x44>
  807a84:	2149c83a 	sub	r4,r4,r5
  807a88:	1886b03a 	or	r3,r3,r2
  807a8c:	1004d07a 	srli	r2,r2,1
  807a90:	280ad07a 	srli	r5,r5,1
  807a94:	103ffa1e 	bne	r2,zero,807a80 <udivmodsi4+0x38>
  807a98:	30000226 	beq	r6,zero,807aa4 <udivmodsi4+0x5c>
  807a9c:	2005883a 	mov	r2,r4
  807aa0:	f800283a 	ret
  807aa4:	1809883a 	mov	r4,r3
  807aa8:	2005883a 	mov	r2,r4
  807aac:	f800283a 	ret
  807ab0:	0007883a 	mov	r3,zero
  807ab4:	003ff806 	br	807a98 <udivmodsi4+0x50>
  807ab8:	00800044 	movi	r2,1
  807abc:	0007883a 	mov	r3,zero
  807ac0:	003fef06 	br	807a80 <udivmodsi4+0x38>

00807ac4 <__divsi3>:
  807ac4:	defffe04 	addi	sp,sp,-8
  807ac8:	dc000015 	stw	r16,0(sp)
  807acc:	dfc00115 	stw	ra,4(sp)
  807ad0:	0021883a 	mov	r16,zero
  807ad4:	20000c16 	blt	r4,zero,807b08 <__divsi3+0x44>
  807ad8:	000d883a 	mov	r6,zero
  807adc:	28000e16 	blt	r5,zero,807b18 <__divsi3+0x54>
  807ae0:	0807a480 	call	807a48 <udivmodsi4>
  807ae4:	1007883a 	mov	r3,r2
  807ae8:	8005003a 	cmpeq	r2,r16,zero
  807aec:	1000011e 	bne	r2,zero,807af4 <__divsi3+0x30>
  807af0:	00c7c83a 	sub	r3,zero,r3
  807af4:	1805883a 	mov	r2,r3
  807af8:	dfc00117 	ldw	ra,4(sp)
  807afc:	dc000017 	ldw	r16,0(sp)
  807b00:	dec00204 	addi	sp,sp,8
  807b04:	f800283a 	ret
  807b08:	0109c83a 	sub	r4,zero,r4
  807b0c:	04000044 	movi	r16,1
  807b10:	000d883a 	mov	r6,zero
  807b14:	283ff20e 	bge	r5,zero,807ae0 <__divsi3+0x1c>
  807b18:	014bc83a 	sub	r5,zero,r5
  807b1c:	8021003a 	cmpeq	r16,r16,zero
  807b20:	003fef06 	br	807ae0 <__divsi3+0x1c>

00807b24 <__modsi3>:
  807b24:	deffff04 	addi	sp,sp,-4
  807b28:	dfc00015 	stw	ra,0(sp)
  807b2c:	01800044 	movi	r6,1
  807b30:	2807883a 	mov	r3,r5
  807b34:	20000416 	blt	r4,zero,807b48 <__modsi3+0x24>
  807b38:	28000c16 	blt	r5,zero,807b6c <__modsi3+0x48>
  807b3c:	dfc00017 	ldw	ra,0(sp)
  807b40:	dec00104 	addi	sp,sp,4
  807b44:	0807a481 	jmpi	807a48 <udivmodsi4>
  807b48:	0109c83a 	sub	r4,zero,r4
  807b4c:	28000b16 	blt	r5,zero,807b7c <__modsi3+0x58>
  807b50:	180b883a 	mov	r5,r3
  807b54:	01800044 	movi	r6,1
  807b58:	0807a480 	call	807a48 <udivmodsi4>
  807b5c:	0085c83a 	sub	r2,zero,r2
  807b60:	dfc00017 	ldw	ra,0(sp)
  807b64:	dec00104 	addi	sp,sp,4
  807b68:	f800283a 	ret
  807b6c:	014bc83a 	sub	r5,zero,r5
  807b70:	dfc00017 	ldw	ra,0(sp)
  807b74:	dec00104 	addi	sp,sp,4
  807b78:	0807a481 	jmpi	807a48 <udivmodsi4>
  807b7c:	0147c83a 	sub	r3,zero,r5
  807b80:	003ff306 	br	807b50 <__modsi3+0x2c>

00807b84 <__udivsi3>:
  807b84:	000d883a 	mov	r6,zero
  807b88:	0807a481 	jmpi	807a48 <udivmodsi4>

00807b8c <__umodsi3>:
  807b8c:	01800044 	movi	r6,1
  807b90:	0807a481 	jmpi	807a48 <udivmodsi4>

00807b94 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  807b94:	defffd04 	addi	sp,sp,-12
  807b98:	df000215 	stw	fp,8(sp)
  807b9c:	df000204 	addi	fp,sp,8
  807ba0:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
  807ba4:	e0bfff17 	ldw	r2,-4(fp)
  807ba8:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  807bac:	e0bffe17 	ldw	r2,-8(fp)
  807bb0:	1005003a 	cmpeq	r2,r2,zero
  807bb4:	1000021e 	bne	r2,zero,807bc0 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
  807bb8:	002af070 	cmpltui	zero,zero,43969
  807bbc:	00000106 	br	807bc4 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
  807bc0:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
  807bc4:	e037883a 	mov	sp,fp
  807bc8:	df000017 	ldw	fp,0(sp)
  807bcc:	dec00104 	addi	sp,sp,4
  807bd0:	f800283a 	ret

00807bd4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  807bd4:	defffd04 	addi	sp,sp,-12
  807bd8:	dfc00215 	stw	ra,8(sp)
  807bdc:	df000115 	stw	fp,4(sp)
  807be0:	df000104 	addi	fp,sp,4
  807be4:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
  807be8:	e13fff17 	ldw	r4,-4(fp)
  807bec:	0807b940 	call	807b94 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  807bf0:	003fff06 	br	807bf0 <_exit+0x1c>
  807bf4:	00807894 	movui	r2,482
