--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5982 paths analyzed, 679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.209ns.
--------------------------------------------------------------------------------

Paths for end point inst_debounce/output (SLICE_X35Y50.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_11 (FF)
  Destination:          inst_debounce/output (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.169ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_11 to inst_debounce/output
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y76.YQ      Tcko                  0.587   inst_debounce/counter<10>
                                                       inst_debounce/counter_11
    SLICE_X67Y75.G3      net (fanout=2)        1.304   inst_debounce/counter<11>
    SLICE_X67Y75.COUT    Topcyg                1.001   inst_debounce/counter_cmp_eq0000_wg_cy<1>
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<1>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<1>
    SLICE_X67Y76.CIN     net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<1>
    SLICE_X67Y76.COUT    Tbyp                  0.118   inst_debounce/counter_cmp_eq0000_wg_cy<3>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<2>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X67Y77.CIN     net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X67Y77.COUT    Tbyp                  0.118   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X66Y76.F4      net (fanout=2)        0.580   inst_debounce/counter_cmp_eq0000
    SLICE_X66Y76.X       Tilo                  0.759   inst_debounce/output_not0001_inv
                                                       inst_debounce/output_or00001
    SLICE_X35Y50.SR      net (fanout=1)        2.792   inst_debounce/output_not0001_inv
    SLICE_X35Y50.CLK     Tsrck                 0.910   inst_debounce/output
                                                       inst_debounce/output
    -------------------------------------------------  ---------------------------
    Total                                      8.169ns (3.493ns logic, 4.676ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_20 (FF)
  Destination:          inst_debounce/output (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.876ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_20 to inst_debounce/output
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y81.XQ      Tcko                  0.591   inst_debounce/counter<20>
                                                       inst_debounce/counter_20
    SLICE_X67Y77.F1      net (fanout=2)        1.082   inst_debounce/counter<20>
    SLICE_X67Y77.COUT    Topcyf                1.162   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X66Y76.F4      net (fanout=2)        0.580   inst_debounce/counter_cmp_eq0000
    SLICE_X66Y76.X       Tilo                  0.759   inst_debounce/output_not0001_inv
                                                       inst_debounce/output_or00001
    SLICE_X35Y50.SR      net (fanout=1)        2.792   inst_debounce/output_not0001_inv
    SLICE_X35Y50.CLK     Tsrck                 0.910   inst_debounce/output
                                                       inst_debounce/output
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (3.422ns logic, 4.454ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_1 (FF)
  Destination:          inst_debounce/output (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.873ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_1 to inst_debounce/output
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y71.YQ      Tcko                  0.587   inst_debounce/counter<0>
                                                       inst_debounce/counter_1
    SLICE_X67Y76.G1      net (fanout=2)        1.126   inst_debounce/counter<1>
    SLICE_X67Y76.COUT    Topcyg                1.001   inst_debounce/counter_cmp_eq0000_wg_cy<3>
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<3>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X67Y77.CIN     net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X67Y77.COUT    Tbyp                  0.118   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X66Y76.F4      net (fanout=2)        0.580   inst_debounce/counter_cmp_eq0000
    SLICE_X66Y76.X       Tilo                  0.759   inst_debounce/output_not0001_inv
                                                       inst_debounce/output_or00001
    SLICE_X35Y50.SR      net (fanout=1)        2.792   inst_debounce/output_not0001_inv
    SLICE_X35Y50.CLK     Tsrck                 0.910   inst_debounce/output
                                                       inst_debounce/output
    -------------------------------------------------  ---------------------------
    Total                                      7.873ns (3.375ns logic, 4.498ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_17 (SLICE_X76Y18.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y15.XQ      Tcko                  0.591   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X72Y11.F4      net (fanout=67)       1.915   SCCB/busy_sr<31>
    SLICE_X72Y11.X       Tilo                  0.759   SCCB/data_sr<31>
                                                       SCCB/scaler_and00008
    SLICE_X72Y8.G2       net (fanout=1)        0.398   SCCB/scaler_and00008
    SLICE_X72Y8.Y        Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X72Y8.F4       net (fanout=9)        0.091   SCCB/scaler_and0000
    SLICE_X72Y8.X        Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y18.CE      net (fanout=32)       1.805   SCCB/busy_sr_not0003
    SLICE_X76Y18.CLK     Tceck                 0.555   SCCB/busy_sr<17>
                                                       SCCB/busy_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (3.423ns logic, 4.209ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y15.XQ      Tcko                  0.591   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X70Y9.G2       net (fanout=67)       1.499   SCCB/busy_sr<31>
    SLICE_X70Y9.Y        Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X70Y9.F3       net (fanout=1)        0.023   SCCB/counter_not0001136/O
    SLICE_X70Y9.X        Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X72Y8.F2       net (fanout=3)        0.405   SCCB/N3
    SLICE_X72Y8.X        Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y18.CE      net (fanout=32)       1.805   SCCB/busy_sr_not0003
    SLICE_X76Y18.CLK     Tceck                 0.555   SCCB/busy_sr<17>
                                                       SCCB/busy_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (3.423ns logic, 3.732ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/busy_sr_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.782ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/busy_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y14.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X70Y13.G2      net (fanout=4)        0.780   send
    SLICE_X70Y13.Y       Tilo                  0.759   SCCB/sioc_mux000222
                                                       SCCB/counter_not0001138_SW0
    SLICE_X70Y9.F1       net (fanout=1)        0.369   N75
    SLICE_X70Y9.X        Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X72Y8.F2       net (fanout=3)        0.405   SCCB/N3
    SLICE_X72Y8.X        Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y18.CE      net (fanout=32)       1.805   SCCB/busy_sr_not0003
    SLICE_X76Y18.CLK     Tceck                 0.555   SCCB/busy_sr<17>
                                                       SCCB/busy_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      6.782ns (3.423ns logic, 3.359ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_16 (SLICE_X76Y18.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y15.XQ      Tcko                  0.591   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X72Y11.F4      net (fanout=67)       1.915   SCCB/busy_sr<31>
    SLICE_X72Y11.X       Tilo                  0.759   SCCB/data_sr<31>
                                                       SCCB/scaler_and00008
    SLICE_X72Y8.G2       net (fanout=1)        0.398   SCCB/scaler_and00008
    SLICE_X72Y8.Y        Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X72Y8.F4       net (fanout=9)        0.091   SCCB/scaler_and0000
    SLICE_X72Y8.X        Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y18.CE      net (fanout=32)       1.805   SCCB/busy_sr_not0003
    SLICE_X76Y18.CLK     Tceck                 0.555   SCCB/busy_sr<17>
                                                       SCCB/busy_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (3.423ns logic, 4.209ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/busy_sr_31 (FF)
  Destination:          SCCB/busy_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/busy_sr_31 to SCCB/busy_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y15.XQ      Tcko                  0.591   SCCB/busy_sr<31>
                                                       SCCB/busy_sr_31
    SLICE_X70Y9.G2       net (fanout=67)       1.499   SCCB/busy_sr<31>
    SLICE_X70Y9.Y        Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X70Y9.F3       net (fanout=1)        0.023   SCCB/counter_not0001136/O
    SLICE_X70Y9.X        Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X72Y8.F2       net (fanout=3)        0.405   SCCB/N3
    SLICE_X72Y8.X        Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y18.CE      net (fanout=32)       1.805   SCCB/busy_sr_not0003
    SLICE_X76Y18.CLK     Tceck                 0.555   SCCB/busy_sr<17>
                                                       SCCB/busy_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (3.423ns logic, 3.732ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/busy_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.782ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/busy_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y14.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X70Y13.G2      net (fanout=4)        0.780   send
    SLICE_X70Y13.Y       Tilo                  0.759   SCCB/sioc_mux000222
                                                       SCCB/counter_not0001138_SW0
    SLICE_X70Y9.F1       net (fanout=1)        0.369   N75
    SLICE_X70Y9.X        Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X72Y8.F2       net (fanout=3)        0.405   SCCB/N3
    SLICE_X72Y8.X        Tilo                  0.759   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X76Y18.CE      net (fanout=32)       1.805   SCCB/busy_sr_not0003
    SLICE_X76Y18.CLK     Tceck                 0.555   SCCB/busy_sr<17>
                                                       SCCB/busy_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      6.782ns (3.423ns logic, 3.359ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_26 (SLICE_X77Y16.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_25 (FF)
  Destination:          SCCB/busy_sr_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.008 - 0.005)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_25 to SCCB/busy_sr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y14.XQ      Tcko                  0.473   SCCB/busy_sr<25>
                                                       SCCB/busy_sr_25
    SLICE_X77Y16.G4      net (fanout=1)        0.282   SCCB/busy_sr<25>
    SLICE_X77Y16.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<27>
                                                       SCCB/Mmux_busy_sr_mux0001281
                                                       SCCB/busy_sr_26
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_8 (SLICE_X75Y13.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_7 (FF)
  Destination:          SCCB/busy_sr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.068 - 0.067)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_7 to SCCB/busy_sr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y10.XQ      Tcko                  0.474   SCCB/busy_sr<7>
                                                       SCCB/busy_sr_7
    SLICE_X75Y13.G4      net (fanout=1)        0.282   SCCB/busy_sr<7>
    SLICE_X75Y13.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<9>
                                                       SCCB/Mmux_busy_sr_mux0001161
                                                       SCCB/busy_sr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.990ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_27 (SLICE_X71Y6.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_26 (FF)
  Destination:          SCCB/data_sr_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.008 - 0.010)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_26 to SCCB/data_sr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y4.XQ       Tcko                  0.473   SCCB/data_sr<26>
                                                       SCCB/data_sr_26
    SLICE_X71Y6.G4       net (fanout=1)        0.282   SCCB/data_sr<26>
    SLICE_X71Y6.CLK      Tckg        (-Th)    -0.516   SCCB/data_sr<28>
                                                       SCCB/Mmux_data_sr_mux0001261
                                                       SCCB/data_sr_27
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2559 paths analyzed, 524 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.024ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_4 (SLICE_X30Y46.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      -2.674ns (-0.972 - 1.702)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y50.YQ      Tcko                  0.587   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X30Y45.G3      net (fanout=237)      1.020   inst_debounce/output
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X30Y46.CE      net (fanout=6)        0.871   inst_vgatiming/pwh_and0000
    SLICE_X30Y46.CLK     Tceck                 0.555   inst_vgatiming/pwh<4>
                                                       inst_vgatiming/pwh_4
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.901ns logic, 1.891ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.758ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.018 - 0.033)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X30Y45.G1      net (fanout=18)       0.982   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X30Y46.CE      net (fanout=6)        0.871   inst_vgatiming/pwh_and0000
    SLICE_X30Y46.CLK     Tceck                 0.555   inst_vgatiming/pwh<4>
                                                       inst_vgatiming/pwh_4
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (1.905ns logic, 1.853ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.018 - 0.022)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y45.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X30Y45.G4      net (fanout=18)       0.583   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X30Y46.CE      net (fanout=6)        0.871   inst_vgatiming/pwh_and0000
    SLICE_X30Y46.CLK     Tceck                 0.555   inst_vgatiming/pwh<4>
                                                       inst_vgatiming/pwh_4
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.906ns logic, 1.454ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_0 (SLICE_X32Y46.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 1)
  Clock Path Skew:      -2.668ns (-0.966 - 1.702)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y50.YQ      Tcko                  0.587   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X30Y45.G3      net (fanout=237)      1.020   inst_debounce/output
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X32Y46.CE      net (fanout=6)        0.874   inst_vgatiming/pwh_and0000
    SLICE_X32Y46.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (1.901ns logic, 1.894ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.024 - 0.033)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X30Y45.G1      net (fanout=18)       0.982   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X32Y46.CE      net (fanout=6)        0.874   inst_vgatiming/pwh_and0000
    SLICE_X32Y46.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.905ns logic, 1.856ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y45.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X30Y45.G4      net (fanout=18)       0.583   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X32Y46.CE      net (fanout=6)        0.874   inst_vgatiming/pwh_and0000
    SLICE_X32Y46.CLK     Tceck                 0.555   inst_vgatiming/pwh<0>
                                                       inst_vgatiming/pwh_0
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.906ns logic, 1.457ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/pwh_6 (SLICE_X32Y47.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/output (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 1)
  Clock Path Skew:      -2.668ns (-0.966 - 1.702)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/output to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y50.YQ      Tcko                  0.587   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X30Y45.G3      net (fanout=237)      1.020   inst_debounce/output
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X32Y47.CE      net (fanout=6)        0.874   inst_vgatiming/pwh_and0000
    SLICE_X32Y47.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (1.901ns logic, 1.894ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd2 (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.024 - 0.033)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd2 to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.XQ      Tcko                  0.591   inst_vgatiming/stateh_FSM_FFd2
                                                       inst_vgatiming/stateh_FSM_FFd2
    SLICE_X30Y45.G1      net (fanout=18)       0.982   inst_vgatiming/stateh_FSM_FFd2
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X32Y47.CE      net (fanout=6)        0.874   inst_vgatiming/pwh_and0000
    SLICE_X32Y47.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.905ns logic, 1.856ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/stateh_FSM_FFd3 (FF)
  Destination:          inst_vgatiming/pwh_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/stateh_FSM_FFd3 to inst_vgatiming/pwh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y45.XQ      Tcko                  0.592   inst_vgatiming/stateh_FSM_FFd3
                                                       inst_vgatiming/stateh_FSM_FFd3
    SLICE_X30Y45.G4      net (fanout=18)       0.583   inst_vgatiming/stateh_FSM_FFd3
    SLICE_X30Y45.Y       Tilo                  0.759   inst_vgatiming/stateh_cmp_eq0005
                                                       inst_vgatiming/pwh_and00001
    SLICE_X32Y47.CE      net (fanout=6)        0.874   inst_vgatiming/pwh_and0000
    SLICE_X32Y47.CLK     Tceck                 0.555   inst_vgatiming/pwh<6>
                                                       inst_vgatiming/pwh_6
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.906ns logic, 1.457ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/bph_0 (SLICE_X33Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_vgatiming/bph_0 (FF)
  Destination:          inst_vgatiming/bph_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.030ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_vgatiming/bph_0 to inst_vgatiming/bph_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y42.XQ      Tcko                  0.473   inst_vgatiming/bph<0>
                                                       inst_vgatiming/bph_0
    SLICE_X33Y42.BX      net (fanout=5)        0.464   inst_vgatiming/bph<0>
    SLICE_X33Y42.CLK     Tckdi       (-Th)    -0.093   inst_vgatiming/bph<0>
                                                       inst_vgatiming/bph_0
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.566ns logic, 0.464ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X46Y111.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y111.YQ     Tcko                  0.470   vmax<0>
                                                       vmax_0
    SLICE_X46Y111.CE     net (fanout=2)        0.551   vmax<0>
    SLICE_X46Y111.CLK    Tckce       (-Th)    -0.069   cc41
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.539ns logic, 0.551ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X46Y111.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cc4 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cc4 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.YQ     Tcko                  0.522   cc41
                                                       cc4
    SLICE_X46Y111.BY     net (fanout=2)        0.421   cc41
    SLICE_X46Y111.CLK    Tckdi       (-Th)    -0.152   cc41
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.674ns logic, 0.421ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/activeh/SR
  Logical resource: inst_vgatiming/activeh/SR
  Location pin: SLICE_X33Y22.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/activeh/SR
  Logical resource: inst_vgatiming/activeh/SR
  Location pin: SLICE_X33Y22.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/disph<1>/SR
  Logical resource: inst_vgatiming/disph_1/SR
  Location pin: SLICE_X30Y37.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 640 paths analyzed, 300 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.719ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5 (SLICE_X60Y52.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.089 - 0.107)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y48.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X62Y56.F2      net (fanout=16)       1.283   inst_ov7670capt1/latched_vsync
    SLICE_X62Y56.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X60Y52.CE      net (fanout=8)        1.104   inst_ov7670capt1/address_not0001
    SLICE_X60Y52.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.966ns logic, 2.387ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y41.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y56.F4      net (fanout=14)       1.061   inst_ov7670capt1/we_reg
    SLICE_X62Y56.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X60Y52.CE      net (fanout=8)        1.104   inst_ov7670capt1/address_not0001
    SLICE_X60Y52.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.966ns logic, 2.165ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_4 (SLICE_X60Y52.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.089 - 0.107)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y48.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X62Y56.F2      net (fanout=16)       1.283   inst_ov7670capt1/latched_vsync
    SLICE_X62Y56.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X60Y52.CE      net (fanout=8)        1.104   inst_ov7670capt1/address_not0001
    SLICE_X60Y52.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.966ns logic, 2.387ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y41.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y56.F4      net (fanout=14)       1.061   inst_ov7670capt1/we_reg
    SLICE_X62Y56.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X60Y52.CE      net (fanout=8)        1.104   inst_ov7670capt1/address_not0001
    SLICE_X60Y52.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.966ns logic, 2.165ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_7 (SLICE_X60Y53.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.089 - 0.107)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y48.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X62Y56.F2      net (fanout=16)       1.283   inst_ov7670capt1/latched_vsync
    SLICE_X62Y56.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X60Y53.CE      net (fanout=8)        1.104   inst_ov7670capt1/address_not0001
    SLICE_X60Y53.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.966ns logic, 2.387ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y41.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X62Y56.F4      net (fanout=14)       1.061   inst_ov7670capt1/we_reg
    SLICE_X62Y56.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X60Y53.CE      net (fanout=8)        1.104   inst_ov7670capt1/address_not0001
    SLICE_X60Y53.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.966ns logic, 2.165ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y4.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.107 - 0.100)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y36.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_4
    RAMB16_X1Y4.DIA4     net (fanout=4)        0.296   inst_ov7670capt1/d_latch<4>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.344ns logic, 0.296ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y4.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_5 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.107 - 0.100)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_5 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y36.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_5
    RAMB16_X1Y4.DIA5     net (fanout=4)        0.311   inst_ov7670capt1/d_latch<5>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.347ns logic, 0.311ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y4.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.107 - 0.102)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y34.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_7
    RAMB16_X1Y4.DIA7     net (fanout=3)        0.541   inst_ov7670capt1/d_latch<7>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.347ns logic, 0.541ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X60Y54.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X60Y54.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X60Y54.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      8.209ns|      6.506ns|            0|            0|         5982|         2559|
| TS_clk251                     |     40.000ns|     26.024ns|          N/A|            0|            0|         2559|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      9.719ns|            0|            0|            0|          640|
| TS_clock3a                    |     41.667ns|      9.719ns|          N/A|            0|            0|          640|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    8.209|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    9.719|    4.421|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9181 paths, 0 nets, and 2516 connections

Design statistics:
   Minimum period:  26.024ns{1}   (Maximum frequency:  38.426MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 19 22:36:55 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



