# 552 Project

A 5-stage pipelined processor with basic caching developed as part of UW-Madison's ECE 552, Introduction to Computer Architecture course offered in Fall 2018. The processor executes instructions based on a custom WISC F18 ISA.