#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16a4700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16a4890 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16972d0 .functor NOT 1, L_0x16f2550, C4<0>, C4<0>, C4<0>;
L_0x16f2330 .functor XOR 2, L_0x16f21d0, L_0x16f2290, C4<00>, C4<00>;
L_0x16f2440 .functor XOR 2, L_0x16f2330, L_0x16f23a0, C4<00>, C4<00>;
v0x16ede30_0 .net *"_ivl_10", 1 0, L_0x16f23a0;  1 drivers
v0x16edf30_0 .net *"_ivl_12", 1 0, L_0x16f2440;  1 drivers
v0x16ee010_0 .net *"_ivl_2", 1 0, L_0x16f11f0;  1 drivers
v0x16ee0d0_0 .net *"_ivl_4", 1 0, L_0x16f21d0;  1 drivers
v0x16ee1b0_0 .net *"_ivl_6", 1 0, L_0x16f2290;  1 drivers
v0x16ee2e0_0 .net *"_ivl_8", 1 0, L_0x16f2330;  1 drivers
v0x16ee3c0_0 .net "a", 0 0, v0x16eaf60_0;  1 drivers
v0x16ee460_0 .net "b", 0 0, v0x16eb000_0;  1 drivers
v0x16ee500_0 .net "c", 0 0, v0x16eb0a0_0;  1 drivers
v0x16ee5a0_0 .var "clk", 0 0;
v0x16ee640_0 .net "d", 0 0, v0x16eb1e0_0;  1 drivers
v0x16ee6e0_0 .net "out_pos_dut", 0 0, L_0x16f2050;  1 drivers
v0x16ee780_0 .net "out_pos_ref", 0 0, L_0x16efcb0;  1 drivers
v0x16ee820_0 .net "out_sop_dut", 0 0, L_0x16f0c10;  1 drivers
v0x16ee8c0_0 .net "out_sop_ref", 0 0, L_0x16c5710;  1 drivers
v0x16ee960_0 .var/2u "stats1", 223 0;
v0x16eea00_0 .var/2u "strobe", 0 0;
v0x16eeaa0_0 .net "tb_match", 0 0, L_0x16f2550;  1 drivers
v0x16eeb70_0 .net "tb_mismatch", 0 0, L_0x16972d0;  1 drivers
v0x16eec10_0 .net "wavedrom_enable", 0 0, v0x16eb4b0_0;  1 drivers
v0x16eece0_0 .net "wavedrom_title", 511 0, v0x16eb550_0;  1 drivers
L_0x16f11f0 .concat [ 1 1 0 0], L_0x16efcb0, L_0x16c5710;
L_0x16f21d0 .concat [ 1 1 0 0], L_0x16efcb0, L_0x16c5710;
L_0x16f2290 .concat [ 1 1 0 0], L_0x16f2050, L_0x16f0c10;
L_0x16f23a0 .concat [ 1 1 0 0], L_0x16efcb0, L_0x16c5710;
L_0x16f2550 .cmp/eeq 2, L_0x16f11f0, L_0x16f2440;
S_0x16a4a20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16a4890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16976b0 .functor AND 1, v0x16eb0a0_0, v0x16eb1e0_0, C4<1>, C4<1>;
L_0x1697a90 .functor NOT 1, v0x16eaf60_0, C4<0>, C4<0>, C4<0>;
L_0x1697e70 .functor NOT 1, v0x16eb000_0, C4<0>, C4<0>, C4<0>;
L_0x16980f0 .functor AND 1, L_0x1697a90, L_0x1697e70, C4<1>, C4<1>;
L_0x16af310 .functor AND 1, L_0x16980f0, v0x16eb0a0_0, C4<1>, C4<1>;
L_0x16c5710 .functor OR 1, L_0x16976b0, L_0x16af310, C4<0>, C4<0>;
L_0x16ef130 .functor NOT 1, v0x16eb000_0, C4<0>, C4<0>, C4<0>;
L_0x16ef1a0 .functor OR 1, L_0x16ef130, v0x16eb1e0_0, C4<0>, C4<0>;
L_0x16ef2b0 .functor AND 1, v0x16eb0a0_0, L_0x16ef1a0, C4<1>, C4<1>;
L_0x16ef370 .functor NOT 1, v0x16eaf60_0, C4<0>, C4<0>, C4<0>;
L_0x16ef440 .functor OR 1, L_0x16ef370, v0x16eb000_0, C4<0>, C4<0>;
L_0x16ef4b0 .functor AND 1, L_0x16ef2b0, L_0x16ef440, C4<1>, C4<1>;
L_0x16ef630 .functor NOT 1, v0x16eb000_0, C4<0>, C4<0>, C4<0>;
L_0x16ef6a0 .functor OR 1, L_0x16ef630, v0x16eb1e0_0, C4<0>, C4<0>;
L_0x16ef5c0 .functor AND 1, v0x16eb0a0_0, L_0x16ef6a0, C4<1>, C4<1>;
L_0x16ef830 .functor NOT 1, v0x16eaf60_0, C4<0>, C4<0>, C4<0>;
L_0x16ef930 .functor OR 1, L_0x16ef830, v0x16eb1e0_0, C4<0>, C4<0>;
L_0x16ef9f0 .functor AND 1, L_0x16ef5c0, L_0x16ef930, C4<1>, C4<1>;
L_0x16efba0 .functor XNOR 1, L_0x16ef4b0, L_0x16ef9f0, C4<0>, C4<0>;
v0x1696c00_0 .net *"_ivl_0", 0 0, L_0x16976b0;  1 drivers
v0x1697000_0 .net *"_ivl_12", 0 0, L_0x16ef130;  1 drivers
v0x16973e0_0 .net *"_ivl_14", 0 0, L_0x16ef1a0;  1 drivers
v0x16977c0_0 .net *"_ivl_16", 0 0, L_0x16ef2b0;  1 drivers
v0x1697ba0_0 .net *"_ivl_18", 0 0, L_0x16ef370;  1 drivers
v0x1697f80_0 .net *"_ivl_2", 0 0, L_0x1697a90;  1 drivers
v0x1698200_0 .net *"_ivl_20", 0 0, L_0x16ef440;  1 drivers
v0x16e94d0_0 .net *"_ivl_24", 0 0, L_0x16ef630;  1 drivers
v0x16e95b0_0 .net *"_ivl_26", 0 0, L_0x16ef6a0;  1 drivers
v0x16e9690_0 .net *"_ivl_28", 0 0, L_0x16ef5c0;  1 drivers
v0x16e9770_0 .net *"_ivl_30", 0 0, L_0x16ef830;  1 drivers
v0x16e9850_0 .net *"_ivl_32", 0 0, L_0x16ef930;  1 drivers
v0x16e9930_0 .net *"_ivl_36", 0 0, L_0x16efba0;  1 drivers
L_0x7fe0dc73e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16e99f0_0 .net *"_ivl_38", 0 0, L_0x7fe0dc73e018;  1 drivers
v0x16e9ad0_0 .net *"_ivl_4", 0 0, L_0x1697e70;  1 drivers
v0x16e9bb0_0 .net *"_ivl_6", 0 0, L_0x16980f0;  1 drivers
v0x16e9c90_0 .net *"_ivl_8", 0 0, L_0x16af310;  1 drivers
v0x16e9d70_0 .net "a", 0 0, v0x16eaf60_0;  alias, 1 drivers
v0x16e9e30_0 .net "b", 0 0, v0x16eb000_0;  alias, 1 drivers
v0x16e9ef0_0 .net "c", 0 0, v0x16eb0a0_0;  alias, 1 drivers
v0x16e9fb0_0 .net "d", 0 0, v0x16eb1e0_0;  alias, 1 drivers
v0x16ea070_0 .net "out_pos", 0 0, L_0x16efcb0;  alias, 1 drivers
v0x16ea130_0 .net "out_sop", 0 0, L_0x16c5710;  alias, 1 drivers
v0x16ea1f0_0 .net "pos0", 0 0, L_0x16ef4b0;  1 drivers
v0x16ea2b0_0 .net "pos1", 0 0, L_0x16ef9f0;  1 drivers
L_0x16efcb0 .functor MUXZ 1, L_0x7fe0dc73e018, L_0x16ef4b0, L_0x16efba0, C4<>;
S_0x16ea430 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16a4890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16eaf60_0 .var "a", 0 0;
v0x16eb000_0 .var "b", 0 0;
v0x16eb0a0_0 .var "c", 0 0;
v0x16eb140_0 .net "clk", 0 0, v0x16ee5a0_0;  1 drivers
v0x16eb1e0_0 .var "d", 0 0;
v0x16eb2d0_0 .var/2u "fail", 0 0;
v0x16eb370_0 .var/2u "fail1", 0 0;
v0x16eb410_0 .net "tb_match", 0 0, L_0x16f2550;  alias, 1 drivers
v0x16eb4b0_0 .var "wavedrom_enable", 0 0;
v0x16eb550_0 .var "wavedrom_title", 511 0;
E_0x16a3070/0 .event negedge, v0x16eb140_0;
E_0x16a3070/1 .event posedge, v0x16eb140_0;
E_0x16a3070 .event/or E_0x16a3070/0, E_0x16a3070/1;
S_0x16ea760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16ea430;
 .timescale -12 -12;
v0x16ea9a0_0 .var/2s "i", 31 0;
E_0x16a2f10 .event posedge, v0x16eb140_0;
S_0x16eaaa0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16ea430;
 .timescale -12 -12;
v0x16eaca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16ead80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16ea430;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16eb730 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16a4890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16efe60 .functor NOT 1, v0x16eaf60_0, C4<0>, C4<0>, C4<0>;
L_0x16efef0 .functor NOT 1, v0x16eb000_0, C4<0>, C4<0>, C4<0>;
L_0x16f0090 .functor AND 1, L_0x16efe60, L_0x16efef0, C4<1>, C4<1>;
L_0x16f01a0 .functor NOT 1, v0x16eb0a0_0, C4<0>, C4<0>, C4<0>;
L_0x16f0350 .functor AND 1, L_0x16f0090, L_0x16f01a0, C4<1>, C4<1>;
L_0x16f0460 .functor AND 1, L_0x16f0350, v0x16eb1e0_0, C4<1>, C4<1>;
L_0x16f0670 .functor AND 1, v0x16eaf60_0, v0x16eb000_0, C4<1>, C4<1>;
L_0x16f07f0 .functor AND 1, L_0x16f0670, v0x16eb0a0_0, C4<1>, C4<1>;
L_0x16f0900 .functor NOT 1, v0x16eb1e0_0, C4<0>, C4<0>, C4<0>;
L_0x16f0970 .functor AND 1, L_0x16f07f0, L_0x16f0900, C4<1>, C4<1>;
L_0x16f0ae0 .functor OR 1, L_0x16f0460, L_0x16f0970, C4<0>, C4<0>;
L_0x16f0ba0 .functor AND 1, v0x16eaf60_0, v0x16eb000_0, C4<1>, C4<1>;
L_0x16f0c80 .functor AND 1, L_0x16f0ba0, v0x16eb0a0_0, C4<1>, C4<1>;
L_0x16f0d40 .functor AND 1, L_0x16f0c80, v0x16eb1e0_0, C4<1>, C4<1>;
L_0x16f0c10 .functor OR 1, L_0x16f0ae0, L_0x16f0d40, C4<0>, C4<0>;
L_0x16f0f70 .functor NOT 1, v0x16eaf60_0, C4<0>, C4<0>, C4<0>;
L_0x16f1070 .functor NOT 1, v0x16eb000_0, C4<0>, C4<0>, C4<0>;
L_0x16f10e0 .functor OR 1, L_0x16f0f70, L_0x16f1070, C4<0>, C4<0>;
L_0x16f1290 .functor NOT 1, v0x16eb0a0_0, C4<0>, C4<0>, C4<0>;
L_0x16f1300 .functor OR 1, L_0x16f10e0, L_0x16f1290, C4<0>, C4<0>;
L_0x16f14c0 .functor OR 1, L_0x16f1300, v0x16eb1e0_0, C4<0>, C4<0>;
L_0x16f1580 .functor NOT 1, v0x16eb000_0, C4<0>, C4<0>, C4<0>;
L_0x16f16b0 .functor OR 1, v0x16eaf60_0, L_0x16f1580, C4<0>, C4<0>;
L_0x16f1770 .functor OR 1, L_0x16f16b0, v0x16eb0a0_0, C4<0>, C4<0>;
L_0x16f1900 .functor NOT 1, v0x16eb1e0_0, C4<0>, C4<0>, C4<0>;
L_0x16f1970 .functor OR 1, L_0x16f1770, L_0x16f1900, C4<0>, C4<0>;
L_0x16f1b60 .functor AND 1, L_0x16f14c0, L_0x16f1970, C4<1>, C4<1>;
L_0x16f1c70 .functor OR 1, v0x16eaf60_0, v0x16eb000_0, C4<0>, C4<0>;
L_0x16f1dd0 .functor OR 1, L_0x16f1c70, v0x16eb0a0_0, C4<0>, C4<0>;
L_0x16f1e90 .functor OR 1, L_0x16f1dd0, v0x16eb1e0_0, C4<0>, C4<0>;
L_0x16f2050 .functor AND 1, L_0x16f1b60, L_0x16f1e90, C4<1>, C4<1>;
v0x16eb8f0_0 .net *"_ivl_0", 0 0, L_0x16efe60;  1 drivers
v0x16eb9d0_0 .net *"_ivl_10", 0 0, L_0x16f0460;  1 drivers
v0x16ebab0_0 .net *"_ivl_12", 0 0, L_0x16f0670;  1 drivers
v0x16ebba0_0 .net *"_ivl_14", 0 0, L_0x16f07f0;  1 drivers
v0x16ebc80_0 .net *"_ivl_16", 0 0, L_0x16f0900;  1 drivers
v0x16ebdb0_0 .net *"_ivl_18", 0 0, L_0x16f0970;  1 drivers
v0x16ebe90_0 .net *"_ivl_2", 0 0, L_0x16efef0;  1 drivers
v0x16ebf70_0 .net *"_ivl_20", 0 0, L_0x16f0ae0;  1 drivers
v0x16ec050_0 .net *"_ivl_22", 0 0, L_0x16f0ba0;  1 drivers
v0x16ec1c0_0 .net *"_ivl_24", 0 0, L_0x16f0c80;  1 drivers
v0x16ec2a0_0 .net *"_ivl_26", 0 0, L_0x16f0d40;  1 drivers
v0x16ec380_0 .net *"_ivl_30", 0 0, L_0x16f0f70;  1 drivers
v0x16ec460_0 .net *"_ivl_32", 0 0, L_0x16f1070;  1 drivers
v0x16ec540_0 .net *"_ivl_34", 0 0, L_0x16f10e0;  1 drivers
v0x16ec620_0 .net *"_ivl_36", 0 0, L_0x16f1290;  1 drivers
v0x16ec700_0 .net *"_ivl_38", 0 0, L_0x16f1300;  1 drivers
v0x16ec7e0_0 .net *"_ivl_4", 0 0, L_0x16f0090;  1 drivers
v0x16ec9d0_0 .net *"_ivl_40", 0 0, L_0x16f14c0;  1 drivers
v0x16ecab0_0 .net *"_ivl_42", 0 0, L_0x16f1580;  1 drivers
v0x16ecb90_0 .net *"_ivl_44", 0 0, L_0x16f16b0;  1 drivers
v0x16ecc70_0 .net *"_ivl_46", 0 0, L_0x16f1770;  1 drivers
v0x16ecd50_0 .net *"_ivl_48", 0 0, L_0x16f1900;  1 drivers
v0x16ece30_0 .net *"_ivl_50", 0 0, L_0x16f1970;  1 drivers
v0x16ecf10_0 .net *"_ivl_52", 0 0, L_0x16f1b60;  1 drivers
v0x16ecff0_0 .net *"_ivl_54", 0 0, L_0x16f1c70;  1 drivers
v0x16ed0d0_0 .net *"_ivl_56", 0 0, L_0x16f1dd0;  1 drivers
v0x16ed1b0_0 .net *"_ivl_58", 0 0, L_0x16f1e90;  1 drivers
v0x16ed290_0 .net *"_ivl_6", 0 0, L_0x16f01a0;  1 drivers
v0x16ed370_0 .net *"_ivl_8", 0 0, L_0x16f0350;  1 drivers
v0x16ed450_0 .net "a", 0 0, v0x16eaf60_0;  alias, 1 drivers
v0x16ed4f0_0 .net "b", 0 0, v0x16eb000_0;  alias, 1 drivers
v0x16ed5e0_0 .net "c", 0 0, v0x16eb0a0_0;  alias, 1 drivers
v0x16ed6d0_0 .net "d", 0 0, v0x16eb1e0_0;  alias, 1 drivers
v0x16ed9d0_0 .net "out_pos", 0 0, L_0x16f2050;  alias, 1 drivers
v0x16eda90_0 .net "out_sop", 0 0, L_0x16f0c10;  alias, 1 drivers
S_0x16edc10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16a4890;
 .timescale -12 -12;
E_0x168c9f0 .event anyedge, v0x16eea00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16eea00_0;
    %nor/r;
    %assign/vec4 v0x16eea00_0, 0;
    %wait E_0x168c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16ea430;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eb2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eb370_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16ea430;
T_4 ;
    %wait E_0x16a3070;
    %load/vec4 v0x16eb410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16eb2d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16ea430;
T_5 ;
    %wait E_0x16a2f10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %wait E_0x16a2f10;
    %load/vec4 v0x16eb2d0_0;
    %store/vec4 v0x16eb370_0, 0, 1;
    %fork t_1, S_0x16ea760;
    %jmp t_0;
    .scope S_0x16ea760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16ea9a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16ea9a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16a2f10;
    %load/vec4 v0x16ea9a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16ea9a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16ea9a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16ea430;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16a3070;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16eb1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16eb000_0, 0;
    %assign/vec4 v0x16eaf60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16eb2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16eb370_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16a4890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ee5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eea00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16a4890;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16ee5a0_0;
    %inv;
    %store/vec4 v0x16ee5a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16a4890;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16eb140_0, v0x16eeb70_0, v0x16ee3c0_0, v0x16ee460_0, v0x16ee500_0, v0x16ee640_0, v0x16ee8c0_0, v0x16ee820_0, v0x16ee780_0, v0x16ee6e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16a4890;
T_9 ;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16a4890;
T_10 ;
    %wait E_0x16a3070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16ee960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ee960_0, 4, 32;
    %load/vec4 v0x16eeaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ee960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16ee960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ee960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16ee8c0_0;
    %load/vec4 v0x16ee8c0_0;
    %load/vec4 v0x16ee820_0;
    %xor;
    %load/vec4 v0x16ee8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ee960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ee960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16ee780_0;
    %load/vec4 v0x16ee780_0;
    %load/vec4 v0x16ee6e0_0;
    %xor;
    %load/vec4 v0x16ee780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ee960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16ee960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ee960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter2/response2/top_module.sv";
