0.6
2019.1
May 24 2019
15:06:07
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.sim/sim_1/impl/func/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.sim/sim_1/impl/func/xsim/tb_func_impl.vhd,1613723096,vhdl,,,,single_port_ram_vhdl,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sim_1/new/tb.sv,1613662647,systemVerilog,,,C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/test.sv,tb,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/driver.sv,1610613617,verilog,,,C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/reg_if.sv,,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/env.sv,1610531420,verilog,,,C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/driver.sv;C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/monitor.sv;C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/scoreboard.sv;C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/reg_if.sv,,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/monitor.sv,1610615281,verilog,,,C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/reg_if.sv,,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/reg_if.sv,1610616151,systemVerilog,C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sim_1/new/tb.sv,C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sim_1/new/tb.sv,,$unit_reg_if_sv;reg_if,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/reg_item.sv,1610616178,verilog,,,,,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/scoreboard.sv,1610616169,verilog,,,C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/reg_item.sv,,,,,,,,,
C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/test.sv,1613723034,verilog,,,C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/SV_Testbench_vhdlMemory/SV_Testbench_vhdlMemory.srcs/sim_1/imports/SV_Testbench_Memory.srcs/sources_1/new/env.sv,,,,,,,,,
