namespace AssetRipper.Bindings.Capstone;

public enum arm_sysreg
{
    ARM_MCLASSSYSREG_APSR = 0x800,
    ARM_MCLASSSYSREG_APSR_G = 0x400,
    ARM_MCLASSSYSREG_APSR_NZCVQ = 0x800,
    ARM_MCLASSSYSREG_APSR_NZCVQG = 0xc00,
    ARM_MCLASSSYSREG_BASEPRI = 0x811,
    ARM_MCLASSSYSREG_BASEPRI_MAX = 0x812,
    ARM_MCLASSSYSREG_BASEPRI_NS = 0x891,
    ARM_MCLASSSYSREG_CONTROL = 0x814,
    ARM_MCLASSSYSREG_CONTROL_NS = 0x894,
    ARM_MCLASSSYSREG_EAPSR = 0x802,
    ARM_MCLASSSYSREG_EAPSR_G = 0x402,
    ARM_MCLASSSYSREG_EAPSR_NZCVQ = 0x802,
    ARM_MCLASSSYSREG_EAPSR_NZCVQG = 0xc02,
    ARM_MCLASSSYSREG_EPSR = 0x806,
    ARM_MCLASSSYSREG_FAULTMASK = 0x813,
    ARM_MCLASSSYSREG_FAULTMASK_NS = 0x893,
    ARM_MCLASSSYSREG_IAPSR = 0x801,
    ARM_MCLASSSYSREG_IAPSR_G = 0x401,
    ARM_MCLASSSYSREG_IAPSR_NZCVQ = 0x801,
    ARM_MCLASSSYSREG_IAPSR_NZCVQG = 0xc01,
    ARM_MCLASSSYSREG_IEPSR = 0x807,
    ARM_MCLASSSYSREG_IPSR = 0x805,
    ARM_MCLASSSYSREG_MSP = 0x808,
    ARM_MCLASSSYSREG_MSPLIM = 0x80a,
    ARM_MCLASSSYSREG_MSPLIM_NS = 0x88a,
    ARM_MCLASSSYSREG_MSP_NS = 0x888,
    ARM_MCLASSSYSREG_PAC_KEY_P_0 = 0x820,
    ARM_MCLASSSYSREG_PAC_KEY_P_0_NS = 0x8a0,
    ARM_MCLASSSYSREG_PAC_KEY_P_1 = 0x821,
    ARM_MCLASSSYSREG_PAC_KEY_P_1_NS = 0x8a1,
    ARM_MCLASSSYSREG_PAC_KEY_P_2 = 0x822,
    ARM_MCLASSSYSREG_PAC_KEY_P_2_NS = 0x8a2,
    ARM_MCLASSSYSREG_PAC_KEY_P_3 = 0x823,
    ARM_MCLASSSYSREG_PAC_KEY_P_3_NS = 0x8a3,
    ARM_MCLASSSYSREG_PAC_KEY_U_0 = 0x824,
    ARM_MCLASSSYSREG_PAC_KEY_U_0_NS = 0x8a4,
    ARM_MCLASSSYSREG_PAC_KEY_U_1 = 0x825,
    ARM_MCLASSSYSREG_PAC_KEY_U_1_NS = 0x8a5,
    ARM_MCLASSSYSREG_PAC_KEY_U_2 = 0x826,
    ARM_MCLASSSYSREG_PAC_KEY_U_2_NS = 0x8a6,
    ARM_MCLASSSYSREG_PAC_KEY_U_3 = 0x827,
    ARM_MCLASSSYSREG_PAC_KEY_U_3_NS = 0x8a7,
    ARM_MCLASSSYSREG_PRIMASK = 0x810,
    ARM_MCLASSSYSREG_PRIMASK_NS = 0x890,
    ARM_MCLASSSYSREG_PSP = 0x809,
    ARM_MCLASSSYSREG_PSPLIM = 0x80b,
    ARM_MCLASSSYSREG_PSPLIM_NS = 0x88b,
    ARM_MCLASSSYSREG_PSP_NS = 0x889,
    ARM_MCLASSSYSREG_SP_NS = 0x898,
    ARM_MCLASSSYSREG_XPSR = 0x803,
    ARM_MCLASSSYSREG_XPSR_G = 0x403,
    ARM_MCLASSSYSREG_XPSR_NZCVQ = 0x803,
    ARM_MCLASSSYSREG_XPSR_NZCVQG = 0xc03,
}
