INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Systeme_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Banc_Registres
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Systeme_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Banc_Registres
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres
