/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [4:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [22:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  reg [3:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [6:0] celloutsig_0_74z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [4:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [32:0] celloutsig_1_4z;
  reg [9:0] celloutsig_1_5z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_1z[4] | celloutsig_0_15z[5];
  assign celloutsig_0_73z = in_data[52] | celloutsig_0_44z;
  assign celloutsig_1_2z = celloutsig_1_1z[1] | in_data[185];
  assign celloutsig_1_11z = celloutsig_1_1z[2] | celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_1z[3] | celloutsig_1_3z[1];
  assign celloutsig_0_20z = celloutsig_0_10z | celloutsig_0_6z[1];
  assign celloutsig_1_1z = in_data[106:99] / { 1'h1, in_data[162:156] };
  assign celloutsig_1_3z = in_data[188:185] / { 1'h1, celloutsig_1_1z[5:3] };
  assign celloutsig_0_29z = celloutsig_0_11z[5:1] / { 1'h1, celloutsig_0_7z[2:0], celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_27z[4:2], celloutsig_0_9z, celloutsig_0_5z } / { 1'h1, celloutsig_0_29z[3:0] };
  assign celloutsig_0_37z = { celloutsig_0_28z[2:0], celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_17z } / { 1'h1, celloutsig_0_15z[6:2] };
  assign celloutsig_0_7z = celloutsig_0_1z[6:3] / { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_4z };
  assign celloutsig_0_8z = in_data[85:79] / { 1'h1, in_data[71:66] };
  assign celloutsig_0_23z = celloutsig_0_7z[2:0] / { 1'h1, celloutsig_0_1z[4:3] };
  assign celloutsig_0_38z = { celloutsig_0_37z[0], celloutsig_0_10z, celloutsig_0_32z } && celloutsig_0_15z[3:1];
  assign celloutsig_0_4z = { celloutsig_0_2z[2:0], celloutsig_0_3z } && celloutsig_0_0z[6:3];
  assign celloutsig_0_10z = celloutsig_0_0z[10:3] && { celloutsig_0_1z[6:1], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_11z, celloutsig_0_16z } && { celloutsig_0_11z[4:0], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_8z[3:0], celloutsig_0_30z } && { celloutsig_0_29z[3:0], celloutsig_0_19z };
  assign celloutsig_0_3z = celloutsig_0_0z[10:1] < { celloutsig_0_1z[2:0], celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_25z[8:6], celloutsig_0_37z } < { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_42z, celloutsig_0_20z };
  assign celloutsig_0_14z = in_data[65:58] < celloutsig_0_6z[7:0];
  assign celloutsig_0_16z = { in_data[14:8], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z } < { celloutsig_0_12z[14:11], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_0z[8:5], celloutsig_0_3z } < celloutsig_0_2z[8:4];
  assign celloutsig_0_26z = celloutsig_0_15z[2:0] < celloutsig_0_8z[2:0];
  assign celloutsig_0_6z = { celloutsig_0_0z[9:2], celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[7:0] };
  assign celloutsig_1_0z = in_data[169:164] % { 1'h1, in_data[174:170] };
  assign celloutsig_0_12z = { in_data[86:79], celloutsig_0_7z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[9:0], celloutsig_0_5z, celloutsig_0_1z[6:1], in_data[0] };
  assign celloutsig_0_1z = celloutsig_0_0z[9:3] % { 1'h1, in_data[6:1] };
  assign celloutsig_0_2z = celloutsig_0_0z[8:0] % { 1'h1, celloutsig_0_0z[9:2] };
  assign celloutsig_0_74z = { celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_38z } * { celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[189:163], celloutsig_1_0z } * { in_data[140:109], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_1z } * { celloutsig_1_4z[29:27], celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_19z = celloutsig_1_1z[2:0] * { celloutsig_1_5z[2:1], celloutsig_1_11z };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_13z } * celloutsig_0_12z[7:0];
  assign celloutsig_0_21z = { in_data[41:30], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_3z } * { celloutsig_0_1z[0], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_25z = { celloutsig_0_24z[7:6], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_5z } * { celloutsig_0_12z[12:5], celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_12z[4:2], celloutsig_0_16z, celloutsig_0_16z } * { celloutsig_0_21z[22:19], celloutsig_0_13z };
  assign celloutsig_0_5z = & { celloutsig_0_3z, celloutsig_0_2z[3:2] };
  assign celloutsig_0_9z = & { celloutsig_0_3z, celloutsig_0_0z[3:1] };
  assign celloutsig_0_13z = & { celloutsig_0_3z, celloutsig_0_1z[6:1] };
  assign celloutsig_0_11z = { celloutsig_0_2z[5:3], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z } <<< { celloutsig_0_1z[2:0], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_24z = { in_data[15:14], celloutsig_0_2z } <<< { celloutsig_0_23z[2], celloutsig_0_22z, celloutsig_0_6z };
  always_latch
    if (clkin_data[96]) celloutsig_0_0z = 11'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[64:54];
  always_latch
    if (clkin_data[128]) celloutsig_1_5z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_5z = in_data[145:136];
  always_latch
    if (clkin_data[128]) celloutsig_1_14z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_3z };
  always_latch
    if (clkin_data[96]) celloutsig_0_19z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_19z = celloutsig_0_12z[5:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_28z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_28z = { celloutsig_0_27z[4:2], celloutsig_0_4z };
  assign { out_data[136:128], out_data[98:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
