#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 25 23:48:18 2021
# Process ID: 6616
# Current directory: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23144 C:\Users\a609071103.cs07\Documents\micro processor\HW3\aquila_dram\aquila_dram\aquila_dram.xpr
# Log file: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/vivado.log
# Journal file: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/a609071103.cs07/Documents/micro processor/新增資料夾/aquila_dram/aquila_dram' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.824 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 25 23:49:01 2021] Launched async_fifo_addr_synth_1, async_fifo_signal_synth_1, clk_wiz_0_synth_1, mig_7series_0_synth_1, async_fifo_data_synth_1, synth_1...
Run output will be captured here:
async_fifo_addr_synth_1: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/async_fifo_addr_synth_1/runme.log
async_fifo_signal_synth_1: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/async_fifo_signal_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/clk_wiz_0_synth_1/runme.log
mig_7series_0_synth_1: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/mig_7series_0_synth_1/runme.log
async_fifo_data_synth_1: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/async_fifo_data_synth_1/runme.log
synth_1: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Thu Nov 25 23:49:02 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1438.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2092.125 ; gain = 24.816
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2092.125 ; gain = 24.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2108.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 196 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  RAM32X1S => RAM32X1S (RAMS32): 92 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.266 ; gain = 822.441
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.980 ; gain = 89.715
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2663.891 ; gain = 13.641
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438C7A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4377.098 ; gain = 1713.207
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov 26 00:09:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov 26 01:47:54 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Fri Nov 26 01:47:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A438C7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438C7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A438C7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A438C7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov 26 12:50:21 2021] Launched synth_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/synth_1/runme.log
[Fri Nov 26 12:50:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A438C7A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43777A
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/a609071103.cs07/Documents/micro processor/HW3/aquila_dram/aquila_dram/aquila_dram.runs/impl_1/soc_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
