
*** Running vivado
    with args -log design_microblaze_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_microblaze_wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_microblaze_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 461.641 ; gain = 185.160
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2023.2/data/ip'.
Command: synth_design -top design_microblaze_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1348.918 ; gain = 439.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_microblaze_wrapper' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/hdl/design_microblaze_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'design_microblaze' declared at 'c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1355' bound to instance 'design_microblaze_i' of component 'design_microblaze' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/hdl/design_microblaze_wrapper.vhd:34]
INFO: [Synth 8-638] synthesizing module 'design_microblaze' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1368]
INFO: [Synth 8-3491] module 'design_microblaze_axi_uartlite_0_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'design_microblaze_axi_uartlite_0_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1637]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_axi_uartlite_0_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_axi_uartlite_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'design_microblaze_clk_wiz_1_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_clk_wiz_1_0_stub.vhdl:6' bound to instance 'clk_wiz_1' of component 'design_microblaze_clk_wiz_1_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1662]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_clk_wiz_1_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_clk_wiz_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_microblaze_mdm_1_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_mdm_1_0_stub.vhdl:6' bound to instance 'mdm_1' of component 'design_microblaze_mdm_1_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_mdm_1_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_mdm_1_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_microblaze_microblaze_0_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_microblaze_0_0_stub.vhdl:6' bound to instance 'microblaze_0' of component 'design_microblaze_microblaze_0_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1682]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_microblaze_0_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_microblaze_0_0_stub.vhdl:64]
INFO: [Synth 8-3491] module 'design_microblaze_microblaze_0_axi_intc_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_microblaze_0_axi_intc_0_stub.vhdl:6' bound to instance 'microblaze_0_axi_intc' of component 'design_microblaze_microblaze_0_axi_intc_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1768]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_microblaze_0_axi_intc_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_microblaze_0_axi_intc_0_stub.vhdl:37]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_microblaze_0_axi_periph_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:952]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_Z78ZQ3' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_Z78ZQ3' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:58]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_4J0VIY' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_4J0VIY' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:159]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1JEGA91' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:822]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1JEGA91' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:822]
INFO: [Synth 8-3491] module 'design_microblaze_xbar_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'design_microblaze_xbar_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1290]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_xbar_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_xbar_0_stub.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'design_microblaze_microblaze_0_axi_periph_0' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:952]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1QJUQGS' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:243]
INFO: [Synth 8-3491] module 'design_microblaze_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_dlmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'design_microblaze_dlmb_bram_if_cntlr_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:457]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_dlmb_bram_if_cntlr_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_dlmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_microblaze_dlmb_v10_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_dlmb_v10_0_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'design_microblaze_dlmb_v10_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:511]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_dlmb_v10_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_dlmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_microblaze_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_ilmb_bram_if_cntlr_0_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'design_microblaze_ilmb_bram_if_cntlr_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:539]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_ilmb_bram_if_cntlr_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_ilmb_bram_if_cntlr_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_microblaze_ilmb_v10_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_ilmb_v10_0_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'design_microblaze_ilmb_v10_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:593]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_ilmb_v10_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_ilmb_v10_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_microblaze_lmb_bram_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_lmb_bram_0_stub.vhdl:6' bound to instance 'lmb_bram' of component 'design_microblaze_lmb_bram_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:621]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_lmb_bram_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_lmb_bram_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1QJUQGS' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:243]
INFO: [Synth 8-3491] module 'design_microblaze_microblaze_0_xlconcat_0' declared at 'c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_microblaze_0_xlconcat_0/synth/design_microblaze_microblaze_0_xlconcat_0.v:53' bound to instance 'microblaze_0_xlconcat' of component 'design_microblaze_microblaze_0_xlconcat_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1885]
INFO: [Synth 8-6157] synthesizing module 'design_microblaze_microblaze_0_xlconcat_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_microblaze_0_xlconcat_0/synth/design_microblaze_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_microblaze_microblaze_0_xlconcat_0' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_microblaze_0_xlconcat_0/synth/design_microblaze_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-3491] module 'design_microblaze_rst_clk_wiz_1_100M_0' declared at 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_rst_clk_wiz_1_100M_0_stub.vhdl:6' bound to instance 'rst_clk_wiz_1_100M' of component 'design_microblaze_rst_clk_wiz_1_100M_0' [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_rst_clk_wiz_1_100M_0' [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/.Xil/Vivado-20824-DESKTOP-4ADHA59/realtime/design_microblaze_rst_clk_wiz_1_100M_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'design_microblaze' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/synth/design_microblaze.vhd:1368]
INFO: [Synth 8-256] done synthesizing module 'design_microblaze_wrapper' (0#1) [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/hdl/design_microblaze_wrapper.vhd:24]
WARNING: [Synth 8-7129] Port In1[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1466.301 ; gain = 557.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1466.301 ; gain = 557.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1466.301 ; gain = 557.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1466.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_microblaze_0_0/design_microblaze_microblaze_0_0/design_microblaze_microblaze_0_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_microblaze_0_0/design_microblaze_microblaze_0_0/design_microblaze_microblaze_0_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_dlmb_v10_0/design_microblaze_dlmb_v10_0/design_microblaze_dlmb_v10_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_dlmb_v10_0/design_microblaze_dlmb_v10_0/design_microblaze_dlmb_v10_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_ilmb_v10_0/design_microblaze_ilmb_v10_0/design_microblaze_dlmb_v10_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_ilmb_v10_0/design_microblaze_ilmb_v10_0/design_microblaze_dlmb_v10_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_dlmb_bram_if_cntlr_0/design_microblaze_dlmb_bram_if_cntlr_0/design_microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_dlmb_bram_if_cntlr_0/design_microblaze_dlmb_bram_if_cntlr_0/design_microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_ilmb_bram_if_cntlr_0/design_microblaze_ilmb_bram_if_cntlr_0/design_microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_ilmb_bram_if_cntlr_0/design_microblaze_ilmb_bram_if_cntlr_0/design_microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_lmb_bram_0/design_microblaze_lmb_bram_0/design_microblaze_lmb_bram_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_lmb_bram_0/design_microblaze_lmb_bram_0/design_microblaze_lmb_bram_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_xbar_0/design_microblaze_xbar_0/design_microblaze_xbar_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_xbar_0/design_microblaze_xbar_0/design_microblaze_xbar_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_microblaze_0_axi_intc_0/design_microblaze_microblaze_0_axi_intc_0/design_microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_microblaze_0_axi_intc_0/design_microblaze_microblaze_0_axi_intc_0/design_microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_microblaze_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_mdm_1_0/design_microblaze_mdm_1_0/design_microblaze_mdm_1_0_in_context.xdc] for cell 'design_microblaze_i/mdm_1'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_mdm_1_0/design_microblaze_mdm_1_0/design_microblaze_mdm_1_0_in_context.xdc] for cell 'design_microblaze_i/mdm_1'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_clk_wiz_1_0/design_microblaze_clk_wiz_1_0/design_microblaze_clk_wiz_1_0_in_context.xdc] for cell 'design_microblaze_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_clk_wiz_1_0/design_microblaze_clk_wiz_1_0/design_microblaze_clk_wiz_1_0_in_context.xdc] for cell 'design_microblaze_i/clk_wiz_1'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_rst_clk_wiz_1_100M_0/design_microblaze_rst_clk_wiz_1_100M_0/design_microblaze_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_microblaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_rst_clk_wiz_1_100M_0/design_microblaze_rst_clk_wiz_1_100M_0/design_microblaze_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_microblaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_axi_uartlite_0_0/design_microblaze_axi_uartlite_0_0/design_microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'design_microblaze_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_axi_uartlite_0_0/design_microblaze_axi_uartlite_0_0/design_microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'design_microblaze_i/axi_uartlite_0'
Parsing XDC File [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1489.438 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_microblaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_clk_wiz_1_0/design_microblaze_clk_wiz_1_0/design_microblaze_clk_wiz_1_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {c:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.gen/sources_1/bd/design_microblaze/ip/design_microblaze_clk_wiz_1_0/design_microblaze_clk_wiz_1_0/design_microblaze_clk_wiz_1_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_microblaze_i/axi_uartlite_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |design_microblaze_xbar_0                  |         1|
|2     |design_microblaze_axi_uartlite_0_0        |         1|
|3     |design_microblaze_clk_wiz_1_0             |         1|
|4     |design_microblaze_mdm_1_0                 |         1|
|5     |design_microblaze_microblaze_0_0          |         1|
|6     |design_microblaze_microblaze_0_axi_intc_0 |         1|
|7     |design_microblaze_rst_clk_wiz_1_100M_0    |         1|
|8     |design_microblaze_dlmb_bram_if_cntlr_0    |         1|
|9     |design_microblaze_dlmb_v10_0              |         1|
|10    |design_microblaze_ilmb_bram_if_cntlr_0    |         1|
|11    |design_microblaze_ilmb_v10_0              |         1|
|12    |design_microblaze_lmb_bram_0              |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------+------+
|      |Cell                                           |Count |
+------+-----------------------------------------------+------+
|1     |design_microblaze_axi_uartlite_0_0_bbox        |     1|
|2     |design_microblaze_clk_wiz_1_0_bbox             |     1|
|3     |design_microblaze_dlmb_bram_if_cntlr_0_bbox    |     1|
|4     |design_microblaze_dlmb_v10_0_bbox              |     1|
|5     |design_microblaze_ilmb_bram_if_cntlr_0_bbox    |     1|
|6     |design_microblaze_ilmb_v10_0_bbox              |     1|
|7     |design_microblaze_lmb_bram_0_bbox              |     1|
|8     |design_microblaze_mdm_1_0_bbox                 |     1|
|9     |design_microblaze_microblaze_0_0_bbox          |     1|
|10    |design_microblaze_microblaze_0_axi_intc_0_bbox |     1|
|11    |design_microblaze_rst_clk_wiz_1_100M_0_bbox    |     1|
|12    |design_microblaze_xbar_0_bbox                  |     1|
|13    |IBUF                                           |     2|
|14    |OBUF                                           |     1|
+------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1489.500 ; gain = 580.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1489.500 ; gain = 557.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1489.500 ; gain = 580.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1489.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1489.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 5ed0bb80
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1489.500 ; gain = 1005.016
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1489.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kashif/Desktop/WS2024/EMP 2/LAB/PROJECT/Microblaze.runs/synth_1/design_microblaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_microblaze_wrapper_utilization_synth.rpt -pb design_microblaze_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 22:20:39 2024...
