[kernel] Parsing out/36_0004/36_merged.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] 17 goals scheduled
[wp] [Timeout] typed_order_3_ensures (Qed 29ms) (Z3)
[wp] [Timeout] typed_order_3_ensures_3 (Qed 35ms) (Z3)
[wp] [Timeout] typed_order_3_ensures_5 (Qed 31ms) (Z3)
[wp] [Timeout] typed_order_3_ensures_6 (Qed 30ms) (Z3)
[wp] [Timeout] typed_order_3_ensures_7 (Qed 30ms) (Z3)
[wp] Proved goals:   12 / 17
  Qed:              10
  Alt-Ergo 2.5.4:    2 (6ms-98ms)
  Timeout:           5
------------------------------------------------------------
  Function moo18
------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/36_0004/36_merged.c, line 2) in 'order_3'' in 'moo18' at call 'order_3' (file out/36_0004/36_merged.c, line 33)
:
Prove: true.
Prover Qed returns Valid (0.65ms)

------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/36_0004/36_merged.c, line 2) in 'order_3'' in 'moo18' at call 'order_3' (file out/36_0004/36_merged.c, line 37)
:
Prove: true.
Prover Qed returns Valid (2ms)

------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/36_0004/36_merged.c, line 2) in 'order_3'' in 'moo18' at call 'order_3' (file out/36_0004/36_merged.c, line 41)
:
Prove: true.
Prover Qed returns Valid (2ms)

------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/36_0004/36_merged.c, line 2) in 'order_3'' in 'moo18' at call 'order_3' (file out/36_0004/36_merged.c, line 45)
:
Prove: true.
Prover Qed returns Valid (3ms)

------------------------------------------------------------
------------------------------------------------------------
  Function order_3
------------------------------------------------------------

Goal Post-condition (file out/36_0004/36_merged.c, line 3) in 'order_3':
Let x = Mint_3[c].
Let x_1 = Mint_3[b].
Let x_2 = Mint_5[c].
Let x_3 = Mint_5[a].
Let x_4 = Mint_0[b].
Let x_5 = Mint_0[a].
Let x_6 = Mint_0[c].
Let x_7 = Mint_1[a].
Let x_8 = Mint_1[b].
Let x_9 = Mint_1[c].
Assume {
  Type: is_sint32(x_7) /\ is_sint32(x_8) /\ is_sint32(x_9) /\
      is_sint32(x_5) /\ is_sint32(x_4) /\ is_sint32(x_6) /\
      is_sint32(Mint_2[b]) /\ is_sint32(x_1) /\ is_sint32(x) /\
      is_sint32(Mint_4[a]) /\ is_sint32(x_3) /\ is_sint32(x_2).
  (* Heap *)
  Type: (region(a.base) <= 0) /\ (region(b.base) <= 0) /\
      (region(c.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (x_4 <= x_5) /\ (x_6 <= x_4).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 1) /\ valid_rw(Malloc_0, b, 1) /\
      valid_rw(Malloc_0, c, 1).
  If x_4 < x_5
  Then { Have: Mint_0[a <- x_4][b <- x_5] = Mint_5. }
  Else { Have: Mint_5 = Mint_0. }
  If x_2 < x_3
  Then {
    Have: Mint_5 = Mint_4.
    Have: Mint_4[a <- Mint_4[c]][c <- Mint_4[a]] = Mint_3.
  }
  Else { Have: Mint_5 = Mint_3. }
  If x < x_1
  Then {
    Have: Mint_3 = Mint_2.
    Have: Mint_2[b <- Mint_2[c]][c <- Mint_2[b]] = Mint_1.
  }
  Else { Have: Mint_3 = Mint_1. }
}
Prove: (x_5 = x_9) /\ (x_4 = x_8) /\ (x_6 = x_7).
Prover Z3 4.8.12 returns Timeout (Qed:29ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:29ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/36_0004/36_merged.c, line 4) in 'order_3':
Let x = Mint_0[a].
Let x_1 = Mint_0[c].
Let x_2 = Mint_0[a <- x_1][c <- x][b].
Let x_3 = Mint_0[b].
Let x_4 = Mint_1[a].
Let x_5 = Mint_1[b].
Let x_6 = Mint_1[c].
Assume {
  Type: is_sint32(x_4) /\ is_sint32(x_5) /\ is_sint32(x_6) /\ is_sint32(x) /\
      is_sint32(x_3) /\ is_sint32(x_1) /\ is_sint32(x_2).
  (* Heap *)
  Type: (region(a.base) <= 0) /\ (region(b.base) <= 0) /\
      (region(c.base) <= 0) /\ linked(Malloc_0).
  (* Residual *)
  When: x_1 < x.
  (* Goal *)
  When: (x <= x_3) /\ (x_3 <= x_1).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 1) /\ valid_rw(Malloc_0, b, 1) /\
      valid_rw(Malloc_0, c, 1).
  If x < x_2
  Then { Have: Mint_0[a <- x_1][c <- x][b <- x][c <- x_2] = Mint_1. }
  Else { Have: Mint_0[a <- x_1][c <- x] = Mint_1. }
}
Prove: (x = x_4) /\ (x_3 = x_5) /\ (x_1 = x_6).
Prover Z3 4.8.12 returns Valid (Qed:14ms) (20ms) (74079)
Prover Alt-Ergo 2.5.4 returns Valid (Qed:14ms) (6ms) (38)

------------------------------------------------------------

Goal Post-condition (file out/36_0004/36_merged.c, line 5) in 'order_3':
Let x = Mint_3[c].
Let x_1 = Mint_3[b].
Let x_2 = Mint_5[c].
Let x_3 = Mint_5[a].
Let x_4 = Mint_0[b].
Let x_5 = Mint_0[a].
Let x_6 = Mint_1[a].
Let x_7 = Mint_1[b].
Let x_8 = Mint_1[c].
Let x_9 = Mint_0[c].
Assume {
  Type: is_sint32(x_6) /\ is_sint32(x_7) /\ is_sint32(x_8) /\
      is_sint32(x_5) /\ is_sint32(x_4) /\ is_sint32(x_9) /\
      is_sint32(Mint_2[b]) /\ is_sint32(x_1) /\ is_sint32(x) /\
      is_sint32(Mint_4[a]) /\ is_sint32(x_3) /\ is_sint32(x_2).
  (* Heap *)
  Type: (region(a.base) <= 0) /\ (region(b.base) <= 0) /\
      (region(c.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 1) /\ valid_rw(Malloc_0, b, 1) /\
      valid_rw(Malloc_0, c, 1).
  If x_4 < x_5
  Then { Have: Mint_0[a <- x_4][b <- x_5] = Mint_5. }
  Else { Have: Mint_5 = Mint_0. }
  If x_2 < x_3
  Then {
    Have: Mint_5 = Mint_4.
    Have: Mint_4[a <- Mint_4[c]][c <- Mint_4[a]] = Mint_3.
  }
  Else { Have: Mint_5 = Mint_3. }
  If x < x_1
  Then {
    Have: Mint_3 = Mint_2.
    Have: Mint_2[b <- Mint_2[c]][c <- Mint_2[b]] = Mint_1.
  }
  Else { Have: Mint_3 = Mint_1. }
}
Prove: (x_5 + x_4 + x_9) = (x_6 + x_7 + x_8).
Prover Z3 4.8.12 returns Timeout (Qed:35ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:35ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/36_0004/36_merged.c, line 6) in 'order_3':
Let x = Mint_3[c].
Let x_1 = Mint_3[b].
Let x_2 = Mint_5[c].
Let x_3 = Mint_5[a].
Let x_4 = Mint_1[b].
Let x_5 = Mint_1[a].
Let x_6 = Mint_0[c].
Let x_7 = Mint_1[c].
Assume {
  Type: is_sint32(Mint_0[a]) /\ is_sint32(Mint_0[b]) /\ is_sint32(x_6) /\
      is_sint32(x_5) /\ is_sint32(x_4) /\ is_sint32(x_7) /\
      is_sint32(Mint_2[b]) /\ is_sint32(x_1) /\ is_sint32(x) /\
      is_sint32(Mint_4[a]) /\ is_sint32(x_3) /\ is_sint32(x_2).
  (* Heap *)
  Type: (region(a.base) <= 0) /\ (region(b.base) <= 0) /\
      (region(c.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 1) /\ valid_rw(Malloc_0, b, 1) /\
      valid_rw(Malloc_0, c, 1).
  If x_4 < x_5
  Then { Have: Mint_1[a <- x_4][b <- x_5] = Mint_5. }
  Else { Have: Mint_5 = Mint_1. }
  If x_2 < x_3
  Then {
    Have: Mint_5 = Mint_4.
    Have: Mint_4[a <- Mint_4[c]][c <- Mint_4[a]] = Mint_3.
  }
  Else { Have: Mint_5 = Mint_3. }
  If x < x_1
  Then {
    Have: Mint_3 = Mint_2.
    Have: Mint_2[b <- Mint_2[c]][c <- Mint_2[b]] = Mint_0.
  }
  Else { Have: Mint_3 = Mint_0. }
}
Prove: x_6 = Ig.max(x_5, Ig.max(x_4, x_7)).
Prover Z3 4.8.12 returns Valid (Qed:30ms) (50ms) (194853)
Prover Alt-Ergo 2.5.4 returns Valid (Qed:30ms) (98ms) (1614)

------------------------------------------------------------

Goal Post-condition (file out/36_0004/36_merged.c, line 7) in 'order_3':
Let x = Mint_3[c].
Let x_1 = Mint_3[b].
Let x_2 = Mint_5[c].
Let x_3 = Mint_5[a].
Let x_4 = Mint_1[b].
Let x_5 = Mint_1[a].
Let x_6 = Mint_0[a].
Let x_7 = Mint_1[c].
Assume {
  Type: is_sint32(x_6) /\ is_sint32(Mint_0[b]) /\ is_sint32(Mint_0[c]) /\
      is_sint32(x_5) /\ is_sint32(x_4) /\ is_sint32(x_7) /\
      is_sint32(Mint_2[b]) /\ is_sint32(x_1) /\ is_sint32(x) /\
      is_sint32(Mint_4[a]) /\ is_sint32(x_3) /\ is_sint32(x_2).
  (* Heap *)
  Type: (region(a.base) <= 0) /\ (region(b.base) <= 0) /\
      (region(c.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 1) /\ valid_rw(Malloc_0, b, 1) /\
      valid_rw(Malloc_0, c, 1).
  If x_4 < x_5
  Then { Have: Mint_1[a <- x_4][b <- x_5] = Mint_5. }
  Else { Have: Mint_5 = Mint_1. }
  If x_2 < x_3
  Then {
    Have: Mint_5 = Mint_4.
    Have: Mint_4[a <- Mint_4[c]][c <- Mint_4[a]] = Mint_3.
  }
  Else { Have: Mint_5 = Mint_3. }
  If x < x_1
  Then {
    Have: Mint_3 = Mint_2.
    Have: Mint_2[b <- Mint_2[c]][c <- Mint_2[b]] = Mint_0.
  }
  Else { Have: Mint_3 = Mint_0. }
}
Prove: x_6 = Ig.min(x_5, Ig.min(x_4, x_7)).
Prover Z3 4.8.12 returns Timeout (Qed:31ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:31ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/36_0004/36_merged.c, line 8) in 'order_3':
Let x = Mint_3[c].
Let x_1 = Mint_3[b].
Let x_2 = Mint_5[c].
Let x_3 = Mint_5[a].
Let x_4 = Mint_1[b].
Let x_5 = Mint_1[a].
Let x_6 = Mint_0[a].
Let x_7 = Mint_0[b].
Let x_8 = Mint_0[c].
Assume {
  Type: is_sint32(x_6) /\ is_sint32(x_7) /\ is_sint32(x_8) /\
      is_sint32(x_5) /\ is_sint32(x_4) /\ is_sint32(Mint_1[c]) /\
      is_sint32(Mint_2[b]) /\ is_sint32(x_1) /\ is_sint32(x) /\
      is_sint32(Mint_4[a]) /\ is_sint32(x_3) /\ is_sint32(x_2).
  (* Heap *)
  Type: (region(a.base) <= 0) /\ (region(b.base) <= 0) /\
      (region(c.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 1) /\ valid_rw(Malloc_0, b, 1) /\
      valid_rw(Malloc_0, c, 1).
  If x_4 < x_5
  Then { Have: Mint_1[a <- x_4][b <- x_5] = Mint_5. }
  Else { Have: Mint_5 = Mint_1. }
  If x_2 < x_3
  Then {
    Have: Mint_5 = Mint_4.
    Have: Mint_4[a <- Mint_4[c]][c <- Mint_4[a]] = Mint_3.
  }
  Else { Have: Mint_5 = Mint_3. }
  If x < x_1
  Then {
    Have: Mint_3 = Mint_2.
    Have: Mint_2[b <- Mint_2[c]][c <- Mint_2[b]] = Mint_0.
  }
  Else { Have: Mint_3 = Mint_0. }
}
Prove: (x_6 <= x_7) /\ (x_7 <= x_8).
Prover Z3 4.8.12 returns Timeout (Qed:30ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:30ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/36_0004/36_merged.c, line 9) in 'order_3':
Let x = Mint_3[c].
Let x_1 = Mint_3[b].
Let x_2 = Mint_5[c].
Let x_3 = Mint_5[a].
Let x_4 = Mint_1[b].
Let x_5 = Mint_1[a].
Let x_6 = Mint_0[a].
Let x_7 = Mint_0[b].
Let x_8 = Mint_0[c].
Assume {
  Type: is_sint32(x_6) /\ is_sint32(x_7) /\ is_sint32(x_8) /\
      is_sint32(x_5) /\ is_sint32(x_4) /\ is_sint32(Mint_1[c]) /\
      is_sint32(Mint_2[b]) /\ is_sint32(x_1) /\ is_sint32(x) /\
      is_sint32(Mint_4[a]) /\ is_sint32(x_3) /\ is_sint32(x_2).
  (* Heap *)
  Type: (region(a.base) <= 0) /\ (region(b.base) <= 0) /\
      (region(c.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 1) /\ valid_rw(Malloc_0, b, 1) /\
      valid_rw(Malloc_0, c, 1).
  If x_4 < x_5
  Then { Have: Mint_1[a <- x_4][b <- x_5] = Mint_5. }
  Else { Have: Mint_5 = Mint_1. }
  If x_2 < x_3
  Then {
    Have: Mint_5 = Mint_4.
    Have: Mint_4[a <- Mint_4[c]][c <- Mint_4[a]] = Mint_3.
  }
  Else { Have: Mint_5 = Mint_3. }
  If x < x_1
  Then {
    Have: Mint_3 = Mint_2.
    Have: Mint_2[b <- Mint_2[c]][c <- Mint_2[b]] = Mint_0.
  }
  Else { Have: Mint_3 = Mint_0. }
}
Prove: (x_6 <= x_7) /\ (x_7 <= x_8).
Prover Z3 4.8.12 returns Timeout (Qed:30ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:30ms) (8s)

------------------------------------------------------------

Goal Assigns (file out/36_0004/36_merged.c, line 10) in 'order_3' (1/6):
Effect at line 15
Prove: true.
Prover Qed returns Valid (1ms)

------------------------------------------------------------

Goal Assigns (file out/36_0004/36_merged.c, line 10) in 'order_3' (2/6):
Effect at line 16
Prove: true.
Prover Qed returns Valid (1ms)

------------------------------------------------------------

Goal Assigns (file out/36_0004/36_merged.c, line 10) in 'order_3' (3/6):
Effect at line 20
Prove: true.
Prover Qed returns Valid (2ms)

------------------------------------------------------------

Goal Assigns (file out/36_0004/36_merged.c, line 10) in 'order_3' (4/6):
Effect at line 21
Prove: true.
Prover Qed returns Valid (2ms)

------------------------------------------------------------

Goal Assigns (file out/36_0004/36_merged.c, line 10) in 'order_3' (5/6):
Effect at line 25
Prove: true.
Prover Qed returns Valid (3ms)

------------------------------------------------------------

Goal Assigns (file out/36_0004/36_merged.c, line 10) in 'order_3' (6/6):
Effect at line 26
Prove: true.
Prover Qed returns Valid (3ms)

------------------------------------------------------------
[wp:pedantic-assigns] out/36_0004/36_merged.c:30: Warning: 
  No 'assigns' specification for function 'moo18'.
  Callers assumptions might be imprecise.
