// Seed: 2252501576
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri0 id_9
    , id_19,
    output wire id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input supply0 id_14,
    output uwire id_15,
    input tri id_16,
    input wor id_17
);
  tri id_20 = 1;
  module_0(
      id_20, id_20
  );
endmodule
