# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
# File: C:/DIGISYS/Labor1/VHDL_projects-master/FullFourBitAddto7SEG/FullFourBitAddto7SEG.csv
# Generated on: Thu Nov 17 12:10:18 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
A[3],Input,PIN_AE14,7,B7_N1,,
A[2],Input,PIN_P25,6,B6_N0,,
A[1],Input,PIN_N26,5,B5_N1,,
A[0],Input,PIN_N25,5,B5_N1,,
B[3],Input,PIN_V2,1,B1_N0,,
B[2],Input,PIN_V1,1,B1_N0,,
B[1],Input,PIN_U4,1,B1_N0,,
B[0],Input,PIN_U3,1,B1_N0,,
LeftSummandOnes[6],Output,PIN_M4,2,B2_N1,,
LeftSummandOnes[5],Output,PIN_M5,2,B2_N1,,
LeftSummandOnes[4],Output,PIN_M3,2,B2_N1,,
LeftSummandOnes[3],Output,PIN_M2,2,B2_N1,,
LeftSummandOnes[2],Output,PIN_P3,1,B1_N0,,
LeftSummandOnes[1],Output,PIN_P4,1,B1_N0,,
LeftSummandOnes[0],Output,PIN_R2,1,B1_N0,,
LeftSummandTens[6],Output,PIN_N9,2,B2_N1,,
LeftSummandTens[5],Output,PIN_P9,2,B2_N1,,
LeftSummandTens[4],Output,PIN_L7,2,B2_N1,,
LeftSummandTens[3],Output,PIN_L6,2,B2_N1,,
LeftSummandTens[2],Output,PIN_L9,2,B2_N1,,
LeftSummandTens[1],Output,PIN_L2,2,B2_N1,,
LeftSummandTens[0],Output,PIN_L3,2,B2_N1,,
RightSummandOnes[6],Output,PIN_T3,1,B1_N0,,
RightSummandOnes[5],Output,PIN_R6,1,B1_N0,,
RightSummandOnes[4],Output,PIN_R7,1,B1_N0,,
RightSummandOnes[3],Output,PIN_T4,1,B1_N0,,
RightSummandOnes[2],Output,PIN_U2,1,B1_N0,,
RightSummandOnes[1],Output,PIN_U1,1,B1_N0,,
RightSummandOnes[0],Output,PIN_U9,1,B1_N0,,
RightSummandTens[6],Output,PIN_R3,1,B1_N0,,
RightSummandTens[5],Output,PIN_R4,1,B1_N0,,
RightSummandTens[4],Output,PIN_R5,1,B1_N0,,
RightSummandTens[3],Output,PIN_T9,1,B1_N0,,
RightSummandTens[2],Output,PIN_P7,1,B1_N0,,
RightSummandTens[1],Output,PIN_P6,1,B1_N0,,
RightSummandTens[0],Output,PIN_T2,1,B1_N0,,
SumOnes[6],Output,PIN_V13,8,B8_N0,,
SumOnes[5],Output,PIN_V14,8,B8_N0,,
SumOnes[4],Output,PIN_AE11,8,B8_N0,,
SumOnes[3],Output,PIN_AD11,8,B8_N0,,
SumOnes[2],Output,PIN_AC12,8,B8_N0,,
SumOnes[1],Output,PIN_AB12,8,B8_N0,,
SumOnes[0],Output,PIN_AF10,8,B8_N0,,
SumTens[6],Output,PIN_AB24,6,B6_N1,,
SumTens[5],Output,PIN_AA23,6,B6_N1,,
SumTens[4],Output,PIN_AA24,6,B6_N1,,
SumTens[3],Output,PIN_Y22,6,B6_N1,,
SumTens[2],Output,PIN_W21,6,B6_N1,,
SumTens[1],Output,PIN_V21,6,B6_N1,,
SumTens[0],Output,PIN_V20,6,B6_N1,,
