$date
	Mon Oct 15 20:06:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 16 ! decoder_output [15:0] $end
$var reg 4 " decoder_input [3:0] $end
$var reg 1 # enable $end
$scope module DUT $end
$var wire 4 $ decoder_input [3:0] $end
$var wire 1 # enable $end
$var reg 16 % decoder_output [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
b0 "
b0 !
$end
#10
b1 "
b1 $
#20
b10 "
b10 $
#30
b11 "
b11 $
#40
b100 "
b100 $
#50
b101 "
b101 $
#60
b110 "
b110 $
#70
b111 "
b111 $
#80
b1000 "
b1000 $
#90
b1001 "
b1001 $
#100
b1010 "
b1010 $
#110
b1011 "
b1011 $
#120
b1100 "
b1100 $
#130
b1101 "
b1101 $
#140
b1110 "
b1110 $
#150
b1111 "
b1111 $
#160
b1 !
b1 %
b0 "
b0 $
1#
#170
b10 !
b10 %
b1 "
b1 $
#180
b100 !
b100 %
b10 "
b10 $
#190
b1000 !
b1000 %
b11 "
b11 $
#200
b10000 !
b10000 %
b100 "
b100 $
#210
b100000 !
b100000 %
b101 "
b101 $
#220
b1000000 !
b1000000 %
b110 "
b110 $
#230
b10000000 !
b10000000 %
b111 "
b111 $
#240
b100000000 !
b100000000 %
b1000 "
b1000 $
#250
b1000000000 !
b1000000000 %
b1001 "
b1001 $
#260
b10000000000 !
b10000000000 %
b1010 "
b1010 $
#270
b100000000000 !
b100000000000 %
b1011 "
b1011 $
#280
b1000000000000 !
b1000000000000 %
b1100 "
b1100 $
#290
b10000000000000 !
b10000000000000 %
b1101 "
b1101 $
#300
b100000000000000 !
b100000000000000 %
b1110 "
b1110 $
#310
b1000000000000000 !
b1000000000000000 %
b1111 "
b1111 $
#320
