// Seed: 2945601762
macromodule static module_0;
  reg id_2;
  initial id_2 <= id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wand id_2,
    output wand id_3,
    input wor id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    input uwire id_8
);
  wire id_10, id_11, id_12;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wor id_6
);
  wire id_8;
  module_0();
  wire id_9;
  assign id_5 = id_0;
endmodule
